timestamp 1694435422
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use 7b_divider_magic 7b_divider_magic_2 1 0 6231 0 1 -16896
use A_MUX A_MUX_5 1 0 16712 0 1 -3124
use Tappered_Buffer Tappered_Buffer_8 -1 0 12287 0 1 6101
use VCO_DFF_C VCO_DFF_C_0 1 0 24282 0 1 -1600
use A_MUX A_MUX_1 1 0 18282 0 -1 12510
use A_MUX A_MUX_2 1 0 18240 0 1 7818
use A_MUX A_MUX_3 -1 0 30924 0 -1 11425
use A_MUX A_MUX_4 -1 0 30867 0 -1 8419
use A_MUX A_MUX_6 1 0 36417 0 -1 12138
use CP_1 CP_1_0 1 0 33105 0 1 10459
use PFD_T2 PFD_T2_0 1 0 22661 0 1 8437
use Tappered_Buffer Tappered_Buffer_6 -1 0 4941 0 1 26954
use Tappered_Buffer Tappered_Buffer_7 -1 0 11108 0 1 10738
use 7b_divider_magic 7b_divider_magic_1 0 -1 9619 -1 0 62378
use Tappered_Buffer Tappered_Buffer_5 1 0 48878 0 -1 -10328
use Tappered_Buffer Tappered_Buffer_2 1 0 58351 0 1 8237
use Tappered_Buffer Tappered_Buffer_1 1 0 50390 0 1 8230
use Tappered_Buffer Tappered_Buffer_0 1 0 50570 0 1 3553
use RES_74k RES_74k_1 -1 0 51462 0 -1 12102
use cap_11p cap_11p_0 1 0 94240 0 1 13088
use A_MUX A_MUX_0 1 0 42495 0 1 4782
use 7b_divider_magic 7b_divider_magic_0 1 0 57381 0 1 -16876
use Tappered_Buffer Tappered_Buffer_4 -1 0 94996 0 1 3197
use cap_240p cap_240p_0 1 0 89483 0 -1 28277
port "OUT1" 53 99070 -7610 99070 -7610 m1
port "D15" 58 99171 -4022 99171 -4022 m1
port "D14" 57 99146 -3471 99146 -3471 m1
port "D12" 56 99090 -2966 99090 -2966 m1
port "D13" 55 99137 -2090 99137 -2090 m1
port "D16" 54 99167 -991 99167 -991 m1
port "OUT" 52 56817 2078 56817 2078 m1
port "OUTB" 51 56568 6749 56568 6749 m1
port "S4" 43 43370 4280 43370 4280 m1
port "VCTRL_IN" 42 42870 4240 42870 4240 m1
port "VCTRL_OBV" 78 39830 6510 39830 6510 m1
port "VCTRL2" 39 32279 5743 32279 5743 m1
port "VSS" 40 33470 8331 33470 8331 m1
port "DIV_OUT" 30 20495 6546 20495 6546 m1
port "S6" 24 17988 6714 17988 6714 m1
port "S3" 19 22036 6756 22036 6756 m1
port "DIV_OUT2" 79 18550 7330 18550 7330 m1
port "DN1" 45 26214 8908 26214 8908 m1
port "UP1" 44 26249 11574 26249 11574 m1
port "S2" 20 21788 13207 21788 13207 m1
port "DN_INPUT" 26 21858 13590 21858 13590 m1
port "UP_INPUT" 25 21995 13993 21995 13993 m1
port "VDD" 41 30024 14122 30024 14122 m1
port "D4" 60 4793 -4573 4793 -4573 m1
port "D6" 61 4742 -4063 4742 -4063 m1
port "D1" 62 4675 -3537 4675 -3537 m1
port "D5" 63 4723 -3078 4723 -3078 m1
port "D0" 64 4752 -2715 4752 -2715 m1
port "S7" 59 4423 -2365 4423 -2365 m1
port "D2" 65 4646 -1595 4646 -1595 m1
port "D3" 66 4579 -1155 4579 -1155 m1
port "DN_OUT" 74 5730 4634 5730 4634 m1
port "UP_OUT" 73 4188 9245 4188 9245 m1
port "S1" 23 19290 14218 19290 14218 m1
port "F_IN" 29 18022 14399 18022 14399 m1
port "DN" 76 22016 14545 22016 14545 m2
port "UP" 75 21999 15127 21999 15127 m2
port "ITAIL" 48 21972 15608 21972 15608 m1
port "ITAIL1" 33 22375 15988 22375 15988 m1
port "LF_OFFCHIP" 49 22703 16344 22703 16344 m1
port "S5" 50 22694 16690 22694 16690 m1
port "PRE_SCALAR" 72 -3814 24857 -3814 24857 m1
port "VDD_TEST" 77 99365 4556 99365 4556 m1
port "D10" 71 -3049 36634 -3049 36634 m1
port "D9" 70 -3184 43467 -3184 43467 m1
port "D7" 69 -3154 44010 -3154 44010 m1
port "D8" 68 -3395 52547 -3395 52547 m1
port "D11" 67 -3298 62608 -3298 62608 m1
node "m5_87362_n658#" 0 13646.7 87362 -658 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26874660 70816
node "m4_39445_n6852#" 3 6333.2 39445 -6852 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11591300 41130 0 0
node "m4_n7940_n28288#" 0 75506.8 -7940 -28288 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144494203 341318 0 0
node "m3_67579_n5267#" 1 584.92 67579 -5267 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 265734 3450 0 0 0 0
node "m3_58377_n4971#" 1 622.266 58377 -4971 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384975 3872 0 0 0 0
node "m3_n2484_51994#" 2 1273.91 -2484 51994 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 945504 9810 0 0 0 0
node "m3_n2118_60500#" 0 366.696 -2118 60500 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 198450 2214 0 0 0 0
node "m2_18271_n1063#" 0 7076.32 18271 -1063 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 243988 2122 7920192 47816 0 0 0 0
node "m2_26250_8881#" 1 794.479 26250 8881 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308256 4360 0 0 0 0 0 0
node "m2_34756_9620#" 8 7818.66 34756 9620 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5092211 42430 0 0 0 0 0 0
node "m2_26304_11491#" 1 777.477 26304 11491 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357273 4812 0 0 0 0 0 0
node "m1_48405_n9663#" 2 3913.31 48405 -9663 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136900 1480 2868610 16246 0 0 0 0 0 0
node "OUT1" 4 5886.55 99070 -7610 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168640 2032 3601932 26000 0 0 0 0 0 0
node "m1_54749_n7361#" 1 1402.42 54749 -7361 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 561720 5026 0 0 0 0 0 0 0 0
node "m1_46383_n7305#" 1 1546.04 46383 -7305 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 522018 5902 0 0 0 0 0 0 0 0
node "D15" 6 4688.71 99171 -4022 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 4695355 34572 0 0 0 0
node "D14" 1 4342.24 99146 -3471 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 7337127 49568 0 0 0 0
node "D12" 1 3840.87 99090 -2966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 5147270 50844 0 0 0 0
node "D13" 1 8255.98 99137 -2090 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 131478 1862 96748 1258 10035960 69698 0 0 0 0
node "D16" 1 14374.1 99167 -991 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195529 2248 136968 1502 19319873 92988 0 0 0 0
node "m1_89933_n570#" 5 4289.6 89933 -570 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1026339 12402 813194 8094 0 0 0 0 0 0
node "m1_95080_2270#" 2 5117.96 95080 2270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378000 2480 3705760 20306 0 0 0 0 0 0
node "m1_47429_n914#" 0 34474.1 47429 -914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22018500 95432 0 0 0 0 0 0 0 0
node "OUT" 1 234.087 56817 2078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34804 1058 0 0 0 0 0 0 0 0
node "m1_47943_864#" 4 2457.89 47943 864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 805704 11572 0 0 0 0 0 0 0 0
node "m1_47450_1456#" 0 12961.2 47450 1456 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5641587 54706 0 0 0 0 0 0 0 0
node "OUTB" 0 181.067 56568 6749 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26270 882 0 0 0 0 0 0 0 0
node "m1_44729_2789#" 0 1398.12 44729 2789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 705375 4512 0 0 0 0 0 0 0 0
node "S4" 0 136.601 43370 4280 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "VCTRL_IN" 0 144.805 42870 4240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28600 740 0 0 0 0 0 0 0 0
node "m1_40140_4953#" 1 1150.54 40140 4953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 353548 4522 0 0 0 0 0 0 0 0
node "m1_43759_5971#" 9 19914.6 43759 5971 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 326035 5118 295438 4392 6946622 42366 18753004 73820 0 0
node "VCTRL_OBV" 12 8728.35 39830 6510 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783724 8868 811044 8410 3669495 35878 0 0 0 0
node "m1_48076_2220#" 9 11452.4 48076 2220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4706178 43976 0 0 0 0 0 0 0 0
node "VCTRL2" 0 221.571 32279 5743 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43888 1052 0 0 0 0 0 0 0 0
node "VSS" 2 6735.14 33470 8331 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4137756 19936 0 0 0 0 0 0 0 0
node "m1_27937_5086#" 1 721.83 27937 5086 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "m1_27452_5078#" 1 588.086 27452 5078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "m1_26889_5053#" 1 754.652 26889 5053 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344968 3278 0 0 0 0 0 0 0 0
node "DIV_OUT" 0 23519.3 20495 6546 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199544 2188 23191658 92524 0 0 0 0 0 0
node "S6" 3 1967.03 17988 6714 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266543 3590 506241 6538 0 0 0 0 0 0
node "S3" 8 6282.58 22036 6756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84739 1450 3353260 33562 0 0 0 0 0 0
node "DIV_OUT2" 0 158.462 18550 7330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35000 780 0 0 0 0 0 0 0 0
node "m1_30473_8717#" 0 370.179 30473 8717 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135710 1482 0 0 0 0 0 0 0 0
node "m1_28660_8589#" 0 392.551 28660 8589 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_28305_8593#" 0 292.863 28305 8593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_27901_8593#" 0 265.653 27901 8593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "m1_27648_8585#" 0 369.251 27648 8585 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140397 2084 0 0 0 0 0 0 0 0
node "DN1" 0 46.0796 26214 8908 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3526 250 0 0 0 0 0 0 0 0
node "m1_19888_9897#" 2 1757.12 19888 9897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 773418 7722 0 0 0 0 0 0 0 0
node "m1_41677_12061#" 5 4563.62 41677 12061 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 166453 2108 2277021 22336 0 0 0 0 0 0
node "m1_47615_8150#" 7 26711.2 47615 8150 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13381430 47992 5743974 41170 0 0 0 0 0 0
node "m1_20845_10224#" 2 1134.6 20845 10224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495762 6316 0 0 0 0 0 0 0 0
node "m1_18080_n1660#" 15 17973.4 18080 -1660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1390598 25178 440001 10384 10484957 82834 0 0 0 0
node "m1_22449_10942#" 1 617.269 22449 10942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70854 1570 129769 1812 0 0 0 0 0 0
node "UP1" 0 32.0041 26249 11574 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1961 180 0 0 0 0 0 0 0 0
node "m1_16702_n1185#" 0 31801.4 16702 -1185 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22702258 83626 0 0 0 0 0 0 0 0
node "S2" 7 2936.9 21788 13207 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112350 1798 1646777 21438 0 0 0 0 0 0
node "DN_INPUT" 7 4089.14 21858 13590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199213 2438 790480 10352 2419535 20994 0 0 0 0
node "UP_INPUT" 7 3019.96 21995 13993 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 271376 2914 2001643 24408 0 0 0 0 0 0
node "VDD" 7 22825.9 30024 14122 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13761137 63090 1514412 21790 0 0 0 0 0 0
node "m1_20370_13811#" 3 13798.4 20370 13811 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123896 1468 4011802 21906 19022038 56990 0 0 0 0
node "m1_10350_n5498#" 2 5541.22 10350 -5498 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3795624 18022 0 0 0 0 0 0 0 0
node "m1_9531_n5498#" 2 4906.06 9531 -5498 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3795624 18022 0 0 0 0 0 0 0 0
node "m1_8579_n5498#" 2 5698.64 8579 -5498 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3795624 18022 0 0 0 0 0 0 0 0
node "D4" 1 940.068 4793 -4573 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 266444 2782 0 0 0 0
node "D6" 2 1095.59 4742 -4063 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 660828 6224 0 0 0 0
node "D1" 7 2307.9 4675 -3537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 2341565 26026 0 0 0 0
node "D5" 5 1900.61 4723 -3078 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 3429394 27994 0 0 0 0
node "D0" 14 3346.06 4752 -2715 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 3426042 45300 0 0 0 0
node "S7" 7 5310.97 4423 -2365 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133183 1640 3183642 31976 0 0 0 0 0 0
node "D2" 1 3136.35 4646 -1595 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161600 2008 102860 1296 5758141 48410 0 0 0 0
node "D3" 1 7507.28 4579 -1155 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208960 2264 150220 1552 9985462 63604 0 0 0 0
node "DN_OUT" 1 429.08 5730 4634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80832 1876 0 0 0 0 0 0 0 0
node "m1_5268_7226#" 1 15369.8 5268 7226 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 383985 2556 383985 2556 383985 2556 22842897 76434 0 0
node "UP_OUT" 1 574.811 4188 9245 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109134 2510 0 0 0 0 0 0 0 0
node "S1" 2 1054.65 19290 14218 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104232 1456 378896 5070 0 0 0 0 0 0
node "F_IN" 0 29135.9 18022 14399 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212229 2084 11305933 53772 28519330 109378 0 0 0 0
node "DN" 8 13723.8 22016 14545 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2104791 28030 7322687 59416 0 0 0 0 0 0
node "UP" 1 10840 21999 15127 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 315794 4124 9366707 70056 0 0 0 0 0 0
node "ITAIL" 7 2139.05 21972 15608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 189813 2012 3228466 31502 0 0 0 0 0 0
node "ITAIL1" 9 3543.24 22375 15988 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 369306 3234 4068123 40504 0 0 0 0 0 0
node "LF_OFFCHIP" 8 2955.17 22703 16344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 200589 2018 3870141 37814 0 0 0 0 0 0
node "S5" 8 4948.94 22694 16690 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 196211 1982 3920927 38304 0 0 0 0 0 0
node "m1_13355_13958#" 0 112010 13355 13958 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78991560 278964 361800 2420 361800 2420 0 0 0 0
node "m1_n1763_24059#" 1 755.047 -1763 24059 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 243576 3490 0 0 0 0 0 0 0 0
node "PRE_SCALAR" 1 1864.2 -3814 24857 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147741 1908 828900 6894 0 0 0 0 0 0
node "m1_5020_26011#" 1 2861.02 5020 26011 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1469248 9052 0 0 0 0 0 0 0 0
node "VDD_TEST" 10 89418.5 99365 4556 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2899477 22814 6982758 42560 103459016 373892 0 0 0 0
node "D10" 1 1027.79 -3049 36634 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 195114 2586 96250 1250 96250 1250 0 0 0 0
node "D9" 1 933.84 -3184 43467 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224270 2980 96250 1250 96250 1250 0 0 0 0
node "D7" 5 2243.97 -3154 44010 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 223234 2966 96250 1250 456792 9396 0 0 0 0
node "D8" 3 1775.89 -3395 52547 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 211542 2808 96250 1250 674234 7818 0 0 0 0
node "D11" 4 4625.37 -3298 62608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136058 1872 96250 1250 2719066 22066 0 0 0 0
node "w_8561_11488#" 88214 6.408 8561 11488 nw 2136 878 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_44729_2789#" "m1_43759_5971#" 3.56512
cap "m1_18080_n1660#" "UP" 573.79
cap "DN" "DN_INPUT" 18.6639
cap "m1_18080_n1660#" "UP_INPUT" 3.43589
cap "DN_INPUT" "m1_27648_8585#" 56.9655
cap "VDD" "UP" 1185.62
cap "m3_58377_n4971#" "m1_43759_5971#" 269.607
cap "DIV_OUT" "m1_48405_n9663#" 97.9395
cap "D5" "m1_13355_13958#" 196.442
cap "m5_87362_n658#" "m1_95080_2270#" 375.065
cap "VDD" "UP_INPUT" 670.164
cap "D0" "m1_10350_n5498#" 108.121
cap "D5" "D1" 3118.54
cap "D5" "D2" 3.77994
cap "D3" "m1_13355_13958#" 136.505
cap "DN_INPUT" "UP" 2.31631
cap "F_IN" "m1_20370_13811#" 976.207
cap "DN_INPUT" "UP_INPUT" 859.85
cap "D3" "D2" 6002.61
cap "VDD_TEST" "LF_OFFCHIP" 163.893
cap "m1_22449_10942#" "m1_19888_9897#" 5.77819
cap "m1_9531_n5498#" "D1" 143.838
cap "D1" "D6" 738.697
cap "m1_9531_n5498#" "D2" 139.984
cap "D16" "m1_13355_13958#" 434.457
cap "VCTRL_OBV" "m1_43759_5971#" 202.825
cap "DN" "S1" 49.0791
cap "VDD_TEST" "m1_13355_13958#" 3194.22
cap "m2_34756_9620#" "VDD_TEST" 51.2548
cap "S7" "m1_13355_13958#" 1608.86
cap "F_IN" "m1_16702_n1185#" 24.8312
cap "m1_18080_n1660#" "S2" 2.09439
cap "DIV_OUT" "m1_46383_n7305#" 8.54372
cap "m1_47943_864#" "VDD_TEST" 6.38415
cap "S7" "D1" 611.275
cap "DN1" "m1_27648_8585#" 1.25415
cap "S7" "D2" 241.86
cap "ITAIL" "VDD" 438.158
cap "m1_27901_8593#" "m2_26250_8881#" 2.54235
cap "m1_47450_1456#" "m1_13355_13958#" 2.43954
cap "VDD" "S2" 1376.96
cap "m1_47450_1456#" "m2_34756_9620#" 18.6738
cap "m1_47450_1456#" "m1_47943_864#" 297.315
cap "S4" "VCTRL_IN" 26.2781
cap "D14" "m1_95080_2270#" 381.965
cap "DIV_OUT" "D2" 992.404
cap "m1_18080_n1660#" "m1_20845_10224#" 27.5787
cap "DN_INPUT" "S2" 980.657
cap "m1_28660_8589#" "m2_26250_8881#" 0.439036
cap "VDD_TEST" "S5" 1229.01
cap "VCTRL_OBV" "S3" 618.886
cap "VDD" "m1_20845_10224#" 4.17569
cap "OUT1" "D13" 341.084
cap "D0" "D5" 2952.13
cap "m1_27901_8593#" "S3" 0.0947622
cap "m1_20370_13811#" "m1_13355_13958#" 564.642
cap "m2_26250_8881#" "m1_27648_8585#" 10.6751
cap "D4" "D1" 1.68321
cap "D0" "D3" 0.906147
cap "m4_39445_n6852#" "m1_48405_n9663#" 392.204
cap "D0" "D6" 2.54402
cap "D0" "m1_9531_n5498#" 105.365
cap "m1_28660_8589#" "S3" 6.89017
cap "m1_18080_n1660#" "DN_INPUT" 300.333
cap "m1_47429_n914#" "D16" 3667.79
cap "D14" "D12" 6252.09
cap "m1_27452_5078#" "S3" 216.983
cap "m1_16702_n1185#" "D2" 5.30109
cap "DN" "S3" 918.129
cap "VDD" "DN_INPUT" 296.449
cap "m1_47615_8150#" "m1_13355_13958#" 1043.48
cap "VDD_TEST" "m1_47429_n914#" 429.536
cap "m2_34756_9620#" "m1_47615_8150#" 71.4201
cap "S7" "D0" 1058.44
cap "m1_5268_7226#" "UP_OUT" 10.3337
cap "D7" "D9" 286.978
cap "UP" "S3" 71.0346
cap "UP_INPUT" "S3" 2.6981
cap "m4_39445_n6852#" "m1_46383_n7305#" 96.2349
cap "PRE_SCALAR" "m1_n1763_24059#" 17.7031
cap "D0" "DIV_OUT" 1359.55
cap "D2" "m2_18271_n1063#" 0.370931
cap "m3_n2118_60500#" "D11" 13.1966
cap "m3_58377_n4971#" "D16" 13.6146
cap "D13" "D16" 2688.09
cap "m5_87362_n658#" "OUT1" 193.837
cap "m1_18080_n1660#" "DN1" 4.82054
cap "D0" "D4" 4.04815
cap "m1_95080_2270#" "D12" 310.656
cap "VCTRL2" "S3" 3.63712
cap "DN_INPUT" "DN1" 6.83657
cap "m1_48405_n9663#" "m1_46383_n7305#" 294.918
cap "VDD_TEST" "ITAIL1" 69.6211
cap "D0" "m1_16702_n1185#" 2.15583
cap "F_IN" "m1_13355_13958#" 17025.6
cap "D1" "m1_8579_n5498#" 150.324
cap "F_IN" "D1" 1209.89
cap "m1_18080_n1660#" "m2_26250_8881#" 48.1061
cap "D2" "m1_8579_n5498#" 148.727
cap "F_IN" "D2" 432.061
cap "m2_26304_11491#" "UP1" 6.2583
cap "S6" "DIV_OUT2" 19.7977
cap "m3_n2484_51994#" "D8" 781.109
cap "D0" "m2_18271_n1063#" 0.0422433
cap "DN_INPUT" "m2_26250_8881#" 341.761
cap "D14" "OUT1" 316.932
cap "m1_18080_n1660#" "S3" 1084.88
cap "m5_87362_n658#" "D16" 1467.15
cap "m1_5268_7226#" "m1_5020_26011#" 514.084
cap "m1_20370_13811#" "ITAIL1" 0.265538
cap "m5_87362_n658#" "VDD_TEST" 546.739
cap "m1_27937_5086#" "DN" 10.0356
cap "m1_27937_5086#" "m1_27452_5078#" 246.82
cap "m1_28305_8593#" "m1_27901_8593#" 152.222
cap "LF_OFFCHIP" "m1_13355_13958#" 1376.99
cap "m1_5268_7226#" "D5" 491.35
cap "DN_INPUT" "S3" 574.311
cap "S4" "m1_44729_2789#" 7.98569
cap "D14" "D15" 3104.42
cap "m1_5268_7226#" "D3" 615.686
cap "m1_5268_7226#" "D6" 499.024
cap "m1_5268_7226#" "m1_9531_n5498#" 2.8129
cap "m1_28305_8593#" "m1_28660_8589#" 191.452
cap "VDD" "m1_41677_12061#" 415.986
cap "m1_54749_n7361#" "VDD_TEST" 161.01
cap "OUT1" "m1_89933_n570#" 5.97181
cap "D1" "m1_13355_13958#" 188.142
cap "D2" "m1_13355_13958#" 146.595
cap "D0" "F_IN" 340.542
cap "DN1" "m2_26250_8881#" 8.97986
cap "D0" "m1_8579_n5498#" 110.776
cap "VSS" "LF_OFFCHIP" 0.764476
cap "DN" "m1_20370_13811#" 708.98
cap "m4_39445_n6852#" "m3_58377_n4971#" 13.1445
cap "OUT1" "m1_95080_2270#" 177.217
cap "LF_OFFCHIP" "S5" 4861.34
cap "m1_5268_7226#" "VDD_TEST" 1144.27
cap "m2_26304_11491#" "S2" 89.7376
cap "m1_5268_7226#" "S7" 199.417
cap "OUT" "VDD_TEST" 5.75684
cap "VSS" "m2_34756_9620#" 922.575
cap "UP" "m1_20370_13811#" 774.352
cap "S5" "m1_13355_13958#" 1357.08
cap "m1_20370_13811#" "UP_INPUT" 17.3161
cap "ITAIL" "VDD_TEST" 32.1389
cap "OUTB" "m1_48076_2220#" 2.02846
cap "m1_16702_n1185#" "DIV_OUT2" 10.6835
cap "D15" "m1_95080_2270#" 386.181
cap "m1_18080_n1660#" "D3" 405.214
cap "S6" "m1_18080_n1660#" 19.3327
cap "m1_30473_8717#" "DN" 22.6511
cap "OUT1" "D12" 254.371
cap "m1_5268_7226#" "D4" 501.099
cap "m2_26304_11491#" "VDD" 21.3934
cap "m1_5268_7226#" "m1_20370_13811#" 1109.75
cap "m1_89933_n570#" "D16" 570.74
cap "D0" "m1_13355_13958#" 157.095
cap "m2_26304_11491#" "DN_INPUT" 41.2174
cap "D0" "D1" 1.91244
cap "m1_95080_2270#" "D16" 542.972
cap "m1_47943_864#" "m1_47429_n914#" 70.9738
cap "D0" "D2" 4800.91
cap "ITAIL" "m1_20370_13811#" 2.96038
cap "D15" "D12" 1.61392
cap "m1_27937_5086#" "m1_18080_n1660#" 49.9142
cap "m1_20370_13811#" "S2" 106.041
cap "VDD_TEST" "m1_95080_2270#" 5.89545
cap "DIV_OUT" "m1_18080_n1660#" 755.334
cap "m1_48076_2220#" "m1_43759_5971#" 235.995
cap "m1_20370_13811#" "m1_20845_10224#" 0.48605
cap "m1_44729_2789#" "m2_34756_9620#" 2.5226
cap "m4_39445_n6852#" "m1_54749_n7361#" 87.1261
cap "F_IN" "DN" 1871.57
cap "D13" "m1_13355_13958#" 192.644
cap "LF_OFFCHIP" "ITAIL1" 3169.02
cap "PRE_SCALAR" "m1_20370_13811#" 11.629
cap "OUTB" "m1_47450_1456#" 9.64571
cap "m1_18080_n1660#" "m1_20370_13811#" 1.17948
cap "m1_26889_5053#" "m1_27452_5078#" 181.441
cap "F_IN" "UP" 535.393
cap "VDD" "m1_20370_13811#" 18.2528
cap "D3" "m1_43759_5971#" 1382.49
cap "m1_28305_8593#" "DN_INPUT" 50.9316
cap "ITAIL1" "m1_13355_13958#" 5107.12
cap "m2_34756_9620#" "ITAIL1" 220.197
cap "m1_20845_10224#" "m1_22449_10942#" 45.7035
cap "m1_5268_7226#" "DN_OUT" 55.1144
cap "m1_18080_n1660#" "m1_16702_n1185#" 1397.59
cap "DN_INPUT" "m1_20370_13811#" 8.43986
cap "m2_34756_9620#" "VCTRL_OBV" 759.494
cap "m1_43759_5971#" "D16" 573.957
cap "m1_18080_n1660#" "m1_22449_10942#" 0.51782
cap "VDD" "m1_47615_8150#" 16.538
cap "VDD" "m1_22449_10942#" 9.76832
cap "VDD_TEST" "m1_43759_5971#" 794.649
cap "m1_30473_8717#" "m1_18080_n1660#" 2.85483
cap "m1_5268_7226#" "F_IN" 927.173
cap "m1_5268_7226#" "m1_8579_n5498#" 16.0985
cap "VSS" "ITAIL1" 31.0417
cap "m1_18080_n1660#" "m2_18271_n1063#" 404.059
cap "D5" "m1_10350_n5498#" 124.349
cap "ITAIL1" "S5" 3.55168
cap "VSS" "VCTRL_OBV" 235.267
cap "LF_OFFCHIP" "UP" 7.25186
cap "DN" "m1_13355_13958#" 1418.15
cap "m1_20370_13811#" "m1_n1763_24059#" 14.5218
cap "m1_20845_10224#" "m1_19888_9897#" 804.909
cap "D3" "m1_10350_n5498#" 190.881
cap "m1_20370_13811#" "S1" 95.9047
cap "m1_47450_1456#" "m1_43759_5971#" 613.22
cap "m1_30473_8717#" "DN_INPUT" 219.265
cap "DIV_OUT" "m1_43759_5971#" 957.517
cap "m5_87362_n658#" "m1_13355_13958#" 134.217
cap "m1_9531_n5498#" "m1_10350_n5498#" 948.379
cap "m1_18080_n1660#" "m1_19888_9897#" 176.238
cap "D15" "OUT1" 319.272
cap "m3_58377_n4971#" "m1_47429_n914#" 21.6643
cap "m1_47429_n914#" "D13" 272.327
cap "UP" "m1_13355_13958#" 2616.49
cap "m1_16702_n1185#" "S1" 0.436422
cap "m1_13355_13958#" "UP_INPUT" 6.09412
cap "S7" "m1_10350_n5498#" 432.347
cap "F_IN" "PRE_SCALAR" 26.7791
cap "m1_28305_8593#" "m2_26250_8881#" 1.16776
cap "m1_27937_5086#" "S3" 222.581
cap "OUT1" "D16" 451.613
cap "DIV_OUT" "S3" 115.18
cap "m1_26889_5053#" "m1_18080_n1660#" 121.39
cap "VDD_TEST" "m1_41677_12061#" 549.295
cap "m1_5268_7226#" "D1" 412.023
cap "m1_5268_7226#" "D2" 504.066
cap "ITAIL" "m1_13355_13958#" 5447.78
cap "m1_28305_8593#" "S3" 1.57581
cap "D14" "m1_13355_13958#" 147.749
cap "m1_48076_2220#" "VDD_TEST" 1168.76
cap "m1_43759_5971#" "m2_18271_n1063#" 597.377
cap "D5" "m1_9531_n5498#" 119.806
cap "D5" "D6" 3.63875
cap "VSS" "VCTRL2" 17.8829
cap "VDD_TEST" "m1_5020_26011#" 12.4674
cap "D3" "m1_9531_n5498#" 182.261
cap "m1_47450_1456#" "m1_48076_2220#" 427.252
cap "m4_39445_n6852#" "m1_43759_5971#" 924.762
cap "VDD" "LF_OFFCHIP" 426.014
cap "F_IN" "S1" 93.5733
cap "S7" "D5" 523.834
cap "m1_89933_n570#" "m1_13355_13958#" 428.081
cap "S7" "D3" 40.474
cap "m2_34756_9620#" "VDD" 65.4519
cap "VDD" "m1_13355_13958#" 804.89
cap "S7" "D6" 3.76707
cap "m1_18080_n1660#" "D2" 14.182
cap "m1_30473_8717#" "S3" 24.534
cap "S7" "m1_9531_n5498#" 381.871
cap "m1_5268_7226#" "D0" 429.469
cap "m5_87362_n658#" "D13" 102.981
cap "VDD_TEST" "D16" 305.632
cap "DIV_OUT" "D3" 1277.94
cap "DIV_OUT" "S6" 14.4625
cap "m1_47615_8150#" "m1_41677_12061#" 189.83
cap "m1_48405_n9663#" "m1_43759_5971#" 254.033
cap "VSS" "m1_18080_n1660#" 28.117
cap "DN" "ITAIL1" 2.98519
cap "D5" "D4" 0.640383
cap "DN" "VCTRL_OBV" 59.6894
cap "m1_48076_2220#" "m1_47615_8150#" 10.5248
cap "VDD" "S5" 591.894
cap "m1_27901_8593#" "m1_27648_8585#" 422
cap "m1_47450_1456#" "VDD_TEST" 1361.78
cap "D4" "D6" 331.913
cap "UP" "ITAIL1" 22.2186
cap "m1_26889_5053#" "m2_26250_8881#" 0.450583
cap "D12" "m1_13355_13958#" 128.948
cap "m1_28660_8589#" "m1_27648_8585#" 0.192228
cap "S6" "m1_16702_n1185#" 33.1297
cap "D3" "m1_16702_n1185#" 62.9693
cap "D0" "m1_18080_n1660#" 4.65968
cap "VDD_TEST" "m1_20370_13811#" 3449.12
cap "D14" "D13" 3.78507
cap "m1_26889_5053#" "S3" 251.597
cap "m2_34756_9620#" "m1_43759_5971#" 813.876
cap "DN" "UP" 3076.98
cap "m1_47943_864#" "m1_43759_5971#" 169.514
cap "VCTRL2" "VCTRL_OBV" 13.3924
cap "DN" "UP_INPUT" 1055.55
cap "D3" "m2_18271_n1063#" 1699.69
cap "ITAIL" "ITAIL1" 2689.69
cap "VDD_TEST" "m1_47615_8150#" 642.908
cap "UP" "UP_INPUT" 93.1487
cap "DIV_OUT" "m1_16702_n1185#" 2189.39
cap "D13" "m1_89933_n570#" 16.1263
cap "m4_39445_n6852#" "D16" 5.97765
cap "m1_95080_2270#" "D13" 415.114
cap "S2" "UP1" 0.0592937
cap "D1" "m1_10350_n5498#" 147.141
cap "D5" "m1_8579_n5498#" 128.729
cap "m4_39445_n6852#" "VDD_TEST" 690.13
cap "F_IN" "D5" 891.313
cap "D2" "m1_10350_n5498#" 146.618
cap "ITAIL" "DN" 1.3686
cap "m1_18080_n1660#" "VCTRL_OBV" 203.782
cap "DN" "S2" 6.52845
cap "VDD" "ITAIL1" 397.987
cap "DIV_OUT" "m2_18271_n1063#" 4231.75
cap "F_IN" "D3" 489.909
cap "D3" "m1_8579_n5498#" 193.621
cap "m1_9531_n5498#" "m1_8579_n5498#" 695.605
cap "m1_8579_n5498#" "D6" 8.68486
cap "m1_20370_13811#" "m1_22449_10942#" 9.07445
cap "ITAIL" "UP" 2004.02
cap "m1_13355_13958#" "m1_41677_12061#" 621.981
cap "w_8561_11488#" "VDD_TEST" 1.56483
cap "m4_39445_n6852#" "DIV_OUT" 313.206
cap "m1_43759_5971#" "m1_47429_n914#" 599.187
cap "S2" "UP_INPUT" 429.768
cap "ITAIL" "UP_INPUT" 0.731195
cap "DN_INPUT" "m1_27901_8593#" 48.4249
cap "m1_18080_n1660#" "m1_28660_8589#" 14.695
cap "DIV_OUT" "m1_19888_9897#" 0.338048
cap "S7" "F_IN" 801.69
cap "F_IN" "VDD_TEST" 674.56
cap "S7" "m1_8579_n5498#" 382.691
cap "D13" "D12" 2170.17
cap "m1_48076_2220#" "m2_34756_9620#" 867.83
cap "m1_27452_5078#" "m1_18080_n1660#" 120.421
cap "DN" "m1_18080_n1660#" 248.906
cap "VDD" "UP1" 5.89873
cap "DN" "VDD" 1260.28
cap "D15" "m1_13355_13958#" 259.761
cap "m1_16702_n1185#" "m2_18271_n1063#" 199.467
cap "DN_INPUT" "m1_28660_8589#" 60.7519
cap "m5_87362_n658#" "m1_89933_n570#" 609.663
cap "DN_INPUT" "UP1" 1.36642
cap "7b_divider_magic_2/m1_n210_n8981#" "m4_n7940_n28288#" 0.0391218
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 1.8941
cap "7b_divider_magic_2/m1_n210_n8981#" "m4_n7940_n28288#" 0.973827
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 4.25338
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 2.06039
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "m4_n7940_n28288#" 0.0456813
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 1.28945
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 22.3118
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 0.400792
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 4.25338
cap "7b_divider_magic_2/m1_2356_n117#" "7b_divider_magic_2/m1_4966_11762#" 0.502247
cap "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" "7b_divider_magic_2/m1_4966_11762#" 0.103892
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.842998
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.569626
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 2.87407
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 0.0639694
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 0.0076418
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 65.5831
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 65.5831
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 0.341455
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 3.85167
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 4.27405
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 18.4566
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 9.4737
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 12.9496
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.25196
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 3.25196
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 3.03124
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 2.30324
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 12.7801
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 8.49964
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 3.18518
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 0.673438
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 76.9483
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 71.8456
cap "m4_n7940_n28288#" "7b_divider_magic_0/m1_4966_11762#" 71.8456
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 1.52461
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 7.90536
cap "7b_divider_magic_2/m1_n210_n8981#" "m4_n7940_n28288#" 0.199975
cap "7b_divider_magic_2/m1_2356_n117#" "m4_n7940_n28288#" 3.38324
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 38.4747
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" 0.349279
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_2356_n117#" 2.36251
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2356_n117#" 0.675437
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 7.90536
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_1/OUT" 0.738786
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 7.79194
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/m1_4966_11762#" 0.905748
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_2/m1_4966_11762#" 1.24758
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/a_606_n97#" "7b_divider_magic_2/m1_4966_11762#" 1.00308
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_2/m1_4966_11762#" 5.75982
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 11.4575
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2356_n117#" 0.339841
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.28237
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 5.26064
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_0/a_n252_n112#" 0.269527
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/VDD" 1.07153
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.0346406
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.429548
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 9.10742
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 1.11183
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 1.11183
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 9.10742
cap "m4_n7940_n28288#" "7b_divider_magic_2/m1_4966_11762#" 102.404
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 1.11183
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 9.10742
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" "m4_n7940_n28288#" 0.662331
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 28.8838
cap "m4_n7940_n28288#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 0.827408
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 102.404
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 9.10742
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.38893
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15764_n1436#" 1.11183
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 1.00938
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 8.26173
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 1.26095
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" 1.15524
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/VDD" "7b_divider_magic_2/m1_4966_11762#" 1.16755
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" 8.77391
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_1031_n2137#" 0.00458467
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/OUT" 0.764912
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n144_n112#" 0.350235
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/m1_15759_n1035#" 7.83678
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 13.2303
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 2.86353
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 65.5831
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 4.40277
cap "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#" 65.5831
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 11.197
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 2.86353
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 24.6131
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 3.19312
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 4.3888
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 28.0301
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 13.1325
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 18.888
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "m4_n7940_n28288#" "7b_divider_magic_2/a_n441_n9366#" 2.86353
cap "7b_divider_magic_2/a_n441_n9366#" "m4_n7940_n28288#" 2.43195
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 1.65031
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 15.9477
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 9.95352
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 2.51134
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 7.12902
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_0/m1_4966_11762#" 3.71632
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "7b_divider_magic_0/m1_4966_11762#" 3.02206
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_1/inverter_magic_0/VDD" "7b_divider_magic_0/m1_4966_11762#" 0.487706
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_0/m1_4966_11762#" 0.0621632
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2356_n117#" 0.0443317
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 0.00852964
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/m1_4966_11762#" 0.0397087
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.225162
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/VDD" "7b_divider_magic_0/m1_4966_11762#" 1.50619
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2356_n117#" 0.0975675
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 0.428021
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 0.100194
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/OUT" "7b_divider_magic_0/m1_4966_11762#" 13.8266
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 11.2621
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 18.9658
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VDD" "m4_n7940_n28288#" 0.988994
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 22.365
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.380504
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.0554146
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 0.447584
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/OUT" "m4_n7940_n28288#" 0.660656
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 11.2621
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" 13.8266
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 6.23586
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.0215934
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/OUT" 0.0832457
cap "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" "m4_n7940_n28288#" 0.595284
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/pmos_3p3_VZX6F7_1/a_n252_n112#" 0.00974175
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/VDD" 0.0278068
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/m1_15764_n1436#" 0.730835
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 18.3104
cap "m4_n7940_n28288#" "7b_divider_magic_0/a_n441_n9366#" 5.53994
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 76.9483
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 5.18276
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/m1_4966_11762#" 0.117275
cap "7b_divider_magic_0/m1_9689_n7847#" "7b_divider_magic_0/m1_4966_11762#" 0.0565914
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" 0.0522782
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_0/m1_4966_11762#" 2.95869
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n164_n156#" 0.0407863
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/m1_15759_n1035#" 2.42524
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 7.13963
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/OUT" "7b_divider_magic_0/m1_4966_11762#" 0.0196187
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/VDD" 0.159357
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/a_641_377#" 0.103161
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 4.19518
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 71.8456
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 4.19518
cap "7b_divider_magic_0/a_n441_n9366#" "m4_n7940_n28288#" 15.9586
cap "7b_divider_magic_0/m1_4966_11762#" "m4_n7940_n28288#" 71.8456
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 4.19518
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 3.97197
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 13.0262
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.0649845
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 0.00490047
cap "7b_divider_magic_2/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" "7b_divider_magic_2/m1_4966_11762#" 0.886656
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 0.0634976
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/m1_4966_11762#" 1.07077
cap "7b_divider_magic_2/p3_gen_magic_0/AND2_magic_1/a_641_377#" "7b_divider_magic_2/m1_4966_11762#" 0.216399
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_1/VOUT" 0.069885
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/VOUT" 0.243768
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 0.0233406
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_5/inverter_magic_0/a_174_387#" 1.26706
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" 0.50074
cap "m4_n7940_n28288#" "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/a_174_387#" 1.24372
cap "7b_divider_magic_0/p3_gen_magic_0/xnor_magic_6/inverter_magic_1/VOUT" "m4_n7940_n28288#" 0.112106
cap "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/A" "7b_divider_magic_0/m1_4966_11762#" 0.293366
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.26086
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/p3_gen_magic_0/AND2_magic_1/a_641_377#" 0.500116
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/VDD" 2.9111
cap "7b_divider_magic_0/a_n441_n9366#" "Tappered_Buffer_5/VDD" 0.391075
cap "VDD_TEST" "7b_divider_magic_0/a_n441_n9366#" 0.741542
cap "7b_divider_magic_0/m2_1295_2802#" "VDD_TEST" 2.9111
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 0.152412
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/OUT" 25.3003
cap "Tappered_Buffer_5/a_174_n776#" "Tappered_Buffer_5/VDD" 105.795
cap "Tappered_Buffer_5/a_548_n1560#" "Tappered_Buffer_5/VDD" 81.4476
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "Tappered_Buffer_5/VDD" 32.7099
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 16.0813
cap "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" "Tappered_Buffer_5/VDD" 5.06949
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/VDD" 37.7365
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_4254_n29#" 11.9797
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 6.54965
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/m2_1295_2802#" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" -1.42109e-14
cap "VDD_TEST" "7b_divider_magic_0/7b_counter_0/MDFF_0/mux_magic_0/VSS" 8.04664
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.97571
cap "7b_divider_magic_2/a_n441_n9366#" "m1_48405_n9663#" 0.62424
cap "7b_divider_magic_2/a_n441_n9366#" "Tappered_Buffer_5/IN" 0.795204
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" 29.4967
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_n628#" 7.10543e-15
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 12.3361
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/VDD" 9.50597
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2704_68#" 7.82167
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.666782
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" 20.3932
cap "Tappered_Buffer_5/VDD" "Tappered_Buffer_5/a_174_n776#" -1.13687e-12
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "Tappered_Buffer_5/VDD" 0.965005
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 0.106546
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "Tappered_Buffer_5/VDD" 5.06949
cap "7b_divider_magic_0/m2_1295_2802#" "Tappered_Buffer_5/VDD" 37.7365
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VDD" 8.46417
cap "Tappered_Buffer_5/a_4254_n29#" "Tappered_Buffer_5/VDD" 18.081
cap "VDD_TEST" "7b_divider_magic_0/m1_2706_n3555#" 1.97571
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "VDD_TEST" 7.69622
cap "m1_48405_n9663#" "7b_divider_magic_2/a_n441_n9366#" 1.20046
cap "Tappered_Buffer_5/IN" "7b_divider_magic_2/a_n441_n9366#" 1.52924
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/IN" 15.2461
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/IN" 9.12293
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/a_n2804_24#" 0.704947
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/m1_248_n2671#" 0.117089
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/m1_248_n2671#" 6.34191
cap "Tappered_Buffer_5/pmos_3p3_PPYSL5_0/w_n530_n410#" "Tappered_Buffer_5/IN" 4.17509
cap "m4_39445_n6852#" "Tappered_Buffer_5/m1_248_n2671#" 4.95025
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.333812
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_5/IN" 9.89886
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" 3.19315
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/m1_248_n2671#" 13.0535
cap "Tappered_Buffer_5/VSS" "Tappered_Buffer_5/m1_248_n2671#" 7.87675
cap "Tappered_Buffer_5/m1_248_n2671#" "m4_39445_n6852#" 14.8211
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/IN" 1.98838
cap "Tappered_Buffer_5/IN" "Tappered_Buffer_5/m1_248_n2671#" -1.57894
cap "Tappered_Buffer_5/m1_248_n2671#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.143197
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2296_n280#" 14.034
cap "Tappered_Buffer_5/OUT" "m4_39445_n6852#" 4.84129
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 0.248153
cap "Tappered_Buffer_5/OUT" "m4_39445_n6852#" 2.96702
cap "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_n664_n280#" "VDD_TEST" 1.0609
cap "Tappered_Buffer_5/VSS" "Tappered_Buffer_5/OUT" 0.0445044
cap "Tappered_Buffer_5/pmos_3p3_MV44E7_0/a_560_n280#" "VDD_TEST" 0.774622
cap "Tappered_Buffer_5/OUT" "VDD_TEST" 2.43323
cap "VDD_TEST" "Tappered_Buffer_5/VSS" 15.6981
cap "VDD_TEST" "7b_divider_magic_0/m2_1295_2802#" 37.7365
cap "VDD_TEST" "Tappered_Buffer_5/a_2996_n3001#" 7.42692
cap "VDD_TEST" "Tappered_Buffer_5/pmos_3p3_PPZSL5_0/w_n938_n410#" 2.17036
cap "VDD_TEST" "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_560_n280#" 7.17805
cap "VDD_TEST" "Tappered_Buffer_5/a_4254_n29#" 12.2303
cap "VDD_TEST" "Tappered_Buffer_5/OUT" 7.01108
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.97571
cap "7b_divider_magic_0/m2_1295_2802#" "VDD_TEST" 37.7365
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "VDD_TEST" 7.69622
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/LD" 0.00736979
cap "OUT1" "7b_divider_magic_0/OUT1" 250.659
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 119.066
cap "7b_divider_magic_0/a_n441_n9366#" "OUT1" 5.6803
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 3.08392
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.22932
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.0382931
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" 1.32974
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.707036
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.951989
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 2.2153
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/pmos_3p3_V9Y6F7_7/a_n56_n156#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 1.27446
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/CLK" 0.126228
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/D" 0.691128
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/a_n1430_1007#" "D1" 0.0241319
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/a_n1430_1007#" "D5" 0.112633
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/m1_4966_11762#" 0.0227998
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.111861
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.0467781
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_0/a_n164_n156#" 0.00422482
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 0.00253282
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.0108158
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_0/a_n160_n112#" "m2_18271_n1063#" 6.31687
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/nmos_3p3_G2UGVV_1/a_n160_n112#" "m2_18271_n1063#" 0.233039
cap "7b_divider_magic_2/7b_counter_0/VDD" "m2_18271_n1063#" 6.77914
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_2/a_78_n78#" "m2_18271_n1063#" 1.73587
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/VDD" 1.79978
cap "7b_divider_magic_2/7b_counter_0/buffer_magic_0/nmos_3p3_G2UGVV_0/a_n160_n112#" "7b_divider_magic_2/a_n441_n9366#" 0.0831599
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" -4.97263
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" -7.10045
cap "7b_divider_magic_2/VDD" "7b_divider_magic_2/a_n441_n9366#" 3.27376
cap "m4_39445_n6852#" "7b_divider_magic_2/a_n441_n9366#" 7.3324
cap "m4_39445_n6852#" "7b_divider_magic_2/a_n441_n9366#" 7.3324
cap "m4_39445_n6852#" "7b_divider_magic_2/OUT1" 90.245
cap "7b_divider_magic_2/OUT1" "m4_39445_n6852#" 366.915
cap "m4_39445_n6852#" "7b_divider_magic_2/a_n441_n9366#" 75.0531
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 1.0384
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 1.39132
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "m1_48405_n9663#" 3.98152
cap "Tappered_Buffer_5/m1_248_n2671#" "m4_39445_n6852#" 4.43393
cap "m4_39445_n6852#" "Tappered_Buffer_5/IN" 2.13048
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 1.34231
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.28584
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" 18.7476
cap "Tappered_Buffer_5/a_138_n2984#" "m1_48405_n9663#" 4.85235
cap "Tappered_Buffer_5/m1_248_n2671#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" -0.606785
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/IN" 1.03637
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n240_n280#" "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.333812
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_138_n2984#" 13.8019
cap "Tappered_Buffer_5/m1_248_n2671#" "m1_48405_n9663#" 0.469771
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_138_n2984#" 32.6827
cap "Tappered_Buffer_5/a_138_n2984#" "Tappered_Buffer_5/m1_248_n2671#" 62.7911
cap "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" "m4_39445_n6852#" 3.82451
cap "m4_39445_n6852#" "Tappered_Buffer_5/m1_248_n2671#" 16.3935
cap "Tappered_Buffer_5/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m4_39445_n6852#" 7.02287
cap "Tappered_Buffer_5/VSS" "Tappered_Buffer_5/m1_248_n2671#" 209.897
cap "Tappered_Buffer_5/VSS" "m4_39445_n6852#" 46.4549
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.121301
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2600_n324#" "m4_39445_n6852#" 30.8271
cap "Tappered_Buffer_5/VSS" "m4_39445_n6852#" 77.6754
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2296_n280#" "m4_39445_n6852#" 15.8237
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_548_n1560#" 0.980302
cap "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2600_n324#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n2296_n280#" 0.00124729
cap "m4_39445_n6852#" "Tappered_Buffer_5/OUT" 5.92703
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_7NPLVN_0/a_n1172_n324#" 4.93729
cap "Tappered_Buffer_5/VSS" "m4_39445_n6852#" 116.626
cap "m4_39445_n6852#" "Tappered_Buffer_5/a_2792_n1560#" 3.88655
cap "Tappered_Buffer_5/OUT" "Tappered_Buffer_5/VSS" 0.0445044
cap "m4_39445_n6852#" "Tappered_Buffer_5/nmos_3p3_PLQLVN_0/a_n664_n280#" 3.91826
cap "m4_39445_n6852#" "Tappered_Buffer_5/VSS" 84.1598
cap "VDD_TEST" "Tappered_Buffer_5/VSS" 0.487294
cap "Tappered_Buffer_5/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_5/VSS" 0.00116405
cap "m4_39445_n6852#" "Tappered_Buffer_5/OUT" 3.84171
cap "VDD_TEST" "D16" 37.7365
cap "Tappered_Buffer_5/a_2996_n3001#" "VDD_TEST" 4.95667
cap "m4_39445_n6852#" "VDD_TEST" -2.47184
cap "Tappered_Buffer_5/VSS" "VDD_TEST" 10.1208
cap "Tappered_Buffer_5/VSS" "m4_39445_n6852#" -7.10543e-15
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 1.97571
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/LD" 52.1176
cap "D16" "VDD_TEST" 37.7365
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_2706_n3555#" 122.574
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 37.4705
cap "7b_divider_magic_0/D2_7" "VDD_TEST" 6.33289
cap "7b_divider_magic_0/D2_7" "D16" 512.609
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/D2_7" 34.369
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_0/D2_7" 105.02
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_0/D2_7" 2.77556e-17
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" 2.22045e-16
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/D2_7" 16.2535
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/D2_7" 38.4703
cap "m1_43759_5971#" "7b_divider_magic_0/D2_7" -6.61475
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_518_n423#" 99.8978
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_0/D2_7" 0.929322
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/D2_7" 4.45365
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/D2_7" 2.85547
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_0/D2_7" 13.6309
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/D2_7" 42.7922
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 1.31957
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" -7.10543e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/D2_7" 0.134281
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 3.55271e-15
cap "m1_43759_5971#" "7b_divider_magic_0/D2_7" -3.93185
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.299555
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" "7b_divider_magic_0/D2_7" 0.121821
cap "7b_divider_magic_0/D2_7" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/A" 1.56518
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_2/a_n144_n112#" "7b_divider_magic_0/D2_7" -8.88178e-16
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/B" 0.0128733
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" "7b_divider_magic_0/a_n441_n9366#" 0.615223
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" 0.288252
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/pmos_3p3_VZX6F7_0/a_52_n156#" 0.733401
cap "D13" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 0.0439878
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" -2.44249e-15
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 1.11022e-16
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 1.61329e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_0/a_n441_n9366#" -4.44089e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_n292#" "7b_divider_magic_0/a_n441_n9366#" -6.60583e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/LD" "7b_divider_magic_0/a_n441_n9366#" -1.06581e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_0/a_n441_n9366#" -3.55271e-15
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 2.84217e-14
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" "7b_divider_magic_0/a_n441_n9366#" 0.146201
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/VDD" -3.96905e-15
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/A" 1.30331
cap "OUT1" "7b_divider_magic_0/OUT1" 9.52622
cap "7b_divider_magic_0/OUT1" "OUT1" 181.027
cap "OUT1" "7b_divider_magic_0/OUT1" 4.98893
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 52.238
cap "7b_divider_magic_0/a_n441_n9366#" "OUT1" 1.59353
cap "m1_5268_7226#" "D6" 1.75258
cap "7b_divider_magic_2/a_n441_n9366#" "D6" 0.7119
cap "m1_5268_7226#" "D4" 519.891
cap "7b_divider_magic_2/a_n441_n9366#" "m1_5268_7226#" 43.1789
cap "7b_divider_magic_2/a_n441_n9366#" "D4" 0.531054
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.0778967
cap "D4" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 165.445
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 50.3607
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.00166432
cap "7b_divider_magic_2/m1_2706_n3555#" "D6" 1.61527
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/nmos_3p3_G2UGVV_0/a_n360_n112#" 0.561409
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 24.3974
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 169.023
cap "D6" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 508.778
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/nmos_3p3_G2UGVV_0/a_56_n112#" 0.666166
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.0881948
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 3.70679
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 20.649
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 3.18482
cap "D6" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" -12.1156
cap "7b_divider_magic_2/m1_518_n423#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 2.76242
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/SEL" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 6.34589
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 9.62173
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 1.18841
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 73.7935
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/VDD" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.0684452
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 4.70298
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 6.07858
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 12.2005
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_2/m1_2706_n3555#" 87.8195
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/a_n441_n9366#" 64.3042
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "S7" 16.1605
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "D1" 13.0334
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_2/a_n441_n9366#" 87.9728
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 2.99508
cap "7b_divider_magic_2/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "S7" 3.93946
cap "7b_divider_magic_2/m1_2706_n3555#" "S7" 19.7039
cap "S7" "7b_divider_magic_2/a_n441_n9366#" 2.05352
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "m1_13355_13958#" "7b_divider_magic_2/m1_2706_n3555#" 0.384996
cap "7b_divider_magic_2/a_n441_n9366#" "S7" 0.998559
cap "m1_13355_13958#" "7b_divider_magic_2/a_n441_n9366#" 15.5579
cap "S7" "7b_divider_magic_2/a_n441_n9366#" 1.77581
cap "7b_divider_magic_2/a_n441_n9366#" "m1_13355_13958#" 18.3668
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "D5" "7b_divider_magic_2/m1_2706_n3555#" 5.39912
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_68#" 0.100503
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" -5.08119
cap "D5" "7b_divider_magic_2/7b_counter_0/Q2" 0.249343
cap "D5" "7b_divider_magic_2/m1_4966_11762#" -15.6915
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "D1" 0.36714
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/a_n1430_1007#" 0.610015
cap "7b_divider_magic_2/7b_counter_0/Q6" "D1" 0.0912226
cap "7b_divider_magic_2/a_n441_n9366#" "D1" 3.9683
cap "m1_13355_13958#" "7b_divider_magic_2/a_n441_n9366#" 18.3668
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.620242
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "D5" "7b_divider_magic_2/7b_counter_0/Q6" 0.231274
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D1" 0.117657
cap "7b_divider_magic_2/7b_counter_0/Q7" "D1" 0.065306
cap "D5" "7b_divider_magic_2/a_n441_n9366#" 7.09159
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -4.21909
cap "7b_divider_magic_2/m1_2706_n3555#" "D1" 2.84652
cap "D5" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 0.277046
cap "D5" "D1" -46.5379
cap "D5" "7b_divider_magic_2/7b_counter_0/Q7" 0.157269
cap "7b_divider_magic_2/7b_counter_0/Q2" "D1" 0.108049
cap "D1" "7b_divider_magic_2/m1_4966_11762#" -13.861
cap "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/a_n1430_1007#" "D1" 0.130697
cap "A_MUX_5/SEL" "7b_divider_magic_2/a_n441_n9366#" 1.77581
cap "A_MUX_5/SEL" "7b_divider_magic_2/a_n441_n9366#" 15.0473
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_2706_n3555#" 3.55765
cap "A_MUX_5/IN1" "7b_divider_magic_2/a_n441_n9366#" 23.5566
cap "D5" "7b_divider_magic_2/a_n441_n9366#" 0.444563
cap "7b_divider_magic_2/a_n441_n9366#" "A_MUX_5/IN1" 18.3668
cap "7b_divider_magic_2/a_n441_n9366#" "A_MUX_5/IN1" 6.32344
cap "7b_divider_magic_2/a_n441_n9366#" "D2" 17.9705
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_2706_n3555#" 8.65249
cap "7b_divider_magic_2/7b_counter_0/Q7" "D2" 0.153128
cap "7b_divider_magic_2/7b_counter_0/Q7" "7b_divider_magic_2/m1_2706_n3555#" 0.0929566
cap "7b_divider_magic_2/7b_counter_0/Q2" "D2" 0.227334
cap "7b_divider_magic_2/7b_counter_0/Q2" "7b_divider_magic_2/m1_2706_n3555#" 0.140814
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "D2" 1.24569
cap "D2" "7b_divider_magic_2/m1_4966_11762#" -5.61651
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_2/m1_2706_n3555#" 0.732323
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/m1_4966_11762#" -4.56958
cap "D2" "7b_divider_magic_2/m1_2706_n3555#" -58.8628
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 5.55987
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/LD" "7b_divider_magic_2/m1_2706_n3555#" 0.0920796
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" -1.852
cap "D2" "7b_divider_magic_2/7b_counter_0/Q6" 3.17516
cap "7b_divider_magic_2/m1_2706_n3555#" "7b_divider_magic_2/7b_counter_0/Q6" 0.900549
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" -3.55188
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "D2" 0.256966
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D2" 0.0758574
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_2706_n3555#" 0.158555
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/m1_2706_n3555#" 0.0273982
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 14.769
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.31645
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 3.74842
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 0.618506
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.00610908
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 4.98029
cap "7b_divider_magic_2/m1_4966_11762#" "D3" 36.7017
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 2.23031
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 14.851
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/nmos_3p3_F2UGVV_0/a_n164_n156#" "7b_divider_magic_2/m1_4966_11762#" 0.611646
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 3.74842
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 4.44637
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" 0.611646
cap "D3" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 0.0702475
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 3.55521
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "D3" 0.0144731
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 30.5828
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 50.8114
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 54.0975
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 14.851
cap "m2_18271_n1063#" "7b_divider_magic_2/a_n441_n9366#" 24.363
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 11.2868
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 79.3048
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 44.6595
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 14.851
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" 16.8554
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 0.419942
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 14.851
cap "m4_39445_n6852#" "7b_divider_magic_2/a_n441_n9366#" 15.9404
cap "7b_divider_magic_2/a_n441_n9366#" "m4_39445_n6852#" 4.35833
cap "7b_divider_magic_2/OUT1" "7b_divider_magic_2/a_n441_n9366#" 105.442
cap "7b_divider_magic_2/OUT1" "m4_39445_n6852#" -9.02366
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 12.6127
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 1.77379
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/OUT1" 0.736087
cap "VDD_TEST" "D16" 21.2672
cap "VDD_TEST" "Tappered_Buffer_5/VSS" 2.46594
cap "VDD_TEST" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 3.74366
cap "D16" "VDD_TEST" 21.2672
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 7.27716
cap "D16" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 5.9807
cap "7b_divider_magic_0/LD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 2.19251
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 6.45309
cap "7b_divider_magic_0/m1_2706_n3555#" "VDD_TEST" 0.83804
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 10.2219
cap "D16" "7b_divider_magic_0/m1_2706_n3555#" 5.70203
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.26505
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 11.8865
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.68533
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.12834
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 15.2931
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/LD" 1.41289
cap "D16" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" -6.09216
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 6.7812
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" 0.359233
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.00797254
cap "7b_divider_magic_0/m1_518_n423#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 11.2012
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/D1" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0305424
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 37.9204
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0212259
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.010745
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 14.6468
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0267166
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 0.0275335
cap "7b_divider_magic_0/m1_518_n423#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0170563
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_0/m1_2706_n3555#" 68.113
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0217945
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" 0.435469
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 15.1767
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 18.4901
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 3.69228
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 4.56287
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 0.816207
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" -0.785591
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 20.7573
cap "7b_divider_magic_0/a_n441_n9366#" "m1_43759_5971#" -3.16922
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/a_n441_n9366#" 46.8855
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "D13" 0.817602
cap "7b_divider_magic_0/7b_counter_0/Q2" "D13" 0.256618
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -2.44315
cap "D13" "7b_divider_magic_0/m1_4966_11762#" -13.861
cap "7b_divider_magic_0/7b_counter_0/Q6" "D13" 0.209088
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" "D13" 0.238236
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" -2.84217e-14
cap "7b_divider_magic_0/7b_counter_0/Q7" "D13" 0.152751
cap "D13" "7b_divider_magic_0/m1_2706_n3555#" 4.5255
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "D13" 0.276728
cap "D13" "7b_divider_magic_0/a_n441_n9366#" 13.9962
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -2.94236
cap "7b_divider_magic_0/7b_counter_0/Q7" "7b_divider_magic_0/a_n441_n9366#" 2.34805
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_n336#" 1.71046
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/LD" "7b_divider_magic_0/a_n441_n9366#" 2.01618
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/a_n441_n9366#" 31.015
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/a_n441_n9366#" 3.9721
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_0/a_n441_n9366#" 0.67067
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 15.9493
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/a_n441_n9366#" 3.6661
cap "7b_divider_magic_0/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_n160_n292#" "7b_divider_magic_0/a_n441_n9366#" 0.131182
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 22.7315
cap "7b_divider_magic_0/7b_counter_0/Q2" "7b_divider_magic_0/a_n441_n9366#" 3.52018
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/a_n441_n9366#" 67.6428
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 1.14616
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 13.6961
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" -1.45215
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/Q6" -0.261371
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q2" 0.102446
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q7" 0.0634052
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "7b_divider_magic_0/m1_2706_n3555#" 0.0157845
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.112939
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/LD" "7b_divider_magic_0/m1_2706_n3555#" 0.068896
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_2706_n3555#" 5.76139
cap "D14" "7b_divider_magic_0/m1_2706_n3555#" -21.6432
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" -4.54889
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/7b_counter_0/Q6" 0.588783
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 0.485471
cap "7b_divider_magic_0/7b_counter_0/m1_14647_5151#" "D14" 0.0111995
cap "D14" "7b_divider_magic_0/7b_counter_0/Q2" 0.0335607
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 19.1171
cap "7b_divider_magic_0/m1_2706_n3555#" "D14" -21.6432
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/7b_counter_0/Q6" -1.23218
cap "7b_divider_magic_0/m1_4966_11762#" "D14" -5.61651
cap "7b_divider_magic_0/7b_counter_0/Q7" "D14" 0.0214136
cap "7b_divider_magic_0/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "D14" 0.175505
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" -1.61895
cap "D14" "7b_divider_magic_0/7b_counter_0/Q6" 1.88562
cap "D14" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.0374409
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 9.42504
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 11.6169
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 40.4187
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 1.15107
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.88601
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.29271
cap "m1_13355_13958#" "7b_divider_magic_0/a_n441_n9366#" 22.7399
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 3.14101
cap "m1_13355_13958#" "7b_divider_magic_0/a_n441_n9366#" 63.164
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 4.88601
cap "7b_divider_magic_0/a_n441_n9366#" "D14" 2.53954
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 33.7294
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.88601
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 4.88601
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 3.89834
cap "OUT1" "7b_divider_magic_0/a_n441_n9366#" 151.725
cap "OUT1" "7b_divider_magic_0/OUT1" 12.2284
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.59471
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/OUT1" 7.91028
cap "7b_divider_magic_0/OUT1" "OUT1" 12.4754
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 1.88112
cap "7b_divider_magic_2/a_n441_n9366#" "D4" 2.6815
cap "D6" "m1_5268_7226#" 0.882299
cap "D6" "D4" 1.08567
cap "m1_5268_7226#" "D4" 25.5416
cap "D6" "7b_divider_magic_2/m1_2706_n3555#" 0.874648
cap "D6" "D4" 0.268224
cap "D6" "7b_divider_magic_2/a_n441_n9366#" 4.89792
cap "D4" "7b_divider_magic_2/a_n441_n9366#" -0.637004
cap "7b_divider_magic_2/a_n441_n9366#" "D6" 1.316
cap "D1" "7b_divider_magic_2/a_n441_n9366#" 11.8985
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 25.2818
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 2.31558
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 53.3482
cap "D0" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 0.748447
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" 36.8198
cap "D1" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 38.927
cap "D5" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 7.14054
cap "S7" "7b_divider_magic_2/a_n441_n9366#" 1.24788
cap "S7" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 119.105
cap "D0" "7b_divider_magic_2/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/VDD" 2.30799
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 19.7039
cap "7b_divider_magic_2/m1_4966_11762#" "S7" 116.037
cap "m1_13355_13958#" "7b_divider_magic_2/a_n441_n9366#" 15.5579
cap "7b_divider_magic_2/m1_4966_11762#" "D1" 36.1073
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "m1_13355_13958#" "7b_divider_magic_2/m1_4966_11762#" 47.1286
cap "7b_divider_magic_2/m1_4966_11762#" "F_IN" 18.0038
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 7.14054
cap "7b_divider_magic_2/a_n441_n9366#" "S7" 1.34802
cap "A_MUX_5/IN2" "7b_divider_magic_2/m1_4966_11762#" 16.5726
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 36.1073
cap "7b_divider_magic_2/m1_4966_11762#" "S7" 116.037
cap "7b_divider_magic_2/m1_4966_11762#" "m1_13355_13958#" 46.8536
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "A_MUX_5/Tr_Gate_0/VSS" "S7" 1.34802
cap "S7" "7b_divider_magic_2/m1_2706_n3555#" 21.2851
cap "A_MUX_5/Tr_Gate_0/VSS" "m1_13355_13958#" 18.3668
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 7.14054
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 399.858
cap "A_MUX_5/IN2" "A_MUX_5/Tr_Gate_0/OUT" 1.30537
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN2" 23.3842
cap "m1_13355_13958#" "A_MUX_5/VSS" 45.7189
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 3.6669
cap "A_MUX_5/IN2" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00270557
cap "D1" "m1_13355_13958#" 0.842593
cap "D5" "A_MUX_5/IN2" 5.34981
cap "D1" "A_MUX_5/SEL" 0.972191
cap "D3" "A_MUX_5/IN2" -1.56212
cap "D0" "m1_13355_13958#" -3.17939
cap "D0" "A_MUX_5/SEL" -0.236032
cap "D2" "m1_13355_13958#" -3.19052
cap "D2" "A_MUX_5/SEL" -0.274078
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/VSS" 6.58206
cap "A_MUX_5/Tr_Gate_0/OUT" "A_MUX_5/SEL" 2.34801
cap "D1" "7b_divider_magic_2/m1_4966_11762#" 324.852
cap "7b_divider_magic_2/m1_2706_n3555#" "A_MUX_5/SEL" 21.2851
cap "7b_divider_magic_2/m1_4966_11762#" "m1_13355_13958#" 33.1996
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 80.6566
cap "A_MUX_5/Tr_Gate_0/w_145_n341#" "A_MUX_5/IN2" 0.0380758
cap "D5" "m1_13355_13958#" -3.57174
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "D5" "A_MUX_5/SEL" 1.74129
cap "D3" "m1_13355_13958#" -0.794354
cap "A_MUX_5/IN2" "A_MUX_5/VSS" 43.4142
cap "m1_13355_13958#" "A_MUX_5/IN2" 142.518
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_0/OUT" 0.310978
cap "A_MUX_5/IN2" "A_MUX_5/SEL" -3.26024
cap "D0" "A_MUX_5/IN2" -1.39369
cap "D2" "A_MUX_5/IN2" -1.08746
cap "D2" "A_MUX_5/SEL" -1.03047
cap "A_MUX_5/IN1" "D2" -5.36222
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 81.6823
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 8.96352
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "A_MUX_5/Tr_Gate_0/OUT" "7b_divider_magic_2/m1_4966_11762#" 0.911216
cap "7b_divider_magic_2/m1_2706_n3555#" "A_MUX_5/SEL" 3.55765
cap "D0" "A_MUX_5/IN1" -5.34351
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 76.4375
cap "A_MUX_5/Tr_Gate_0/w_145_n341#" "A_MUX_5/SEL" -0.594811
cap "D0" "A_MUX_5/SEL" -0.914038
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 53.8878
cap "A_MUX_5/Tr_Gate_0/OUT" "A_MUX_5/SEL" 6.05517
cap "A_MUX_5/IN2" "7b_divider_magic_2/m1_4966_11762#" 0.739345
cap "D3" "A_MUX_5/SEL" 0.0542526
cap "A_MUX_5/IN1" "D3" -1.33505
cap "A_MUX_5/IN1" "A_MUX_5/SEL" 205.69
cap "D5" "A_MUX_5/SEL" -0.131811
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 0.404083
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 16.5416
cap "A_MUX_5/IN2" "A_MUX_5/SEL" -2.79896
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 107.379
cap "A_MUX_5/Tr_Gate_1/CLK" "7b_divider_magic_2/m1_4966_11762#" 2.24712
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 16.7413
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 1.03596
cap "D2" "A_MUX_5/IN1" -5.38712
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/IN1" 62.8
cap "D0" "A_MUX_5/IN1" -5.37431
cap "D3" "A_MUX_5/IN1" -1.38398
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/OUT" 1.18834
cap "A_MUX_5/IN1" "D3" -1.57966
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/VSS" 7.61421
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 2.30799
cap "A_MUX_5/IN1" "7b_divider_magic_2/m1_4966_11762#" 39.5955
cap "D0" "A_MUX_5/IN1" -1.07641
cap "D2" "A_MUX_5/IN1" -1.56741
cap "A_MUX_5/Tr_Gate_1/VSS" "7b_divider_magic_2/m1_4966_11762#" 6.30509
cap "A_MUX_5/Tr_Gate_1/CLK" "7b_divider_magic_2/m1_4966_11762#" 0.0199202
cap "DIV_OUT" "7b_divider_magic_2/m1_4966_11762#" 5.99048
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 15.2208
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" 2.30799
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/m1_2706_n3555#" 297.818
cap "7b_divider_magic_2/a_n441_n9366#" "D3" 3.76851
cap "DIV_OUT" "7b_divider_magic_2/m1_4966_11762#" 11.5697
cap "D2" "7b_divider_magic_2/m1_4966_11762#" 362.249
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 26.1778
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 10.5822
cap "D3" "m1_43759_5971#" 252.006
cap "DIV_OUT" "m1_43759_5971#" 17.1533
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.354233
cap "7b_divider_magic_2/a_n441_n9366#" "7b_divider_magic_2/m1_4966_11762#" 0.0847301
cap "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" "7b_divider_magic_2/m1_4966_11762#" 0.0295067
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q2" 0.0267955
cap "DIV_OUT" "7b_divider_magic_2/m1_4966_11762#" 8.86846
cap "7b_divider_magic_2/7b_counter_0/Q6" "7b_divider_magic_2/m1_4966_11762#" 0.0703292
cap "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" "7b_divider_magic_2/m1_4966_11762#" 0.0189413
cap "D3" "7b_divider_magic_2/m1_4966_11762#" 108.658
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 2.81831
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 1.67891
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 2.24618
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_n16_4098#" 1.98929
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q6" 0.00996948
cap "7b_divider_magic_2/m1_4966_11762#" "D3" 27.4951
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/Q2" 0.0138736
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_14647_5151#" 0.0385597
cap "7b_divider_magic_2/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_2/m1_4966_11762#" 0.329925
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/m1_23587_4860#" 3.33848
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 10.9106
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/A" "7b_divider_magic_2/m1_4966_11762#" 2.10684
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/pmos_3p3_VZX6F7_1/a_n52_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.750512
cap "7b_divider_magic_2/7b_counter_0/NAND_magic_0/pmos_3p3_VZX6F7_2/a_n52_n112#" "7b_divider_magic_2/m1_4966_11762#" 0.753357
cap "7b_divider_magic_2/m1_4966_11762#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/a_606_n168#" 2.10924
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 2.81831
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/NAND_magic_0/VDD" 1.67667
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 26.3722
cap "D3" "7b_divider_magic_2/a_n441_n9366#" 1.33467
cap "m1_43759_5971#" "D3" 5.77826
cap "m1_43759_5971#" "7b_divider_magic_2/7b_counter_0/m1_23587_4860#" 1.31132
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 30.9017
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 5.33991
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 7.02619
cap "m1_43759_5971#" "7b_divider_magic_2/a_n441_n9366#" 34.854
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 20.3573
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.02619
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.02619
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 0.610039
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.02619
cap "7b_divider_magic_2/OUT1" "m1_43759_5971#" 21.0614
cap "7b_divider_magic_2/a_n441_n9366#" "m1_43759_5971#" 7.11999
cap "m1_43759_5971#" "D16" 1.61951
cap "7b_divider_magic_0/a_n441_n9366#" "m1_43759_5971#" 6.74501
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "m1_43759_5971#" 1.78573
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "m1_43759_5971#" 0.177708
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 3.68907
cap "7b_divider_magic_0/a_n441_n9366#" "D16" 8.24074
cap "m1_43759_5971#" "7b_divider_magic_0/m1_518_n423#" 2.17529
cap "D16" "7b_divider_magic_0/a_n441_n9366#" 8.24074
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 0.907386
cap "m1_43759_5971#" "7b_divider_magic_0/m1_2706_n3555#" 3.27325
cap "m1_43759_5971#" "7b_divider_magic_0/a_n441_n9366#" 408.01
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" "m1_43759_5971#" 0.594165
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "m1_43759_5971#" 2.39816
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "m1_43759_5971#" 2.99163
cap "7b_divider_magic_0/m1_2706_n3555#" "m1_43759_5971#" 4.08328
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 2.70508
cap "7b_divider_magic_0/a_n441_n9366#" "m1_43759_5971#" 15.6684
cap "m1_43759_5971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/VDD" 2.18324
cap "7b_divider_magic_0/m1_518_n423#" "m1_43759_5971#" 2.10442
cap "7b_divider_magic_0/m1_518_n423#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 2.65662
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 3.41489
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 7.19375
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 5.15473
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 3.77663
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 0.754436
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 1.60827
cap "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.840542
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 1.18824
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/Q2" 0.589313
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_917_4146#" 0.123387
cap "7b_divider_magic_0/7b_counter_0/Q6" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" 0.062664
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_2706_n3555#" 0.137443
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/a_n441_n9366#" 49.0626
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/m1_n16_4098#" 0.0668648
cap "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/7b_counter_0/Q2" 0.0425738
cap "7b_divider_magic_0/a_n441_n9366#" "m1_43759_5971#" 130.176
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 1.77636e-15
cap "D13" "7b_divider_magic_0/m1_4966_11762#" 436.613
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 14.4445
cap "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_0/m1_4966_11762#" 200.226
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/a_n441_n9366#" 0.478187
cap "7b_divider_magic_0/m1_2706_n3555#" "7b_divider_magic_0/m1_4966_11762#" 297.602
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 5.22751
cap "D14" "7b_divider_magic_0/a_n441_n9366#" 12.4015
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 349.424
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 41.6699
cap "7b_divider_magic_0/m1_4966_11762#" "7b_divider_magic_0/m1_2706_n3555#" 5.22751
cap "D12" "7b_divider_magic_0/m1_4966_11762#" 5.22751
cap "D14" "7b_divider_magic_0/m1_4966_11762#" 49.2865
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 0.996961
cap "7b_divider_magic_0/m1_4966_11762#" "D14" 17.1835
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 20.8147
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 2.76408
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 2.0225
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 23.3371
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 3.14611
cap "D15" "7b_divider_magic_0/a_n441_n9366#" 3.14611
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 2.51015
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 2.31464
cap "7b_divider_magic_0/OUT1" "D15" 2.30314
cap "7b_divider_magic_0/a_n441_n9366#" "D15" 1.77641
cap "A_MUX_5/IN2" "D5" -7.10543e-15
cap "D2" "A_MUX_5/Tr_Gate_0/VSS" 0.265108
cap "A_MUX_5/SEL" "m1_13355_13958#" 1.0398
cap "D5" "A_MUX_5/VSS" 84.6853
cap "A_MUX_5/SEL" "D0" 5.22835
cap "D5" "A_MUX_5/IN2" 52.4467
cap "A_MUX_5/VDD" "D3" 6.42815
cap "D5" "A_MUX_5/SEL" 0.41613
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/SEL" 0.739502
cap "A_MUX_5/VSS" "D3" 30.0042
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 5.68434e-14
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/IN2" 0.0613524
cap "A_MUX_5/IN2" "D3" 7.26513
cap "A_MUX_5/IN2" "A_MUX_5/OUT" 1.30537
cap "A_MUX_5/SEL" "D3" 0.0762495
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D2" 2.08643
cap "A_MUX_5/OUT" "D2" 145.965
cap "A_MUX_5/SEL" "A_MUX_5/OUT" 2.05876
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 0.854659
cap "A_MUX_5/VSS" "A_MUX_5/IN2" 31.9938
cap "A_MUX_5/VDD" "D2" 4.71965
cap "A_MUX_5/VSS" "D2" 64.1982
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 0.774844
cap "7b_divider_magic_2/m1_4966_11762#" "D5" 1.23016
cap "A_MUX_5/IN2" "D2" 49.214
cap "A_MUX_5/SEL" "A_MUX_5/IN2" 0.438951
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "m1_13355_13958#" 0.0484908
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D0" 0.145596
cap "A_MUX_5/OUT" "m1_13355_13958#" 0.652089
cap "A_MUX_5/OUT" "D0" 30.8064
cap "A_MUX_5/SEL" "D2" 5.57943
cap "D5" "A_MUX_5/OUT" 0.116612
cap "A_MUX_5/VSS" "m1_13355_13958#" 27.6127
cap "A_MUX_5/VSS" "D0" 125.489
cap "A_MUX_5/IN2" "D0" 111.532
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "D3" 11.4919
cap "A_MUX_5/OUT" "D3" 241.722
cap "A_MUX_5/IN1" "A_MUX_5/OUT" 1.86887
cap "D3" "A_MUX_5/IN2" 18.622
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 20.4796
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/VDD" 1.76553
cap "D2" "A_MUX_5/OUT" 4.82921
cap "D3" "A_MUX_5/Tr_Gate_1/CLK" 0.353843
cap "D0" "A_MUX_5/IN2" 7.52633
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 24.3251
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0161636
cap "A_MUX_5/IN1" "A_MUX_5/VSS" 61.026
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 3.27892
cap "D2" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 258.818
cap "D2" "A_MUX_5/VSS" 49.2754
cap "D3" "A_MUX_5/OUT" 16.3955
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "A_MUX_5/SEL" "A_MUX_5/IN1" 3.56493
cap "D0" "A_MUX_5/OUT" 93.045
cap "D2" "A_MUX_5/SEL" 89.3345
cap "D2" "A_MUX_5/VDD" 63.6989
cap "D3" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 174.141
cap "D3" "A_MUX_5/VSS" 0.38836
cap "A_MUX_5/SEL" "A_MUX_5/IN2" 0.0199457
cap "D0" "A_MUX_5/VSS" 102.262
cap "A_MUX_5/IN2" "A_MUX_5/VDD" 0.179032
cap "D0" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 11.1585
cap "D5" "A_MUX_5/VSS" 0.0323733
cap "A_MUX_5/SEL" "D3" 23.1529
cap "D3" "A_MUX_5/VDD" 80.9802
cap "D0" "A_MUX_5/SEL" 151.678
cap "D0" "A_MUX_5/VDD" 10.2637
cap "D2" "A_MUX_5/IN2" 8.29578
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 2.34346
cap "A_MUX_5/SEL" "D5" -0.0556534
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 20.3543
cap "A_MUX_5/SEL" "A_MUX_5/OUT" 6.68308
cap "D3" "A_MUX_5/OUT" 79.5315
cap "A_MUX_5/VDD" "D3" 58.7185
cap "A_MUX_5/VDD" "D2" 40.5952
cap "D2" "A_MUX_5/OUT" 109.339
cap "D0" "A_MUX_5/IN1" 10.5419
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 17.89
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/OUT" 1.66424
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 76.2308
cap "A_MUX_5/SEL" "D3" 3.69459
cap "D2" "A_MUX_5/SEL" 20.4144
cap "A_MUX_5/VSS" "D3" 1.26479
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 1.94377
cap "D2" "A_MUX_5/VSS" 59.3961
cap "A_MUX_5/VDD" "D0" 6.06171
cap "D0" "A_MUX_5/OUT" 127.189
cap "A_MUX_5/IN1" "A_MUX_5/OUT" 4.5905
cap "A_MUX_5/SEL" "7b_divider_magic_2/m1_4966_11762#" 0.646184
cap "D3" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 179.071
cap "A_MUX_5/VSS" "7b_divider_magic_2/m1_4966_11762#" 0.500885
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 76.707
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/IN1" 2.77232
cap "D2" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 259.592
cap "D0" "A_MUX_5/SEL" 13.4595
cap "A_MUX_5/SEL" "A_MUX_5/IN1" 1.04615
cap "D0" "A_MUX_5/VSS" 145.239
cap "A_MUX_5/VSS" "A_MUX_5/IN1" 90.2195
cap "D3" "A_MUX_5/IN1" 19.8757
cap "D2" "A_MUX_5/IN1" 12.2174
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "D0" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 10.8429
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/IN1" 0.132549
cap "A_MUX_5/VDD" "A_MUX_5/SEL" 0.746748
cap "A_MUX_5/SEL" "A_MUX_5/OUT" 0.714675
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 3.17696
cap "D0" "A_MUX_5/Tr_Gate_1/OUT" 2.1086
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/CLK" 0.136519
cap "D0" "A_MUX_5/Tr_Gate_1/VSS" 82.64
cap "D3" "A_MUX_5/IN1" 6.44717
cap "D3" "A_MUX_5/Tr_Gate_1/VSS" 31.1261
cap "A_MUX_5/Tr_Gate_1/OUT" "D3" 184.812
cap "D0" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.071493
cap "D2" "A_MUX_5/IN1" 56.3096
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 1.77825
cap "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/IN1" 0.00928924
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/VSS" 1.90194
cap "D3" "A_MUX_5/Tr_Gate_1/VDD" 5.10858
cap "D2" "A_MUX_5/Tr_Gate_1/VSS" 53.2876
cap "A_MUX_5/Tr_Gate_1/OUT" "D2" 42.4589
cap "D3" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 7.45228
cap "7b_divider_magic_2/m1_4966_11762#" "A_MUX_5/Tr_Gate_1/VSS" 1.37272
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0686645
cap "D0" "A_MUX_5/IN1" 127.424
cap "D2" "A_MUX_5/Tr_Gate_1/VDD" 3.62713
cap "D2" "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.03775
cap "A_MUX_5/IN1" "A_MUX_5/Tr_Gate_1/CLK" 0.263995
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 4.65208
cap "D0" "7b_divider_magic_2/m1_4966_11762#" 1.92677
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 11.8202
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 1.92677
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 8.76381
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 6.52186
cap "7b_divider_magic_2/m1_4966_11762#" "D0" 0.601427
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "DIV_OUT" 9.0023
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "DIV_OUT" 6.08966
cap "m1_43759_5971#" "DIV_OUT" 11.8202
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 0.984321
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 5.29367
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "DIV_OUT" 5.7307
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 25.8395
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 5.25997
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 22.1498
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" 2.27732
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 23.4884
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_84_n50#" "m2_18271_n1063#" 0.454858
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 1.24753
cap "m2_18271_n1063#" "DIV_OUT" -5.68434e-14
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "DIV_OUT" 1.52031
cap "7b_divider_magic_2/m1_4966_11762#" "DIV_OUT" 0.0240316
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 6.5922
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" "DIV_OUT" 15.0409
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 27.3054
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 44.213
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 6.04818
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 20.4351
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "DIV_OUT" 9.26857
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/VDD" "DIV_OUT" 0.048031
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" "DIV_OUT" 1.31871
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 17.3255
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "DIV_OUT" 3.11883
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 53.8916
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 53.8916
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 5.046
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/VDD" "DIV_OUT" 0.492044
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 3.11883
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 17.3255
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 17.3255
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 53.8916
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 3.11883
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 19.5185
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 3.11883
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 11.3359
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 35.2605
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "DIV_OUT" 0.411771
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 3.11883
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 5.046
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 3.11883
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "DIV_OUT" 1.0128
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 0.625994
cap "VCO_DFF_C_0/VDD" "DIV_OUT" 25.8643
cap "DIV_OUT" "VCO_DFF_C_0/VDD" 32.3592
cap "VCO_DFF_C_0/VDD" "DIV_OUT" 32.3592
cap "DIV_OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 10.1536
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "DIV_OUT" 15.2782
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "DIV_OUT" 6.20189
cap "DIV_OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 2.13724
cap "7b_divider_magic_0/m1_4966_11762#" "D12" 0.555975
cap "D12" "7b_divider_magic_0/m1_4966_11762#" 0.15378
cap "D2" "A_MUX_5/VDD" 0.308355
cap "D0" "A_MUX_5/VSS" -0.797955
cap "A_MUX_5/VSS" "A_MUX_5/OUT" 68.1849
cap "D3" "A_MUX_5/SEL" 9.34628
cap "A_MUX_5/VSS" "A_MUX_5/SEL" 5.76874
cap "D2" "A_MUX_5/OUT" 0.255955
cap "D3" "A_MUX_5/VSS" 56.1584
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 3.89844
cap "D3" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 27.0203
cap "D2" "A_MUX_5/VSS" -1.52634
cap "D3" "A_MUX_5/VDD" 37.1382
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 0.037654
cap "D3" "A_MUX_5/OUT" 100.533
cap "D3" "A_MUX_5/VSS" -0.0704504
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VDD" 2.35791
cap "D0" "A_MUX_5/SEL" 0.0351535
cap "A_MUX_5/SEL" "A_MUX_5/OUT" -8.07641
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 75.8009
cap "D2" "A_MUX_5/VSS" -1.13693
cap "D0" "A_MUX_5/OUT" 0.318809
cap "D3" "A_MUX_5/VDD" 55.0981
cap "D3" "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 81.8103
cap "A_MUX_5/SEL" "A_MUX_5/VSS" 5.60392
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/OUT" -1.38704
cap "D0" "A_MUX_5/VSS" -0.463057
cap "D3" "A_MUX_5/SEL" 29.3867
cap "D2" "A_MUX_5/VDD" -4.58079
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_5/VDD" 11.9933
cap "A_MUX_5/OUT" "A_MUX_5/VSS" 85.1315
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 30.8016
cap "D3" "A_MUX_5/OUT" 19.2661
cap "D2" "A_MUX_5/SEL" 1.05315
cap "D0" "A_MUX_5/VDD" -1.82641
cap "A_MUX_5/OUT" "A_MUX_5/VDD" 287.734
cap "D2" "A_MUX_5/OUT" 1.42347
cap "D0" "A_MUX_5/VDD" -0.653378
cap "A_MUX_5/SEL" "A_MUX_5/VDD" 5.64159
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/OUT" 7.54786
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/OUT" 3.35405
cap "A_MUX_5/OUT" "A_MUX_5/VSS" 145.847
cap "D0" "A_MUX_5/Tr_Gate_1/CLK" 0.0351535
cap "D0" "A_MUX_5/VSS" -0.502758
cap "D2" "A_MUX_5/OUT" 2.18862
cap "A_MUX_5/OUT" "D3" 32.5802
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/VDD" 3.29847
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VDD" 8.553
cap "A_MUX_5/VDD" "A_MUX_5/VSS" 10.0923
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/VSS" 5.99075
cap "D0" "A_MUX_5/OUT" 0.754778
cap "D2" "A_MUX_5/VDD" -1.15869
cap "A_MUX_5/VDD" "D3" 60.7351
cap "A_MUX_5/SEL" "A_MUX_5/OUT" -3.39913
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 70.8014
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D3" 97.215
cap "D2" "A_MUX_5/Tr_Gate_1/CLK" 1.04904
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 34.8497
cap "D2" "A_MUX_5/VSS" -1.23978
cap "D3" "A_MUX_5/VSS" 7.86865
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "D3" 10.2169
cap "A_MUX_5/Tr_Gate_1/CLK" "D3" 2.99947
cap "A_MUX_5/Tr_Gate_1/VDD" "D3" 20.3111
cap "D3" "A_MUX_5/Tr_Gate_1/OUT" 94.0562
cap "A_MUX_5/Tr_Gate_1/VSS" "D3" 34.6435
cap "A_MUX_5/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_5/Tr_Gate_1/OUT" 0.187144
cap "A_MUX_5/Tr_Gate_1/VDD" "D2" 0.307327
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/Tr_Gate_1/OUT" 3.97977
cap "m1_18080_n1660#" "A_MUX_5/Tr_Gate_1/OUT" 1.34562
cap "A_MUX_5/Tr_Gate_1/VDD" "A_MUX_5/Tr_Gate_1/OUT" 21.2536
cap "D0" "A_MUX_5/Tr_Gate_1/VSS" -0.163628
cap "A_MUX_5/Tr_Gate_1/CLK" "A_MUX_5/Tr_Gate_1/VSS" 1.99001
cap "A_MUX_5/Tr_Gate_1/VSS" "D2" -0.36842
cap "m1_18080_n1660#" "A_MUX_5/Tr_Gate_1/VSS" 2.5243
cap "A_MUX_5/Tr_Gate_1/VSS" "A_MUX_5/Tr_Gate_1/OUT" 88.5311
cap "A_MUX_5/VSS" "DIV_OUT" 1.89069
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D0" 0.115315
cap "D3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" 0.290184
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 35.7846
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "DIV_OUT" 9.50543
cap "D2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 8.28421
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m2_18271_n1063#" 3.95151
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 292.664
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 47.8293
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "D3" 0.216449
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 8.62246
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "DIV_OUT" 8.36298
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_868_n94#" "m2_18271_n1063#" 20.4183
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "DIV_OUT" 9.0023
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 255.815
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 15.8028
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "DIV_OUT" 22.1498
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_FG6HDQ_2/a_764_n50#" "m2_18271_n1063#" 5.96057
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "DIV_OUT" 8.36298
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/OUTB" 1.36653
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 8.37568
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 15.0409
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/OUTB" 28.3126
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 15.3728
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/GM8" "m2_18271_n1063#" 0.567604
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_AG6HDQ_0/a_n172_n50#" 4.04573
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" "m2_18271_n1063#" 0.32638
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "DIV_OUT" 7.46939
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" 8.43143
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 46.041
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/nmos_3p3_VB6HDQ_2/a_n52_n50#" "m2_18271_n1063#" 0.500736
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/INV_2_1/VSS" 15.4925
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 15.2315
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 8.43143
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/INV_2_3/a_195_417#" 0.0989888
cap "VCO_DFF_C_0/VCO_C_0/OUTB" "m2_18271_n1063#" 53.8916
cap "VCO_DFF_C_0/VCO_C_0/INV_2_1/a_195_417#" "m2_18271_n1063#" 1.12898
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/VSS" 15.2315
cap "VCO_DFF_C_0/VCO_C_0/INV_2_3/a_195_417#" "m2_18271_n1063#" 0.840745
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 53.8916
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "DIV_OUT" 19.4707
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" 4.76773
cap "m2_18271_n1063#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" 0.0390038
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 8.43143
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 15.2315
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VCTRL_mag_0/w_1846_n1269#" "m2_18271_n1063#" 0.0390038
cap "m2_18271_n1063#" "VCO_DFF_C_0/m1_19018_4795#" 53.8916
cap "DIV_OUT" "VCO_DFF_C_0/m1_19018_4795#" 2.93841
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m2_18271_n1063#" 10.3282
cap "VCO_DFF_C_0/m1_19018_4795#" "m2_18271_n1063#" 35.2605
cap "VCO_DFF_C_0/m1_19018_4795#" "VCO_DFF_C_0/VCO_C_0/VSS" -1.42109e-14
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "DIV_OUT" 0.411771
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/OUTB" "m2_18271_n1063#" 0.100403
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "DIV_OUT" "VCO_DFF_C_0/m1_19018_4795#" 8.49954
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 8.43143
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 8.43143
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 8.49954
cap "DIV_OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" 4.77435
cap "DIV_OUT" "VCO_DFF_C_0/VDD" 25.8643
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 8.49954
cap "VCO_DFF_C_0/VDD" "DIV_OUT" 32.3592
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" "DIV_OUT" 4.87933
cap "VCO_DFF_C_0/m1_19018_4795#" "DIV_OUT" 0.0303555
cap "DIV_OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_3/VSS" 7.10017
cap "DIV_OUT" "VCO_DFF_C_0/VDD" 32.3592
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VDD" "DIV_OUT" 15.2782
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_1/VSS" "DIV_OUT" 14.8253
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VDD" 0.349663
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "DIV_OUT" 9.05403
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Q" 1.09926
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "DIV_OUT" 3.17616
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" -2.84217e-14
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 3.7439
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 2.54314
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 2.3728
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 4.5578
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 2.3728
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 4.88982
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 4.5578
cap "D16" "m1_47429_n914#" 2.3728
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 0.442757
cap "m1_47429_n914#" "D13" 8.34464
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "D16" 2.11612
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 0.443369
cap "m1_47429_n914#" "D16" 236.368
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 2.3728
cap "m1_47429_n914#" "D13" 4.78017
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "D16" 4.5578
cap "m1_47429_n914#" "D16" 126.596
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 2.20332
cap "D16" "m1_47429_n914#" 135.093
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 4.29802
cap "D13" "m1_47429_n914#" 4.78017
cap "cap_11p_0/M" "D16" 126.596
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" "D16" 4.82404
cap "D13" "cap_11p_0/M" 4.78017
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 2.3728
cap "cap_11p_0/M" "D16" 137.456
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 4.23224
cap "cap_11p_0/M" "D13" 4.78017
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3120_n6180#" 0.647858
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 0.793195
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 1.52361
cap "D16" "cap_11p_0/M" 393.058
cap "D13" "cap_11p_0/M" 12.5272
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "D16" 2.20332
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 4.23224
cap "cap_11p_0/M" "D16" 135.111
cap "cap_11p_0/M" "D13" 4.78017
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 2.3728
cap "cap_11p_0/M" "D13" 4.78017
cap "D16" "cap_11p_0/M" 126.596
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 4.88982
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 4.5578
cap "cap_11p_0/M" "D16" 128.969
cap "cap_11p_0/M" "D13" 4.78017
cap "D13" "cap_11p_0/M" 13.6646
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "D16" 1.76126
cap "cap_11p_0/M" "D16" 436.531
cap "D16" "cap_11p_0/M" 7.29311
cap "cap_11p_0/M" "m1_13355_13958#" 2.6536
cap "D16" "Tappered_Buffer_4/a_2996_n3001#" 10.4316
cap "D16" "Tappered_Buffer_4/VSS" 16.6692
cap "Tappered_Buffer_4/VSS" "D16" 40.7012
cap "Tappered_Buffer_4/VSS" "D16" 26.2177
cap "D16" "Tappered_Buffer_4/a_138_n2984#" 9.17635
cap "D16" "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n256_n280#" 3.87511
cap "Tappered_Buffer_4/a_138_n2984#" "D16" 16.7818
cap "Tappered_Buffer_4/VSS" "D16" 15.0271
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 6.2762
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 1.83065
cap "Tappered_Buffer_4/VSS" "D16" 4.64183
cap "Tappered_Buffer_4/a_138_n2984#" "D16" 4.07533
cap "A_MUX_5/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" "A_MUX_5/VDD" 0.0542464
cap "A_MUX_5/VSS" "A_MUX_5/VDD" 1.98615
cap "A_MUX_5/VDD" "A_MUX_5/OUT" 0.700345
cap "DIV_OUT" "A_MUX_5/VSS" 2.49714
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "D3" 0.000309381
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" 1.68247
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "m2_18271_n1063#" 0.00245686
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "VCO_DFF_C_0/OUT" 0.00147477
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" 0.634413
cap "Tappered_Buffer_0/a_138_n2984#" "m1_43759_5971#" 3.77329
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "m1_43759_5971#" 0.614143
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" "m1_43759_5971#" 4.06148
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.1032
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 6.17556
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" 26.4503
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" 13.7484
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 3.24661
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0015323
cap "VDD_TEST" "Tappered_Buffer_0/a_138_n2984#" 5.53115
cap "VDD_TEST" "Tappered_Buffer_0/VSS" 114.82
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00101292
cap "VDD_TEST" "Tappered_Buffer_0/a_2996_n3001#" 6.9392
cap "Tappered_Buffer_0/VSS" "VDD_TEST" 13.8862
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00260583
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 0.0152334
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 7.45469
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 24.1374
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 10.8396
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 8.21777
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 25.3612
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 13.1961
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "D16" 3.40568
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 25.4339
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 8.21777
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 17.422
cap "D16" "m1_47429_n914#" 8.21777
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 13.1961
cap "m1_47429_n914#" "D13" 0.996995
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 1.03309
cap "D16" "m1_47429_n914#" 19.7638
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 1.41664
cap "m1_47429_n914#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 6.12674
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" "D16" 8.21777
cap "m1_47429_n914#" "D13" 7.93064
cap "m1_47429_n914#" "D16" 87.3255
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 7.63078
cap "D16" "m1_47429_n914#" 101.344
cap "D13" "m1_47429_n914#" 8.05175
cap "cap_11p_0/M" "D13" 7.93064
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n3240_n6300#" 8.21777
cap "cap_11p_0/M" "D16" 87.3255
cap "cap_11p_0/M" "D13" 8.02709
cap "cap_11p_0/M" "D16" 108.478
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 2.74708
cap "cap_11p_0/M" "D13" 3.77839
cap "cap_11p_0/M" "D16" 42.7725
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 7.63078
cap "cap_11p_0/M" "D13" 8.05558
cap "cap_11p_0/M" "D16" 101.423
cap "D16" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 8.21777
cap "D16" "cap_11p_0/M" 87.3255
cap "D13" "cap_11p_0/M" 7.93064
cap "cap_11p_0/M" "D13" 7.93064
cap "cap_11p_0/M" "D16" 95.5432
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "cap_11p_0/M" 8.02334
cap "cap_11p_0/M" "D13" 3.67669
cap "cap_11p_0/M" "D16" 43.096
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 1.86374
cap "cap_11p_0/M" "D13" 0.577804
cap "m1_13355_13958#" "cap_11p_0/M" 32.9496
cap "D16" "cap_11p_0/M" 7.75931
cap "m1_13355_13958#" "Tappered_Buffer_4/VSS" 65.3078
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 10.6857
cap "Tappered_Buffer_4/a_2996_n3001#" "D16" 2.68998
cap "Tappered_Buffer_4/a_2996_n3001#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 20.0329
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" -1.20315
cap "D16" "Tappered_Buffer_4/VSS" 8.71654
cap "Tappered_Buffer_4/VSS" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 52.6292
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/OUT" 11.7338
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_4/VSS" 1.37149
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_4/OUT" 8.78517
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 0.185562
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_4/VSS" 1.55472
cap "Tappered_Buffer_4/a_2996_n3001#" "m1_13355_13958#" 4.70212
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 8.54526
cap "Tappered_Buffer_4/a_2996_n3001#" "Tappered_Buffer_4/VSS" 25.0006
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_4/VSS" 0.438559
cap "m5_87362_n658#" "Tappered_Buffer_4/VSS" 96.1858
cap "m5_87362_n658#" "Tappered_Buffer_4/OUT" 15.8325
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.398445
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/OUT" 4.48609
cap "m1_13355_13958#" "Tappered_Buffer_4/VSS" -1.65935
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 18.1142
cap "Tappered_Buffer_4/VSS" "D16" 4.63789
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.703547
cap "D16" "Tappered_Buffer_4/a_2792_n1560#" 2.45901
cap "D16" "Tappered_Buffer_4/VSS" 1.7889
cap "Tappered_Buffer_4/a_2792_n1560#" "Tappered_Buffer_4/VSS" 2.47969
cap "m5_87362_n658#" "Tappered_Buffer_4/a_2792_n1560#" 37.086
cap "m5_87362_n658#" "Tappered_Buffer_4/VSS" 84.1769
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "D16" 1.96971
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "Tappered_Buffer_4/VSS" 2.46606
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "m5_87362_n658#" 44.9494
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/VSS" 8.15357
cap "m5_87362_n658#" "Tappered_Buffer_4/VSS" 60.6202
cap "Tappered_Buffer_4/a_2792_n1560#" "m5_87362_n658#" 46.919
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 4.21007
cap "Tappered_Buffer_4/a_2792_n1560#" "Tappered_Buffer_4/VSS" 7.62522
cap "Tappered_Buffer_4/VSS" "D16" 5.89562
cap "m5_87362_n658#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 17.5095
cap "Tappered_Buffer_4/a_2792_n1560#" "D16" 4.55007
cap "Tappered_Buffer_4/m1_248_n2671#" "m5_87362_n658#" 57.6092
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" "m5_87362_n658#" 1.31985
cap "Tappered_Buffer_4/a_138_n2984#" "Tappered_Buffer_4/IN" 0.00606289
cap "m5_87362_n658#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.272135
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" 0.0301394
cap "m5_87362_n658#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 6.63832
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/IN" 0.237134
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/IN" 6.39043
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/a_174_n776#" 0.814369
cap "Tappered_Buffer_4/a_138_n2984#" "D16" 1.23177
cap "Tappered_Buffer_4/a_138_n2984#" "Tappered_Buffer_4/m1_248_n2671#" 77.8709
cap "D16" "Tappered_Buffer_4/VSS" 4.42172
cap "m5_87362_n658#" "Tappered_Buffer_4/IN" 5.84573
cap "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_560_n280#" "m5_87362_n658#" 2.11646
cap "Tappered_Buffer_4/m1_248_n2671#" "D16" 0.327784
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/VSS" 247.694
cap "Tappered_Buffer_4/a_138_n2984#" "m5_87362_n658#" 9.47054
cap "m5_87362_n658#" "Tappered_Buffer_4/VSS" 28.1111
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" 3.44878
cap "Tappered_Buffer_4/m1_248_n2671#" "m5_87362_n658#" 7.89239
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.858906
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/nmos_3p3_JEEAMQ_0/a_664_n324#" 1.19473
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n2092_n280#" 0.568504
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_138_n2984#" 0.0363256
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 2.00828
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" 4.13699
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "DIV_OUT" 1.16932
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0353275
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" 6.39731
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 0.000239554
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUT" 0.62348
cap "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/OUT" "VCO_DFF_C_0/OUT" 0.483699
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/OUT" -12.8625
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VDD" -2.84217e-14
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 0.229216
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 36.6745
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 0.413479
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUT" 129.78
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" -2.84217e-14
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" "VCO_DFF_C_0/OUTB" 3.6304
cap "m1_43759_5971#" "VCO_DFF_C_0/OUT" 0.427977
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" 0.301906
cap "m1_43759_5971#" "VCO_DFF_C_0/OUTB" 0.769089
cap "VCO_DFF_C_0/OUT" "m1_47450_1456#" 0.237322
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 111.43
cap "VCO_DFF_C_0/OUT" "m1_43759_5971#" 5.82871
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/a_138_n2984#" 0.202991
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.316033
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 7.0742
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.55017
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.40055
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.587799
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/w_n530_n410#" 2.26045
cap "m1_43759_5971#" "Tappered_Buffer_0/a_138_n2984#" 3.66353
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.411887
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2892_n280#" 1.50351
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 4.93398
cap "m1_47450_1456#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.0550892
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.87215
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 1.16067
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/IN" 0.341791
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VSS" 22.6459
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 12.9048
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/a_138_n2984#" 0.00582661
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 6.17736
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_0/OUT" 0.193366
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" 1.26467
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/OUT" 1.1355
cap "Tappered_Buffer_0/a_138_n2984#" "VDD_TEST" 0.709128
cap "VDD_TEST" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" 0.0971089
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 4.21662
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0046236
cap "Tappered_Buffer_0/VSS" "VDD_TEST" 1.16581
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n52_n628#" -0.0257248
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/VSS" 0.0152334
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.366177
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_560_n280#" "VDD_TEST" 7.83385
cap "VDD_TEST" "Tappered_Buffer_0/VSS" 9.25403
cap "Tappered_Buffer_0/a_2996_n3001#" "VDD_TEST" 5.86938
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "VDD_TEST" 3.13105
cap "VDD_TEST" "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_256_n324#" 14.6224
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1580_n628#" "VDD_TEST" 1.20906
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 7.47987
cap "cap_11p_0/M" "m1_13355_13958#" 63.6678
cap "cap_11p_0/M" "Tappered_Buffer_4/OUT" 0.240377
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "cap_11p_0/M" "Tappered_Buffer_4/pmos_3p3_PPZSL5_0/w_n938_n410#" 1.73124
cap "Tappered_Buffer_4/a_2996_n3001#" "m1_13355_13958#" 1.15654
cap "m1_13355_13958#" "Tappered_Buffer_4/pmos_3p3_PPZSL5_0/w_n938_n410#" 7.77848
cap "m1_13355_13958#" "Tappered_Buffer_4/OUT" 19.8142
cap "Tappered_Buffer_4/VSS" "Tappered_Buffer_4/OUT" 11.4603
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_4/OUT" 6.17096
cap "m1_13355_13958#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2804_n628#" 47.5809
cap "m1_13355_13958#" "Tappered_Buffer_4/VSS" 2.72583
cap "m1_13355_13958#" "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_1784_n280#" 57.3583
cap "m1_13355_13958#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 2.94739
cap "m5_87362_n658#" "Tappered_Buffer_4/OUT" 15.6573
cap "Tappered_Buffer_4/OUT" "Tappered_Buffer_4/VSS" 9.98217
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "Tappered_Buffer_4/VSS" 1.25077
cap "Tappered_Buffer_4/a_2792_n1560#" "m5_87362_n658#" 0.00454357
cap "Tappered_Buffer_4/nmos_3p3_PLQLVN_0/a_764_n280#" "m5_87362_n658#" 8.91379
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/a_548_n1560#" -5.68434e-14
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/IN" 2.37717
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/IN" 0.274302
cap "m5_87362_n658#" "Tappered_Buffer_4/a_548_n1560#" 0.0175066
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/m1_248_n2671#" 2.7681
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/a_174_n776#" -1.42109e-14
cap "Tappered_Buffer_4/a_138_n2984#" "Tappered_Buffer_4/IN" 0.00179777
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/a_138_n2984#" -0.524586
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/VSS" 0.103426
cap "Tappered_Buffer_4/a_174_n776#" "Tappered_Buffer_4/m1_248_n2671#" 0.031394
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/VSS" -0.250099
cap "m5_87362_n658#" "Tappered_Buffer_4/IN" 0.112213
cap "Tappered_Buffer_4/m1_248_n2671#" "Tappered_Buffer_4/VSS" 8.31603
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n2092_n628#" "Tappered_Buffer_4/IN" 2.62328
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_138_n2984#" 0.0129007
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/nmos_3p3_7NPLVN_0/a_n2092_n280#" 0.961703
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_548_n1560#" 0.406248
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/pmos_3p3_PPYSL5_0/w_n530_n410#" 1.00069
cap "Tappered_Buffer_8/VSS" "m1_5268_7226#" 24.7053
cap "Tappered_Buffer_8/a_2996_n3001#" "m1_5268_7226#" 13.8614
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/VSS" 0.0248345
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_8/VSS" -0.00315671
cap "m1_5268_7226#" "Tappered_Buffer_8/VSS" 4.56574
cap "Tappered_Buffer_8/a_2792_n1560#" "Tappered_Buffer_8/VSS" 19.1103
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_764_n280#" "Tappered_Buffer_8/VSS" 15.8584
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/VSS" 15.8584
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_n356_n324#" 19.0337
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n1072_n280#" "m1_13355_13958#" 0.103045
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n1072_n280#" "F_IN" 1.45457
cap "m1_13355_13958#" "Tappered_Buffer_8/VSS" 12.6533
cap "Tappered_Buffer_8/a_138_n2984#" "m1_13355_13958#" 0.250882
cap "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n2296_n280#" "F_IN" 2.15363
cap "m1_13355_13958#" "F_IN" -2.27374e-13
cap "F_IN" "Tappered_Buffer_8/VSS" 1.69657
cap "m1_13355_13958#" "Tappered_Buffer_8/VSS" 12.8269
cap "Tappered_Buffer_8/a_138_n2984#" "F_IN" 2.54567
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 2.11507
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 5.39586
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 18.9648
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_n84_n94#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 0.0679211
cap "DIV_OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" 1.16932
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 1.09445
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/M9" 5.55112e-17
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_2/a_84_n50#" 0.0373298
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 0.260128
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" 0.0515807
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 1.82156
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 0.606694
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" 0.91119
cap "VCO_DFF_C_0/m1_19018_4795#" "VCO_DFF_C_0/VSS" 0.716898
cap "VCO_DFF_C_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/D" 2.87617
cap "VCO_DFF_C_0/DFF_3_mag_0/D" "A_MUX_0/SEL" 12.7122
cap "VCO_DFF_C_0/DFF_3_mag_0/D" "A_MUX_0/IN2" 11.6165
cap "VCO_DFF_C_0/DFF_3_mag_0/D" "A_MUX_0/Tr_Gate_0/nmos_3p3_UKFAHE_3/a_n138_n84#" 5.78442
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "A_MUX_0/IN2" 6.14963
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "A_MUX_0/SEL" 2.3683
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/SEL" 8.42391
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/IN2" 1.57135
cap "VCO_DFF_C_0/DFF_3_mag_0/D" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 3.51532
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 6.43459
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/CLK" -0.39479
cap "A_MUX_0/SEL" "VCO_DFF_C_0/OUTB" 2.14739
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 268.772
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/CLK" 58.6279
cap "A_MUX_0/INV_2_0/OUT" "VCO_DFF_C_0/OUTB" 0.750085
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" 1.58115
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" 7.57198
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/IN1" 23.8586
cap "A_MUX_0/INV_2_0/OUT" "VCO_DFF_C_0/OUTB" 0.615939
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 4.23386
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 8.02165
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VCO_DFF_C_0/OUTB" 26.6119
cap "m1_43759_5971#" "VCO_DFF_C_0/OUTB" 82.322
cap "VCO_DFF_C_0/OUT" "VCO_DFF_C_0/OUTB" 0.0529617
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 3.06008
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" 31.279
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 1.4905
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 21.6235
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" 2.84217e-14
cap "VCO_DFF_C_0/OUTB" "m1_43759_5971#" 2.88358
cap "m1_43759_5971#" "Tappered_Buffer_0/VDD" 6.03069
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 0.168791
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 0.133163
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 2.90554
cap "m1_43759_5971#" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 4.08683
cap "m1_43759_5971#" "Tappered_Buffer_1/VSS" -7.10543e-15
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 1.02829
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VCO_DFF_C_0/OUT" 3.55143
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.939059
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 4.20712
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/VSS" 0.550681
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 7.2547
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.225365
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 3.6299
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 0.79663
cap "VCO_DFF_C_0/OUT" "VDD_TEST" 0.789995
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.21614
cap "m1_43759_5971#" "VCO_DFF_C_0/OUT" 2.93802
cap "VCO_DFF_C_0/OUT" "Tappered_Buffer_1/VSS" 2.19688
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.82604
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "m1_43759_5971#" 0.036193
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_0/VDD" 4.97894
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_1/VSS" 1.0351
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.000627092
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 1.31031
cap "Tappered_Buffer_0/IN" "Tappered_Buffer_0/VDD" 0.382431
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/VSS" 3.04736
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_0/VDD" 0.403292
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_0/VDD" 4.97894
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.400371
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/VSS" 0.979413
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.935022
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 1.77771
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" 0.133891
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/a_548_n1560#" 1.82625
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" 0.365714
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" -9.09495e-13
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 0.699468
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/nmos_3p3_JEEAMQ_0/a_152_n280#" 0.139063
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" "Tappered_Buffer_1/VSS" 0.840455
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" 1.91452
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 0.0630382
cap "Tappered_Buffer_1/a_2996_n3001#" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" 1.82857
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 29.8017
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_256_n324#" "VDD_TEST" 18.2978
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 9.81974
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "Tappered_Buffer_4/VDD" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 4.76883
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_13355_13958#" 63.6678
cap "Tappered_Buffer_4/VDD" "m1_13355_13958#" 158.018
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_13355_13958#" 3.23124
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_4/VDD" 4.54747e-13
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/VDD" 0.717928
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_4/VDD" 13.9805
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_4/a_548_n1560#" -1.42109e-14
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/VDD" 3.56566
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_356_68#" 3.05391
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/VDD" 0.187734
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 2.03322
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 10.6525
cap "VDD_TEST" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" 1.46151
cap "Tappered_Buffer_4/a_548_n1560#" "Tappered_Buffer_4/IN" 34.3007
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" "Tappered_Buffer_4/IN" 45.2857
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_4/IN" 4.04433
cap "Tappered_Buffer_4/a_174_n776#" "Tappered_Buffer_4/IN" 28.423
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" "Tappered_Buffer_4/IN" 11.7595
cap "VDD_TEST" "Tappered_Buffer_4/a_548_n1560#" 0.184866
cap "VDD_TEST" "Tappered_Buffer_4/IN" 2.65597
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n2092_n628#" 0.00423758
cap "Tappered_Buffer_4/IN" "Tappered_Buffer_4/a_548_n1560#" 0.00276504
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 0.00833228
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "m1_5268_7226#" 5.14893
cap "m1_5268_7226#" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1784_n280#" 11.0319
cap "Tappered_Buffer_8/a_2996_n3001#" "m1_5268_7226#" 4.41195
cap "m1_5268_7226#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" 9.34559
cap "Tappered_Buffer_8/VSS" "m1_5268_7226#" 4.08992
cap "Tappered_Buffer_8/OUT" "m1_5268_7226#" 17.0674
cap "m1_5268_7226#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 25.5159
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/OUT" 1.56581
cap "m1_5268_7226#" "Tappered_Buffer_8/OUT" 3.92704
cap "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_1784_n280#" "m1_5268_7226#" 1.90825
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/OUT" 0.0248345
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_8/OUT" 0.238136
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_8/OUT" 2.63771
cap "Tappered_Buffer_8/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" -0.0948019
cap "m1_5268_7226#" "Tappered_Buffer_8/VSS" 0.594018
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2804_n628#" "m1_5268_7226#" 2.9599
cap "m1_5268_7226#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 1.81162
cap "Tappered_Buffer_8/OUT" "Tappered_Buffer_8/VSS" 2.42774
cap "Tappered_Buffer_8/VSS" "Tappered_Buffer_8/nmos_3p3_PLQLVN_0/a_764_n280#" 1.39963
cap "m1_13355_13958#" "Tappered_Buffer_8/a_138_n2984#" 0.0885326
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "F_IN" 1.30325
cap "m1_13355_13958#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" 0.0781811
cap "m1_13355_13958#" "Tappered_Buffer_8/VSS" 14.6221
cap "m1_13355_13958#" "Tappered_Buffer_8/IN" 12.15
cap "m1_13355_13958#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" 0.107272
cap "m1_13355_13958#" "Tappered_Buffer_8/a_548_n1560#" 0.568484
cap "m1_13355_13958#" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.569847
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2296_n628#" "F_IN" 0.534014
cap "Tappered_Buffer_8/IN" "F_IN" 4.11899
cap "F_IN" "Tappered_Buffer_8/a_138_n2984#" 0.803594
cap "F_IN" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 1.87999
cap "m1_13355_13958#" "F_IN" 2.27374e-13
cap "Tappered_Buffer_8/VSS" "m1_13355_13958#" 14.9106
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2192_n672#" 1.13079
cap "F_IN" "Tappered_Buffer_8/nmos_3p3_7NPLVN_0/a_n2296_n280#" 0.278872
cap "Tappered_Buffer_8/IN" "m1_13355_13958#" 11.659
cap "Tappered_Buffer_8/VSS" "F_IN" 1.73195
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2500_n628#" "F_IN" 1.84813
cap "Tappered_Buffer_8/pmos_3p3_PPYSL5_0/w_n530_n410#" "F_IN" 1.85747
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DIV_OUT" 2.02662
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "A_MUX_4/VSS" 15.0119
cap "DIV_OUT" "A_MUX_4/VSS" 1.16932
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 1.42109e-14
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "A_MUX_4/VSS" 10.5179
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/pmos_3p3_HMKTA7_4/a_84_n50#" "A_MUX_4/VSS" 1.22364
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "S3" 19.6504
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -8.21275
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 203.86
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 65.5606
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "A_MUX_4/VSS" 35.2443
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 44.3215
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 80.6091
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/M4" -16.8267
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" 0.545155
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/OUTB" -1.42511
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "VCO_DFF_C_0/VCTRL" 0.0973241
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "S3" 0.232188
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" 6.9206
cap "VCO_DFF_C_0/VCTRL" "A_MUX_4/OUT" -2.80722
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 13.9141
cap "VCO_DFF_C_0/VCTRL2" "S3" 41.3071
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/VSS" -1.54699
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL2" -8.34864
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/VCTRL" 0.073018
cap "VCO_DFF_C_0/VCTRL" "S3" -5.46306
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_0/IN" 1.13042
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 76.7027
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" -1.2337
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 193.675
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/w_5819_4436#" 15.6216
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 188.718
cap "S3" "VCO_DFF_C_0/VCTRL2" 9.9137
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 4.60405
cap "DN" "VCO_DFF_C_0/VCTRL2" 0.0258703
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.167907
cap "S3" "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" 0.179622
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/OUT" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" 19.6344
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" "VCO_DFF_C_0/VCTRL2" 34.5128
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 17.9146
cap "VCO_DFF_C_0/VSS" "A_MUX_0/IN2" 1.77636e-15
cap "VCO_DFF_C_0/m1_19018_4795#" "VCO_DFF_C_0/VSS" 0.377829
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/VSS" 1.34247
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/IN2" 1.14951
cap "A_MUX_0/IN2" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 26.9402
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "A_MUX_0/SEL" 6.7568
cap "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "VCO_DFF_C_0/OUTB" 1.94512
cap "A_MUX_0/SEL" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 5.47618
cap "A_MUX_0/IN2" "VCO_DFF_C_0/OUTB" 11.7473
cap "A_MUX_0/IN2" "A_MUX_0/SEL" -8.42224
cap "A_MUX_0/SEL" "VCO_DFF_C_0/OUTB" 13.4317
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" 1.94722
cap "A_MUX_0/VDD" "VCO_DFF_C_0/DFF_3_mag_0/VSS" -0.793001
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/CLK" 0.0121606
cap "A_MUX_0/SEL" "VCO_DFF_C_0/OUTB" 0.319157
cap "VCO_DFF_C_0/DFF_3_mag_0/CLK" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 4.56843
cap "VCO_DFF_C_0/DFF_3_mag_0/VSS" "A_MUX_0/IN1" 3.10526
cap "A_MUX_0/SEL" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.881806
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 1.9145
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 46.4215
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" 24.8916
cap "VCO_DFF_C_0/OUTB" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 2.921
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/CLK" 0.0150797
cap "A_MUX_0/IN1" "A_MUX_0/VDD" 1.72945
cap "A_MUX_0/VDD" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 2.73808
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/Tr_Gate_1/CLK" 0.506693
cap "m1_43759_5971#" "A_MUX_0/IN1" 1.77111
cap "A_MUX_0/IN1" "VCO_DFF_C_0/OUTB" 31.279
cap "m1_43759_5971#" "A_MUX_0/Tr_Gate_1/CLK" 0.00873716
cap "m1_43759_5971#" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 4.17784
cap "A_MUX_0/IN1" "VCO_DFF_C_0/DFF_3_mag_0/VSS" 0.733368
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_52_n324#" "VDD_TEST" 0.342866
cap "VDD_TEST" "Tappered_Buffer_0/IN" 9.01523
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 2.30222
cap "VDD_TEST" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.26211
cap "m1_43759_5971#" "Tappered_Buffer_0/VDD" 2.0201
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.818838
cap "m1_43759_5971#" "Tappered_Buffer_0/IN" 1.55643
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 7.42788
cap "VDD_TEST" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.0297256
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "VDD_TEST" 3.39893
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.129508
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n152_n324#" "VDD_TEST" 0.342866
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/IN" 0.584721
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 0.205947
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/VDD" 147.674
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.59778
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "m1_43759_5971#" 0.613213
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_0/IN" 2.60295
cap "VDD_TEST" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 2.13879
cap "VDD_TEST" "Tappered_Buffer_0/VDD" 42.4666
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "Tappered_Buffer_0/VDD" 0.617842
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_460_n324#" 0.336008
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n152_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.86129
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.107261
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n764_n324#" 0.342866
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.26872
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 46.2322
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_52_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.342866
cap "m1_43759_5971#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.02129
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 18.0352
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 360.023
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 9.24209
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/IN" 5.30042
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_256_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n356_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 14.7977
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 8.02108
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 25.0419
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 4.35504
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/IN" 1.75416
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/IN" 21.8517
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" 0.265769
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.93671
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 30.2452
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 127.646
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_460_n324#" 0.00685731
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_664_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 6.59299
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 14.4388
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.205947
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.83715
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 18.6471
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.143014
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" 11.435
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 9.50437
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 48.7396
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n764_n324#" 0.186038
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n356_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1580_n672#" "Tappered_Buffer_0/VDD" 85.7968
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n1580_n672#" "Tappered_Buffer_1/VSS" 1.35251
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_460_n324#" "Tappered_Buffer_0/VDD" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 144.673
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1072_n280#" "Tappered_Buffer_0/VDD" 16.7125
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_664_n324#" "Tappered_Buffer_0/VDD" 0.111623
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n560_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_0/VDD" 91.0877
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_0/VDD" 0.857264
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 17.3789
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_256_n324#" "Tappered_Buffer_0/VDD" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n764_n324#" 0.0797306
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 5.53301
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1684_n324#" 0.342866
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1276_n324#" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 146.865
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n868_n280#" 0.696238
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1480_n324#" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_868_n324#" 0.265769
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_2792_n1560#" 64.2683
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_1072_n324#" 0.265769
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/a_2792_n1560#" 6.19126
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_664_n324#" "Tappered_Buffer_0/VDD" 0.154146
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 35.0897
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n664_n280#" "Tappered_Buffer_0/VDD" 1.87242
cap "Tappered_Buffer_0/OUT" "VDD_TEST" 5.02679
cap "Tappered_Buffer_0/VDD" "VDD_TEST" 33.0094
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 5.19183
cap "Tappered_Buffer_1/VSS" "VDD_TEST" -0.357496
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1276_n672#" "VDD_TEST" 11.3063
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.187059
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n152_n324#" "VDD_TEST" 0.322194
cap "VDD_TEST" "Tappered_Buffer_1/VSS" 12.3103
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.187059
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_52_n324#" 0.322194
cap "Tappered_Buffer_2/a_138_n2984#" "VDD_TEST" 14.7546
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n560_n324#" "VDD_TEST" 0.322194
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n764_n324#" 0.322194
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "VDD_TEST" 5.5647
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 9.80264
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_52_n324#" 0.322194
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_256_n324#" "VDD_TEST" 0.322194
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_664_n324#" "VDD_TEST" 0.322194
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n356_n324#" "VDD_TEST" 0.322194
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_460_n324#" "VDD_TEST" 0.322194
cap "Tappered_Buffer_2/a_138_n2984#" "VDD_TEST" 25.3548
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.561176
cap "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n152_n324#" "VDD_TEST" 0.322194
cap "VDD_TEST" "Tappered_Buffer_2/VSS" 17.5492
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_n968_n324#" "VDD_TEST" 0.263909
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_n560_n324#" "VDD_TEST" 0.541181
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2296_n280#" "VDD_TEST" 15.2006
cap "VDD_TEST" "Tappered_Buffer_2/VSS" 62.8323
cap "Tappered_Buffer_2/a_138_n2984#" "VDD_TEST" 10.58
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_n356_n324#" "VDD_TEST" 0.541181
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_n764_n324#" "VDD_TEST" 0.541181
cap "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_52_n324#" "VDD_TEST" 0.066378
cap "Tappered_Buffer_2/VSS" "VDD_TEST" 26.7219
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_n152_n324#" 0.541181
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n664_n280#" "VDD_TEST" 5.36268
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_13355_13958#" 63.6678
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "Tappered_Buffer_4/VDD" 1.39472
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_13355_13958#" 7.74252
cap "Tappered_Buffer_4/VDD" "m1_13355_13958#" 46.2112
cap "m1_13355_13958#" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.364675
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 6.25172
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2704_n672#" 16.7424
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_4/VDD" 2.04132
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1784_n628#" 3.56643
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_1988_68#" 20.4895
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_4254_n29#" 31.1653
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 81.6381
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_2092_n672#" 10.7359
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_664_n672#" "Tappered_Buffer_4/VDD" 5.40666
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_560_n628#" 2.02155
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/IN" 5.77866
cap "Tappered_Buffer_4/VDD" "Tappered_Buffer_4/a_548_n1560#" 37.8674
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_356_68#" "Tappered_Buffer_4/VDD" 4.83065
cap "Tappered_Buffer_4/pmos_3p3_MV44E7_0/a_968_n280#" "Tappered_Buffer_4/VDD" 16.555
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n868_68#" "VDD_TEST" 2.46508
cap "VDD_TEST" "Tappered_Buffer_4/IN" 19.2061
cap "Tappered_Buffer_4/pmos_3p3_MDMPD7_0/a_n1072_n628#" "VDD_TEST" 0.88048
cap "Tappered_Buffer_4/a_174_n776#" "VDD_TEST" 2.31714
cap "VDD_TEST" "Tappered_Buffer_4/a_548_n1560#" 9.35134
cap "VDD_TEST" "Tappered_Buffer_4/VDD" 58.3191
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 44.258
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 27.7189
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/OUT" 17.808
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 18.4916
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 4.01611
cap "Tappered_Buffer_7/a_2996_n3001#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 1.64161
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/a_548_n1560#" 0.202231
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" -4.54747e-13
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/a_548_n1560#" 1.15186
cap "Tappered_Buffer_7/a_2996_n3001#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.984966
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/a_548_n1560#" 0.670463
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.171386
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/a_548_n1560#" 0.469507
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.449646
cap "Tappered_Buffer_8/a_4254_n29#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" 2.84217e-14
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1784_n628#" 2.27374e-13
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/a_548_n1560#" 2.55532
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" 4.91584
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 1.40061
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 2.84217e-14
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/a_548_n1560#" 0.26985
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/a_548_n1560#" -2.27374e-13
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "F_IN" 1.57476
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" "Tappered_Buffer_8/IN" 22.4486
cap "m1_13355_13958#" "Tappered_Buffer_8/IN" 18.2808
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_8/IN" 3.82313
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 17.1489
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/IN" 14.549
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_68#" "Tappered_Buffer_8/IN" 15.4872
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n764_n672#" "m1_13355_13958#" 0.319832
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n868_n628#" "m1_13355_13958#" 0.129621
cap "Tappered_Buffer_8/VDD" "m1_13355_13958#" 3.96908
cap "m1_13355_13958#" "Tappered_Buffer_8/a_548_n1560#" 0.789765
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n1072_n628#" "Tappered_Buffer_8/IN" 8.65537
cap "m1_13355_13958#" "Tappered_Buffer_8/VDD" 4.89958
cap "F_IN" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.0923459
cap "m1_13355_13958#" "Tappered_Buffer_8/IN" 17.8284
cap "F_IN" "Tappered_Buffer_8/VDD" 0.178906
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2296_n628#" 0.0470076
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2500_n628#" 1.6227
cap "F_IN" "Tappered_Buffer_8/IN" 0.170499
cap "m1_13355_13958#" "Tappered_Buffer_8/nmos_3p3_JEEAMQ_0/a_n560_n324#" 0.790932
cap "F_IN" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_n2192_n672#" 0.0858827
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/VSS" 0.0909672
cap "A_MUX_4/VSS" "DIV_OUT" 0.0612899
cap "A_MUX_4/VSS" "S3" 0.101885
cap "A_MUX_4/VSS" "A_MUX_4/Tr_Gate_1/IN" -0.0779257
cap "S3" "A_MUX_4/Tr_Gate_1/OUT" 0.0564444
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 19.6504
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -2.63724
cap "A_MUX_4/VSS" "S3" 19.0378
cap "S3" "A_MUX_4/VSS" 34.8373
cap "A_MUX_4/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" 50.4374
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "S3" "A_MUX_4/OUT" 42.2311
cap "A_MUX_4/Tr_Gate_1/IN" "A_MUX_4/VSS" -0.103453
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -0.0153658
cap "A_MUX_4/OUT" "A_MUX_4/VSS" 0.206392
cap "S3" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" -16.9583
cap "A_MUX_4/VDD" "S3" -12.6454
cap "S3" "VCO_DFF_C_0/VCO_C_0/VCTRL2" 41.3071
cap "A_MUX_4/OUT" "VCO_DFF_C_0/VCO_C_0/VSS" 224.355
cap "A_MUX_4/OUT" "S3" 50.5298
cap "A_MUX_4/VDD" "A_MUX_4/OUT" -17.2972
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 40.5054
cap "A_MUX_4/VDD" "VCO_DFF_C_0/VCTRL" 2.90405
cap "VCO_DFF_C_0/VCTRL" "A_MUX_4/OUT" -0.460579
cap "A_MUX_4/VDD" "A_MUX_4/OUT" -13.7211
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" 0.197477
cap "VCO_DFF_C_0/VCTRL" "S3" -6.08312
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 56.7959
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCTRL2" 5.97948
cap "A_MUX_4/VDD" "S3" -4.42292
cap "S3" "A_MUX_4/OUT" 32.7964
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" 400.802
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 40.3261
cap "S3" "VCO_DFF_C_0/VCTRL2" 41.3071
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCO_C_0/VSS" 5.71787
cap "VCO_DFF_C_0/VCTRL2" "S3" 34.8445
cap "DN" "VCO_DFF_C_0/VCO_C_0/VSS" 5.85545
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/VDD" "VCO_DFF_C_0/VCTRL" 4.81886
cap "VCO_DFF_C_0/VCO_C_0/INV_2_5/IN" "VCO_DFF_C_0/VCTRL" 0.122604
cap "VCO_DFF_C_0/VCTRL" "VCO_DFF_C_0/VCO_C_0/VSS" 18.1551
cap "VCO_DFF_C_0/VCTRL2" "m1_18080_n1660#" 1.66383
cap "DN" "VCO_DFF_C_0/VCTRL2" 16.4774
cap "S3" "VCO_DFF_C_0/VCO_C_0/VSS" 7.90585
cap "VCO_DFF_C_0/VCTRL2" "VCO_DFF_C_0/VCTRL" 46.5478
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCO_DFF_C_0/VCTRL2" 3.00025
cap "VCO_DFF_C_0/VCO_C_0/VCTRL2" "VCTRL_OBV" 18.0685
cap "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "VCTRL_OBV" 47.7599
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VSS" 7.89969
cap "A_MUX_0/Tr_Gate_0/OUT" "VCTRL_OBV" 0.0343823
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_0/Tr_Gate_0/OUT" 2.84217e-14
cap "m2_34756_9620#" "A_MUX_0/Tr_Gate_0/OUT" 0.145746
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_0/OUT" 0.051464
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/OUT" 0.0106596
cap "A_MUX_0/IN2" "A_MUX_0/VSS" 3.71662
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 1.2968
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/SEL" 4.99858
cap "A_MUX_0/OUT" "VCO_DFF_C_0/OUTB" 5.57443
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 22.2072
cap "m2_34756_9620#" "A_MUX_0/SEL" 0.547192
cap "A_MUX_0/OUT" "A_MUX_0/SEL" 3.11382
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 2.7602
cap "A_MUX_0/SEL" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" -2.27374e-13
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 114.447
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/SEL" 3.40921
cap "A_MUX_0/IN2" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0152868
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VDD" 1.26954
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/OUT" 1.49947
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/SEL" 1.7509
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/SEL" 0.0387177
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/VDD" 16.4733
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 9.90329
cap "A_MUX_0/Tr_Gate_1/CLK" "m2_34756_9620#" 0.0296244
cap "A_MUX_0/SEL" "A_MUX_0/OUT" 1.13319
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_1/CLK" 0.420583
cap "A_MUX_0/VDD" "A_MUX_0/SEL" 56.1854
cap "A_MUX_0/VDD" "A_MUX_0/VSS" 33.6552
cap "A_MUX_0/VDD" "A_MUX_0/IN1" 3.32786
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/CLK" 60.4061
cap "A_MUX_0/VDD" "m2_34756_9620#" -0.0623423
cap "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_0/VDD" -1.12013
cap "A_MUX_0/VDD" "A_MUX_0/IN1" 18.2281
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_2744#" "A_MUX_0/Tr_Gate_1/CLK" 2.93472
cap "A_MUX_0/VDD" "A_MUX_0/VSS" 98.8636
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_0/Tr_Gate_1/CLK" 5.68434e-14
cap "A_MUX_0/IN1" "A_MUX_0/VSS" 2.21831
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/CLK" 37.7491
cap "VCO_DFF_C_0/OUTB" "A_MUX_0/OUT" 7.36374
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/CLK" 0.562864
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 224.169
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_2744#" 1.98093
cap "A_MUX_0/IN1" "A_MUX_0/OUT" 10.3215
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 176.875
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/VSS" 2.01704
cap "A_MUX_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.332323
cap "A_MUX_0/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 2.04255
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_2744#" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.803449
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.225801
cap "A_MUX_0/Tr_Gate_1/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.882326
cap "A_MUX_0/Tr_Gate_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 0.979053
cap "A_MUX_0/IN1" "A_MUX_0/Tr_Gate_1/OUT" 10.3215
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/Tr_Gate_1/VSS" 4.62234
cap "m2_34756_9620#" "Tappered_Buffer_1/IN" 5.68434e-14
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 6.24283
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "VDD_TEST" 18.4004
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 2.6055
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/IN" 0.234957
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.322163
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/a_138_n2984#" 7.42484
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.37068
cap "Tappered_Buffer_1/IN" "VDD_TEST" 4.63553
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 0.120379
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/IN" 0.584721
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 4.47386
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 3.71197
cap "VDD_TEST" "Tappered_Buffer_1/a_138_n2984#" 13.5078
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/IN" 0.849026
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "VDD_TEST" 1.19147
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VDD" 11.499
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 1.18978
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 22.8503
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/VDD" 13.1694
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.370036
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 31.4284
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/IN" 2.54708
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/IN" 1.75416
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 4.36362
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.63916
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.49799
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.369834
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 10.8972
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 9.63547
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 2.55134
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.18978
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.93671
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 8.20453
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 16.7222
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" 1.35299
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/a_n664_n280#" "Tappered_Buffer_1/VSS" 0.190742
cap "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_n1072_n280#" "Tappered_Buffer_1/VSS" 1.7264
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 14.2659
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" 3.76865
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_1/VSS" 18.6664
cap "Tappered_Buffer_0/a_548_n1560#" "Tappered_Buffer_1/VSS" 5.04134
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.38161
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/OUT" 1.3863
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/VDD" 10.2781
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_0/pmos_3p3_MV44E7_0/a_560_n280#" 5.15082
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_0/VDD" 0.218533
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 13.06
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/IN" 0.0613262
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "VDD_TEST" 2.26562
cap "Tappered_Buffer_2/a_138_n2984#" "VDD_TEST" 1.99617
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 7.19294
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.320675
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 15.2347
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 4.79858
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 23.7175
cap "VDD_TEST" "Tappered_Buffer_2/a_138_n2984#" 3.62479
cap "VDD_TEST" "Tappered_Buffer_2/VSS" 3.72648
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/VSS" 9.91975
cap "VDD_TEST" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2296_n280#" 10.2381
cap "VDD_TEST" "Tappered_Buffer_2/a_138_n2984#" 1.51097
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2296_n280#" "Tappered_Buffer_2/VSS" 7.83507
cap "Tappered_Buffer_2/OUT" "VDD_TEST" 4.7225
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VSS" 3.94987
cap "Tappered_Buffer_2/VSS" "VDD_TEST" 1.88934
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/OUT" -2.84217e-14
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" 0.56432
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_2996_n3001#" 11.7931
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_13355_13958#" 7.74252
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 63.6678
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1684_n324#" 17.2953
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/OUT" 21.7388
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 9.67134
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 18.6543
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1784_n280#" 12.3302
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" 4.74808
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/a_2996_n3001#" 137.923
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.952295
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_7/VSS" 0.0101742
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_7/VSS" 0.451076
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 89.9531
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 9.27395
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" -5.68434e-14
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1684_n324#" 0.1609
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 0.0979184
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 0.981482
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/a_548_n1560#" 35.9831
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" "Tappered_Buffer_8/a_548_n1560#" 5.07404
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" 8.64193
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 175.681
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" "Tappered_Buffer_8/VDD" 24.0955
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" 2.43271
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2600_n628#" "Tappered_Buffer_7/VSS" 0.363224
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 5.31567
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 25.7584
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.397375
cap "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_664_n324#" "Tappered_Buffer_8/VDD" 0.45821
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_n628#" "Tappered_Buffer_8/VDD" 0.00497686
cap "Tappered_Buffer_8/a_174_n776#" "Tappered_Buffer_8/VDD" 2.89751
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_8/a_4254_n29#" 0.595096
cap "Tappered_Buffer_8/a_4254_n29#" "Tappered_Buffer_8/VDD" 11.7713
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_8/VDD" 33.3443
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_8/VDD" 8.13329
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_8/a_548_n1560#" 10.8941
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/VDD" 6.43745
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 136.824
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/VDD" 19.458
cap "Tappered_Buffer_8/pmos_3p3_MDMPD7_0/a_1784_n628#" "Tappered_Buffer_8/VDD" 1.37512
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/a_548_n1560#" 1.38151
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/a_138_n2984#" 5.27087
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/VDD" 6.34831
cap "Tappered_Buffer_7/a_138_n2984#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_968_n280#" 0.396739
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_7/VSS" 1.06505
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 56.8778
cap "Tappered_Buffer_8/VDD" "m1_13355_13958#" 8.95136
cap "Tappered_Buffer_8/IN" "m1_13355_13958#" 0.0781811
cap "Tappered_Buffer_8/a_548_n1560#" "Tappered_Buffer_8/IN" 2.0794
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_8/IN" 10.7791
cap "m1_13355_13958#" "Tappered_Buffer_8/VDD" 10.1171
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 40.2879
cap "A_MUX_2/IN2" "A_MUX_2/VSS" 10.6636
cap "A_MUX_2/SEL" "A_MUX_2/VSS" 17.1354
cap "A_MUX_2/IN1" "A_MUX_2/SEL" 0.022314
cap "A_MUX_2/VSS" "A_MUX_2/SEL" 52.562
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/SEL" 0.843678
cap "A_MUX_2/SEL" "A_MUX_2/IN2" 0.00409835
cap "A_MUX_2/Tr_Gate_0/w_145_n341#" "A_MUX_2/SEL" -0.464243
cap "A_MUX_2/VSS" "A_MUX_2/INV_2_0/VDD" 1.79509
cap "A_MUX_2/Tr_Gate_0/OUT" "A_MUX_2/SEL" 6.4492
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/OUT" 17.8416
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/VSS" 172.272
cap "A_MUX_2/IN1" "A_MUX_2/VSS" 102.335
cap "A_MUX_2/SEL" "A_MUX_2/INV_2_0/VDD" 0.197872
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 3.13022
cap "A_MUX_2/IN1" "A_MUX_2/INV_2_0/VDD" -4.0776
cap "A_MUX_2/IN1" "S3" 4.77097
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/Tr_Gate_1/VSS" 83.7269
cap "A_MUX_2/INV_2_0/VDD" "S3" -0.364841
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 0.0636848
cap "S3" "A_MUX_2/Tr_Gate_1/VSS" 9.06343
cap "A_MUX_2/Tr_Gate_1/w_145_n341#" "A_MUX_2/IN1" -0.167032
cap "A_MUX_2/INV_2_0/VDD" "A_MUX_2/IN1" -2.5499
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/VSS" 50.8839
cap "A_MUX_2/Tr_Gate_1/OUT" "A_MUX_2/IN1" 1.4296
cap "PFD_T2_0/VDD" "A_MUX_2/Tr_Gate_1/VSS" 0.236765
cap "S3" "PFD_T2_0/VDD" 2.07508
cap "PFD_T2_0/VDD" "S3" 2.65218
cap "A_MUX_4/VSS" "S3" 0.151219
cap "S3" "A_MUX_3/VSS" 25.7671
cap "A_MUX_3/VSS" "PFD_T2_0/Buffer_V_2_0/VDD" 18.1448
cap "S3" "PFD_T2_0/Buffer_V_2_0/VDD" 1.15672
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "m1_18080_n1660#" 9.19134
cap "A_MUX_3/VSS" "A_MUX_4/Tr_Gate_1/OUT" 0.0608695
cap "S3" "A_MUX_4/Tr_Gate_1/OUT" 15.9932
cap "A_MUX_3/VSS" "A_MUX_4/IN1" 0.0914565
cap "A_MUX_3/VSS" "m1_18080_n1660#" 92.4864
cap "S3" "m1_18080_n1660#" -6.28158
cap "A_MUX_4/Tr_Gate_1/VDD" "m1_18080_n1660#" 10.4295
cap "A_MUX_4/IN1" "A_MUX_4/Tr_Gate_1/OUT" 0.00670138
cap "A_MUX_4/Tr_Gate_1/OUT" "m1_18080_n1660#" 21.6474
cap "A_MUX_4/IN1" "m1_18080_n1660#" 4.06947
cap "A_MUX_4/Tr_Gate_1/CLK" "m1_18080_n1660#" 5.78338
cap "A_MUX_3/VSS" "S3" -0.0282491
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 446.963
cap "A_MUX_3/VSS" "PFD_T2_0/Buffer_V_2_0/VDD" 0.117264
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.078159
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/Tr_Gate_1/a_174_n81#" -1.13687e-13
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/VSS" 9.70995
cap "A_MUX_4/Tr_Gate_1/CLK" "S3" 1.22708
cap "A_MUX_4/VDD" "A_MUX_3/VSS" 52.5775
cap "A_MUX_3/VSS" "A_MUX_4/OUT" 58.5177
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "A_MUX_4/OUT" -1.13687e-13
cap "A_MUX_4/Tr_Gate_1/CLK" "PFD_T2_0/Buffer_V_2_0/VDD" 0.0137304
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 107.145
cap "S3" "A_MUX_4/OUT" 58.1679
cap "A_MUX_4/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.174605
cap "PFD_T2_0/Buffer_V_2_0/VDD" "A_MUX_4/OUT" 0.373319
cap "A_MUX_4/IN1" "A_MUX_4/OUT" 0.764881
cap "A_MUX_4/VDD" "A_MUX_4/IN1" 10.7528
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/CLK" 50.9734
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/OUT" -1.44913
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 36.4439
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 2.8325
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/OUT" -0.223856
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 184.553
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0171791
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_4/VDD" 11.5149
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/a_174_n81#" 0.46747
cap "A_MUX_4/SEL" "A_MUX_4/VDD" 35.3856
cap "A_MUX_4/IN2" "A_MUX_4/VDD" 1.33111
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/VDD" 38.1263
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.57201
cap "A_MUX_4/SEL" "A_MUX_3/VSS" 20.791
cap "A_MUX_4/VDD" "A_MUX_4/OUT" 273.048
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0952882
cap "A_MUX_4/OUT" "VCTRL_OBV" 3.68048
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 103.47
cap "A_MUX_4/VDD" "A_MUX_3/VSS" 86.9873
cap "A_MUX_4/VDD" "A_MUX_4/SEL" 38.7003
cap "A_MUX_4/OUT" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.241188
cap "A_MUX_4/SEL" "A_MUX_4/OUT" 85.754
cap "A_MUX_4/OUT" "A_MUX_3/VSS" 87.7969
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 10.7272
cap "A_MUX_4/OUT" "A_MUX_4/IN2" 0.238984
cap "A_MUX_4/SEL" "VCTRL_OBV" 0.853515
cap "A_MUX_4/Tr_Gate_0/VDD" "A_MUX_4/SEL" 1.75411
cap "A_MUX_4/Tr_Gate_0/OUT" "m1_18080_n1660#" 3.79442
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.850147
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 1.51855
cap "A_MUX_4/SEL" "m1_18080_n1660#" -5.0261
cap "VCO_DFF_C_0/VCO_C_0/VSS" "DN" 87.7969
cap "A_MUX_4/Tr_Gate_0/VDD" "VCTRL_OBV" 0.0930632
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/SEL" 50.4572
cap "VCO_DFF_C_0/VCO_C_0/VSS" "m1_18080_n1660#" 8.49738
cap "A_MUX_4/Tr_Gate_0/OUT" "VCTRL_OBV" 0.356503
cap "VCO_DFF_C_0/VCO_C_0/VSS" "A_MUX_4/SEL" 41.2295
cap "A_MUX_4/Tr_Gate_0/VDD" "m1_18080_n1660#" 5.25756
cap "DN" "m1_18080_n1660#" -8.88733
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "m1_18080_n1660#" 2.8937
cap "VCO_DFF_C_0/VCO_C_0/VSS" "VCTRL_OBV" 1.64742
cap "A_MUX_4/IN2" "m1_18080_n1660#" 1.87187
cap "A_MUX_0/Tr_Gate_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.484672
cap "VCTRL_OBV" "VCO_DFF_C_0/VCO_C_0/VSS" 21.9781
cap "A_MUX_0/Tr_Gate_0/OUT" "m2_34756_9620#" 2.38813
cap "RES_74k_1/w_8016_3067#" "m2_34756_9620#" 80.7054
cap "VCTRL_OBV" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 5.48432
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "VCO_DFF_C_0/VCO_C_0/VSS" 0.466062
cap "m2_34756_9620#" "VCO_DFF_C_0/VCO_C_0/VSS" 3.83882
cap "A_MUX_0/Tr_Gate_0/OUT" "RES_74k_1/w_8016_3067#" 0.614514
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 99.4443
cap "A_MUX_0/Tr_Gate_0/OUT" "VCTRL_OBV" 3.34483
cap "RES_74k_1/w_8016_3067#" "VCO_DFF_C_0/VCO_C_0/VSS" 28.1114
cap "VCTRL_OBV" "RES_74k_1/w_8016_3067#" 21.7615
cap "RES_74k_1/w_8016_3067#" "m2_34756_9620#" 155.212
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 0.143603
cap "A_MUX_0/OUT" "m2_34756_9620#" 29.8535
cap "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/CLK" -1.11171
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1294#" 1.33976
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" 1.83302
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 0.304215
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m2_34756_9620#" 0.590895
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 39.6287
cap "A_MUX_0/Tr_Gate_0/CLK" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 3.42915
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 11.3175
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" "m2_34756_9620#" 0.994828
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 49.0849
cap "RES_74k_1/w_8016_3067#" "A_MUX_0/VSS" 86.2459
cap "A_MUX_0/OUT" "A_MUX_0/VSS" 258.251
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 147.031
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" 2.12736
cap "A_MUX_0/Tr_Gate_0/IN" "A_MUX_0/OUT" 2.6234
cap "m2_34756_9620#" "A_MUX_0/VSS" 4.9635
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 6.76284
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" 2.12477
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" 4.45281
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" 4.45281
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VSS" 3.38713
cap "A_MUX_0/Tr_Gate_0/IN" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.0483829
cap "RES_74k_1/w_8016_3067#" "A_MUX_0/OUT" 634.781
cap "A_MUX_0/Tr_Gate_0/CLK" "A_MUX_0/OUT" 12.8579
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" 0.795052
cap "A_MUX_0/VSS" "A_MUX_0/OUT" 251.784
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_1/CLK" -2.74822
cap "m2_34756_9620#" "A_MUX_0/VDD" 141.083
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1294#" 1.33976
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 4.1486
cap "A_MUX_0/OUT" "A_MUX_0/VDD" 776.517
cap "A_MUX_0/VSS" "A_MUX_0/VDD" 61.3954
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" 1.98908
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" 0.994828
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_0/CLK" 1.7334
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1294#" 1.33976
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 139.907
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/OUT" 44.8413
cap "A_MUX_0/VSS" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 3.61745
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_1/CLK" 0.514708
cap "A_MUX_0/OUT" "A_MUX_0/Tr_Gate_0/CLK" -13.4823
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 2.12206
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 4.45281
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/VDD" 6.75483
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" 0.544711
cap "m2_34756_9620#" "A_MUX_0/OUT" 11.5513
cap "A_MUX_0/OUT" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 1.11569
cap "m2_34756_9620#" "A_MUX_0/VSS" 3.52687
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" 0.994828
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 0.403933
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "A_MUX_0/Tr_Gate_1/IN" 0.0114387
cap "A_MUX_0/VDD" "m2_34756_9620#" 133.636
cap "A_MUX_0/OUT" "RES_74k_1/P" 4.81732
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 4.45281
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 3.62044
cap "A_MUX_0/VDD" "RES_74k_1/P" 29.3689
cap "RES_74k_1/P" "A_MUX_0/Tr_Gate_1/IN" 0.0375841
cap "A_MUX_0/VSS" "m2_34756_9620#" 6.16958
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 0.382942
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 2.33075
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" 1.33976
cap "A_MUX_0/VDD" "A_MUX_0/OUT" 61.4717
cap "A_MUX_0/VSS" "RES_74k_1/P" 3.87183
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" "m2_34756_9620#" 0.994828
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" 0.994828
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 1.71879
cap "A_MUX_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 0.0537681
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 0.284009
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1294#" 1.33976
cap "A_MUX_0/Tr_Gate_1/CLK" "RES_74k_1/P" 2.78376
cap "m2_34756_9620#" "RES_74k_1/P" 143.6
cap "A_MUX_0/VSS" "A_MUX_0/OUT" 2.84217e-14
cap "A_MUX_0/VDD" "A_MUX_0/VSS" 238.675
cap "A_MUX_0/OUT" "m2_34756_9620#" 54.3565
cap "RES_74k_1/P" "m1_48076_2220#" 0.141214
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "m2_34756_9620#" 0.83238
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m2_34756_9620#" 128.186
cap "A_MUX_0/VSS" "m2_34756_9620#" 0.564595
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 0.391579
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" "m2_34756_9620#" 0.527658
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" "m2_34756_9620#" 0.392545
cap "RES_74k_1/P" "m2_34756_9620#" 187.19
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m1_48076_2220#" 4.9637
cap "A_MUX_0/Tr_Gate_1/OUT" "m2_34756_9620#" 2.66364
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/P" 21.938
cap "Tappered_Buffer_1/IN" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 6.75714
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "VDD_TEST" 1.10249
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.322163
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/IN" 1.5446
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/IN" 1.24711
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.487638
cap "VDD_TEST" "Tappered_Buffer_1/IN" 4.86093
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD_TEST" 8.01081
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 6.34682
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 13.9255
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 0.25455
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 3.50508
cap "Tappered_Buffer_1/VDD" "VDD_TEST" 8.39127
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 8.65946
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2892_n280#" 1.77189
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_1/IN" 13.1299
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 0.00582661
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 8.34589
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/OUT" -1.22484
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 0.197045
cap "m1_48076_2220#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" 0.0979563
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" 0.699619
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_2/IN" 9.53024
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/IN" 1.38037
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 79.7089
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_2/IN" 5.88375
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/IN" 2.82205
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/IN" 0.0787666
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/OUT" 0.00459367
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.320675
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/VSS" 0.00582661
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/OUT" -0.933811
cap "Tappered_Buffer_2/a_2792_n1560#" "Tappered_Buffer_2/OUT" 9.68413
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/OUT" 14.918
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 5.69859
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 1.30529
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_13355_13958#" 14.4691
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 28.1986
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 1.85295
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_13355_13958#" 5.40317
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 0.348413
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 62.2715
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/a_2996_n3001#" 58.11
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1784_n280#" "Tappered_Buffer_7/VSS" 68.1652
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.0679236
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" 2.31648
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/OUT" 2.11777
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 187.337
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 82.765
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_7/VSS" 0.0553697
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/VSS" 0.0633246
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1072_n324#" 0.146878
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1276_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_1376_n280#" 0.211432
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_8/VDD" 353.462
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 1.13687e-13
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 199.896
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1172_n280#" "Tappered_Buffer_7/VSS" 9.09495e-13
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/VSS" 86.6026
cap "Tappered_Buffer_7/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_8/VDD" 3.67595
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n256_n280#" 0.697177
cap "Tappered_Buffer_7/VSS" "Tappered_Buffer_8/VDD" 49.7461
cap "Tappered_Buffer_7/pmos_3p3_PPYSL5_0/w_n530_n410#" "Tappered_Buffer_8/VDD" 3.9178
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n152_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_52_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_560_n280#" 0.336444
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n356_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/VDD" 63.4337
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_460_n324#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_152_n280#" 0.697177
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/a_548_n1560#" 31.3621
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n560_n324#" 0.812724
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_8/VDD" 97.1411
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n460_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_256_n324#" 0.979186
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n560_n324#" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 0.166462
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 2.9371
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n968_n324#" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 0.979186
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n764_n324#" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 0.979186
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n664_n280#" 0.697177
cap "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n1172_n324#" "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" 0.695222
cap "Tappered_Buffer_8/VDD" "Tappered_Buffer_7/a_548_n1560#" 0.0167618
cap "Tappered_Buffer_7/nmos_3p3_7NPLVN_0/a_n664_n280#" "Tappered_Buffer_8/pmos_3p3_MV44E7_0/a_n1072_n280#" 0.697177
cap "A_MUX_2/VSS" "A_MUX_2/IN2" 17.7338
cap "A_MUX_2/IN2" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0453754
cap "A_MUX_2/VSS" "A_MUX_2/SEL" 1.39841
cap "A_MUX_2/VSS" "A_MUX_2/OUT" 15.6084
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.743839
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 0.256497
cap "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_2/VDD" 0.0296194
cap "A_MUX_2/VDD" "A_MUX_2/VSS" 10.1088
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 33.3893
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 16.3374
cap "A_MUX_2/SEL" "A_MUX_1/VDD" 0.0249086
cap "A_MUX_2/OUT" "A_MUX_2/SEL" 7.29124
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 7.04933
cap "A_MUX_2/SEL" "A_MUX_1/OUT" 0.0579893
cap "A_MUX_2/VDD" "A_MUX_1/VDD" 0.2977
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 9.76179
cap "A_MUX_2/SEL" "A_MUX_2/VSS" 14.5111
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.204162
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0318768
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.60947
cap "A_MUX_2/IN2" "A_MUX_2/SEL" 0.306518
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_1/CLK" 0.0444196
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/VDD" 0.0296973
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.13687e-13
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_1/CLK" 0.0274693
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_1/a_50_n84#" 2.56055
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 5.10198
cap "A_MUX_1/VSS" "A_MUX_2/OUT" -2.84217e-14
cap "A_MUX_1/VSS" "A_MUX_2/IN1" 0.205402
cap "A_MUX_2/VDD" "A_MUX_2/SEL" 83.2659
cap "A_MUX_2/VDD" "A_MUX_1/OUT" 0.907099
cap "A_MUX_2/VDD" "A_MUX_2/OUT" 67.6681
cap "A_MUX_2/VDD" "A_MUX_2/IN1" 16.5192
cap "A_MUX_1/VSS" "A_MUX_2/Tr_Gate_1/CLK" 0.169191
cap "A_MUX_2/SEL" "A_MUX_1/OUT" 0.0593738
cap "A_MUX_2/SEL" "A_MUX_2/OUT" 0.557116
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 50.8072
cap "A_MUX_1/VDD" "A_MUX_2/VDD" 0.248233
cap "A_MUX_2/SEL" "A_MUX_2/IN1" 0.0334626
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_1/CLK" 128.981
cap "A_MUX_2/IN1" "A_MUX_2/OUT" 17.2758
cap "A_MUX_2/SEL" "A_MUX_2/Tr_Gate_1/CLK" 0.00316768
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/OUT" 0.0216741
cap "A_MUX_2/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_50_n84#" 2.12083
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 0.199326
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0334548
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/IN1" 6.26442
cap "A_MUX_1/VSS" "A_MUX_2/VDD" 95.1462
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/OUT" -2.84217e-14
cap "S3" "A_MUX_2/VDD" 0.0633602
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/VDD" 5.65783
cap "A_MUX_1/VSS" "A_MUX_2/OUT" 0.00832337
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/VSS" 2.22045e-16
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 0.17427
cap "A_MUX_2/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.00908449
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/CLK" 1.72684
cap "A_MUX_2/OUT" "A_MUX_2/VDD" 21.3106
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_2/VDD" 3.51244
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "A_MUX_2/OUT" 0.0538816
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/OUT" 4.81202
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0512253
cap "A_MUX_1/VSS" "A_MUX_2/VDD" 154.109
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/OUT" 4.38565
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.181572
cap "A_MUX_2/IN1" "A_MUX_2/OUT" 3.79783
cap "A_MUX_2/IN1" "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0165671
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.234131
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 0.00435216
cap "A_MUX_2/IN1" "A_MUX_1/VSS" 43.7369
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/VSS" 7.10543e-15
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/VDD" 0.538456
cap "A_MUX_2/IN1" "A_MUX_2/VDD" 9.80156
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/VDD" 1.78502
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/IN1" 0.0396263
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" -0.719648
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_3JEA4B_1/a_n342_n50#" "PFD_T2_0/VDD" 0.00340732
cap "PFD_T2_0/INV_mag_1/IN" "A_MUX_2/Tr_Gate_1/OUT" 4.1219
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.0104495
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/a_172_278#" -7.10543e-15
cap "A_MUX_1/VSS" "PFD_T2_0/VDD" 31.8999
cap "A_MUX_1/VSS" "PFD_T2_0/INV_mag_1/IN" 0.565882
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" 0.00836305
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/OUT" 0.87318
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/VDD" 0.502737
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.384626
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/VDD" 32.5145
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/OUT" 0.0568833
cap "PFD_T2_0/VDD" "A_MUX_2/IN1" -2.12898
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VDD" 0.186947
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/VDD" 20.8823
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/PFD_2_down_0/a_172_278#" -1.7053e-13
cap "A_MUX_1/VSS" "PFD_T2_0/FDIV" 0.084915
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_6/a_n50_n128#" 0.00435216
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.283911
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/Buffer_V_2_0/IN" 2.84217e-14
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_4/VSS" 5.55112e-17
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/INV_mag_1/IN" -0.233123
cap "PFD_T2_0/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 7.46316
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/IN" 4.20562
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "PFD_T2_0/VDD" 0.504965
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 79.1922
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/IN" 16.3006
cap "A_MUX_4/IN1" "PFD_T2_0/Buffer_V_2_0/IN" 0.782012
cap "A_MUX_4/VSS" "PFD_T2_0/VDD" 1.77433
cap "A_MUX_4/IN1" "PFD_T2_0/INV_mag_1/IN" -2.46745
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "PFD_T2_0/VDD" 5.14065
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/VDD" 1.50031
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.203624
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/VDD" 0.167801
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/Buffer_V_2_0/IN" -2.84217e-14
cap "DN_INPUT" "PFD_T2_0/VDD" 0.084198
cap "A_MUX_4/IN1" "PFD_T2_0/VDD" 0.147041
cap "A_MUX_4/VSS" "PFD_T2_0/INV_mag_1/IN" -0.549052
cap "A_MUX_4/Tr_Gate_1/OUT" "DN_INPUT" 0.00562871
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 3.06659
cap "A_MUX_4/IN1" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.031903
cap "PFD_T2_0/INV_mag_1/VDD" "S3" 0.0385746
cap "A_MUX_4/IN1" "PFD_T2_0/INV_mag_1/IN" 0.0464378
cap "m1_18080_n1660#" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 4.40183
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/IN1" -0.137176
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "DN_INPUT" 17.4912
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 0.270619
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_4/IN1" 0.337642
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_1/CLK" 0.722138
cap "PFD_T2_0/INV_mag_1/VDD" "m1_18080_n1660#" 32.4979
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 1.67952
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 75.6247
cap "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" "A_MUX_4/IN1" 4.46834
cap "m1_18080_n1660#" "A_MUX_4/IN1" 1.68971
cap "A_MUX_3/VSS" "PFD_T2_0/Buffer_V_2_0/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.076573
cap "A_MUX_3/VSS" "m1_18080_n1660#" 6.80407
cap "A_MUX_4/IN1" "DN_INPUT" 25.8098
cap "A_MUX_3/VSS" "DN_INPUT" 44.6853
cap "m1_18080_n1660#" "PFD_T2_0/Buffer_V_2_0/IN" 2.45086
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_0/IN" 7.29467
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/VSS" 98.5148
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_4/IN1" 30.5097
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 0.216826
cap "A_MUX_3/VSS" "A_MUX_4/IN1" 60.3482
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_0/IN" 0.189523
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/IN" 0.0851989
cap "A_MUX_4/IN1" "PFD_T2_0/Buffer_V_2_0/IN" 2.394
cap "m1_18080_n1660#" "A_MUX_4/Tr_Gate_1/OUT" 0.0812245
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 17.1627
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 1.73313
cap "A_MUX_4/IN1" "A_MUX_3/OUT" 12.0633
cap "A_MUX_4/VDD" "A_MUX_4/IN1" 0.128599
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n50_n128#" 0.0477352
cap "A_MUX_4/VDD" "A_MUX_3/VSS" 0.336498
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_3/OUT" 9.3566
cap "A_MUX_4/IN1" "A_MUX_3/VSS" 91.5457
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/OUT" 0.291467
cap "DN_INPUT" "A_MUX_3/OUT" 15.9424
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 0.555887
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.726124
cap "DN_INPUT" "A_MUX_4/VDD" 2.77261
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/VSS" 9.93052
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/pmos_3p3_YMKZL5_2/a_50_n84#" 1.69596
cap "A_MUX_4/IN1" "A_MUX_4/Tr_Gate_1/CLK" 1.0782
cap "A_MUX_4/IN1" "A_MUX_4/Tr_Gate_1/OUT" -9.46731
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_3/VSS" 10.6206
cap "A_MUX_4/Tr_Gate_1/CLK" "A_MUX_3/VSS" 6.82236
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 7.95065
cap "DN_INPUT" "A_MUX_4/IN1" 91.7586
cap "DN_INPUT" "A_MUX_3/VSS" 71.4042
cap "A_MUX_3/VDD" "A_MUX_4/Tr_Gate_1/CLK" 1.21861
cap "A_MUX_3/VDD" "DN_INPUT" 29.2682
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.67575
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/a_174_n81#" 4.66292
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/Tr_Gate_1/CLK" 2.32394
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 8.06537
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/OUT" 9.93604
cap "DN_INPUT" "A_MUX_4/Tr_Gate_1/CLK" 12.6623
cap "A_MUX_4/VDD" "A_MUX_4/IN2" 16.0269
cap "A_MUX_3/OUT" "A_MUX_4/VDD" 0.322266
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.497886
cap "A_MUX_4/VDD" "A_MUX_4/Tr_Gate_1/CLK" 0.0727012
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 33.036
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 13.7094
cap "A_MUX_3/VSS" "A_MUX_4/IN1" 0.0208182
cap "A_MUX_3/VSS" "A_MUX_4/SEL" 21.5812
cap "A_MUX_4/IN2" "A_MUX_3/VDD" 12.5437
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/IN2" 0.379143
cap "A_MUX_4/VDD" "A_MUX_4/SEL" 1.01635
cap "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_4/SEL" 0.0172817
cap "A_MUX_4/IN1" "A_MUX_4/SEL" 0.025262
cap "A_MUX_3/OUT" "A_MUX_4/IN2" 35.9764
cap "A_MUX_3/VDD" "A_MUX_4/SEL" -0.416962
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_1/CLK" 6.69772
cap "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/SEL" 0.128595
cap "A_MUX_3/INV_2_0/a_195_417#" "A_MUX_4/IN2" 0.0790037
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/CLK" 0.0868599
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 34.7668
cap "A_MUX_3/VSS" "A_MUX_4/IN2" 89.633
cap "CP_1_0/UP" "A_MUX_3/VSS" 46.8459
cap "A_MUX_4/IN2" "A_MUX_4/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 5.02131
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/SEL" 18.2348
cap "A_MUX_4/SEL" "A_MUX_3/VSS" 45.9579
cap "A_MUX_3/VDD" "A_MUX_4/SEL" 1.60475
cap "A_MUX_3/VDD" "A_MUX_3/VSS" 0.413422
cap "A_MUX_4/IN2" "CP_1_0/UP" 0.0403531
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 0.300978
cap "A_MUX_4/IN2" "A_MUX_4/SEL" 38.3179
cap "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/IN2" 9.44405
cap "A_MUX_4/IN2" "A_MUX_3/VSS" 102.651
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/CLK" 2.1926
cap "A_MUX_3/VDD" "A_MUX_4/IN2" 13.3208
cap "A_MUX_4/IN2" "A_MUX_3/OUT" 9.21907
cap "A_MUX_4/SEL" "CP_1_0/UP" 0.294759
cap "A_MUX_4/Tr_Gate_0/VSS" "A_MUX_4/SEL" 22.1757
cap "CP_1_0/UP" "A_MUX_4/IN2" 0.163195
cap "A_MUX_4/Tr_Gate_0/OUT" "m1_18080_n1660#" 0.792996
cap "A_MUX_4/SEL" "A_MUX_4/Tr_Gate_0/OUT" 0.0125984
cap "A_MUX_4/IN2" "m1_18080_n1660#" 3.58139
cap "CP_1_0/UP" "A_MUX_4/SEL" -0.00163739
cap "CP_1_0/UP" "A_MUX_4/Tr_Gate_0/VSS" 46.8459
cap "A_MUX_4/SEL" "A_MUX_4/IN2" 32.9409
cap "A_MUX_4/SEL" "m1_18080_n1660#" 0.684928
cap "A_MUX_4/Tr_Gate_0/VSS" "m1_18080_n1660#" 12.6986
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m1_47615_8150#" 0.166988
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" "m2_34756_9620#" 0.209103
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 0.299941
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" 0.171678
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" 0.171678
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 10.075
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" 0.333975
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" 1.94313
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 1.77614
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" "m1_47615_8150#" 1.94313
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 0.028613
cap "m2_34756_9620#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2744#" 8.5352
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" 1.94313
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 0.171678
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 0.166988
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" "RES_74k_1/P" 1.94313
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" "RES_74k_1/P" 0.166988
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "RES_74k_1/P" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" "RES_74k_1/P" 1.94313
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" "RES_74k_1/P" 0.171678
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" "RES_74k_1/P" 0.143065
cap "m2_34756_9620#" "RES_74k_1/P" 9.59972
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 3.31679
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" "RES_74k_1/P" 0.27234
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "RES_74k_1/P" 301.339
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" "RES_74k_1/P" 0.397136
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_466#" "RES_74k_1/P" -0.723999
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" "RES_74k_1/P" 0.27234
cap "m2_34756_9620#" "RES_74k_1/P" 33.5683
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 0.0642423
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" "RES_74k_1/P" 1.54065
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "VDD_TEST" 3.09031
cap "VDD_TEST" "RES_74k_1/P" 0.124995
cap "Tappered_Buffer_1/IN" "VDD_TEST" 28.2656
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/IN" 252.478
cap "Tappered_Buffer_1/VDD" "VDD_TEST" 59.9251
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/IN" 6.10478
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 17.6014
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/IN" 0.377569
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 2.34791
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_1/IN" 4.53938
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 6.10912
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 8.26907
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 4.79397
cap "VDD_TEST" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 42.359
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "VDD_TEST" 16.7746
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 57.5221
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 12.0725
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 14.2905
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.42152
cap "VDD_TEST" "Tappered_Buffer_1/VDD" 119.596
cap "VDD_TEST" "Tappered_Buffer_1/IN" 14.9456
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "m1_48076_2220#" 3.65622
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_1/VDD" 48.1111
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_1/VDD" 12.0725
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2500_68#" "Tappered_Buffer_1/VDD" 12.8802
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 57.5221
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/VDD" 33.0023
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_1/VDD" 6.24666
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1376_n672#" 78.337
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 21.653
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1376_n672#" "m1_48076_2220#" 1.11109
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/OUT" 17.5344
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/a_548_n1560#" 68.4026
cap "Tappered_Buffer_1/a_548_n1560#" "m1_48076_2220#" 2.41794
cap "m1_48076_2220#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" 3.28872
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 71.8017
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_n968_n324#" 53.6971
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 29.0726
cap "Tappered_Buffer_2/IN" "VDD_TEST" -0.781553
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/VDD" 32.8673
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.2423
cap "Tappered_Buffer_2/IN" "Tappered_Buffer_1/VDD" 21.142
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/IN" 0.55284
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD_TEST" 8.21455
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VDD_TEST" 18.3661
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD_TEST" 7.31751
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/IN" 25.938
cap "Tappered_Buffer_2/VDD" "VDD_TEST" 81.7535
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/IN" 6.57073
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" "VDD_TEST" 3.20881
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 21.9465
cap "Tappered_Buffer_2/IN" "VDD_TEST" 30.614
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/VDD" 25.735
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/IN" 0.00154811
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" "Tappered_Buffer_2/VDD" 5.03557
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_2/VDD" 12.5819
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_2/VDD" 50.3343
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" "Tappered_Buffer_2/VDD" 14.1018
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_2/VDD" 50.0819
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_152_n280#" "Tappered_Buffer_2/VDD" 79.1353
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" 14.0507
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" -5.68434e-14
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_152_n280#" -1.42109e-14
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2296_n628#" 7.27206
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2092_68#" "Tappered_Buffer_2/VDD" 34.8266
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n968_n672#" 16.0461
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/a_548_n1560#" 25.1622
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 1.46492
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 5.01601
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_13355_13958#" 20.8074
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 32.9999
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" "m1_13355_13958#" 7.74252
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 63.6678
cap "Tappered_Buffer_7/VDD" "m1_5268_7226#" 423.361
cap "Tappered_Buffer_7/OUT" "m1_5268_7226#" 113.832
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_5268_7226#" 117.594
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/OUT" 1.59087
cap "Tappered_Buffer_7/OUT" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.566545
cap "Tappered_Buffer_7/OUT" "m1_5268_7226#" 0.346856
cap "Tappered_Buffer_7/VDD" "m1_5268_7226#" 0.221278
cap "m1_5268_7226#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.159595
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2192_n628#" 91.13
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" 2.84217e-14
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_n628#" 166.142
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 93.7673
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" "Tappered_Buffer_7/a_548_n1560#" 7.10543e-15
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" 175.589
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_560_n628#" "Tappered_Buffer_7/VDD" 37.6934
cap "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" "Tappered_Buffer_7/VDD" 60.0614
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_n628#" 72.1412
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" "Tappered_Buffer_7/a_548_n1560#" 1.42109e-14
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" "Tappered_Buffer_7/VDD" 76.5316
cap "w_8561_11488#" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_68#" -7.10543e-15
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_7/IN" 7.9373
cap "w_8561_11488#" "Tappered_Buffer_7/IN" 6.8418
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/IN" 7.92926
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n664_n628#" "Tappered_Buffer_7/IN" 5.43081
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_n628#" "Tappered_Buffer_7/a_548_n1560#" 5.68434e-14
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n560_n672#" "Tappered_Buffer_7/IN" 14.9649
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n868_68#" "Tappered_Buffer_7/IN" 3.64241
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n2092_68#" 3.93302
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n2296_n628#" "Tappered_Buffer_7/IN" 0.783927
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/VDD" 1.66824
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_n1988_n672#" "Tappered_Buffer_7/IN" 2.0378
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_n356_n324#" 0.53699
cap "A_MUX_2/OUT" "A_MUX_1/OUT" 20.9522
cap "A_MUX_1/OUT" "A_MUX_2/VSS" 3.6749
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_1/VDD" 0.400589
cap "A_MUX_1/Tr_Gate_0/CLK" "A_MUX_2/Tr_Gate_0/CLK" 0.427444
cap "A_MUX_2/OUT" "A_MUX_1/VDD" 0.544923
cap "A_MUX_2/VSS" "A_MUX_1/VDD" -0.0431279
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/VSS" 1.3464
cap "A_MUX_2/OUT" "A_MUX_2/VSS" 37.0817
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_1/OUT" 0.0810078
cap "A_MUX_1/OUT" "A_MUX_2/VSS" 5.21182
cap "A_MUX_2/VSS" "A_MUX_1/VDD" 104.448
cap "A_MUX_1/Tr_Gate_0/CLK" "A_MUX_2/Tr_Gate_0/CLK" 2.17608
cap "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/OUT" 0.35217
cap "A_MUX_1/OUT" "A_MUX_1/VDD" 68.336
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 1.93195
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" -0.987909
cap "A_MUX_2/VSS" "A_MUX_2/Tr_Gate_0/CLK" 0.573113
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_0/CLK" 0.29845
cap "A_MUX_2/VSS" "A_MUX_2/OUT" 58.741
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_0/CLK" 5.59022
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 90.9926
cap "A_MUX_1/VDD" "A_MUX_2/OUT" 167.795
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_0/CLK" -3.32059
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_1/CLK" 5.34516
cap "A_MUX_1/VSS" "A_MUX_2/Tr_Gate_1/CLK" 1.93265
cap "A_MUX_1/OUT" "A_MUX_1/VDD" 113.541
cap "A_MUX_2/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/VDD" 1.79036
cap "A_MUX_1/OUT" "A_MUX_1/VSS" 52.9311
cap "A_MUX_2/OUT" "A_MUX_2/Tr_Gate_1/CLK" 2.95615
cap "A_MUX_2/OUT" "A_MUX_1/OUT" 131.315
cap "A_MUX_1/VSS" "A_MUX_1/VDD" 85.5391
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_1/CLK" 0.253237
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/CLK" 1.73796
cap "A_MUX_2/OUT" "A_MUX_1/VDD" 152.466
cap "A_MUX_2/OUT" "A_MUX_1/VSS" 854.079
cap "A_MUX_1/VDD" "A_MUX_2/Tr_Gate_1/CLK" 0.620268
cap "A_MUX_1/OUT" "A_MUX_2/OUT" 35.6621
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 2.57775
cap "A_MUX_1/Tr_Gate_1/IN" "A_MUX_1/VSS" -0.265278
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" 0.50759
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 10.6199
cap "A_MUX_2/OUT" "PFD_T2_0/PFD_2_0/a_172_278#" -0.171824
cap "A_MUX_1/VSS" "A_MUX_2/Tr_Gate_1/IN" 0.0867457
cap "A_MUX_1/VSS" "A_MUX_1/OUT" 32.0381
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/Tr_Gate_1/CLK" 0.0214352
cap "A_MUX_1/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" -0.167712
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" "A_MUX_2/OUT" 2.89495
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.348907
cap "A_MUX_1/OUT" "A_MUX_2/Tr_Gate_1/CLK" 0.11624
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 0.872876
cap "A_MUX_1/VSS" "A_MUX_2/OUT" 583.584
cap "A_MUX_2/OUT" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 7.42515
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/a_172_278#" 1.43784
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_HMK9E7_0/a_n970_n50#" 0.0201953
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.309363
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_2/OUT" 15.5516
cap "A_MUX_2/Tr_Gate_1/CLK" "A_MUX_2/OUT" 2.6128
cap "A_MUX_1/VDD" "A_MUX_2/OUT" 2.76506
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "A_MUX_2/OUT" 0.197462
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_2/OUT" 5.96147
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.309149
cap "A_MUX_1/VSS" "A_MUX_1/VDD" 3.04171
cap "A_MUX_1/VSS" "A_MUX_2/Tr_Gate_1/CLK" 0.985572
cap "A_MUX_2/OUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n52_n50#" 0.807012
cap "PFD_T2_0/PFD_2_down_0/a_172_278#" "A_MUX_2/OUT" 78.9779
cap "A_MUX_2/Tr_Gate_1/IN" "A_MUX_2/OUT" -0.136079
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 0.0618748
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.309149
cap "PFD_T2_0/FDIV" "PFD_T2_0/Buffer_V_2_0/IN" 0.807012
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "A_MUX_1/VSS" 13.0802
cap "A_MUX_1/VSS" "PFD_T2_0/INV_mag_0/IN" 7.10543e-15
cap "A_MUX_1/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" -2.08785
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.259759
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 7.82059
cap "PFD_T2_0/PFD_2_0/a_173_n912#" "PFD_T2_0/FDIV" 11.48
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/VDD" 1.00221
cap "A_MUX_1/VSS" "PFD_T2_0/VDD" 1.79715
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_6/a_n50_n128#" 0.432747
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/OUT" 0.448074
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/VSS" -2.70211
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_1/IN" 6.13003
cap "A_MUX_1/VSS" "PFD_T2_0/INV_mag_1/IN" 2.48991
cap "PFD_T2_0/FDIV" "PFD_T2_0/VDD" -1.41955
cap "PFD_T2_0/FDIV" "A_MUX_2/Tr_Gate_1/pmos_3p3_YMKZL5_0/a_n50_n128#" 0.00558926
cap "PFD_T2_0/FDIV" "A_MUX_1/VSS" -3.90948
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 16.2006
cap "PFD_T2_0/VDD" "PFD_T2_0/PFD_2_down_0/a_172_278#" -0.047677
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.205319
cap "A_MUX_1/VSS" "PFD_T2_0/Buffer_V_2_0/IN" 0.50759
cap "A_MUX_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.390159
cap "PFD_T2_0/FDIV" "PFD_T2_0/INV_mag_1/IN" 6.94761
cap "PFD_T2_0/FDIV" "PFD_T2_0/PFD_2_down_0/a_172_278#" 0.550216
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "PFD_T2_0/VDD" -0.00819691
cap "PFD_T2_0/Buffer_V_2_0/IN" "PFD_T2_0/VSS" -5.68434e-14
cap "PFD_T2_0/Buffer_V_2_0/IN" "DN_INPUT" 1.34377
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 2.19407
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/INV_mag_1/IN" 2.84217e-14
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/OUT" -0.753185
cap "PFD_T2_0/VSS" "PFD_T2_0/VDD" -2.84217e-14
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/VSS" -2.92917
cap "PFD_T2_0/INV_mag_1/IN" "DN_INPUT" 19.1866
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/VSS" -2.27374e-13
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 23.2487
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/INV_mag_0/IN" -0.0651623
cap "PFD_T2_0/VDD" "PFD_T2_0/INV_mag_0/IN" -0.472379
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/IN" -0.197392
cap "PFD_T2_0/INV_mag_1/IN" "PFD_T2_0/VDD" -1.62109
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/VDD" -7.32301
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/IN" -0.180442
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 4.54884
cap "A_MUX_3/Tr_Gate_1/VSS" "A_MUX_4/IN1" 2.86751
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VDD" -0.196818
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/IN" 0.410462
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/VSS" 12.69
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/IN" -0.221441
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/IN" 56.1869
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0326625
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 121.331
cap "A_MUX_3/Tr_Gate_1/OUT" "PFD_T2_0/INV_mag_1/IN" 0.233645
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_0/OUT" -1.28716
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/OUT" 31.9716
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 1.75756
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 137.238
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/VDD" -0.942118
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.346695
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/IN1" 0.560368
cap "DN_INPUT" "PFD_T2_0/INV_mag_0/OUT" 194.147
cap "A_MUX_3/Tr_Gate_1/VDD" "PFD_T2_0/INV_mag_1/IN" 0.497953
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_0/IN" 0.177994
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_3/a_n52_n50#" 0.21449
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/VDD" 1.45514
cap "m1_18080_n1660#" "PFD_T2_0/INV_mag_1/IN" 0.00818018
cap "DN_INPUT" "PFD_T2_0/INV_mag_1/VDD" 145.05
cap "A_MUX_3/Tr_Gate_1/VSS" "DN_INPUT" 82.7157
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 24.9293
cap "A_MUX_3/IN1" "PFD_T2_0/INV_mag_1/VDD" 0.0546704
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/OUT" 0.0906152
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_4/IN1" 0.330607
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/IN" -4.4368
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/IN1" 0.0359294
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/OUT" 5.06279
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/IN" 0.345998
cap "A_MUX_3/Tr_Gate_1/VDD" "PFD_T2_0/INV_mag_0/IN" 0.175437
cap "DN_INPUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_2/a_n240_n50#" 1.0534
cap "A_MUX_3/IN1" "DN_INPUT" 0.816896
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 2.40857
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.0312824
cap "A_MUX_3/Tr_Gate_1/VDD" "DN_INPUT" 8.00281
cap "A_MUX_4/IN1" "PFD_T2_0/INV_mag_1/VDD" 0.0259373
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/INV_mag_1/IN" -0.77384
cap "A_MUX_3/OUT" "A_MUX_4/IN1" 12.7643
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/IN1" 0.0144672
cap "A_MUX_3/OUT" "A_MUX_4/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n138_n84#" 9.70672
cap "DN_INPUT" "A_MUX_3/VSS" 11.6137
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.0118327
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/CLK" 1.25791
cap "DN_INPUT" "A_MUX_3/OUT" 16.6925
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.124305
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/OUT" 32.2326
cap "A_MUX_3/IN1" "A_MUX_3/VSS" 0.0642035
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VDD" 2.72979
cap "A_MUX_3/OUT" "A_MUX_3/IN1" 0.89654
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/INV_2_0/OUT" 2.33973
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" -4.54747e-13
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/Tr_Gate_1/CLK" 0.0179179
cap "A_MUX_3/OUT" "A_MUX_4/INV_2_0/OUT" 1.07026
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_1/VDD" 1.06399
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VSS" 6.94464
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 0.680513
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 59.3919
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 1.25519
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/IN" 0.345998
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/IN" 0.550905
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/VSS" 3.02806
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_1/CLK" 7.10543e-15
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/VDD" 0.528404
cap "A_MUX_4/IN1" "A_MUX_3/VSS" 18.902
cap "A_MUX_3/OUT" "PFD_T2_0/INV_mag_1/VDD" 1.67054
cap "PFD_T2_0/INV_mag_0/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.0192751
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0326625
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_4/IN1" 0.0825312
cap "DN_INPUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.0382558
cap "A_MUX_4/IN2" "A_MUX_3/VSS" 12.9995
cap "A_MUX_3/VSS" "A_MUX_3/VDD" 20.2738
cap "A_MUX_4/IN2" "A_MUX_3/VDD" -4.00231
cap "A_MUX_3/IN2" "A_MUX_3/VDD" 0.065316
cap "A_MUX_4/INV_2_0/w_321_180#" "A_MUX_3/OUT" 0.364427
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 0.423718
cap "A_MUX_4/SEL" "A_MUX_3/VSS" 25.2958
cap "A_MUX_3/SEL" "A_MUX_4/IN2" 0.728146
cap "A_MUX_3/SEL" "A_MUX_3/VDD" 44.3661
cap "A_MUX_4/SEL" "A_MUX_3/VDD" -1.43383
cap "A_MUX_4/IN2" "A_MUX_3/OUT" 14.4178
cap "A_MUX_4/INV_2_0/OUT" "A_MUX_3/OUT" 0.717613
cap "A_MUX_3/OUT" "A_MUX_3/VSS" 47.8751
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VDD" 17.4017
cap "A_MUX_3/OUT" "A_MUX_3/VDD" 156.047
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VDD" 2.04267
cap "A_MUX_3/SEL" "A_MUX_3/OUT" -2.13702
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/VDD" 0.717299
cap "A_MUX_4/SEL" "A_MUX_3/OUT" 37.712
cap "A_MUX_3/OUT" "A_MUX_3/Tr_Gate_1/CLK" -1.44981
cap "A_MUX_3/VSS" "A_MUX_3/SEL" 1.15045
cap "A_MUX_3/VDD" "A_MUX_3/VSS" 77.785
cap "A_MUX_3/VDD" "A_MUX_3/SEL" 45.5236
cap "A_MUX_3/VSS" "CP_1_0/UP" 102.575
cap "A_MUX_3/SEL" "CP_1_0/UP" 0.543709
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "A_MUX_3/OUT" 0.010338
cap "A_MUX_3/VSS" "A_MUX_3/OUT" 94.7638
cap "A_MUX_3/SEL" "CP_1_0/VDD" 0.00100976
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 1.40901
cap "A_MUX_3/VDD" "A_MUX_3/OUT" 205.467
cap "A_MUX_3/VDD" "A_MUX_3/IN2" 12.7884
cap "A_MUX_3/VSS" "A_MUX_4/IN2" 32.34
cap "A_MUX_3/SEL" "A_MUX_4/IN2" 2.3885
cap "A_MUX_3/OUT" "CP_1_0/UP" 11.1619
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.00727889
cap "A_MUX_3/OUT" "A_MUX_3/IN2" 3.04683
cap "A_MUX_3/VSS" "A_MUX_4/SEL" 233.186
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/VDD" 152.303
cap "A_MUX_3/SEL" "A_MUX_4/SEL" 7.09578
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "CP_1_0/UP" 0.441856
cap "A_MUX_3/VDD" "A_MUX_4/SEL" -16.5284
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "CP_1_0/VDD" 0.0811777
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/OUT" 0.397933
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/IN2" 0.0841481
cap "A_MUX_4/SEL" "A_MUX_3/IN2" -1.34905
cap "A_MUX_3/OUT" "A_MUX_4/SEL" 238.058
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/VDD" 0.0862507
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "A_MUX_3/Tr_Gate_0/OUT" 8.57618
cap "A_MUX_3/Tr_Gate_0/OUT" "m1_18080_n1660#" 12.1718
cap "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" "m1_18080_n1660#" 0.0475701
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/Tr_Gate_0/OUT" 0.306402
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/SEL" 0.0212705
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "CP_1_0/UP" 1.13687e-13
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "m1_18080_n1660#" 2.12869
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/OUT" 0.472427
cap "CP_1_0/VDD" "A_MUX_3/Tr_Gate_0/OUT" 42.1671
cap "CP_1_0/UP" "m1_18080_n1660#" -4.36357
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" 0.0941595
cap "CP_1_0/nmos_3p3_FYTGVN_1/a_n56_n72#" "m1_18080_n1660#" 1.09953
cap "A_MUX_3/Tr_Gate_0/VSS" "m1_18080_n1660#" 46.4253
cap "CP_1_0/VDD" "CP_1_0/UP" 45.7805
cap "CP_1_0/nmos_3p3_FYTGVN_1/a_56_n28#" "A_MUX_3/Tr_Gate_0/OUT" 0.0703307
cap "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "A_MUX_3/Tr_Gate_0/OUT" 0.261942
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 14.0763
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "A_MUX_3/Tr_Gate_0/OUT" 2.35066
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/nmos_3p3_FYTGVN_1/a_n56_n72#" 0.781213
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/VSS" 28.963
cap "A_MUX_3/Tr_Gate_0/VDD" "m1_18080_n1660#" 3.42346
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/VSS" 133.198
cap "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" "m1_18080_n1660#" 1.90393
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/Tr_Gate_0/VDD" 1.28715
cap "A_MUX_4/SEL" "A_MUX_3/Tr_Gate_0/VSS" 3.26518
cap "CP_1_0/VDD" "m1_18080_n1660#" 0.377221
cap "CP_1_0/nmos_3p3_FYTGVN_4/a_n148_n36#" "m1_18080_n1660#" 0.323017
cap "CP_1_0/VSS" "CP_1_0/ITAIL1" 24.2279
cap "CP_1_0/UP" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.145761
cap "CP_1_0/down" "CP_1_0/VDD" 11.6485
cap "CP_1_0/ITAIL" "CP_1_0/VSS" 0.0366145
cap "CP_1_0/down" "m1_18080_n1660#" 0.00258591
cap "CP_1_0/down" "CP_1_0/UP" 0.00772595
cap "CP_1_0/down" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.308527
cap "CP_1_0/VDD" "CP_1_0/VSS" 4.5775
cap "m1_18080_n1660#" "CP_1_0/VSS" -0.127492
cap "CP_1_0/VCTRL" "CP_1_0/ITAIL1" 0.00226293
cap "m1_18080_n1660#" "CP_1_0/VDD" 0.100288
cap "CP_1_0/down" "CP_1_0/ITAIL1" 0.544398
cap "CP_1_0/UP" "CP_1_0/VDD" 0.8677
cap "CP_1_0/down" "CP_1_0/VSS" 5.31398
cap "CP_1_0/VCTRL" "CP_1_0/nmos_3p3_GYTGVN_2/a_n168_n72#" 0.0669752
cap "CP_1_0/ITAIL1" "CP_1_0/VDD" 64.8463
cap "CP_1_0/ITAIL" "A_MUX_6/Tr_Gate_0/VSS" 0.975842
cap "CP_1_0/VDD" "A_MUX_6/Tr_Gate_0/OUT" 0.526887
cap "CP_1_0/VCTRL" "A_MUX_6/Tr_Gate_0/VSS" 92.0862
cap "CP_1_0/VCTRL" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" -0.0902916
cap "CP_1_0/VCTRL" "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 4.07072
cap "A_MUX_6/Tr_Gate_0/VSS" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 7.23819
cap "CP_1_0/ITAIL1" "CP_1_0/ITAIL" 0.823271
cap "CP_1_0/VDD" "A_MUX_6/Tr_Gate_0/VDD" 0.0364088
cap "CP_1_0/VCTRL" "CP_1_0/VDD" -0.833089
cap "CP_1_0/ITAIL1" "CP_1_0/VCTRL" 11.9609
cap "CP_1_0/ITAIL" "A_MUX_6/Tr_Gate_0/OUT" 0.0489651
cap "A_MUX_6/Tr_Gate_0/VSS" "CP_1_0/VDD" 14.0669
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/VSS" 12.0248
cap "CP_1_0/ITAIL1" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 9.90603
cap "CP_1_0/ITAIL1" "CP_1_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.0128648
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_0/CLK" 0.110648
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_0/CLK" 2.64741
cap "CP_1_0/ITAIL1" "A_MUX_6/OUT" 24.037
cap "A_MUX_6/VSS" "CP_1_0/pmos_3p3_MDK7F7_3/a_n56_n72#" 0.076589
cap "A_MUX_6/Tr_Gate_0/IN" "A_MUX_6/VDD" 0.0106919
cap "CP_1_0/ITAIL1" "A_MUX_6/VSS" 8.26886
cap "A_MUX_6/Tr_Gate_0/IN" "A_MUX_6/VSS" -0.307734
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/CLK" 0.175074
cap "A_MUX_6/VSS" "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" 7.25134
cap "CP_1_0/VDD" "A_MUX_6/VSS" 1.09368
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 1.3697
cap "A_MUX_6/OUT" "A_MUX_6/VSS" 46.1976
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/VDD" 3.90282
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/VDD" 2.59411
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_1/CLK" -1.31559
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/VSS" 6.40742
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 26.4189
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/OUT" -6.328
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 65.7654
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 34.2731
cap "A_MUX_6/VSS" "A_MUX_6/OUT" 0.401567
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 2.7747
cap "A_MUX_6/Tr_Gate_0/CLK" "A_MUX_6/OUT" -4.83038
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/OUT" -1.38568
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/VDD" 2.07586
cap "A_MUX_6/OUT" "A_MUX_6/VDD" 1.21182
cap "A_MUX_6/Tr_Gate_1/CLK" "m1_47615_8150#" 0.0473629
cap "A_MUX_6/Tr_Gate_1/VSS" "m1_47615_8150#" 1.52091
cap "A_MUX_6/OUT" "m1_47615_8150#" 7.67278
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" "m1_47615_8150#" 1.66015
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_260#" 1.11277
cap "A_MUX_6/Tr_Gate_1/VSS" "m1_47615_8150#" 2.35943
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n362#" 0.430027
cap "A_MUX_6/Tr_Gate_1/OUT" "m1_47615_8150#" 7.67278
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" "m1_47615_8150#" 94.3493
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_466#" 1.11277
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" "m1_47615_8150#" 0.125614
cap "RES_74k_1/w_8016_n69#" "m1_47615_8150#" 108.127
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1294#" "m1_47615_8150#" 8.2828
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" "m1_47615_8150#" 2.58916
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_260#" "m1_47615_8150#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_466#" "m1_47615_8150#" 30.9176
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" "m1_47615_8150#" 12.0512
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_260#" "m1_47615_8150#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_466#" "m1_47615_8150#" 30.9176
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1294#" "m1_47615_8150#" 4.30846
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" 4.49473
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n362#" "m1_47615_8150#" 2.41001
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_260#" "m1_47615_8150#" 0.691708
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 0.0922714
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n568#" "m1_47615_8150#" 0.884696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n362#" "m1_47615_8150#" 1.54902
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1390_1916#" "m1_47615_8150#" 1.31394
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_466#" 2.12737
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_1916#" "m1_47615_8150#" 1.31394
cap "RES_74k_1/w_8016_n69#" "m1_47615_8150#" 155.4
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" "m1_47615_8150#" 1.48696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_1088#" "m1_47615_8150#" 7.42905
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" "m1_47615_8150#" 2.97728
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_n362#" "m1_47615_8150#" 2.41001
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" "m1_47615_8150#" 0.634542
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1294#" "m1_47615_8150#" 4.30846
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_260#" "m1_47615_8150#" 9.90654
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_466#" "m1_47615_8150#" 28.7902
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_n568#" "m1_47615_8150#" 1.48696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1088#" "m1_47615_8150#" 7.42905
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_260#" "m1_47615_8150#" 10.5982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n568#" "m1_47615_8150#" 0.602269
cap "RES_74k_1/w_8016_n69#" "m1_47615_8150#" 139.355
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1294#" "m1_47615_8150#" 1.71931
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_790_1916#" "m1_47615_8150#" 1.22167
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_n362#" "m1_47615_8150#" 2.41001
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n362#" "m1_47615_8150#" 0.860982
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_2122#" "m1_47615_8150#" 2.45178
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_n568#" "m1_47615_8150#" 1.48696
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_466#" "m1_47615_8150#" 30.9176
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_1088#" "m1_47615_8150#" 2.93432
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_260#" "m1_47615_8150#" 4.95306
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n110_1088#" "m1_47615_8150#" 7.42905
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_490_1294#" "m1_47615_8150#" 4.30846
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_190_1916#" "m1_47615_8150#" 1.31394
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_466#" "m1_47615_8150#" 12.6922
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1294#" 4.30846
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 1.20791
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n568#" "RES_74k_1/P" 0.423418
cap "RES_74k_1/P" "RES_74k_1/w_7416_n69#" 154.51
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1294#" 4.30846
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 2.06009
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_260#" 8.68138
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_260#" 10.5982
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_1088#" 7.42905
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_n568#" 1.48696
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 1.063
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_466#" 18.2254
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_1088#" 7.42905
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_260#" 5.64518
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_n362#" 2.41001
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_1916#" 1.31394
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n362#" "RES_74k_1/P" 0.60519
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1010_466#" 30.9176
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_1916#" 0.679399
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1310_n568#" "RES_74k_1/P" 1.48696
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_466#" 26.2509
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n710_n362#" 2.41001
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_466#" "RES_74k_1/P" 4.66675
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_1916#" 0.250936
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1610_260#" 1.91687
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n568#" 1.06355
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1294#" 3.10055
cap "RES_74k_1/P" "RES_74k_1/w_6216_n69#" 463.06
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_n362#" 1.80482
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n1910_1088#" 5.36896
cap "RES_74k_1/P" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_466#" 21.4935
cap "VDD_TEST" "RES_74k_1/w_4716_759#" 2.78313
cap "Tappered_Buffer_1/IN" "VDD_TEST" -0.502597
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/VDD" 19.311
cap "Tappered_Buffer_1/IN" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.369691
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/IN" 57.5221
cap "Tappered_Buffer_1/IN" "VDD_TEST" -1.4971
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 56.025
cap "m1_48076_2220#" "Tappered_Buffer_1/VDD" 21.0894
cap "Tappered_Buffer_1/VDD" "m1_48076_2220#" 51.463
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 5.0166
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" 20.8112
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 33.0139
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" "m1_13355_13958#" 63.6678
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "Tappered_Buffer_7/a_548_n1560#" "m1_5268_7226#" 8.82499
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_5268_7226#" 96.8433
cap "Tappered_Buffer_7/OUT" "m1_5268_7226#" 84.7263
cap "Tappered_Buffer_7/VDD" "m1_5268_7226#" 148.103
cap "Tappered_Buffer_7/VDD" "m1_5268_7226#" 0.97992
cap "Tappered_Buffer_7/a_548_n1560#" "m1_5268_7226#" 0.0057962
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2704_n672#" "m1_5268_7226#" 0.0398157
cap "Tappered_Buffer_7/OUT" "m1_5268_7226#" 0.191371
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_1276_n324#" 2.69603
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_4254_n29#" 93.5736
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_68#" 6.90456
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_2192_n628#" 0.56983
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_548_n1560#" 93.2166
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_1988_n628#" 0.00976213
cap "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_n628#" "Tappered_Buffer_7/VDD" 0.0725201
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_764_68#" 5.42498
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/a_548_n1560#" 49.5068
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MV44E7_0/a_968_n280#" 33.2383
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/pmos_3p3_MDMPD7_0/a_560_n628#" 0.107242
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/IN" 3.73709
cap "Tappered_Buffer_7/VDD" "Tappered_Buffer_7/nmos_3p3_PLQLVN_0/a_n152_n324#" 0.290368
cap "Tappered_Buffer_7/a_548_n1560#" "Tappered_Buffer_7/IN" 0.067577
cap "w_8561_11488#" "Tappered_Buffer_7/IN" 0.610461
cap "Tappered_Buffer_7/IN" "Tappered_Buffer_7/VDD" 5.41936
cap "Tappered_Buffer_7/nmos_3p3_JEEAMQ_0/a_n356_n324#" "Tappered_Buffer_7/IN" 1.64488
cap "A_MUX_1/VDD" "A_MUX_1/SEL" 0.238721
cap "A_MUX_1/SEL" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" 0.427444
cap "A_MUX_1/SEL" "A_MUX_2/OUT" 0.058624
cap "A_MUX_1/OUT" "A_MUX_1/IN2" 1.14119
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 6.38363
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0214041
cap "A_MUX_1/OUT" "A_MUX_1/VSS" 40.2986
cap "A_MUX_1/OUT" "A_MUX_1/VDD" 0.576978
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_0/a_174_n81#" 1.04147
cap "A_MUX_1/VDD" "A_MUX_1/VSS" -0.717759
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 2.23151
cap "A_MUX_1/VSS" "A_MUX_1/VDD" 8.87848
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/VDD" 0.00484044
cap "A_MUX_1/VDD" "A_MUX_1/Tr_Gate_0/a_174_n81#" 15.5107
cap "A_MUX_1/OUT" "A_MUX_1/Tr_Gate_1/CLK" -0.987909
cap "A_MUX_1/OUT" "A_MUX_1/VSS" 3.76831
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/SEL" 0.307832
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 0.704321
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.0318768
cap "A_MUX_2/OUT" "A_MUX_1/VDD" -1.85251
cap "A_MUX_1/OUT" "A_MUX_1/VDD" 104.865
cap "A_MUX_1/SEL" "A_MUX_1/VDD" 31.2754
cap "A_MUX_1/SEL" "A_MUX_2/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" 2.17608
cap "A_MUX_1/VSS" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.142536
cap "A_MUX_1/OUT" "A_MUX_1/SEL" 1.30827
cap "A_MUX_2/OUT" "A_MUX_1/SEL" 0.492887
cap "A_MUX_1/IN2" "A_MUX_1/VSS" 0.168925
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/VDD" 6.42913
cap "A_MUX_1/VSS" "A_MUX_1/VDD" 7.66239
cap "A_MUX_1/SEL" "A_MUX_1/OUT" -2.8333
cap "A_MUX_2/OUT" "A_MUX_1/SEL" 0.383158
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.073611
cap "A_MUX_1/SEL" "A_MUX_1/VDD" 23.783
cap "A_MUX_1/VDD" "A_MUX_1/IN1" -0.00104401
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/IN1" 0.663015
cap "A_MUX_1/VSS" "PFD_T2_0/w_133_3540#" 0.019598
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 1.63418
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.00784072
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/OUT" -0.538953
cap "A_MUX_2/OUT" "A_MUX_1/Tr_Gate_1/CLK" 1.78157
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -2.27374e-13
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/VDD" 19.2297
cap "A_MUX_1/VDD" "A_MUX_1/Tr_Gate_0/a_174_n81#" 0.512048
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/VSS" 4.06624
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 1.73796
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/w_133_3540#" 0.0431305
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/IN1" 0.014974
cap "A_MUX_1/VDD" "A_MUX_1/OUT" 109.885
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/OUT" 0.00370367
cap "A_MUX_1/VSS" "A_MUX_1/OUT" -0.145514
cap "A_MUX_1/Tr_Gate_1/CLK" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.00949745
cap "A_MUX_2/OUT" "A_MUX_1/VDD" -4.00235
cap "A_MUX_1/VDD" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 12.3343
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/w_133_3540#" 7.52115
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.0354289
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/CLK" 2.64523
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/IN1" 18.577
cap "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" "A_MUX_1/OUT" 0.194978
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/OUT" 6.61836
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/OUT" 1.16144
cap "A_MUX_1/IN1" "A_MUX_1/OUT" 0.265772
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/w_133_3540#" 0.651616
cap "PFD_T2_0/PFD_2_down_0/nmos_3p3_8FEA4B_2/a_n52_n50#" "A_MUX_1/OUT" -0.174335
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/VSS" 30.6399
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.284556
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 7.0995
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/OUT" -2.69457
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0715926
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" "A_MUX_1/OUT" 0.863099
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/OUT" 157.54
cap "A_MUX_1/VDD" "A_MUX_1/IN1" 0.664473
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 4.44089e-16
cap "A_MUX_1/VDD" "A_MUX_1/Tr_Gate_1/CLK" 0.652978
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.0347364
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/OUT" 0.135097
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.00722255
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_2/OUT" 0.000134647
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/w_133_3540#" -0.651189
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.319005
cap "A_MUX_1/VDD" "A_MUX_1/OUT" 0.710777
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/CLK" 0.24621
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" 0.157317
cap "A_MUX_2/OUT" "A_MUX_1/Tr_Gate_1/CLK" 0.984266
cap "A_MUX_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.499363
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" "A_MUX_1/OUT" 6.52034
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" "A_MUX_1/OUT" 6.39812
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.594831
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n52_n50#" 0.0120322
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.569546
cap "A_MUX_1/IN1" "PFD_T2_0/w_133_3540#" 1.30359
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 1.68795
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/VSS" 6.39112
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_2/Tr_Gate_1/CLK" 0.872876
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/OUT" 105.284
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "PFD_T2_0/w_133_3540#" -0.0736403
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.321174
cap "A_MUX_2/OUT" "A_MUX_1/OUT" -0.671697
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/IN1" -0.714726
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/pmos_3p3_K83TLV_0/a_n358_n50#" 0.90282
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.315322
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 17.9381
cap "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_1/Tr_Gate_1/OUT" -1.7335
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 1.4745
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_1/a_n50_n128#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0302516
cap "PFD_T2_0/INV_mag_0/IN" "S2" 12.712
cap "A_MUX_1/Tr_Gate_1/VDD" "PFD_T2_0/INV_mag_0/IN" 0.184156
cap "A_MUX_1/IN1" "PFD_T2_0/INV_mag_0/IN" 0.0611911
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/IN" 0.90282
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/INV_mag_0/IN" -0.0889589
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "S2" 0.643364
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.107833
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/Buffer_V_2_1/IN" 0.482223
cap "A_MUX_1/Tr_Gate_1/VDD" "A_MUX_1/Tr_Gate_1/OUT" 1.24405
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_172_278#" 0.601793
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/a_174_342#" 0.405442
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/IN1" 0.00828095
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_4/a_50_n84#" "PFD_T2_0/PFD_2_0/a_172_278#" 0.0200748
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_172_278#" 2.0979
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.178052
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.28753
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/INV_mag_0/IN" 15.3931
cap "A_MUX_1/Tr_Gate_1/a_174_n81#" "PFD_T2_0/INV_mag_0/IN" 0.0996995
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_1/a_n240_n50#" 1.19113
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 20.1547
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 7.68154
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 1.35115
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/Buffer_V_2_1/VDD" 0.643614
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/a_174_n81#" 0.2626
cap "A_MUX_1/Tr_Gate_1/VDD" "PFD_T2_0/PFD_2_0/a_172_278#" 0.191823
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/IN" -0.00693802
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/a_172_278#" 0.107792
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 7.06614
cap "A_MUX_1/Tr_Gate_1/VDD" "PFD_T2_0/PFD_2_0/a_173_n912#" 0.269502
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" 0.754859
cap "PFD_T2_0/Buffer_V_2_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" -0.0382344
cap "A_MUX_1/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_0/IN" 0.614205
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/VDD" 14.1808
cap "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/INV_mag_0/IN" 10.4737
cap "PFD_T2_0/PFD_2_0/a_172_278#" "A_MUX_1/Tr_Gate_1/a_174_n81#" 0.0900812
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/Buffer_V_2_1/IN" 2.84217e-14
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 2.39822
cap "PFD_T2_0/INV_mag_1/VDD" "S2" 1.33295
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" 6.78223
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 3.66547
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/VSS" 5.55112e-17
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 0.922402
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "DN_INPUT" 7.19912
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/INV_mag_0/IN" 16.3764
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" -0.348362
cap "PFD_T2_0/Buffer_V_2_1/IN" "DN_INPUT" 4.93872
cap "PFD_T2_0/Buffer_V_2_1/IN" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 2.84217e-14
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/Buffer_V_2_1/IN" -1.77636e-15
cap "A_MUX_3/IN1" "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" -0.790689
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/IN" 0.888221
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 0.390306
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VDD" 0.390118
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 0.543627
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 1.66344
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/INV_mag_1/VDD" 5.96075
cap "PFD_T2_0/INV_mag_1/VDD" "A_MUX_3/IN1" 0.598796
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "DN_INPUT" 0.215441
cap "PFD_T2_0/PFD_2_0/a_172_278#" "DN_INPUT" 0.0739596
cap "PFD_T2_0/VSS" "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_2/a_n240_n50#" -2.84217e-14
cap "PFD_T2_0/PFD_2_down_0/pmos_3p3_KG2TLV_3/a_n152_n94#" "S2" 0.803296
cap "PFD_T2_0/VSS" "PFD_T2_0/Buffer_V_2_1/IN" -5.68434e-14
cap "PFD_T2_0/Buffer_V_2_1/IN" "S2" 8.83274
cap "PFD_T2_0/VSS" "PFD_T2_0/INV_mag_0/IN" -2.84217e-14
cap "PFD_T2_0/INV_mag_0/IN" "S2" 10.524
cap "PFD_T2_0/INV_mag_1/OUT" "DN_INPUT" 143.743
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "DN_INPUT" 2.39505
cap "PFD_T2_0/INV_mag_0/IN" "DN_INPUT" 37.4319
cap "A_MUX_3/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n50_n94#" 0.114933
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_0/IN" -0.415202
cap "A_MUX_3/IN1" "PFD_T2_0/INV_mag_1/VDD" 38.8986
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 5.2096
cap "PFD_T2_0/INV_mag_1/OUT" "S2" 9.28578
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 1.07152
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/INV_mag_1/VDD" 105.892
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.876156
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/IN" 0.629461
cap "A_MUX_3/IN1" "DN_INPUT" 34.9641
cap "PFD_T2_0/INV_mag_0/IN" "S2" 0.0155127
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.912243
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n152_n94#" "DN_INPUT" 8.41424
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/IN1" 3.8565
cap "A_MUX_3/Tr_Gate_1/VSS" "DN_INPUT" 88.9521
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0762126
cap "A_MUX_3/Tr_Gate_1/OUT" "DN_INPUT" 0.893868
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/IN" 12.4208
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/IN1" 0.166564
cap "PFD_T2_0/INV_mag_0/OUT" "DN_INPUT" 29.1876
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/VSS" 4.36615
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/OUT" 3.24446
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/VSS" 0.177505
cap "PFD_T2_0/PFD_2_0/pmos_3p3_HMK9E7_0/a_n50_n94#" "DN_INPUT" 3.24971
cap "PFD_T2_0/INV_mag_1/VDD" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 3.80475
cap "PFD_T2_0/PFD_2_0/a_1130_n663#" "DN_INPUT" 0.48878
cap "A_MUX_3/IN1" "S2" 0.231621
cap "PFD_T2_0/INV_mag_0/OUT" "PFD_T2_0/INV_mag_0/IN" -1.34222
cap "A_MUX_3/Tr_Gate_1/VSS" "S2" 0.0759141
cap "PFD_T2_0/INV_mag_1/VDD" "DN_INPUT" 98.2624
cap "PFD_T2_0/PFD_2_0/nmos_3p3_8FEA4B_3/a_n52_n50#" "DN_INPUT" 0.0667628
cap "DN_INPUT" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 23.2738
cap "S2" "PFD_T2_0/Buffer_V_2_1/IN" 0.267098
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "DN_INPUT" 0.0605622
cap "PFD_T2_0/INV_mag_1/OUT" "PFD_T2_0/INV_mag_1/VDD" 1.4035
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.369773
cap "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_1/VSS" 67.4872
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/IN" 2.42929
cap "PFD_T2_0/INV_mag_0/IN" "PFD_T2_0/INV_mag_1/VDD" -0.32665
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/OUT" 13.2613
cap "A_MUX_3/IN1" "A_MUX_3/OUT" 0.848062
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_0/CLK" 3.457
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/Tr_Gate_1/CLK" 0.0762126
cap "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_1/CLK" 1.0737
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/Tr_Gate_0/CLK" 1.32058
cap "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.00152571
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_0/OUT" 0.0424683
cap "A_MUX_3/IN1" "PFD_T2_0/INV_mag_1/VDD" 27.6082
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/VSS" 0.182404
cap "A_MUX_3/Tr_Gate_1/CLK" "DN_INPUT" 0.13577
cap "A_MUX_3/Tr_Gate_1/a_174_n81#" "A_MUX_3/VSS" -2.84217e-14
cap "A_MUX_3/VSS" "PFD_T2_0/INV_mag_1/VDD" 20.418
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/IN" 0.598743
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/IN1" 2.14688
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/VDD" 1.18089
cap "A_MUX_3/Tr_Gate_1/CLK" "PFD_T2_0/INV_mag_1/VDD" 1.72439
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/VSS" 0.775165
cap "A_MUX_3/IN1" "A_MUX_3/VDD" 0.203387
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/OUT" 3.08594
cap "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_0/CLK" 2.81656
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/CLK" 0.18887
cap "PFD_T2_0/INV_mag_0/IN" "A_MUX_3/IN1" 0.0262704
cap "PFD_T2_0/INV_mag_1/OUT" "A_MUX_3/Tr_Gate_1/a_174_n81#" 0.275566
cap "A_MUX_3/VSS" "A_MUX_3/Tr_Gate_0/CLK" 46.3372
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" 0.993886
cap "A_MUX_3/IN1" "A_MUX_3/VSS" 62.0146
cap "A_MUX_3/IN1" "DN_INPUT" -0.236321
cap "A_MUX_3/SEL" "A_MUX_3/VDD" 16.7216
cap "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0174208
cap "A_MUX_3/SEL" "A_MUX_3/IN1" 0.0646032
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 0.610122
cap "A_MUX_3/IN2" "A_MUX_3/SEL" -11.1532
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/SEL" 7.7679
cap "A_MUX_3/SEL" "DN" 0.911441
cap "VDD" "A_MUX_3/VSS" 0.290553
cap "A_MUX_3/IN1" "A_MUX_3/VSS" 0.0274731
cap "A_MUX_3/SEL" "A_MUX_3/VSS" 207.543
cap "A_MUX_3/IN2" "A_MUX_3/VSS" 11.093
cap "S3" "A_MUX_3/IN2" -1.34905
cap "A_MUX_3/VSS" "A_MUX_3/IN2" 76.1228
cap "A_MUX_3/IN2" "A_MUX_3/SEL" -15.3686
cap "A_MUX_3/VSS" "A_MUX_3/VDD" 0.534148
cap "CP_1_0/VDD" "A_MUX_3/SEL" 0.0392364
cap "A_MUX_3/VSS" "A_MUX_3/OUT" 0.365277
cap "A_MUX_3/OUT" "A_MUX_3/SEL" 4.33919
cap "A_MUX_3/VDD" "A_MUX_3/IN2" -0.367527
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/SEL" 0.0284631
cap "A_MUX_3/IN2" "A_MUX_3/OUT" 9.55011
cap "A_MUX_3/IN2" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.18448
cap "CP_1_0/UP" "A_MUX_3/VSS" 92.9985
cap "CP_1_0/UP" "A_MUX_3/SEL" 5.02762
cap "CP_1_0/UP" "A_MUX_3/IN2" 10.704
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/OUT" 0.257735
cap "A_MUX_3/VSS" "A_MUX_3/SEL" 11.7984
cap "CP_1_0/UP" "A_MUX_3/OUT" 0.676522
cap "CP_1_0/UP" "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0505928
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/UP" 8.96659
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "A_MUX_3/Tr_Gate_0/OUT" 2.48632
cap "A_MUX_3/Tr_Gate_0/OUT" "A_MUX_3/IN2" 0.471869
cap "A_MUX_3/IN2" "CP_1_0/UP" -3.31751
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_3/Tr_Gate_0/OUT" 0.300228
cap "A_MUX_3/Tr_Gate_0/VSS" "A_MUX_3/Tr_Gate_0/OUT" 11.2358
cap "A_MUX_3/Tr_Gate_0/VSS" "CP_1_0/UP" 84.249
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 8.46895
cap "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/OUT" 0.643861
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 0.0774145
cap "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/VDD" 96.5939
cap "A_MUX_3/SEL" "CP_1_0/UP" -0.11794
cap "CP_1_0/UP" "CP_1_0/VDD" 76.2621
cap "CP_1_0/down" "CP_1_0/VDD" 17.8717
cap "CP_1_0/ITAIL" "CP_1_0/ITAIL1" 0.00115279
cap "CP_1_0/ITAIL" "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" 1.07369
cap "CP_1_0/ITAIL" "CP_1_0/down" 0.00930824
cap "CP_1_0/UP" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.218008
cap "CP_1_0/down" "CP_1_0/pmos_3p3_MDK7F7_17/a_56_n28#" 0.46145
cap "CP_1_0/ITAIL" "CP_1_0/VDD" 31.4435
cap "A_MUX_6/Tr_Gate_0/VSS" "CP_1_0/VDD" 3.50278
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "CP_1_0/ITAIL1" 16.6605
cap "A_MUX_6/Tr_Gate_0/OUT" "CP_1_0/ITAIL" 0.0712017
cap "CP_1_0/ITAIL" "CP_1_0/ITAIL1" 1.54791
cap "CP_1_0/VDD" "CP_1_0/ITAIL1" 95.0046
cap "CP_1_0/pmos_3p3_RL7FD7_0/a_n144_n484#" "A_MUX_6/Tr_Gate_0/VSS" 16.1902
cap "A_MUX_6/Tr_Gate_0/VSS" "CP_1_0/ITAIL" 0.280749
cap "CP_1_0/ITAIL1" "A_MUX_6/Tr_Gate_0/a_174_n81#" 0.598303
cap "A_MUX_6/VSS" "A_MUX_6/OUT" -0.331504
cap "A_MUX_6/VSS" "A_MUX_6/IN2" 52.3136
cap "A_MUX_6/VSS" "CP_1_0/ITAIL1" 25.3447
cap "A_MUX_6/VSS" "CP_1_0/VDD" 4.04909
cap "A_MUX_6/VSS" "CP_1_0/pmos_3p3_MDK7F7_2/a_56_n28#" 16.1902
cap "A_MUX_6/VDD" "A_MUX_6/IN2" -8.76124
cap "A_MUX_6/VDD" "CP_1_0/ITAIL1" 1.20141
cap "CP_1_0/ITAIL1" "A_MUX_6/IN2" 0.706733
cap "A_MUX_6/OUT" "A_MUX_6/IN2" 21.9118
cap "CP_1_0/ITAIL1" "A_MUX_6/OUT" 43.4054
cap "A_MUX_6/VDD" "A_MUX_6/SEL" 0.0355213
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/a_174_n81#" 0.0571366
cap "CP_1_0/ITAIL1" "A_MUX_6/SEL" 0.913406
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 3.26362
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/IN2" 1.1749
cap "A_MUX_6/VSS" "A_MUX_6/VDD" 113.171
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" -1.66318
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_0/a_174_n81#" 68.3495
cap "A_MUX_6/SEL" "ITAIL1" 0.04174
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_0/a_174_n81#" -4.84918
cap "A_MUX_6/IN2" "A_MUX_6/SEL" 0.0753144
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_0/a_174_n81#" -0.0700678
cap "A_MUX_6/IN2" "A_MUX_6/VDD" -7.93518
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/SEL" -5.689
cap "A_MUX_6/SEL" "A_MUX_6/VDD" 248.881
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VDD" 135.022
cap "A_MUX_6/IN2" "A_MUX_6/VSS" 2.08657
cap "A_MUX_6/IN2" "A_MUX_6/Tr_Gate_0/a_174_n81#" 0.744204
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -11.5907
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_0/a_174_n81#" -12.5547
cap "A_MUX_6/OUT" "A_MUX_6/SEL" 0.544825
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/VSS" -0.576336
cap "A_MUX_6/Tr_Gate_1/CLK" "A_MUX_6/Tr_Gate_0/a_174_n81#" -2.54292
cap "A_MUX_6/VDD" "A_MUX_6/OUT" 8.08375
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/CLK" 126.534
cap "A_MUX_6/SEL" "A_MUX_6/OUT" -3.72436
cap "A_MUX_6/VSS" "A_MUX_6/OUT" -0.0678954
cap "A_MUX_6/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.649676
cap "A_MUX_6/Tr_Gate_0/nmos_3p3_UKFAHE_2/a_50_n84#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -0.000340461
cap "A_MUX_6/SEL" "A_MUX_6/VDD" 66.1563
cap "A_MUX_6/VSS" "A_MUX_6/VDD" 71.798
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/Tr_Gate_1/CLK" -1.69146
cap "A_MUX_6/Tr_Gate_0/a_174_n81#" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -4.84873
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -1.41567
cap "A_MUX_6/VDD" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 50.7503
cap "A_MUX_6/SEL" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" -8.21916
cap "A_MUX_6/VDD" "A_MUX_6/IN1" 2.14878
cap "A_MUX_6/OUT" "A_MUX_6/Tr_Gate_1/CLK" -0.364477
cap "A_MUX_6/OUT" "A_MUX_6/IN1" 10.0093
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/IN1" 0.115642
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/Tr_Gate_1/CLK" -0.285653
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VSS" 4.04805
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_6/VDD" 0.0381546
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/VDD" 5.26732
cap "RES_74k_1/M" "A_MUX_6/Tr_Gate_1/VSS" 0.0637482
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/CLK" 0.250943
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/INV_2_0/a_195_417#" -0.815992
cap "A_MUX_6/IN1" "RES_74k_1/w_8016_n69#" 30.6602
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/a_174_n81#" 0.143477
cap "A_MUX_6/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n362#" 0.452146
cap "A_MUX_6/Tr_Gate_1/OUT" "A_MUX_6/IN1" 9.86541
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VSS" 3.94497
cap "RES_74k_1/w_8016_n69#" "RES_74k_1/M" 1.73814
cap "A_MUX_6/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_466#" 5.11161
cap "A_MUX_6/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n1396#" 1.11277
cap "A_MUX_6/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1990_n1190#" 1.11277
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/VDD" 0.610362
cap "A_MUX_6/IN1" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n568#" 0.304413
cap "A_MUX_6/Tr_Gate_1/VSS" "RES_74k_1/M" 0.0637482
cap "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_1/a_n50_n128#" "A_MUX_6/IN1" 0.188659
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_466#" "RES_74k_1/M" 0.0275716
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_n2224#" 4.76618
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" 320.555
cap "m1_47615_8150#" "RES_74k_1/ppolyf_u_7PLHK3_0/a_n2210_n1190#" 0.799435
cap "VDD_TEST" "RES_74k_1/w_4716_759#" 3.23351
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_13355_13958#" 20.8112
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 5.0166
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 33.0139
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 63.6678
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 7.74252
cap "A_MUX_1/IN2" "A_MUX_1/VSS" -8.88178e-16
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 57.7492
cap "A_MUX_1/SEL" "A_MUX_1/VSS" 0.25785
cap "A_MUX_1/SEL" "A_MUX_1/IN2" -4.32646
cap "A_MUX_1/IN2" "A_MUX_1/Tr_Gate_0/OUT" 1.14119
cap "A_MUX_1/VSS" "A_MUX_1/SEL" 41.3534
cap "m1_20370_13811#" "A_MUX_1/SEL" 0.95899
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 10.0055
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_50_n84#" "A_MUX_1/SEL" 0.0157431
cap "A_MUX_1/VDD" "A_MUX_1/SEL" -0.319057
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/SEL" 0.594177
cap "A_MUX_1/Tr_Gate_0/OUT" "A_MUX_1/SEL" 9.46681
cap "A_MUX_1/SEL" "A_MUX_1/IN2" -0.141904
cap "A_MUX_1/Tr_Gate_0/OUT" "A_MUX_1/IN2" 0.0873269
cap "DN" "A_MUX_1/SEL" 1.50486
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "A_MUX_1/SEL" 0.0351452
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/IN1" 0.642069
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/IN1" 37.7099
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_1/OUT" 0.0257309
cap "A_MUX_1/Tr_Gate_1/CLK" "A_MUX_1/IN1" 8.79897
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 156.929
cap "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_1/CLK" 0.00978399
cap "A_MUX_1/SEL" "A_MUX_1/IN1" 6.20191
cap "A_MUX_1/VDD" "A_MUX_1/IN1" 6.03806
cap "PFD_T2_0/w_133_3540#" "S2" 0.860734
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/VSS" 42.8977
cap "PFD_T2_0/PFD_2_0/a_172_278#" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" 0.0429617
cap "S2" "A_MUX_1/Tr_Gate_1/VSS" 17.3986
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/Tr_Gate_1/VSS" 0.0458526
cap "A_MUX_1/IN1" "DN" 0.165027
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" "A_MUX_1/Tr_Gate_1/CLK" 0.356975
cap "A_MUX_1/IN1" "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_1/a_n240_n50#" -3.06286
cap "A_MUX_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_1/IN1" 0.00183981
cap "PFD_T2_0/w_133_3540#" "A_MUX_1/Tr_Gate_1/CLK" 0.0927809
cap "S2" "A_MUX_1/IN1" 66.9062
cap "A_MUX_1/Tr_Gate_1/OUT" "A_MUX_1/IN1" 6.11955
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/VSS" 103.047
cap "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/CLK" 1.31224
cap "A_MUX_1/VDD" "A_MUX_1/IN1" -0.165602
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 7.90213
cap "PFD_T2_0/INV_mag_0/IN" "S2" 13.5176
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 3.05658
cap "S2" "PFD_T2_0/Buffer_V_2_1/IN" 9.93892
cap "PFD_T2_0/PFD_2_0/a_1742_n655#" "S2" 2.39822
cap "PFD_T2_0/Buffer_V_2_1/VDD" "DN_INPUT" 0.743614
cap "PFD_T2_0/PFD_2_0/pmos_3p3_KG2TLV_2/a_n240_n50#" "S2" 0.214929
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "S2" 1.17471
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 17.5265
cap "PFD_T2_0/INV_mag_0/VSS" "S2" 0.50198
cap "PFD_T2_0/PFD_2_0/a_172_278#" "S2" 1.27136
cap "PFD_T2_0/INV_mag_0/IN" "S2" 11.7094
cap "PFD_T2_0/PFD_2_0/a_1742_n655#" "S2" 9.28578
cap "A_MUX_3/Tr_Gate_1/VSS" "S2" 2.49912
cap "DN_INPUT" "S2" -0.0938681
cap "PFD_T2_0/Buffer_V_2_1/VDD" "DN_INPUT" 1.26193
cap "A_MUX_3/Tr_Gate_1/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 2.66222
cap "PFD_T2_0/Buffer_V_2_1/IN" "S2" 2.43755
cap "PFD_T2_0/Buffer_V_2_1/VDD" "S2" 16.5921
cap "PFD_T2_0/INV_mag_0/IN" "S2" 0.0180191
cap "PFD_T2_0/Buffer_V_2_1/pmos_3p3_KG2TLV_0/a_n52_n50#" "S2" 4.2328
cap "A_MUX_3/IN1" "S2" 1.68523
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/VDD" -0.330365
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/VSS" 5.87041
cap "A_MUX_3/Tr_Gate_0/CLK" "A_MUX_3/Tr_Gate_1/nmos_3p3_UKFAHE_2/a_n138_n84#" 9.42952
cap "A_MUX_3/VSS" "PFD_T2_0/Buffer_V_2_1/VDD" 20.418
cap "A_MUX_3/IN1" "A_MUX_3/Tr_Gate_0/CLK" 0.753995
cap "A_MUX_3/Tr_Gate_1/CLK" "A_MUX_3/Tr_Gate_0/CLK" 0.852743
cap "A_MUX_3/IN1" "PFD_T2_0/Buffer_V_2_1/VDD" 12.8275
cap "VDD" "A_MUX_3/VSS" 0.290553
cap "A_MUX_3/SEL" "DN" 0.837032
cap "DN" "A_MUX_3/IN2" 5.89944
cap "A_MUX_3/Tr_Gate_0/nmos_3p3_UKFAHE_0/a_n138_n84#" "A_MUX_3/IN2" 8.33622
cap "A_MUX_3/IN2" "A_MUX_3/VSS" 9.23334
cap "A_MUX_3/SEL" "A_MUX_3/IN2" 0.698655
cap "DN" "A_MUX_3/VSS" 9.01163
cap "A_MUX_3/SEL" "DN" 3.89767
cap "CP_1_0/ITAIL" "UP" 0.184081
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 2.15042
cap "CP_1_0/VDD" "CP_1_0/ITAIL" 2.2998
cap "CP_1_0/pmos_3p3_MDK7F7_15/a_n148_n36#" "CP_1_0/ITAIL" -0.124206
cap "UP" "CP_1_0/ITAIL" -3.55271e-15
cap "A_MUX_6/Tr_Gate_0/OUT" "A_MUX_6/IN2" -1.17213
cap "A_MUX_6/VSS" "A_MUX_6/INV_2_0/VDD" 4.10004
cap "A_MUX_6/Tr_Gate_0/VDD" "A_MUX_6/IN2" -0.312351
cap "ITAIL1" "A_MUX_6/IN2" 0.476656
cap "A_MUX_6/VSS" "A_MUX_6/IN2" 66.0523
cap "A_MUX_6/IN2" "A_MUX_6/SEL" 0.0874145
cap "A_MUX_6/INV_2_0/VDD" "A_MUX_6/IN2" -1.46337
cap "ITAIL1" "A_MUX_6/VSS" 5.51273
cap "A_MUX_6/SEL" "A_MUX_6/IN2" 0.119815
cap "A_MUX_6/VSS" "A_MUX_6/INV_2_0/VDD" 233.546
cap "A_MUX_6/IN2" "A_MUX_6/INV_2_0/VDD" -8.10441
cap "A_MUX_6/SEL" "A_MUX_6/INV_2_0/VDD" 96.5351
cap "A_MUX_6/SEL" "ITAIL1" 0.00121517
cap "A_MUX_6/SEL" "A_MUX_6/VSS" -17.3369
cap "A_MUX_6/VSS" "A_MUX_6/INV_2_0/VDD" 145.177
cap "A_MUX_6/IN1" "A_MUX_6/INV_2_0/VDD" 8.18757
cap "A_MUX_6/Tr_Gate_1/VDD" "A_MUX_6/IN1" 0.0503603
cap "A_MUX_6/IN1" "A_MUX_6/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00359
cap "RES_74k_1/M" "A_MUX_6/Tr_Gate_1/VSS" 4.23926
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 59.5932
cap "RES_74k_1/M" "A_MUX_6/IN1" 1.80214
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/INV_2_0/VDD" 3.93053
cap "A_MUX_6/Tr_Gate_1/OUT" "A_MUX_6/IN1" 0.143939
cap "VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" 0.532654
cap "RES_74k_1/w_8016_n69#" "RES_74k_1/M" 158.712
cap "RES_74k_1/M" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n2018#" 0.0399858
cap "RES_74k_1/M" "A_MUX_6/IN1" 1.6822
cap "VDD" "RES_74k_1/w_8016_n69#" 7.55538
cap "RES_74k_1/M" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1690_n2018#" 0.231651
cap "A_MUX_6/Tr_Gate_1/VSS" "RES_74k_1/M" 4.23926
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" "RES_74k_1/M" 14.2677
cap "A_MUX_6/Tr_Gate_1/VSS" "A_MUX_6/IN1" 0.838906
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" "A_MUX_6/IN1" 0.569093
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" 4.03526
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_2290_n362#" 18.1512
cap "RES_74k_1/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/a_1090_n2224#" 16.2881
cap "RES_74k_1/ppolyf_u_7PLHK3_0/a_n410_n2224#" "m1_47615_8150#" 5.34232
cap "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "m1_47615_8150#" 254.912
cap "RES_74k_1/w_4716_759#" "VDD_TEST" 2.61994
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 5.16285
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_13355_13958#" 12.234
cap "m1_47615_8150#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" 82.2033
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9734_n6180#" "m1_47615_8150#" 45.5282
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "m1_13355_13958#" 22.2372
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "cap_11p_0/P" 85.3807
cap "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_n9854_n6300#" "cap_11p_0/P" 16.8932
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3374_n6300#" 46.1168
cap "m1_13355_13958#" "cap_11p_0/cap_mim_2p0fF_VGWXT2_1/m4_3494_n6180#" 4.5515
cap "A_MUX_1/VSS" "A_MUX_1/IN2" 4.01168
cap "A_MUX_1/SEL" "DN" 1.38244
cap "A_MUX_1/VSS" "A_MUX_1/IN1" 14.4681
cap "A_MUX_1/IN1" "A_MUX_1/INV_2_0/OUT" 0.576127
cap "A_MUX_1/SEL" "A_MUX_1/IN1" 2.12265
cap "VDD" "A_MUX_6/VSS" 4.10004
cap "VDD" "A_MUX_6/IN2" 5.77152
cap "VDD" "A_MUX_6/SEL" 6.73426
cap "VDD" "A_MUX_6/VSS" 12.1724
cap "A_MUX_6/VSS" "VDD" 18.0031
cap "VDD" "A_MUX_6/IN1" 7.16498
cap "A_MUX_6/Tr_Gate_1/VSS" "VDD" 2.80191
cap "RES_74k_1/w_8016_n69#" "VDD" 9.33919
cap "cap_240p_0/P" "VDD_TEST" 0.275846
cap "cap_240p_0/P" "VDD_TEST" 7.34654
cap "VDD_TEST" "cap_240p_0/P" 0.283558
cap "VDD_TEST" "cap_240p_0/P" 7.34654
cap "VDD_TEST" "cap_240p_0/P" 0.213544
cap "VDD_TEST" "cap_240p_0/P" 0.279107
cap "VDD_TEST" "cap_240p_0/P" 1.23215
cap "cap_240p_0/P" "m1_41677_12061#" 153.008
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 0.597426
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 4.39714
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 5.01976
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 0.384225
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 1.95734
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 4.79002
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 1.48561
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 3.63559
cap "cap_240p_0/P" "VDD_TEST" 29.6041
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" "VDD_TEST" 0.0480727
cap "cap_240p_0/P" "VDD_TEST" 1.12471
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" "VDD_TEST" 3.0468
cap "cap_240p_0/P" "VDD_TEST" 1.14265
cap "cap_240p_0/P" "VDD_TEST" 0.860512
cap "cap_240p_0/P" "VDD_TEST" 29.6041
cap "m1_41677_12061#" "cap_240p_0/P" 39.8891
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 307.099
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 35.4085
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 45.0849
cap "Tappered_Buffer_6/VSS" "m1_20370_13811#" 4.29082
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 307.474
cap "Tappered_Buffer_6/VSS" "m1_20370_13811#" 3.59878
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 173.163
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 45.0849
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 20.651
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 45.0849
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 75.7214
cap "m1_20370_13811#" "Tappered_Buffer_6/VSS" 3.59878
cap "7b_divider_magic_1/OUT1" "7b_divider_magic_1/a_n441_n9366#" 9.04918
cap "m1_5268_7226#" "7b_divider_magic_1/a_n441_n9366#" 68.4979
cap "m1_5268_7226#" "7b_divider_magic_1/OUT1" 117.451
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 11.3383
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.59878
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "VDD_TEST" 75.7214
cap "VDD_TEST" "7b_divider_magic_1/OUT1" 20.651
cap "m1_20370_13811#" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" 3.59878
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "VDD_TEST" 78.607
cap "m1_20370_13811#" "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" 2.88417
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 20.651
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "VDD_TEST" 77.2961
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 20.651
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_3/VSS" "m1_20370_13811#" 3.27232
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.59878
cap "7b_divider_magic_1/OUT1" "VDD_TEST" 18.4512
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.59878
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 87.0258
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.59878
cap "VDD_TEST" "7b_divider_magic_1/a_n441_n9366#" 75.7214
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 3.59878
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 3.59878
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "7b_divider_magic_1/a_n441_n9366#" "m1_20370_13811#" 3.59878
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 75.7214
cap "m1_20370_13811#" "7b_divider_magic_1/a_n441_n9366#" 0.835431
cap "7b_divider_magic_1/a_n441_n9366#" "VDD_TEST" 23.6175
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "VDD_TEST" 11.4566
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "VDD_TEST" 87.5636
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" "VDD_TEST" 42.0163
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37290_n36780#" "VDD_TEST" 0.109425
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30850_n36780#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" 11.5342
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/OUT" 16.2638
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/a_2996_n3001#" 5.19085
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 51.8038
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/OUT" -0.401782
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/w_n2978_n758#" 0.000156293
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/OUT1" 0.464861
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 105.11
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 6.71806
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Tappered_Buffer_6/VSS" 1.044e-05
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/OUT" -0.137181
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 3.07784
cap "Tappered_Buffer_6/VSS" "7b_divider_magic_1/OUT1" 50.9571
cap "VDD_TEST" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" 430.867
cap "VDD_TEST" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 113.259
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/VSS" 45.4414
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" 6.01871
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 4.91068
cap "VDD_TEST" "Tappered_Buffer_6/VSS" 296.03
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" "Tappered_Buffer_6/IN" 5.67192
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n868_n280#" 7.59116
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/IN" 45.0849
cap "Tappered_Buffer_6/a_138_n2984#" "m1_5268_7226#" 16.8426
cap "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n1480_n280#" "Tappered_Buffer_6/IN" 0.830134
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 19.7551
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 13.5456
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" "m1_5268_7226#" 2.59165
cap "Tappered_Buffer_6/a_138_n2984#" "Tappered_Buffer_6/IN" 1.08204
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.11689
cap "Tappered_Buffer_6/nmos_3p3_7NPLVN_0/a_n1480_n280#" "m1_5268_7226#" 11.4745
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 55.8139
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" "Tappered_Buffer_6/IN" 3.12849
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 8.88976
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VDD" "Tappered_Buffer_6/IN" 12.4987
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "Tappered_Buffer_6/IN" 0.928219
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_2/inverter_magic_0/VDD" 1.90945
cap "7b_divider_magic_1/divide_by_2_1/Q" "Tappered_Buffer_6/IN" 3.12849
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.550775
cap "PRE_SCALAR" "Tappered_Buffer_6/VSS" 4.48574
cap "Tappered_Buffer_6/OUT" "7b_divider_magic_1/OUT1" 16.2638
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.473448
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" 3.66909
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/a_2996_n3001#" 0.242065
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" "Tappered_Buffer_6/VSS" 16.1554
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 7.30355
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 9.78675
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" 3.28267
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" 0.197824
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/VSS" 164.004
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_1784_n280#" 16.1736
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/VSS" 0.21944
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/OUT" 54.4465
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/OUT" 17.206
cap "7b_divider_magic_1/OUT1" "Tappered_Buffer_6/OUT" 6.60365
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_6/OUT" 1.00365
cap "Tappered_Buffer_6/VSS" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" 6.93403
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" -0.974692
cap "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" 13.2237
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2804_n628#" -2.84217e-14
cap "VDD_TEST" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.00429966
cap "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/w_n938_n410#" "VDD_TEST" 32.5718
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" "VDD_TEST" 500.444
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_356_n280#" "VDD_TEST" 397.946
cap "VDD_TEST" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" 50.4327
cap "Tappered_Buffer_6/nmos_3p3_JEEAMQ_0/a_664_n324#" "VDD_TEST" 30.5239
cap "VDD_TEST" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 574.502
cap "Tappered_Buffer_6/VSS" "VDD_TEST" 145.178
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" "m1_5268_7226#" 0.961383
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" 0.305803
cap "Tappered_Buffer_6/a_548_n1560#" "VDD_TEST" 0.00151947
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "m1_5268_7226#" 24.8513
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "Tappered_Buffer_6/IN" 0.0590793
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 4.34373
cap "m1_5268_7226#" "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/w_n530_n410#" 6.38593
cap "7b_divider_magic_1/divide_by_2_1/inverter_magic_2/VOUT" "m1_5268_7226#" 3.80765
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.15531
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1480_n628#" "m1_5268_7226#" 4.03307
cap "m1_5268_7226#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 8.54831
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 0.153121
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 33.4586
cap "Tappered_Buffer_6/a_138_n2984#" "Tappered_Buffer_6/IN" 0.122537
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 101.752
cap "Tappered_Buffer_6/a_138_n2984#" "m1_5268_7226#" 0.90059
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" "m1_5268_7226#" 3.88012
cap "m1_5268_7226#" "Tappered_Buffer_6/a_548_n1560#" 16.8345
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 7.31718
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "m1_5268_7226#" 17.7945
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "Tappered_Buffer_6/IN" 1.61606
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" 3.63594
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.35457
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 13.8843
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VSS" 36.854
cap "Tappered_Buffer_6/nmos_3p3_JEEAMQ_0/a_152_n280#" "m1_5268_7226#" 4.7971
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.0159074
cap "m1_5268_7226#" "Tappered_Buffer_6/IN" 20.3483
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/IN" 23.3496
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 1.29364
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "m1_5268_7226#" 23.2791
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_n628#" 2.57068
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.414677
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/w_n530_n410#" 1.01558
cap "7b_divider_magic_1/divide_by_2_1/VDD" "Tappered_Buffer_6/IN" 100.584
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_2/OUT" "7b_divider_magic_1/divide_by_2_1/VDD" -2.27374e-13
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 2.76433
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 44.1113
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.380229
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 36.0151
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.0407683
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.0633379
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.573336
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/OUT" 1.06188
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.0135894
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/a_n664_n280#" 1.37934
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" 530.135
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 111.273
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_664_n324#" 135.952
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" 165.357
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.0886731
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/IN" 2.26595
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" 8.80618
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" -1.42109e-14
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_4254_n29#" 168.604
cap "m1_5268_7226#" "Tappered_Buffer_6/a_548_n1560#" 0.65441
cap "Tappered_Buffer_6/nmos_3p3_PLQLVN_0/a_n764_n324#" "Tappered_Buffer_6/VDD" -2.27374e-13
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.0382464
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/IN" 0.0439217
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.0473492
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/VDD" 5.68434e-14
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_n628#" "m1_5268_7226#" 1.02903
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 39.1842
cap "m1_5268_7226#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" 19.1794
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.161981
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" "Tappered_Buffer_6/VDD" 1.42109e-14
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_5268_7226#" 16.5821
cap "Tappered_Buffer_6/a_548_n1560#" "m1_5268_7226#" 13.5696
cap "Tappered_Buffer_6/IN" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 3.02855
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.0478162
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" "m1_5268_7226#" 4.57119
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1480_n628#" "m1_5268_7226#" 7.88171
cap "m1_5268_7226#" "Tappered_Buffer_6/VDD" 17.3208
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" "Tappered_Buffer_6/VDD" 5.51114
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.759173
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" "m1_5268_7226#" 7.19974
cap "Tappered_Buffer_6/IN" "m1_5268_7226#" 31.6323
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 38.7679
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "m1_5268_7226#" 0.759173
cap "Tappered_Buffer_6/a_548_n1560#" "Tappered_Buffer_6/IN" 31.5623
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 10.5867
cap "m1_5268_7226#" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" 14.0123
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1172_n672#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.0650758
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n1276_68#" 2.46521
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" "m1_5268_7226#" 0.823969
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/inverter_magic_0/VOUT" 0.64697
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.565324
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 6.51408
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_68#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.72172
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_n256_n280#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 0.000757141
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 13.317
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" "m1_5268_7226#" 42.1574
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 37.604
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/VDD" 23.6025
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" 6.21909
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_n2892_n628#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 0.0455961
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/OUT" 2.82315
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 17.7525
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_n628#" "7b_divider_magic_1/a_n441_n9366#" 6.57603
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/a_n441_n9366#" 19.2549
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" 0.633368
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/a_n441_n9366#" 34.5905
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 35.7891
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/VDD" 0.481749
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2600_n628#" "7b_divider_magic_1/a_n441_n9366#" 2.19203
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_2/VDD" 0.00937408
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 19.789
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/a_548_n1560#" 0.0629262
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 73.4674
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 0.0866813
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/a_n441_n9366#" 10.0966
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_3/a_272_n112#" 0.139386
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_2704_n672#" "7b_divider_magic_1/VDD" 0.107933
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/a_n441_n9366#" 15.521
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/VDD" 1.77613
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_548_n1560#" 9.77379
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/VDD" 17.5303
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1376_n628#" "Tappered_Buffer_6/VDD" 0.995516
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.509501
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.589682
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.00949991
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" "Tappered_Buffer_6/VDD" 2.90163
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/a_548_n1560#" 0.153103
cap "Tappered_Buffer_6/a_4254_n29#" "Tappered_Buffer_6/VDD" 50.7332
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/a_548_n1560#" 0.235014
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_n628#" "Tappered_Buffer_6/VDD" 0.00527444
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1684_n672#" "Tappered_Buffer_6/VDD" 3.68144
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/a_548_n1560#" 101.679
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/VDD" 64.1963
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/OUT" "Tappered_Buffer_6/VDD" 0.900954
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/VSS" "Tappered_Buffer_6/VDD" 1.24809
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 106.912
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" "Tappered_Buffer_6/a_548_n1560#" 0.195513
cap "Tappered_Buffer_6/pmos_3p3_MDMPD7_0/a_1580_68#" "Tappered_Buffer_6/VDD" 17.1733
cap "Tappered_Buffer_6/VDD" "Tappered_Buffer_6/IN" 1.01866
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" "Tappered_Buffer_6/VDD" 1.71755
cap "7b_divider_magic_1/a_n441_n9366#" "Tappered_Buffer_6/a_4254_n29#" 2.19203
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "Tappered_Buffer_6/a_548_n1560#" 0.110267
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/a_548_n1560#" 0.017484
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/m1_25505_n1419#" 0.0353081
cap "Tappered_Buffer_6/a_548_n1560#" "m1_5268_7226#" 14.9091
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "Tappered_Buffer_6/IN" 0.0652547
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/a_548_n1560#" 0.332573
cap "Tappered_Buffer_6/VDD" "m1_5268_7226#" 19.7403
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_3/VDD" 0.109896
cap "Tappered_Buffer_6/IN" "m1_5268_7226#" 8.56776
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/VDD" 73.4674
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_560_n280#" "m1_5268_7226#" 4.38613
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/IN" 0.263251
cap "Tappered_Buffer_6/a_548_n1560#" "7b_divider_magic_1/m1_25505_n1419#" 0.151625
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/inverter_magic_6/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.854755
cap "Tappered_Buffer_6/IN" "7b_divider_magic_1/VDD" 1.13531
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" 13.1104
cap "Tappered_Buffer_6/IN" "m1_5268_7226#" 7.53205
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/inverter_magic_6/nmos_3p3_F2UGVV_0/a_164_n112#" 0.350041
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_1/IN" 6.30045
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" "m1_5268_7226#" 0.325862
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 20.1904
cap "m1_5268_7226#" "Tappered_Buffer_6/a_548_n1560#" 2.67502
cap "m1_5268_7226#" "7b_divider_magic_1/VDD" 47.1594
cap "m1_5268_7226#" "Tappered_Buffer_6/VDD" 23.1307
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 8.90036
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/VDD" 24.1957
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_1/CLK" "m1_5268_7226#" 6.98891
cap "m1_5268_7226#" "7b_divider_magic_1/VDD" 24.5663
cap "7b_divider_magic_1/VDD" "Tappered_Buffer_6/VDD" 5.97466
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 35.4423
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" "Tappered_Buffer_6/VDD" 0.874073
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" 6.22424
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_560_n280#" 0.247384
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_868_n324#" 0.195583
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_664_n324#" 0.407465
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/VDD" 1.37231
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_460_n324#" 0.199658
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n560_n324#" 0.407465
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/OUT" 0.0844082
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/VDD" 18.8575
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_460_n324#" 0.207807
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n764_n324#" 0.407465
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n968_n324#" 0.0855676
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_1/a_272_n112#" 1.42109e-14
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_606_n100#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n664_n280#" 0.247384
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1480_n280#" "7b_divider_magic_1/m1_25505_n1419#" 0.247384
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1580_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n968_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.321897
cap "Tappered_Buffer_6/VDD" "7b_divider_magic_1/m1_25505_n1419#" 2.90432
cap "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" "m1_5268_7226#" 0.289787
cap "Tappered_Buffer_6/pmos_3p3_PPYSL5_0/a_256_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.35042
cap "7b_divider_magic_1/m1_25505_n1419#" "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1072_n280#" 0.247384
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1172_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "Tappered_Buffer_6/pmos_3p3_MV44E7_0/a_n1376_n324#" "7b_divider_magic_1/m1_25505_n1419#" 0.407465
cap "7b_divider_magic_1/m1_25505_n1419#" "m1_5268_7226#" 0.352955
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/Q" "Tappered_Buffer_6/VDD" 0.0343188
cap "7b_divider_magic_1/OR_magic_1/VOUT" "m1_5268_7226#" 0.270236
cap "m1_5268_7226#" "7b_divider_magic_1/m1_25505_n1419#" 0.575991
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" "m1_5268_7226#" 0.872936
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/OUT" "m1_5268_7226#" 1.00132
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" "m1_5268_7226#" 0.508529
cap "m1_5268_7226#" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 0.0158669
cap "7b_divider_magic_1/OR_magic_1/VDD" "m1_5268_7226#" 0.997218
cap "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VOUT" "m1_5268_7226#" 0.441968
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/IN" 2.16809
cap "m1_5268_7226#" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VOUT" 0.601972
cap "7b_divider_magic_1/OR_magic_1/VOUT" "m1_5268_7226#" 1.20948
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" 0.0310507
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" 3.77473
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" 0.0380239
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.22072
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 0.121419
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/VSS" 0.639526
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.159408
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 1.62039
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.0773801
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.266473
cap "7b_divider_magic_1/OR_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 2.16232
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 0.0145785
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "F_IN" 0.649645
cap "F_IN" "7b_divider_magic_1/OR_magic_1/VDD" 4.53608
cap "F_IN" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" 0.162697
cap "F_IN" "7b_divider_magic_1/OR_magic_1/VSS" 0.0555046
cap "F_IN" "7b_divider_magic_1/OR_magic_1/VOUT" 1.64931
cap "F_IN" "7b_divider_magic_1/a_n441_n9366#" 59.5847
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 1.35483
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" 14.0166
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" 85.3335
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" 130.436
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/VDD" 92.4764
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_2/a_n160_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" 0.298631
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" 2.02786
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 38.3222
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.45949
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/a_174_381#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 132.294
cap "7b_divider_magic_1/7b_counter_0/m1_23587_4860#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 13.857
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" 0.311141
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/pmos_3p3_VRY6F7_0/a_n160_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0128313
cap "7b_divider_magic_1/7b_counter_0/VSS" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 44.8612
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/pmos_3p3_VRY6F7_0/a_56_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.216872
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.876224
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/a_1066_382#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 77.8734
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_0/pmos_3p3_VRY6F7_2/a_n160_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.407032
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_2/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 9.87391
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/pmos_3p3_VRY6F7_0/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0113348
cap "7b_divider_magic_1/7b_counter_0/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 19.8769
cap "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.963388
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.29092
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.72039
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" -0.0808905
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" 5.48604
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/VSS" 156.078
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 115.666
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 5.73016
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -4.13616
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/inverter_magic_4/VOUT" 1.28582
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 118.215
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.999231
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/nmos_3p3_F2UGVV_0/a_n52_n112#" 0.402638
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 0.115946
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/m1_25505_n1419#" -0.198771
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/pmos_3p3_VRY6F7_0/a_56_n112#" 0.46203
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 6.05834
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/VDD" 17.1072
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" 5.19602
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1282_908#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.682166
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/inverter_magic_0/VOUT" 0.774629
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.691991
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/VSS" 0.453637
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/CLK" 180.259
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 2.42473
cap "7b_divider_magic_1/OR_magic_1/A" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.53144
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" 90.5851
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/IN" 26.0934
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/m1_14490_n4222#" 53.7751
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/inverter_magic_0/VOUT" 6.35924
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.695454
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/OR_magic_1/VDD" 19.0071
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/IN" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 5.36434
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_0/IN" 7.93439
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.258144
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/SEL" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.94889
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" 0.711305
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.895
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/m1_25505_n1419#" 219.346
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_2/OUT" 86.3147
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.485667
cap "7b_divider_magic_1/D2_4" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.185886
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VOUT" 1.33988
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 8.52974
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/A" 83.7035
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.23594
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.11408
cap "7b_divider_magic_1/OR_magic_1/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 46.0923
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.626332
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 58.5913
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 5.4794
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 3.97796
cap "7b_divider_magic_1/OR_magic_1/B" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 78.1783
cap "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 9.05675
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.0821099
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/m1_25505_n1419#" 299.055
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_164_n112#" 8.24344
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/A" 51.1604
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/D2_4" 1.24265
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/CLK" 1.71633
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.544222
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.571903
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VOUT" 13.3591
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 66.9294
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 62.6007
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/m1_25505_n1419#" 300.869
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/B" 231.36
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/divide_by_2_1/tg_magic_3/inverter_magic_0/VDD" 13.3554
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.18088
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/m1_22670_n1351#" -2.36078
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" -1.35394
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/m1_25505_n1419#" -1.15664
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/m1_29985_n364#" -2.47686
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 6.02049
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VSS" 34.0837
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/a_1066_382#" 0.00189042
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" 3.30374
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/buffer_magic_1/pmos_3p3_VRY6F7_3/a_272_n112#" 0.0441632
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/inverter_magic_0/VOUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.0311399
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/LD" 0.122826
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/OUT" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 0.434799
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_3/a_1498_443#" 0.0684409
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" 1.38981
cap "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.0507703
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" 1.95583
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/D1" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.25854
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 0.583486
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.154277
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.577101
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" 4.57333
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.933255
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_2/a_n56_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.12299
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/m1_25505_n1419#" -0.315913
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_0/A" 0.420353
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.100135
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/D2_4" 0.892665
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/OR_magic_1/VSS" 75.916
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/LD" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 1.4529
cap "7b_divider_magic_1/OR_magic_1/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 25.3919
cap "D10" "7b_divider_magic_1/7b_counter_0/VDD" -3.46945e-18
cap "7b_divider_magic_1/7b_counter_0/inverter_magic_0/VIN" "D10" -1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/MDFF_7/mux_magic_3/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0129834
cap "7b_divider_magic_1/7b_counter_0/MDFF_7/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" 0.519242
cap "D10" "7b_divider_magic_1/a_n441_n9366#" 38.432
cap "7b_divider_magic_1/7b_counter_0/NAND_magic_0/VDD" "D10" -4.33681e-19
cap "D10" "7b_divider_magic_1/7b_counter_0/NAND_magic_0/pmos_3p3_VZX6F7_2/a_52_n156#" 5.55112e-17
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "7b_divider_magic_1/m1_4966_11762#" 0.0416443
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/m1_4966_11762#" 0.104423
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 0.195139
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/m1_4966_11762#" 0.0682852
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/OR_magic_0/VDD" "7b_divider_magic_1/m1_4966_11762#" 0.773652
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/m1_4966_11762#" 0.0658288
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" 0.100439
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/m1_4966_11762#" 0.733046
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 4.86703
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -2.22045e-16
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -4.44089e-16
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q2" -4.44089e-16
cap "7b_divider_magic_1/7b_counter_0/Q6" "m4_n7940_n28288#" -1.77636e-15
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VSS" "m4_n7940_n28288#" 0.192553
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.0023508
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 2.77556e-17
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.0159459
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.23685
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN1" 0.353518
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 1.38778e-17
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 0.0319475
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/VDD" "7b_divider_magic_1/m2_18585_5865#" -2.22045e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.123053
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q7" -0.0965965
cap "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" "m4_n7940_n28288#" -0.127347
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/MDFF_6/LD" -0.0245816
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q2" -0.103693
cap "m4_n7940_n28288#" "7b_divider_magic_1/m1_2706_n3555#" 122.023
cap "m4_n7940_n28288#" "D9" 114.001
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/Q6" -0.119363
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" -0.0175374
cap "m4_n7940_n28288#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.102402
cap "7b_divider_magic_1/a_n441_n9366#" "m4_n7940_n28288#" -0.279851
cap "7b_divider_magic_1/7b_counter_0/Q6" "m4_n7940_n28288#" -2.61371
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q6" -0.217214
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q2" 2.10549
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 1.49221
cap "D9" "7b_divider_magic_1/7b_counter_0/Q7" 0.390594
cap "7b_divider_magic_1/m1_2706_n3555#" "m4_n7940_n28288#" -5.9725
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_2706_n3555#" 0.29696
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 10.7119
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 63.6632
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 0.107917
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 2.69052
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.150387
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q7" -0.220835
cap "D9" "7b_divider_magic_1/7b_counter_0/Q2" 0.620025
cap "D9" "m4_n7940_n28288#" -5.61651
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "D9" 2.92767
cap "D9" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 0.220836
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q6" 14.0247
cap "D9" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" 81.828
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 1.42109e-14
cap "D9" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.146998
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q2" -0.182613
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "m4_n7940_n28288#" -6.86828
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.072877
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 2.51275
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -0.443469
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/Q7" 13.0821
cap "D9" "7b_divider_magic_1/7b_counter_0/Q6" 22.0355
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" 0.691124
cap "7b_divider_magic_1/m1_2706_n3555#" "D9" -23.7166
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/VSS" -0.0544149
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" 13.313
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_164_n112#" 1.29908
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/a_1073_377#" 0.874871
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 3.56637
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" 1.11185
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" 28.1284
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" 12.0001
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" 0.189528
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" 0.863906
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 0.0215559
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" -1.58622
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/SEL" 4.92062
cap "7b_divider_magic_1/m2_18585_5865#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" -1.11022e-16
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/m1_14647_5151#" -1.0518
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 1.66999
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/AND2_magic_0/A" 0.142801
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" -0.16829
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 27.6963
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" -0.202733
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.40943
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.207034
cap "7b_divider_magic_1/7b_counter_0/Q1" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 14.1141
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 6.8842
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.130359
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 1.38323
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.496484
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/D" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.134644
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_6/tspc2_magic_0/VSS" 0.140805
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_0/OR_magic_0/nmos_3p3_A2UGVV_1/a_n56_n156#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" 0.0114295
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" 0.00168174
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/B" 0.171972
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_0/a_1073_377#" 0.0249497
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_2706_n3555#" 0.395371
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" 0.281005
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" 0.0244177
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_6/DATA" 1.54275
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_6/DATA" 0.0585921
cap "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_6/DATA" 0.259814
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 2.02149
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "D8" 0.896305
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 0.825629
cap "7b_divider_magic_1/7b_counter_0/Q2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 0.720917
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q6" 1.02046
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 3.58498
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/Q7" 0.509417
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 13.8687
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 0.543839
cap "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 0.867591
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" 0.119942
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/m1_4966_11762#" 2.95738
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.137189
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" -1.55277
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0594001
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.0290176
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0395587
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.710391
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.071883
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" -0.569347
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" 0.0221079
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" -0.851697
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0413716
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.203476
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" -0.016347
cap "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" 0.0623361
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/m1_9843_3250#" 0.481037
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_4966_11762#" -0.0643718
cap "D8" "7b_divider_magic_1/m1_2706_n3555#" 8.55997
cap "7b_divider_magic_1/m1_4966_11762#" "D8" 212.629
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/pmos_3p3_VRCSD7_0/a_160_24#" "D8" 0.00251315
cap "D8" "7b_divider_magic_1/7b_counter_0/Q2" 0.180366
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q7" -0.113543
cap "7b_divider_magic_1/a_n441_n9366#" "7b_divider_magic_1/m1_4966_11762#" 20.2205
cap "D8" "7b_divider_magic_1/7b_counter_0/Q6" 0.137845
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" -0.120367
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "D8" 0.483239
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/m1_2706_n3555#" -0.231003
cap "D8" "7b_divider_magic_1/7b_counter_0/Q7" 0.1046
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q2" -0.121885
cap "7b_divider_magic_1/a_n441_n9366#" "D8" -15.9613
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/Q6" -0.140304
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.190464
cap "7b_divider_magic_1/m1_2706_n3555#" "D8" 20.472
cap "7b_divider_magic_1/7b_counter_0/Q7" "D8" 11.3546
cap "D8" "7b_divider_magic_1/7b_counter_0/Q2" 1.66971
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 11.7139
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "D8" -280.472
cap "7b_divider_magic_1/7b_counter_0/Q6" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 11.5606
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 18.071
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 5.28629
cap "7b_divider_magic_1/7b_counter_0/Q6" "D8" 8.98276
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 1.72043
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 5.00398
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 1.54676
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 59.0228
cap "7b_divider_magic_1/7b_counter_0/Q7" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 11.6783
cap "7b_divider_magic_1/m1_4966_11762#" "7b_divider_magic_1/m1_2706_n3555#" -3.20233
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.229419
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/Q2" 4.861
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0625669
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.451592
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 4.73105
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.144524
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/nmos_3p3_F2UGVV_0/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.264666
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_1/a_n252_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.11781
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 5.206
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 3.15498
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 12.8186
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.124296
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VOUT" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.25152
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.501499
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 6.06317
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/OUT" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.00521454
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" 1.35511
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 11.1261
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" 0.119497
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 6.08554
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" -291.253
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/VOUT" "7b_divider_magic_1/m1_9843_3250#" 1.32316
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_3250#" -81.1439
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" 3.60248
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" 8.2872
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" 0.130448
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/pmos_3p3_VZX6F7_0/a_n52_n112#" "7b_divider_magic_1/m1_9843_3250#" 0.0938141
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/m1_9843_3250#" -0.0936272
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.0957449
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/m1_9843_3250#" -0.296898
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/G-CLK" 4.38019
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" 0.192233
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" -0.491
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 1.76799
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VDD" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.105598
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/OUT" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.0969911
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.0220804
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/7b_counter_0/G-CLK" -0.409848
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/nmos_3p3_F2UGVV_0/a_n252_n112#" 0.0229932
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/B" "7b_divider_magic_1/m1_9843_3250#" 0.0565296
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/VSS" "7b_divider_magic_1/m1_9843_3250#" 11.1632
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN1" "7b_divider_magic_1/m1_9843_3250#" 0.853604
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.314798
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/a_481_n1019#" 0.0315231
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/tspc2_magic_0/a_481_n1019#" "7b_divider_magic_1/m1_9843_3250#" 0.0322166
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/Q2" 0.0819217
cap "7b_divider_magic_1/7b_counter_0/Q7" "D8" 0.0869835
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "D8" 0.318138
cap "7b_divider_magic_1/m1_2706_n3555#" "D8" 2.64173
cap "7b_divider_magic_1/m1_4966_11762#" "D8" 78.649
cap "D8" "7b_divider_magic_1/7b_counter_0/m1_n16_4098#" 0.158386
cap "7b_divider_magic_1/7b_counter_0/Q2" "D8" 0.149989
cap "7b_divider_magic_1/7b_counter_0/Q6" "D8" 0.114629
cap "7b_divider_magic_1/a_n441_n9366#" "D8" 3.4893
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/m1_4966_11762#" -0.933521
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" 2.62332
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.0688801
cap "D8" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 0.483618
cap "D8" "7b_divider_magic_1/m1_2706_n3555#" 2.41632
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/m1_4966_11762#" -0.775135
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" 1.24452
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.282113
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0377569
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 0.203144
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.0202949
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/A" 0.0789217
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 8.85403
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" 0.27675
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" "7b_divider_magic_1/m1_9843_3250#" 0.0552022
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/SEL" 0.087169
cap "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/AND2_magic_1/a_1073_377#" 0.275497
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 6.72122
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 6.3857
cap "7b_divider_magic_1/m1_4966_11762#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" 13.1476
cap "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_n37410_n36900#" "7b_divider_magic_1/m1_4966_11762#" 12.7714
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/OR_magic_0/VDD" -4.85723e-16
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.38321
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 2.30575
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.78308
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 18.4058
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.212117
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/LD" 2.24163
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 3.22543
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 1.50021
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/D2_7" -2.06501e-14
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/LD" 1.06581e-14
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/a_1073_377#" "7b_divider_magic_1/D2_7" 2.13163e-14
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" 0.0712375
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.536772
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_1/nmos_3p3_F2UGVV_0/a_164_n112#" 2.77556e-16
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" -2.84217e-14
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/nmos_3p3_F2UGVV_0/a_164_n112#" "7b_divider_magic_1/D2_7" -3.33067e-15
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2706_n3555#" -0.032738
cap "D11" "7b_divider_magic_1/a_n441_n9366#" 6.8758
cap "D11" "7b_divider_magic_1/LD" 0.524144
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" 0.182391
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/a_1073_377#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.0351553
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" -5.92799
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" 1.27882
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" 0.488271
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 0.437302
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/LD" 0.708693
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/m1_2706_n3555#" 5.66172
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/D1" "7b_divider_magic_1/D2_7" -7.81597e-14
cap "7b_divider_magic_1/D2_7" "D11" 0.670302
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/D2_7" 0.124125
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/m1_518_n423#" 1.42109e-14
cap "7b_divider_magic_1/LD" "D11" 1.47712
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "D11" 0.00963428
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/m1_2706_n3555#" -0.264358
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" "7b_divider_magic_1/D2_7" 1.7053e-13
cap "7b_divider_magic_1/D2_7" "7b_divider_magic_1/m1_2706_n3555#" -0.145191
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 5.71198
cap "7b_divider_magic_1/LD" "D11" 1.39926
cap "7b_divider_magic_1/D2_7" "D11" 0.368146
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -2.21307
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -8.00843
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" "D11" 0.00172269
cap "7b_divider_magic_1/LD" "D11" 1.43893
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 20.6734
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/G-CLK" -8.00843
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" "D11" 0.0041472
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/SEL" "D11" 1.40765
cap "D11" "7b_divider_magic_1/7b_counter_0/G-CLK" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/AND2_magic_0/A" "D11" 0.00791159
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/D2_5" 20.6734
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -8.00843
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 1.45563
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/AND2_magic_0/A" "7b_divider_magic_1/D2_5" 0.00548707
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/m1_2706_n3555#" -5.91572
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" 15.2712
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 1.33661
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 0.378729
cap "m3_n2118_60500#" "D11" 8.78224
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 1.09608
cap "D11" "7b_divider_magic_1/a_n441_n9366#" 10.0213
cap "m3_n2118_60500#" "D11" -5.92799
cap "D11" "7b_divider_magic_1/m1_518_n423#" 0.114082
cap "D11" "7b_divider_magic_1/LD" 0.353007
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" -1.42109e-14
cap "D11" "7b_divider_magic_1/m1_2706_n3555#" 22.1231
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" 0.100367
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 16.458
cap "7b_divider_magic_1/D2_7" "D11" 0.670302
cap "D11" "7b_divider_magic_1/LD" 1.13305
cap "7b_divider_magic_1/m1_518_n423#" "D11" 0.248226
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/A" "D11" 0.120302
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" 9.57308
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/VDD" "D11" 0.518214
cap "7b_divider_magic_1/m1_518_n423#" "D11" 0.180319
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 5.71198
cap "D11" "7b_divider_magic_1/LD" 0.295408
cap "D11" "7b_divider_magic_1/D2_7" 0.392551
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "D11" 9.98977
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_3/VSS" "D11" 9.28326
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_3/G-CLK" "D11" 20.6734
cap "D11" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" 9.28326
cap "D11" "7b_divider_magic_1/7b_counter_0/G-CLK" 20.6734
cap "7b_divider_magic_1/m1_2706_n3555#" "D11" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/D2_5" 20.6734
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_5" 27.4531
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_0/VSS" "7b_divider_magic_1/D2_5" 9.28326
cap "7b_divider_magic_1/m1_2356_n117#" "7b_divider_magic_1/D2_5" 0.0159463
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_1/D2_5" 9.3656
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 0.100037
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_5" 24.5644
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/G-CLK" "7b_divider_magic_1/D2_5" 15.2712
cap "7b_divider_magic_1/m1_518_n423#" "7b_divider_magic_1/D2_5" 0.0549644
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_1/D2_5" 0.0161868
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/VDD" 0.0913871
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VSS" "7b_divider_magic_1/D2_5" 4.96927
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_518_n423#" 0.0735862
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/LD" "7b_divider_magic_1/D2_5" 0.281156
cap "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m1_2356_n117#" 0.0299187
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/AND2_magic_1/nmos_3p3_A2UGVV_0/a_n144_n112#" "7b_divider_magic_1/D2_5" 0.0440871
cap "7b_divider_magic_1/7b_counter_0/MDFF_0/mux_magic_3/VDD" "7b_divider_magic_1/D2_5" 0.032777
cap "7b_divider_magic_1/m1_2706_n3555#" "7b_divider_magic_1/D2_5" 4.65265
merge "7b_divider_magic_1/m1_4966_11762#" "A_MUX_6/INV_2_0/VDD" -26889.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5470573 -51707 -340744 -4234 -3788951 -26930 -2670514 -9084 0 0
merge "A_MUX_6/INV_2_0/VDD" "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#"
merge "RES_74k_1/ppolyf_u_7PLHK3_0/w_n2694_n3030#" "A_MUX_0/VDD"
merge "A_MUX_0/VDD" "A_MUX_0/Tr_Gate_0/VDD"
merge "A_MUX_0/Tr_Gate_0/VDD" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VDD" "7b_divider_magic_0/m1_4966_11762#"
merge "7b_divider_magic_0/m1_4966_11762#" "m1_43759_5971#"
merge "m1_43759_5971#" "7b_divider_magic_2/m1_4966_11762#"
merge "7b_divider_magic_2/m1_4966_11762#" "m4_n7940_n28288#"
merge "m4_n7940_n28288#" "RES_74k_1/VDD"
merge "RES_74k_1/VDD" "CP_1_0/VDD"
merge "CP_1_0/VDD" "PFD_T2_0/Buffer_V_2_1/VDD"
merge "PFD_T2_0/Buffer_V_2_1/VDD" "A_MUX_1/VDD"
merge "A_MUX_1/VDD" "A_MUX_6/VDD"
merge "A_MUX_6/VDD" "VDD"
merge "VDD" "A_MUX_3/VDD"
merge "A_MUX_3/VDD" "PFD_T2_0/INV_mag_1/VDD"
merge "PFD_T2_0/INV_mag_1/VDD" "A_MUX_2/VDD"
merge "A_MUX_2/VDD" "PFD_T2_0/Buffer_V_2_0/VDD"
merge "PFD_T2_0/Buffer_V_2_0/VDD" "PFD_T2_0/VDD"
merge "PFD_T2_0/VDD" "A_MUX_2/INV_2_0/VDD"
merge "A_MUX_2/INV_2_0/VDD" "A_MUX_4/VDD"
merge "A_MUX_4/VDD" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VCTRL_mag_0/w_1846_n1269#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VDD" "A_MUX_5/Tr_Gate_1/VDD"
merge "A_MUX_5/Tr_Gate_1/VDD" "A_MUX_5/VDD"
merge "A_MUX_5/VDD" "m1_18080_n1660#"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" -84061.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23344763 -173650 -208544 -2686 -1097180 -17384 -25091764 -95164 -12025153 -43204
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "7b_divider_magic_1/D2_7"
merge "7b_divider_magic_1/D2_7" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/VSS" "m3_n2118_60500#"
merge "m3_n2118_60500#" "7b_divider_magic_1/m1_9843_3250#"
merge "7b_divider_magic_1/m1_9843_3250#" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/OR_magic_0/VSS" "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_3/AND2_magic_0/VSS" "Tappered_Buffer_6/VSS"
merge "Tappered_Buffer_6/VSS" "m3_n2484_51994#"
merge "m3_n2484_51994#" "m1_n1763_24059#"
merge "m1_n1763_24059#" "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#"
merge "cap_240p_0/cap_mim_2p0fF_CAMMVY_0/m4_30730_n36900#" "7b_divider_magic_1/a_n441_n9366#"
merge "7b_divider_magic_1/a_n441_n9366#" "cap_240p_0/VSUBS"
merge "cap_240p_0/VSUBS" "A_MUX_1/Tr_Gate_1/VSS"
merge "A_MUX_1/Tr_Gate_1/VSS" "A_MUX_6/Tr_Gate_0/VSS"
merge "A_MUX_6/Tr_Gate_0/VSS" "A_MUX_3/Tr_Gate_1/VSS"
merge "A_MUX_3/Tr_Gate_1/VSS" "A_MUX_6/VSS"
merge "A_MUX_6/VSS" "A_MUX_1/VSS"
merge "A_MUX_1/VSS" "m1_20845_10224#"
merge "m1_20845_10224#" "CP_1_0/VSS"
merge "CP_1_0/VSS" "A_MUX_4/Tr_Gate_1/VSS"
merge "A_MUX_4/Tr_Gate_1/VSS" "A_MUX_3/VSS"
merge "A_MUX_3/VSS" "m1_28660_8589#"
merge "m1_28660_8589#" "m1_28305_8593#"
merge "m1_28305_8593#" "m1_27901_8593#"
merge "m1_27901_8593#" "m1_27648_8585#"
merge "m1_27648_8585#" "PFD_T2_0/VSS"
merge "PFD_T2_0/VSS" "RES_74k_1/VSUBS"
merge "RES_74k_1/VSUBS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_1/VSS" "A_MUX_2/VSS"
merge "A_MUX_2/VSS" "Tappered_Buffer_7/VSS"
merge "Tappered_Buffer_7/VSS" "A_MUX_4/VSS"
merge "A_MUX_4/VSS" "Tappered_Buffer_2/VSS"
merge "Tappered_Buffer_2/VSS" "Tappered_Buffer_1/VSS"
merge "Tappered_Buffer_1/VSS" "A_MUX_0/Tr_Gate_1/VSS"
merge "A_MUX_0/Tr_Gate_1/VSS" "A_MUX_0/VSS"
merge "A_MUX_0/VSS" "VCO_DFF_C_0/VSS"
merge "VCO_DFF_C_0/VSS" "m1_40140_4953#"
merge "m1_40140_4953#" "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS"
merge "VCO_DFF_C_0/VCO_C_0/INV_2_5/VSS" "VCO_DFF_C_0/DFF_3_mag_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/VSS" "VSS"
merge "VSS" "m1_27937_5086#"
merge "m1_27937_5086#" "m1_27452_5078#"
merge "m1_27452_5078#" "m1_26889_5053#"
merge "m1_26889_5053#" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_0/VSS" "m1_44729_2789#"
merge "m1_44729_2789#" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/NMOS_Pairs_0/VSS" "Tappered_Buffer_8/VSS"
merge "Tappered_Buffer_8/VSS" "Tappered_Buffer_4/VSS"
merge "Tappered_Buffer_4/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_2/VSS" "m1_47450_1456#"
merge "m1_47450_1456#" "Tappered_Buffer_0/VSS"
merge "Tappered_Buffer_0/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_3/VSS" "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/INV_2_5/VSS" "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/DelayCell_mag_0/VSS" "VCO_DFF_C_0/VCO_C_0/VSS"
merge "VCO_DFF_C_0/VCO_C_0/VSS" "cap_11p_0/M"
merge "cap_11p_0/M" "m5_87362_n658#"
merge "m5_87362_n658#" "m1_89933_n570#"
merge "m1_89933_n570#" "cap_11p_0/VSUBS"
merge "cap_11p_0/VSUBS" "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#"
merge "VCO_DFF_C_0/DFF_3_mag_0/a_n4178_n205#" "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS"
merge "VCO_DFF_C_0/DFF_3_mag_0/Tr_Gate_0/VSS" "VCO_DFF_C_0/VSUBS"
merge "VCO_DFF_C_0/VSUBS" "A_MUX_5/Tr_Gate_1/VSS"
merge "A_MUX_5/Tr_Gate_1/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "A_MUX_5/Tr_Gate_0/VSS"
merge "A_MUX_5/Tr_Gate_0/VSS" "m1_16702_n1185#"
merge "m1_16702_n1185#" "A_MUX_5/VSS"
merge "A_MUX_5/VSS" "7b_divider_magic_0/D2_7"
merge "7b_divider_magic_0/D2_7" "7b_divider_magic_0/m1_9843_3250#"
merge "7b_divider_magic_0/m1_9843_3250#" "m3_67579_n5267#"
merge "m3_67579_n5267#" "m1_47429_n914#"
merge "m1_47429_n914#" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_0/VSS" "m3_58377_n4971#"
merge "m3_58377_n4971#" "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/tspc2_magic_0/VSS" "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS"
merge "7b_divider_magic_2/7b_counter_0/MDFF_3/mux_magic_0/AND2_magic_0/VSS" "m1_10350_n5498#"
merge "m1_10350_n5498#" "m1_9531_n5498#"
merge "m1_9531_n5498#" "m1_5268_7226#"
merge "m1_5268_7226#" "m1_8579_n5498#"
merge "m1_8579_n5498#" "Tappered_Buffer_5/VSS"
merge "Tappered_Buffer_5/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/VSS" "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS"
merge "7b_divider_magic_0/7b_counter_0/MDFF_3/mux_magic_3/VSS" "m1_54749_n7361#"
merge "m1_54749_n7361#" "m1_46383_n7305#"
merge "m1_46383_n7305#" "m4_39445_n6852#"
merge "m4_39445_n6852#" "7b_divider_magic_0/a_n441_n9366#"
merge "7b_divider_magic_0/a_n441_n9366#" "7b_divider_magic_2/a_n441_n9366#"
merge "7b_divider_magic_2/a_n441_n9366#" "VSUBS"
merge "7b_divider_magic_1/m2_25807_2929#" "D10" -1027.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -195114 -2586 -96250 -1250 -96250 -1250 0 0 0 0
merge "A_MUX_0/OUT" "VCO_DFF_C_0/VCTRL" -7237.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -431796 -4846 -378008 -3956 -2285570 -22190 0 0 0 0
merge "VCO_DFF_C_0/VCTRL" "VCTRL_OBV"
merge "A_MUX_2/Tr_Gate_1/IN" "A_MUX_2/IN1" -19973.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19685425 -77751 0 0 0 0 0 0
merge "A_MUX_2/IN1" "Tappered_Buffer_5/m1_248_n2671#"
merge "Tappered_Buffer_5/m1_248_n2671#" "DIV_OUT"
merge "Tappered_Buffer_6/OUT" "Tappered_Buffer_6/m1_248_n2671#" -1366.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -147741 -1908 -404973 -3539 0 0 0 0 0 0
merge "Tappered_Buffer_6/m1_248_n2671#" "PRE_SCALAR"
merge "7b_divider_magic_2/m2_18585_5865#" "D2" -1744.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28380 -509 0 0 -3740721 -31666 0 0 0 0
merge "7b_divider_magic_0/m1_2706_n3555#" "D12" -3513.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130443 -1844 -96748 -1258 -4894506 -47546 0 0 0 0
merge "cap_11p_0/P" "A_MUX_6/IN1" -12271.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4083297 -14711 -3665721 -24300 0 0 0 0 0 0
merge "A_MUX_6/IN1" "RES_74k_1/P"
merge "RES_74k_1/P" "m1_47615_8150#"
merge "Tappered_Buffer_6/VDD" "Tappered_Buffer_7/VDD" -50091.5 -1993240 -4074 0 0 -27650 -937 -107520 -2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -766818 -20395 -827652 -5890 -41078001 -152750 0 0 0 0
merge "Tappered_Buffer_7/VDD" "w_8561_11488#"
merge "w_8561_11488#" "Tappered_Buffer_2/VDD"
merge "Tappered_Buffer_2/VDD" "Tappered_Buffer_1/VDD"
merge "Tappered_Buffer_1/VDD" "Tappered_Buffer_8/VDD"
merge "Tappered_Buffer_8/VDD" "Tappered_Buffer_4/VDD"
merge "Tappered_Buffer_4/VDD" "Tappered_Buffer_0/VDD"
merge "Tappered_Buffer_0/VDD" "Tappered_Buffer_5/VDD"
merge "Tappered_Buffer_5/VDD" "VDD_TEST"
merge "7b_divider_magic_2/m1_2706_n3555#" "D0" -3922.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -3154366 -41959 0 0 0 0
merge "7b_divider_magic_2/OUT1" "Tappered_Buffer_5/IN" -2627.91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18870 -842 -1905500 -10670 0 0 0 0 0 0
merge "Tappered_Buffer_5/IN" "m1_48405_n9663#"
merge "7b_divider_magic_0/m1_9843_8476#" "D13" -8155.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -59126 -1510 -47291 -984 -9958344 -69544 0 0 0 0
merge "A_MUX_1/SEL" "A_MUX_1/Tr_Gate_0/CLK" -484.377 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -98817 -2472 0 0 0 0 0 0
merge "A_MUX_1/Tr_Gate_0/CLK" "S1"
merge "A_MUX_0/SEL" "S4" -162.331 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11110 -422 0 0 0 0 0 0 0 0
merge "CP_1_0/UP" "A_MUX_4/Tr_Gate_0/OUT" -7807.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -944807 -13352 -1894559 -21917 0 0 0 0 0 0
merge "A_MUX_4/Tr_Gate_0/OUT" "A_MUX_4/Tr_Gate_1/OUT"
merge "A_MUX_4/Tr_Gate_1/OUT" "A_MUX_4/OUT"
merge "A_MUX_4/OUT" "Tappered_Buffer_8/IN"
merge "Tappered_Buffer_8/IN" "DN"
merge "Tappered_Buffer_1/OUT" "OUTB" -122.022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6674 -330 0 0 0 0 0 0 0 0
merge "CP_1_0/ITAIL" "ITAIL" -828.821 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -189813 -2012 -261001 -3538 0 0 0 0 0 0
merge "A_MUX_1/Tr_Gate_1/OUT" "PFD_T2_0/FIN" -830.788 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17165 -676 -20103 -632 0 0 0 0 0 0
merge "PFD_T2_0/FIN" "A_MUX_1/OUT"
merge "A_MUX_1/OUT" "m1_22449_10942#"
merge "VCO_DFF_C_0/VCTRL2" "VCTRL2" -346.843 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10816 -416 0 0 0 0 0 0 0 0
merge "7b_divider_magic_0/m2_18585_5865#" "D14" -4342.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -131363 -1860 -96748 -1258 -7337127 -49568 0 0 0 0
merge "A_MUX_3/SEL" "A_MUX_3/Tr_Gate_0/CLK" -2360.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112350 -1798 -1048159 -14708 0 0 0 0 0 0
merge "A_MUX_3/Tr_Gate_0/CLK" "S2"
merge "A_MUX_3/Tr_Gate_0/OUT" "CP_1_0/down" -3233.63 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -195536 -3318 -1208454 -10100 0 0 0 0 0 0
merge "CP_1_0/down" "A_MUX_3/OUT"
merge "A_MUX_3/OUT" "Tappered_Buffer_7/IN"
merge "Tappered_Buffer_7/IN" "UP"
merge "7b_divider_magic_2/m1_9843_3250#" "D5" -1914.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -3429394 -27994 0 0 0 0
merge "7b_divider_magic_0/m2_25807_2929#" "D15" -4671.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126993 -1784 -96748 -1258 -4695355 -34572 0 0 0 0
merge "A_MUX_4/SEL" "S3" -757.296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -47476 -1110 0 0 0 0 0 0
merge "A_MUX_0/IN2" "VCTRL_IN" -135.043 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9222 -386 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/OUT" "A_MUX_5/IN1" -38543.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23116960 -104212 -361800 -2420 -361800 -2420 0 0 0 0
merge "A_MUX_5/IN1" "7b_divider_magic_0/m3_29862_6993#"
merge "7b_divider_magic_0/m3_29862_6993#" "m1_13355_13958#"
merge "7b_divider_magic_1/D2_5" "7b_divider_magic_1/m2_1295_2802#" -6358.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136058 -1872 -96250 -1250 -4197214 -37306 0 0 0 0
merge "7b_divider_magic_1/m2_1295_2802#" "D11"
merge "7b_divider_magic_0/m2_1295_2802#" "D16" -13963 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80862 -1658 -59280 -1004 -18685575 -93640 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_7/G-CLK" "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" -16036.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7275966 -34770 -10273330 -54984 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/DFF_magic_0/tg_magic_1/CLK" "7b_divider_magic_1/7b_counter_0/G-CLK"
merge "7b_divider_magic_1/7b_counter_0/G-CLK" "7b_divider_magic_1/m3_29862_6993#"
merge "7b_divider_magic_1/m3_29862_6993#" "A_MUX_1/IN2"
merge "A_MUX_1/IN2" "A_MUX_5/IN2"
merge "A_MUX_5/IN2" "F_IN"
merge "A_MUX_6/SEL" "S5" -343.273 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -47665 -665 -41381 -997 0 0 0 0 0 0
merge "A_MUX_6/IN2" "A_MUX_6/Tr_Gate_0/IN" -541.089 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24551 -533 -104220 -2685 0 0 0 0 0 0
merge "A_MUX_6/Tr_Gate_0/IN" "LF_OFFCHIP"
merge "A_MUX_6/OUT" "CP_1_0/VCTRL" -5885.91 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3085266 -27198 0 0 0 0 0 0
merge "CP_1_0/VCTRL" "A_MUX_0/IN1"
merge "A_MUX_0/IN1" "m2_34756_9620#"
merge "PFD_T2_0/UP" "UP1" -864.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1961 -180 -174568 -4034 0 0 0 0 0 0
merge "UP1" "A_MUX_3/IN1"
merge "A_MUX_3/IN1" "m2_26304_11491#"
merge "Tappered_Buffer_4/m1_248_n2671#" "OUT1" -329.743 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34868 -942 0 0 0 0 0 0
merge "cap_240p_0/P" "RES_74k_1/M" -2865.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13076 -556 -1261578 -12770 0 0 0 0 0 0
merge "RES_74k_1/M" "m1_41677_12061#"
merge "PFD_T2_0/DOWN" "DN1" -848.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3526 -250 -157868 -3660 0 0 0 0 0 0
merge "DN1" "A_MUX_4/Tr_Gate_1/IN"
merge "A_MUX_4/Tr_Gate_1/IN" "A_MUX_4/IN1"
merge "A_MUX_4/IN1" "m2_26250_8881#"
merge "Tappered_Buffer_6/IN" "7b_divider_magic_1/OUT1" -9174.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -148192 -2250 -534198 -6269 -7449088 -45157 0 0 0 0
merge "7b_divider_magic_1/OUT1" "m1_5020_26011#"
merge "m1_5020_26011#" "A_MUX_1/IN1"
merge "A_MUX_1/IN1" "A_MUX_1/Tr_Gate_1/IN"
merge "A_MUX_1/Tr_Gate_1/IN" "m1_20370_13811#"
merge "A_MUX_2/Tr_Gate_0/CLK" "A_MUX_2/SEL" -558.295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80294 -2088 0 0 0 0 0 0
merge "A_MUX_2/SEL" "S6"
merge "7b_divider_magic_2/D2_7" "D6" -1630.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -1108128 -10425 0 0 0 0
merge "A_MUX_5/SEL" "S7" -2658.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -43934 -1209 -1247676 -13710 0 0 0 0 0 0
merge "Tappered_Buffer_0/IN" "VCO_DFF_C_0/OUT" -1019.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -109524 -3788 0 0 0 0 0 0 0 0
merge "VCO_DFF_C_0/OUT" "m1_47943_864#"
merge "7b_divider_magic_1/m2_18585_5865#" "D9" -1132.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224270 -2980 -96250 -1250 -301315 -4051 0 0 0 0
merge "CP_1_0/ITAIL1" "ITAIL1" -1422.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -78572 -1262 -509473 -5985 0 0 0 0 0 0
merge "A_MUX_4/IN2" "DN_INPUT" -4125.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -242053 -3464 -695195 -9850 -1753831 -15481 0 0 0 0
merge "DN_INPUT" "m1_30473_8717#"
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/DATA" "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" -1514.11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -152955 -8702 0 0 0 0
merge "7b_divider_magic_1/7b_counter_0/MDFF_6/mux_magic_2/IN2" "7b_divider_magic_1/m1_2706_n3555#"
merge "7b_divider_magic_1/m1_2706_n3555#" "D7"
merge "Tappered_Buffer_8/OUT" "DN_OUT" -84.5585 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6816 -334 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/IN" "Tappered_Buffer_1/IN" -5502.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1536110 -19208 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_1/IN" "VCO_DFF_C_0/OUTB"
merge "VCO_DFF_C_0/OUTB" "m1_48076_2220#"
merge "7b_divider_magic_1/7b_counter_0/MDFF_5/mux_magic_2/IN2" "7b_divider_magic_1/m1_9843_8476#" -2049.34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -211542 -2808 -96250 -1250 -822213 -11008 0 0 0 0
merge "7b_divider_magic_1/m1_9843_8476#" "D8"
merge "A_MUX_2/OUT" "PFD_T2_0/FDIV" -1517.05 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51326 -1564 0 0 0 0 0 0 0 0
merge "PFD_T2_0/FDIV" "m1_19888_9897#"
merge "Tappered_Buffer_7/OUT" "UP_OUT" -113.789 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6674 -330 0 0 0 0 0 0 0 0
merge "A_MUX_2/IN2" "DIV_OUT2" -203.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14700 -490 0 0 0 0 0 0 0 0
merge "7b_divider_magic_2/m1_9843_8476#" "D1" -2309.55 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -2341565 -26026 0 0 0 0
merge "A_MUX_5/Tr_Gate_1/OUT" "A_MUX_5/OUT" -6534.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18553 -564 -6670272 -40040 0 0 0 0
merge "A_MUX_5/OUT" "7b_divider_magic_2/m3_29862_6993#"
merge "7b_divider_magic_2/m3_29862_6993#" "m2_18271_n1063#"
merge "A_MUX_3/IN2" "UP_INPUT" -1677.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -271376 -2914 -808574 -10948 0 0 0 0 0 0
merge "7b_divider_magic_2/m2_25807_2929#" "D3" -5052.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19516 -558 0 0 -7327138 -46545 0 0 0 0
merge "7b_divider_magic_2/m2_1295_2802#" "D4" -940.068 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161600 -2008 -102860 -1296 -266444 -2782 0 0 0 0
merge "Tappered_Buffer_4/IN" "7b_divider_magic_0/OUT1" -2564.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48300 -1538 -1772300 -9950 0 0 0 0 0 0
merge "7b_divider_magic_0/OUT1" "m1_95080_2270#"
merge "Tappered_Buffer_0/OUT" "OUT" -98.2957 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8662 -386 0 0 0 0 0 0 0 0
