// Seed: 2091429200
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = (id_0) ? 1'b0 : 1;
  assign id_1 = 1 ? 1 : id_0;
  assign id_2 = 1;
endmodule
