git clone --depth 1 --no-tags https://github.com/rohithasrk/ECN252-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89934985
git clone --depth 1 --no-tags https://github.com/BenjaminHb/EDA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89986371
git clone --depth 1 --no-tags https://github.com/InduminiAyomi/Single-Cycle-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90114285
git clone --depth 1 --no-tags https://github.com/HatemRamadan/MIPS-Processor-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92886934
git clone --depth 1 --no-tags https://github.com/ugurgudelek/Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92985878
git clone --depth 1 --no-tags https://github.com/viniciuskaianlira/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88001405
git clone --depth 1 --no-tags https://github.com/visasu/mips_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87989527
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaledAmer/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88082386
git clone --depth 1 --no-tags https://github.com/tgiv014/ECE441_Proj4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88083152
git clone --depth 1 --no-tags https://github.com/hakatashi/eeic2017-hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87499667
git clone --depth 1 --no-tags https://github.com/ovictoraurelio/driver-keyboardPS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88464324
git clone --depth 1 --no-tags https://github.com/baradoid/polden-binoc-cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88503170
git clone --depth 1 --no-tags https://github.com/shuoenchang/CCU-Introduction_to_Digital_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88441245
git clone --depth 1 --no-tags https://github.com/JKN0/player_r2r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93924176
git clone --depth 1 --no-tags https://github.com/mcdobr/asc-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91201689
git clone --depth 1 --no-tags https://github.com/dulangaweerakoon/Verilog_DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93930119
git clone --depth 1 --no-tags https://github.com/jake-sheppard/Pong_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87252991
git clone --depth 1 --no-tags https://github.com/zeroHuang0516/2017CA-DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88833172
git clone --depth 1 --no-tags https://github.com/YathishJ/Viterbi-bench-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88777147
git clone --depth 1 --no-tags https://github.com/MostafaMhmod/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88781754
git clone --depth 1 --no-tags https://github.com/Eddie0214/Triangle-Rendering-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88396864
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88646885
git clone --depth 1 --no-tags https://github.com/johan92/s5_a10_ram_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89151225
git clone --depth 1 --no-tags https://github.com/mcavoya/ff_calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91901094
git clone --depth 1 --no-tags https://github.com/ofAlpaca/FIR_filter_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93043885
git clone --depth 1 --no-tags https://github.com/amazingemw/My-Chipper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92577250
git clone --depth 1 --no-tags https://github.com/sachin-kmr/Verilog-HDL-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92715207
git clone --depth 1 --no-tags https://github.com/haaguileraa/J1_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93449928
git clone --depth 1 --no-tags https://github.com/gadielxavier/SD-2017.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92615945
git clone --depth 1 --no-tags https://github.com/arjunpdhaliwal/2-bit-binary-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92690126
git clone --depth 1 --no-tags https://github.com/atalbb/bram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93530040
git clone --depth 1 --no-tags https://github.com/jwf5426/MIPs-Single-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89754119
git clone --depth 1 --no-tags https://github.com/pxcland/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89900318
git clone --depth 1 --no-tags https://github.com/Tonyvitamin/co_computer_architecture_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89831468
git clone --depth 1 --no-tags https://github.com/ShashankOV/Mutlicycle_IITB-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90337414
git clone --depth 1 --no-tags https://github.com/jasp0894/ARM_Architecture_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91379808
git clone --depth 1 --no-tags https://github.com/tinnnysu/uart16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91417363
git clone --depth 1 --no-tags https://github.com/Deng-Kowalski/2017-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91423306
git clone --depth 1 --no-tags https://github.com/dharm123/adder-and-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87696955
git clone --depth 1 --no-tags https://github.com/anitadesai/cs350finalproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87878224
git clone --depth 1 --no-tags https://github.com/ronaldpereira/altera-mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87717764
git clone --depth 1 --no-tags https://github.com/ahmedm23/EE-371-Lab1-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87591222
git clone --depth 1 --no-tags https://github.com/amartin96/COEN122FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92111878
git clone --depth 1 --no-tags https://github.com/bgencarelle/KPCDASS2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91882995
git clone --depth 1 --no-tags https://github.com/cuiwenqi/frequency-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92239062
git clone --depth 1 --no-tags https://github.com/miabonillapa/J1_soc-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92358852
git clone --depth 1 --no-tags https://github.com/tsinghua-yuhs15/fpga_serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92421406
git clone --depth 1 --no-tags https://github.com/nickoe/bcd_uart_tx_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91005163
git clone --depth 1 --no-tags https://github.com/zareenc/6.111-pc-na.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92805038
git clone --depth 1 --no-tags https://github.com/saisrivathsa/Image-Watermarking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87632970
git clone --depth 1 --no-tags https://github.com/chluo/var_bw_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87552207
git clone --depth 1 --no-tags https://github.com/anuragmundhada/fpga-electronic-orchestra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88030328
git clone --depth 1 --no-tags https://github.com/Morningstar7/DLX-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88063347
git clone --depth 1 --no-tags https://github.com/darwinbeing/A_practical_guide_to_adopting_the_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90320290
git clone --depth 1 --no-tags https://github.com/Liutopia/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91154502
git clone --depth 1 --no-tags https://github.com/kajalv/phased-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93333691
git clone --depth 1 --no-tags https://github.com/PedroPrisxzma/TP2-OC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93577949
git clone --depth 1 --no-tags https://github.com/hansikaweerasena/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90171993
git clone --depth 1 --no-tags https://github.com/jenklu/M152A_Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90205694
git clone --depth 1 --no-tags https://github.com/a-ewais/circuit-timing-analyser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91820495
git clone --depth 1 --no-tags https://github.com/shjindal0309/hardware-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91572570
git clone --depth 1 --no-tags https://github.com/shohata/puzzle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87401251
git clone --depth 1 --no-tags https://github.com/YvesHarrison/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88616210
git clone --depth 1 --no-tags https://github.com/JGHoffmann/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88616539
git clone --depth 1 --no-tags https://github.com/boobhsi/CA-2016-Autumn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88654014
git clone --depth 1 --no-tags https://github.com/ZakLang/pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90676136
git clone --depth 1 --no-tags https://github.com/KoheiYamamoto/PipeLineCPU-CountUp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90508539
git clone --depth 1 --no-tags https://github.com/AnTran27/Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87887115
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89683608
git clone --depth 1 --no-tags https://github.com/Stenwulf/ECECT480.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88751423
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/Verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89536350
git clone --depth 1 --no-tags https://github.com/rchyla/A6095rev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89937829
git clone --depth 1 --no-tags https://github.com/NinjaServ/CST231TakeHome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94186417
git clone --depth 1 --no-tags https://github.com/Negulus/VolvoMCv2_FGPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88556841
git clone --depth 1 --no-tags https://github.com/HappyNapalm/FPGA_WIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91328013
git clone --depth 1 --no-tags https://github.com/misiyu/Pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93528609
git clone --depth 1 --no-tags https://github.com/SHUAIComm/FPTD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89713178
git clone --depth 1 --no-tags https://github.com/amaan-modak/FPGA-Implementation-of-Collision-Detection-for-3D-Printer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92555307
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/proto_sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92598642
git clone --depth 1 --no-tags https://github.com/nds64/ece5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91469384
git clone --depth 1 --no-tags https://github.com/AllenFarcas/I2C-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91591690
git clone --depth 1 --no-tags https://github.com/zhang-zhenyu/Homeworks-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93036217
git clone --depth 1 --no-tags https://github.com/Sirius207/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93219227
git clone --depth 1 --no-tags https://github.com/MKeremBirkan/Simple-CPU-on-FPGA-Chip-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93230805
git clone --depth 1 --no-tags https://github.com/flyingoverclouds/verilog-and-fpga-devtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93424147
git clone --depth 1 --no-tags https://github.com/ahmedcs/HSCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93754797
git clone --depth 1 --no-tags https://github.com/bankov/fpga-terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93860012
git clone --depth 1 --no-tags https://github.com/EAirPeter/cdesx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93808810
git clone --depth 1 --no-tags https://github.com/felipecanetecanales/UART_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94240419
git clone --depth 1 --no-tags https://github.com/buaa-ee/verilog-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90337294
git clone --depth 1 --no-tags https://github.com/Fgroove/Dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88944338
git clone --depth 1 --no-tags https://github.com/waitforthirty/Ex_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91061593
git clone --depth 1 --no-tags https://github.com/synthetic65535/DE0Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91125904
git clone --depth 1 --no-tags https://github.com/ManQingZHU/Single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90970457
git clone --depth 1 --no-tags https://github.com/eron93br/CANbtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89946505
git clone --depth 1 --no-tags https://github.com/Mahmoud-Salem/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89917155
git clone --depth 1 --no-tags https://github.com/mohaimenhasan/Roadblock-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90156337
