# ğŸš¦ FSM-Based Traffic Light Controller (2-Road Intersection)

This project implements a **Finite State Machine (FSM) based traffic light controller** for a **2-road intersection** using **Verilog HDL**.  
The design follows a **modular RTL architecture** and supports **real-time operation**, **emergency vehicle priority**, and **FPGA-ready clock division**.


## âœ¨ Features

- âœ” FSM-based control (Moore machine)
- âœ” Two-road traffic intersection
- âœ” Counter-based timing (no delays, synthesizable)
- âœ” Emergency vehicle override for both roads
- âœ” Priority handling during simultaneous emergencies
- âœ” Clock divider (50 MHz â†’ 1 Hz)
- âœ” Modular and scalable RTL design
- âœ” Verified using Vivado simulation and testbench


## ğŸ§  Design Overview

The controller operates in **four FSM states**:

| State | Road A | Road B |
|------|--------|--------|
| S0 | Green | Red |
| S1 | Yellow | Red |
| S2 | Red | Green |
| S3 | Red | Yellow |

State transitions are controlled by **timer expiry signals**:
- `time1` â†’ Green duration (e.g., 30 seconds)
- `time2` â†’ Yellow duration (e.g., 3 seconds)

## ğŸ§© Architecture

The design is divided into independent modules:

## ğŸš¨ Emergency Vehicle Handling

- Two emergency inputs are supported:
  - `emergency_A`
  - `emergency_B`
- During emergency:
  - Normal timing is overridden
  - Priority road is forced to **GREEN**
- Priority rule:
  - Road A has higher priority if both emergencies occur simultaneously
- Normal operation resumes after emergency clears

## â±ï¸ Clock Handling

- FPGA input clock: **50 MHz**
- A **counter-based clock divider** generates a **1 Hz clock**
- FSM and timer operate on the 1 Hz clock for real-time behavior
- Divider value can be scaled down during simulation for faster verification

## ğŸ§ª Verification

- A dedicated **testbench** generates:
  - Clock
  - Reset
  - Emergency scenarios
- Verified using **Vivado waveform simulation**
- Confirmed:
  - Correct state transitions
  - No overlapping green signals
  - Proper emergency preemption and recovery

## ğŸ›  Tools Used

- Verilog HDL
- Vivado Simulator
- FPGA-friendly synthesizable RTL

