{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:15:46 2009 " "Info: Processing started: Fri Mar 13 15:15:46 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pld -c pld " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pld/pld.edf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pld/pld.edf" { { "Info" "ISGN_ENTITY_NAME" "1 pld " "Info: Found entity 1: pld" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 127 11 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "pld " "Info: Elaborating entity \"pld\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Synplify Pro " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Synplify Pro\" as the tool that generated the EDIF Input File." {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/others/maxplus2/21MUX.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/others/maxplus2/21MUX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 21MUX " "Info: Found entity 1: 21MUX" {  } { { "21MUX.bdf" "" { Schematic "c:/altera/quartus50/libraries/others/maxplus2/21MUX.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21MUX 21MUX:eint11_0 " "Info: Elaborating entity \"21MUX\" for hierarchy \"21MUX:eint11_0\"" {  } { { "pld/pld.edf" "eint11_0" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 732 21 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/others/maxplus2/s_or2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/others/maxplus2/s_or2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 s_or2 " "Info: Found entity 1: s_or2" {  } { { "s_or2.tdf" "" { Text "c:/altera/quartus50/libraries/others/maxplus2/s_or2.tdf" 2 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_or2 s_or2:G_61_0 " "Info: Elaborating entity \"s_or2\" for hierarchy \"s_or2:G_61_0\"" {  } { { "pld/pld.edf" "G_61_0" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 693 21 0 } }  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "2 " "Info: Ignored 2 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "2 " "Info: Ignored 2 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Hs VCC " "Warning: Pin \"Hs\" stuck at VCC" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 154 18 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Vs VCC " "Warning: Pin \"Vs\" stuck at VCC" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 155 18 0 } }  } 0}  } {  } 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "nReset " "Info: Promoted clear signal driven by pin \"nReset\" to global clear signal" {  } {  } 0}  } {  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nGCS\[5\] " "Warning: No output dependent on input pin \"nGCS\[5\]\"" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 130 33 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nWE " "Warning: No output dependent on input pin \"nWE\"" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 140 18 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "vp2clk0 " "Warning: No output dependent on input pin \"vp2clk0\"" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 143 18 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "vp2ctl1 " "Warning: No output dependent on input pin \"vp2ctl1\"" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 146 18 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "vp2ctl2 " "Warning: No output dependent on input pin \"vp2ctl2\"" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 147 18 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "161 " "Info: Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_MCELLS" "114 " "Info: Implemented 114 macrocells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:15:48 2009 " "Info: Processing ended: Fri Mar 13 15:15:48 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
