// Seed: 1383804106
module module_0 ();
  assign id_1 = 1'b0;
  wand  id_2 = id_2 - 1;
  uwire id_3;
  wire  id_4;
  assign id_3 = id_4;
  wire id_5;
  wire id_6 = id_6, id_7;
  wire id_8;
  tri id_9 = id_4 ? id_4 : 1;
  uwire id_11;
  supply0 id_12 = 1;
  assign id_11 = id_12;
  assign id_11 = 1;
  wire id_13;
  supply0 id_14 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'h0 << id_3;
  always @(*) begin : LABEL_0
    id_2 <= #1 id_6;
  end
  supply0 id_8 = 1;
  module_0 modCall_1 ();
  assign id_5 = id_8;
  wire id_9;
  assign id_2 = id_7 + 1;
endmodule
