<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Master 0 protection context control"><meta name="keywords" content="rust, rustlang, rust-lang, ms0_ctl"><title>psoc6_01_pac::prot::smpu::ms0_ctl - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module ms0_ctl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="ms0_ctl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">psoc6_01_pac</a>::<wbr><a href="../../index.html">prot</a>::<wbr><a href="../index.html">smpu</a>::<wbr><a class="mod" href="#">ms0_ctl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/psoc6_01_pac/prot/smpu/ms0_ctl.rs.html#1-299" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Master 0 protection context control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.MS0_CTL_SPEC.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::MS0_CTL_SPEC struct">MS0_CTL_SPEC</a></td><td class="docblock-short"><p>Master 0 protection context control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NS_R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::NS_R struct">NS_R</a></td><td class="docblock-short"><p>Field <code>NS</code> reader - Security setting (‘0’: secure mode; ‘1’: non-secure mode). Notes: This field is ONLY used for masters that do NOT provide their own secure/non-secure access control attribute. Note that the default/reset field value provides non-secure mode access capabilities to all masters.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NS_W.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::NS_W struct">NS_W</a></td><td class="docblock-short"><p>Field <code>NS</code> writer - Security setting (‘0’: secure mode; ‘1’: non-secure mode). Notes: This field is ONLY used for masters that do NOT provide their own secure/non-secure access control attribute. Note that the default/reset field value provides non-secure mode access capabilities to all masters.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PC_MASK_0_R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::PC_MASK_0_R struct">PC_MASK_0_R</a></td><td class="docblock-short"><p>Field <code>PC_MASK_0</code> reader - Protection context mask for protection context ‘0’. This field is a constant ‘0’: - PC_MASK_0 is ‘0’: MPU MS_CTL.PC[3:0]
can NOT be set to ‘0’ and PC[3:0]
is not changed. If the protection context of the write transfer is ‘0’, protection is not applied and PC[3:0]
can be changed.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PC_MASK_15_TO_1_R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::PC_MASK_15_TO_1_R struct">PC_MASK_15_TO_1_R</a></td><td class="docblock-short"><p>Field <code>PC_MASK_15_TO_1</code> reader - Protection context mask for protection contexts ‘15’ down to ‘1’. Bit PC_MASK_15_TO_1[i]
indicates if the MPU MS_CTL.PC[3:0]
protection context field can be set to the value ‘i+1’: - PC_MASK_15_TO_1[i]
is ‘0’: MPU MS_CTL.PC[3:0]
can NOT be set to ‘i+1’; and PC[3:0]
is not changed. If the protection context of the write transfer is ‘0’, protection is not applied and PC[3:0]
can be changed. - PC_MASK_15_TO_1[i]
is ‘1’: MPU MS_CTL.PC[3:0]
can be set to ‘i+1’. Note: When CPUSS_CM0_PC_CTL.VALID[i]
is ‘1’ (the associated protection context handler is valid), write transfers to PC_MASK_15_TO_1[i-1]
always write ‘0’, regardless of data written. This ensures that when valid protection context handlers are used to enter protection contexts 1, 2 or 3 through (HW modifies MPU MS_CTL.PC[3:0]
on entry of the handler), it is NOT possible for SW to enter those protection contexts (SW modifies MPU MS_CTL.PC[3:0]).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PC_MASK_15_TO_1_W.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::PC_MASK_15_TO_1_W struct">PC_MASK_15_TO_1_W</a></td><td class="docblock-short"><p>Field <code>PC_MASK_15_TO_1</code> writer - Protection context mask for protection contexts ‘15’ down to ‘1’. Bit PC_MASK_15_TO_1[i]
indicates if the MPU MS_CTL.PC[3:0]
protection context field can be set to the value ‘i+1’: - PC_MASK_15_TO_1[i]
is ‘0’: MPU MS_CTL.PC[3:0]
can NOT be set to ‘i+1’; and PC[3:0]
is not changed. If the protection context of the write transfer is ‘0’, protection is not applied and PC[3:0]
can be changed. - PC_MASK_15_TO_1[i]
is ‘1’: MPU MS_CTL.PC[3:0]
can be set to ‘i+1’. Note: When CPUSS_CM0_PC_CTL.VALID[i]
is ‘1’ (the associated protection context handler is valid), write transfers to PC_MASK_15_TO_1[i-1]
always write ‘0’, regardless of data written. This ensures that when valid protection context handlers are used to enter protection contexts 1, 2 or 3 through (HW modifies MPU MS_CTL.PC[3:0]
on entry of the handler), it is NOT possible for SW to enter those protection contexts (SW modifies MPU MS_CTL.PC[3:0]).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PRIO_R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::PRIO_R struct">PRIO_R</a></td><td class="docblock-short"><p>Field <code>PRIO</code> reader - Device wide bus arbitration priority setting (‘0’: highest priority, ‘3’: lowest priority). Notes: The AHB-Lite interconnect performs arbitration on the individual beats/transfers of a burst (this optimizes latency over locality/bandwidth). The AXI-Lite interconnects performs a single arbitration for the complete burst (this optimizes locality/bandwidth over latency). Masters with the same priority setting form a ‘priority group’. Within a ‘priority group’, round robin arbitration is performed.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.PRIO_W.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::PRIO_W struct">PRIO_W</a></td><td class="docblock-short"><p>Field <code>PRIO</code> writer - Device wide bus arbitration priority setting (‘0’: highest priority, ‘3’: lowest priority). Notes: The AHB-Lite interconnect performs arbitration on the individual beats/transfers of a burst (this optimizes latency over locality/bandwidth). The AXI-Lite interconnects performs a single arbitration for the complete burst (this optimizes locality/bandwidth over latency). Masters with the same priority setting form a ‘priority group’. Within a ‘priority group’, round robin arbitration is performed.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.P_R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::P_R struct">P_R</a></td><td class="docblock-short"><p>Field <code>P</code> reader - Privileged setting (‘0’: user mode; ‘1’: privileged mode). Notes: This field is ONLY used for masters that do NOT provide their own user/privileged access control attribute. The default/reset field value provides privileged mode access capabilities.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.P_W.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::P_W struct">P_W</a></td><td class="docblock-short"><p>Field <code>P</code> writer - Privileged setting (‘0’: user mode; ‘1’: privileged mode). Notes: This field is ONLY used for masters that do NOT provide their own user/privileged access control attribute. The default/reset field value provides privileged mode access capabilities.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::R struct">R</a></td><td class="docblock-short"><p>Register <code>MS0_CTL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::prot::smpu::ms0_ctl::W struct">W</a></td><td class="docblock-short"><p>Register <code>MS0_CTL</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div><script src="../../../../main.js"></script></body></html>