<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="128" />
   <name preferredWidth="191" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="242" />
   <clocksource preferredWidth="242" />
   <frequency preferredWidth="222" />
  </columns>
 </clocktable>
 <window width="1386" height="792" x="0" y="14" />
 <library
   expandedCategories="Library,Project,Library/Memories and Memory Controllers/On-Chip,Library/Memories and Memory Controllers,Library/University Program/Memory,Library/Qsys Interconnect,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Bridges,Library/Qsys Interconnect/Memory-Mapped,Library/University Program,Library/Verification/Simulation,Library/Verification,Library/Bridges/Memory-Mapped" />
 <hdlexample language="VERILOG" />
</preferences>
