# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name Lam_tabf_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_0 \
    op interface \
    ports { Lam_tabf_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name Peta_tabf_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_0 \
    op interface \
    ports { Peta_tabf_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name Lam_tabf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_1 \
    op interface \
    ports { Lam_tabf_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name Peta_tabf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_1 \
    op interface \
    ports { Peta_tabf_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name Lam_tabf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_2 \
    op interface \
    ports { Lam_tabf_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name Peta_tabf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_2 \
    op interface \
    ports { Peta_tabf_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name Lam_tabf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_3 \
    op interface \
    ports { Lam_tabf_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name Peta_tabf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_3 \
    op interface \
    ports { Peta_tabf_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name Lam_tabf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_4 \
    op interface \
    ports { Lam_tabf_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name Peta_tabf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_4 \
    op interface \
    ports { Peta_tabf_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name Lam_tabf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_5 \
    op interface \
    ports { Lam_tabf_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name Peta_tabf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_5 \
    op interface \
    ports { Peta_tabf_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name Lam_tabf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_6 \
    op interface \
    ports { Lam_tabf_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name Peta_tabf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_6 \
    op interface \
    ports { Peta_tabf_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name Lam_tabf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_7 \
    op interface \
    ports { Lam_tabf_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name Peta_tabf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_7 \
    op interface \
    ports { Peta_tabf_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name Lam_tabf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_8 \
    op interface \
    ports { Lam_tabf_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name Peta_tabf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_8 \
    op interface \
    ports { Peta_tabf_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name Lam_tabf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_9 \
    op interface \
    ports { Lam_tabf_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name Peta_tabf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_9 \
    op interface \
    ports { Peta_tabf_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name Lam_tabf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_10 \
    op interface \
    ports { Lam_tabf_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name Peta_tabf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_10 \
    op interface \
    ports { Peta_tabf_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name Lam_tabf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_11 \
    op interface \
    ports { Lam_tabf_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name Peta_tabf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_11 \
    op interface \
    ports { Peta_tabf_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name Lam_tabf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_12 \
    op interface \
    ports { Lam_tabf_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name Peta_tabf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_12 \
    op interface \
    ports { Peta_tabf_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name Lam_tabf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_13 \
    op interface \
    ports { Lam_tabf_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name Peta_tabf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_13 \
    op interface \
    ports { Peta_tabf_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name Lam_tabf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_14 \
    op interface \
    ports { Lam_tabf_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name Peta_tabf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_14 \
    op interface \
    ports { Peta_tabf_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name Lam_tabf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_15 \
    op interface \
    ports { Lam_tabf_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name Peta_tabf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_15 \
    op interface \
    ports { Peta_tabf_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name Lam_tabf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_16 \
    op interface \
    ports { Lam_tabf_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name Peta_tabf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_16 \
    op interface \
    ports { Peta_tabf_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name Lam_tabf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabf_17 \
    op interface \
    ports { Lam_tabf_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name Peta_tabf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabf_17 \
    op interface \
    ports { Peta_tabf_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name Eta_ans_4_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_0 \
    op interface \
    ports { Eta_ans_4_0 { O 16 vector } Eta_ans_4_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name Eta_ans_4_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_1 \
    op interface \
    ports { Eta_ans_4_1 { O 16 vector } Eta_ans_4_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name Eta_ans_4_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_2 \
    op interface \
    ports { Eta_ans_4_2 { O 16 vector } Eta_ans_4_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name Eta_ans_4_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_3 \
    op interface \
    ports { Eta_ans_4_3 { O 16 vector } Eta_ans_4_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name Eta_ans_4_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_4 \
    op interface \
    ports { Eta_ans_4_4 { O 16 vector } Eta_ans_4_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name Eta_ans_4_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_5 \
    op interface \
    ports { Eta_ans_4_5 { O 16 vector } Eta_ans_4_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name Eta_ans_4_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_6 \
    op interface \
    ports { Eta_ans_4_6 { O 16 vector } Eta_ans_4_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name Eta_ans_4_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_7 \
    op interface \
    ports { Eta_ans_4_7 { O 16 vector } Eta_ans_4_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name Eta_ans_4_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_8 \
    op interface \
    ports { Eta_ans_4_8 { O 16 vector } Eta_ans_4_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name Eta_ans_4_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_9 \
    op interface \
    ports { Eta_ans_4_9 { O 16 vector } Eta_ans_4_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name Eta_ans_4_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_10 \
    op interface \
    ports { Eta_ans_4_10 { O 16 vector } Eta_ans_4_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name Eta_ans_4_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_11 \
    op interface \
    ports { Eta_ans_4_11 { O 16 vector } Eta_ans_4_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name Eta_ans_4_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_12 \
    op interface \
    ports { Eta_ans_4_12 { O 16 vector } Eta_ans_4_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name Eta_ans_4_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_13 \
    op interface \
    ports { Eta_ans_4_13 { O 16 vector } Eta_ans_4_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name Eta_ans_4_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_14 \
    op interface \
    ports { Eta_ans_4_14 { O 16 vector } Eta_ans_4_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name Eta_ans_4_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_15 \
    op interface \
    ports { Eta_ans_4_15 { O 16 vector } Eta_ans_4_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name Eta_ans_4_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_16 \
    op interface \
    ports { Eta_ans_4_16 { O 16 vector } Eta_ans_4_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name Eta_ans_4_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_4_17 \
    op interface \
    ports { Eta_ans_4_17 { O 16 vector } Eta_ans_4_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


