  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/ecen529/finalProject/vitis/bnn_hls/bnn_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'C:\ECEN529\bnn_final\vitis\bnn_hls\bnn_tb.cpp' see [hls] from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/ecen529/finalProject/vitis/bnn_hls/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\ECEN529\bnn_final\vitis\bnn_hls\bnn_tb.cpp' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(8)
WARNING: [HLS 200-40] Cannot find test bench file 'C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_tb.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward_burst' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/ecen529/finalProject/vitis/bnn_hls/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../bnn_tb.cpp in debug mode
   Compiling ../../../../bnn.cpp in debug mode
   Generating csim.exe
In file included from ../../../../bnn_tb.cpp:7:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../bnn.cpp:7:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Output activations:
-2 -4 8 26 -24 32 -14 -8 4 -2 
Sample 0: Predicted = 5, Label = 5 | Correct

Output activations:
54 -8 -4 -10 -16 20 -2 -4 -8 -10 
Sample 1: Predicted = 0, Label = 0 | Correct

Output activations:
-16 -18 -14 0 38 -14 4 2 -14 20 
Sample 2: Predicted = 4, Label = 4 | Correct

Output activations:
-8 22 -2 4 -6 -10 -8 -2 30 0 
Sample 3: Predicted = 8, Label = 1 | Incorrect

Output activations:
-22 -4 -16 -6 20 -12 -2 8 8 38 
Sample 4: Predicted = 9, Label = 9 | Correct

Output activations:
2 -16 44 14 -16 -8 -2 -8 4 -2 
Sample 5: Predicted = 2, Label = 2 | Correct

Output activations:
-26 44 4 10 0 -4 2 4 4 2 
Sample 6: Predicted = 1, Label = 1 | Correct

Output activations:
-4 -6 6 36 -14 2 -28 -6 14 0 
Sample 7: Predicted = 3, Label = 3 | Correct

Output activations:
-22 52 4 -2 -4 -8 6 0 4 -2 
Sample 8: Predicted = 1, Label = 1 | Correct

Output activations:
-6 -16 -4 -26 40 0 10 -4 4 14 
Sample 9: Predicted = 4, Label = 4 | Correct

Output activations:
12 -6 2 44 -22 6 -20 -10 2 -8 
Sample 10: Predicted = 3, Label = 3 | Correct

Output activations:
-4 6 6 4 10 30 -4 -18 18 -8 
Sample 11: Predicted = 5, Label = 5 | Correct

Output activations:
6 -8 8 46 -16 8 -22 -4 0 -6 
Sample 12: Predicted = 3, Label = 3 | Correct

Output activations:
-6 -8 16 -10 12 -16 46 -16 8 2 
Sample 13: Predicted = 6, Label = 6 | Correct

Output activations:
-14 40 8 -2 -4 4 6 -12 24 -14 
Sample 14: Predicted = 1, Label = 1 | Correct

Output activations:
0 -6 -10 4 6 -18 -24 42 -6 20 
Sample 15: Predicted = 7, Label = 7 | Correct

Output activations:
4 -18 46 8 -14 -10 4 -6 2 -8 
Sample 16: Predicted = 2, Label = 2 | Correct

Output activations:
-6 8 4 6 0 0 -6 -16 48 2 
Sample 17: Predicted = 8, Label = 8 | Correct

Output activations:
10 0 8 -14 0 0 50 -32 8 -6 
Sample 18: Predicted = 6, Label = 6 | Correct

Output activations:
-20 6 -14 8 2 -18 -8 10 14 32 
Sample 19: Predicted = 9, Label = 9 | Correct

Output activations:
-12 -18 -6 -4 38 -22 12 -6 -2 16 
Sample 20: Predicted = 4, Label = 4 | Correct

Output activations:
54 -8 -8 -2 -12 20 -2 -4 -4 -10 
Sample 21: Predicted = 0, Label = 0 | Correct

Output activations:
-18 -4 4 6 20 -24 2 0 16 18 
Sample 22: Predicted = 4, Label = 9 | Incorrect

Output activations:
-12 30 10 12 2 -26 4 -2 22 -4 
Sample 23: Predicted = 1, Label = 1 | Correct

Output activations:
2 20 4 26 -16 4 14 -8 0 -10 
Sample 24: Predicted = 3, Label = 1 | Incorrect

Output activations:
6 -4 44 14 -24 0 2 -20 12 -14 
Sample 25: Predicted = 2, Label = 2 | Correct

Output activations:
-22 -16 -16 -2 36 -12 -6 8 -4 30 
Sample 26: Predicted = 4, Label = 4 | Correct

Output activations:
6 -8 0 46 -12 12 -22 -4 4 -2 
Sample 27: Predicted = 3, Label = 3 | Correct

Output activations:
4 -14 30 16 -18 -10 -16 10 10 4 
Sample 28: Predicted = 2, Label = 2 | Correct

Output activations:
-16 14 -10 -8 10 -18 -16 34 -2 12 
Sample 29: Predicted = 7, Label = 7 | Correct

Output activations:
-28 10 22 32 2 -10 8 -10 6 -8 
Sample 30: Predicted = 3, Label = 3 | Correct

Output activations:
-2 4 4 22 -8 0 -18 -8 40 6 
Sample 31: Predicted = 8, Label = 8 | Correct

Output activations:
0 -6 14 -12 6 -6 52 -22 -2 -8 
Sample 32: Predicted = 6, Label = 6 | Correct

Output activations:
-20 2 -18 12 6 -14 -20 26 -6 28 
Sample 33: Predicted = 9, Label = 9 | Correct

Output activations:
42 -16 4 2 -12 0 2 -4 4 2 
Sample 34: Predicted = 0, Label = 0 | Correct

Output activations:
4 6 -2 4 -6 38 0 -30 6 -12 
Sample 35: Predicted = 5, Label = 5 | Correct

Output activations:
-2 0 16 -2 0 4 42 -28 0 -18 
Sample 36: Predicted = 6, Label = 6 | Correct

Output activations:
54 -16 -4 2 -12 4 2 -8 0 -10 
Sample 37: Predicted = 0, Label = 0 | Correct

Output activations:
-16 -6 6 12 6 -18 -20 34 -2 12 
Sample 38: Predicted = 7, Label = 7 | Correct

Output activations:
-4 -2 14 -20 10 -18 48 -14 10 4 
Sample 39: Predicted = 6, Label = 6 | Correct

Output activations:
-18 40 0 6 8 -12 6 -8 16 2 
Sample 40: Predicted = 1, Label = 1 | Correct

Output activations:
-2 0 4 22 -4 -4 -14 -8 40 6 
Sample 41: Predicted = 8, Label = 8 | Correct

Output activations:
-12 6 -10 -4 -2 -10 -16 42 -2 24 
Sample 42: Predicted = 7, Label = 7 | Correct

Output activations:
-16 6 -18 16 -2 -6 -16 14 14 36 
Sample 43: Predicted = 9, Label = 9 | Correct

Output activations:
-10 -12 8 42 -8 -8 -26 16 12 6 
Sample 44: Predicted = 3, Label = 3 | Correct

Output activations:
-16 -10 -18 4 18 -10 -12 18 -6 40 
Sample 45: Predicted = 9, Label = 9 | Correct

Output activations:
10 -4 8 6 -8 8 -10 -12 40 10 
Sample 46: Predicted = 8, Label = 8 | Correct

Output activations:
-2 0 4 10 0 40 2 -32 8 -6 
Sample 47: Predicted = 5, Label = 5 | Correct

Output activations:
-8 6 -10 32 -14 22 -16 -2 6 12 
Sample 48: Predicted = 3, Label = 9 | Incorrect

Output activations:
2 -4 -4 46 -16 12 -26 -4 8 6 
Sample 49: Predicted = 3, Label = 3 | Correct

Output activations:
12 -6 2 40 -22 10 -24 -10 2 -8 
Sample 50: Predicted = 3, Label = 3 | Correct

Output activations:
54 -12 -4 -6 -20 24 -10 -4 -4 -10 
Sample 51: Predicted = 0, Label = 0 | Correct

Output activations:
14 -12 -16 14 -8 4 -34 32 4 10 
Sample 52: Predicted = 7, Label = 7 | Correct

Output activations:
-20 2 -22 16 18 -10 -4 10 6 24 
Sample 53: Predicted = 9, Label = 4 | Incorrect

Output activations:
-6 -4 -28 6 16 4 -22 20 4 26 
Sample 54: Predicted = 9, Label = 9 | Correct

Output activations:
2 -4 4 6 -8 16 -22 0 40 14 
Sample 55: Predicted = 8, Label = 8 | Correct

Output activations:
50 -12 0 -10 -20 20 -6 -4 0 -2 
Sample 56: Predicted = 0, Label = 0 | Correct

Output activations:
-16 -6 -18 12 18 -14 -12 22 -2 28 
Sample 57: Predicted = 9, Label = 9 | Correct

Output activations:
-16 2 -22 4 42 -6 0 -2 6 4 
Sample 58: Predicted = 4, Label = 4 | Correct

Output activations:
-2 20 12 2 -4 4 2 -16 32 -10 
Sample 59: Predicted = 8, Label = 1 | Incorrect

Output activations:
2 -32 12 -10 20 -4 6 -4 4 10 
Sample 60: Predicted = 4, Label = 4 | Correct

Output activations:
-24 -6 -6 4 34 -14 0 -2 6 24 
Sample 61: Predicted = 4, Label = 4 | Correct

Output activations:
20 10 6 -4 -6 14 28 -30 10 -16 
Sample 62: Predicted = 6, Label = 6 | Correct

Output activations:
40 -14 2 8 -10 2 0 -10 -2 -8 
Sample 63: Predicted = 0, Label = 0 | Correct

Output activations:
14 -16 -8 -18 32 8 18 -8 0 2 
Sample 64: Predicted = 4, Label = 4 | Correct

Output activations:
6 -4 -4 2 0 48 -2 -24 12 -6 
Sample 65: Predicted = 5, Label = 5 | Correct

Output activations:
2 0 12 -6 8 -8 54 -28 0 -6 
Sample 66: Predicted = 6, Label = 6 | Correct

Output activations:
-18 28 8 14 4 -16 6 -12 24 2 
Sample 67: Predicted = 1, Label = 1 | Correct

Output activations:
30 -12 20 -10 -20 16 -6 -12 12 -6 
Sample 68: Predicted = 0, Label = 0 | Correct

Output activations:
54 -16 0 2 -12 8 2 -8 0 -6 
Sample 69: Predicted = 0, Label = 0 | Correct

Output activations:
-6 20 24 18 -12 8 6 -4 8 -18 
Sample 70: Predicted = 2, Label = 1 | Incorrect

Output activations:
-2 4 -16 6 8 -20 -14 36 -8 18 
Sample 71: Predicted = 7, Label = 7 | Correct

Output activations:
-16 38 18 12 -10 -18 8 -14 14 -12 
Sample 72: Predicted = 1, Label = 1 | Correct

Output activations:
-12 6 22 -4 6 -22 44 -14 6 -8 
Sample 73: Predicted = 6, Label = 6 | Correct

Output activations:
6 -8 -8 34 -16 16 -18 -4 12 10 
Sample 74: Predicted = 3, Label = 3 | Correct

Output activations:
52 -14 2 8 -14 10 4 -18 -2 -12 
Sample 75: Predicted = 0, Label = 0 | Correct

Output activations:
0 2 30 24 -18 -2 -8 -18 22 -12 
Sample 76: Predicted = 2, Label = 2 | Correct

Output activations:
-22 28 -8 2 8 -12 -6 0 16 22 
Sample 77: Predicted = 1, Label = 1 | Correct

Output activations:
-20 22 10 16 6 -26 0 -2 14 0 
Sample 78: Predicted = 1, Label = 1 | Correct

Output activations:
-6 4 -16 2 8 -20 -18 44 -4 18 
Sample 79: Predicted = 7, Label = 7 | Correct

Output activations:
30 -20 8 10 -4 8 -2 -4 20 2 
Sample 80: Predicted = 0, Label = 9 | Incorrect

Output activations:
56 -18 -6 0 -10 18 -4 -2 -2 -4 
Sample 81: Predicted = 0, Label = 0 | Correct

Output activations:
-4 -6 50 8 -6 -14 8 -18 6 -8 
Sample 82: Predicted = 2, Label = 2 | Correct

Output activations:
0 2 14 -4 6 -14 52 -22 2 0 
Sample 83: Predicted = 6, Label = 6 | Correct

Output activations:
-2 -4 4 18 -20 0 -22 32 0 10 
Sample 84: Predicted = 7, Label = 7 | Correct

Output activations:
0 -2 6 20 -6 -2 -16 -10 42 4 
Sample 85: Predicted = 8, Label = 8 | Correct

Output activations:
-6 -4 0 46 -20 4 -22 8 -4 10 
Sample 86: Predicted = 3, Label = 3 | Correct

Output activations:
-14 -12 -20 2 20 -20 -10 20 -4 34 
Sample 87: Predicted = 9, Label = 9 | Correct

Output activations:
54 -12 -4 -10 -12 12 2 -4 -4 -2 
Sample 88: Predicted = 0, Label = 0 | Correct

Output activations:
2 -16 -16 -22 40 4 2 0 4 6 
Sample 89: Predicted = 4, Label = 4 | Correct

Output activations:
0 -10 10 -12 10 -10 52 -22 2 0 
Sample 90: Predicted = 6, Label = 6 | Correct

Output activations:
-6 4 -12 6 0 -12 -30 52 -12 6 
Sample 91: Predicted = 7, Label = 7 | Correct

Output activations:
-26 -12 -8 -2 40 -16 2 -4 4 26 
Sample 92: Predicted = 4, Label = 4 | Correct

Output activations:
-4 10 26 -4 6 -26 36 -14 6 -8 
Sample 93: Predicted = 6, Label = 6 | Correct

Output activations:
2 0 -4 10 -4 8 -6 -16 48 10 
Sample 94: Predicted = 8, Label = 8 | Correct

Output activations:
54 -8 -8 -10 -8 12 6 -8 0 -2 
Sample 95: Predicted = 0, Label = 0 | Correct

Output activations:
-4 -2 -2 8 -2 -14 -28 50 -6 8 
Sample 96: Predicted = 7, Label = 7 | Correct

Output activations:
-6 0 4 14 4 0 -10 -12 48 10 
Sample 97: Predicted = 8, Label = 8 | Correct

Output activations:
4 -2 -14 36 -10 14 -20 -2 2 12 
Sample 98: Predicted = 3, Label = 3 | Correct

Output activations:
-24 26 -2 8 -6 -14 -4 10 10 12 
Sample 99: Predicted = 1, Label = 1 | Correct

Accuracy: 92 / 100
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.917 seconds; peak allocated memory: 619.867 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
