{
  "hash": "9f46c187e2e680ecd9de7983e4d081c3391acc76",
  "hash_short": "9f46c187",
  "subject": "KVM: x86/mmu: fix NULL pointer dereference on guest INVPCID",
  "body": "With shadow paging enabled, the INVPCID instruction results in a call\nto kvm_mmu_invpcid_gva.  If INVPCID is executed with CR0.PG=0, the\ninvlpg callback is not set and the result is a NULL pointer dereference.\nFix it trivially by checking for mmu->invlpg before every call.\n\nThere are other possibilities:\n\n- check for CR0.PG, because KVM (like all Intel processors after P5)\n  flushes guest TLB on CR0.PG changes so that INVPCID/INVLPG are a\n  nop with paging disabled\n\n- check for EFER.LMA, because KVM syncs and flushes when switching\n  MMU contexts outside of 64-bit mode\n\nAll of these are tricky, go for the simple solution.  This is CVE-2022-1789.\n\nReported-by: Yongkang Jia <kangel@zju.edu.cn>\nCc: stable@vger.kernel.org\nSigned-off-by: Paolo Bonzini <pbonzini@redhat.com>",
  "full_message": "KVM: x86/mmu: fix NULL pointer dereference on guest INVPCID\n\nWith shadow paging enabled, the INVPCID instruction results in a call\nto kvm_mmu_invpcid_gva.  If INVPCID is executed with CR0.PG=0, the\ninvlpg callback is not set and the result is a NULL pointer dereference.\nFix it trivially by checking for mmu->invlpg before every call.\n\nThere are other possibilities:\n\n- check for CR0.PG, because KVM (like all Intel processors after P5)\n  flushes guest TLB on CR0.PG changes so that INVPCID/INVLPG are a\n  nop with paging disabled\n\n- check for EFER.LMA, because KVM syncs and flushes when switching\n  MMU contexts outside of 64-bit mode\n\nAll of these are tricky, go for the simple solution.  This is CVE-2022-1789.\n\nReported-by: Yongkang Jia <kangel@zju.edu.cn>\nCc: stable@vger.kernel.org\nSigned-off-by: Paolo Bonzini <pbonzini@redhat.com>",
  "author_name": "Paolo Bonzini",
  "author_email": "pbonzini@redhat.com",
  "author_date": "Fri May 20 13:48:11 2022 -0400",
  "author_date_iso": "2022-05-20T13:48:11-04:00",
  "committer_name": "Paolo Bonzini",
  "committer_email": "pbonzini@redhat.com",
  "committer_date": "Fri May 20 13:49:52 2022 -0400",
  "committer_date_iso": "2022-05-20T13:49:52-04:00",
  "files_changed": [
    "arch/x86/kvm/mmu/mmu.c"
  ],
  "files_changed_count": 1,
  "stats": [
    {
      "file": "arch/x86/kvm/mmu/mmu.c",
      "insertions": 4,
      "deletions": 2
    }
  ],
  "total_insertions": 4,
  "total_deletions": 2,
  "total_changes": 6,
  "parents": [
    "ea8c66fe8d8f4f93df941e52120a3512d7bf5128"
  ],
  "branches": [
    "* development",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [],
  "is_merge": false,
  "security_info": {
    "cve_ids": [
      "CVE-2022-1789"
    ],
    "security_keywords": []
  },
  "fix_type": "cve",
  "file_results": [
    {
      "file": "arch/x86/kvm/mmu/mmu.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}