
RTC_3231-display.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000746  00800100  00001c0a  00001c9e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c0a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800846  00800846  000023e4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000023e4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002440  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002b8  00000000  00000000  00002480  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003d05  00000000  00000000  00002738  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ff1  00000000  00000000  0000643d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002d9b  00000000  00000000  0000742e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bf8  00000000  00000000  0000a1cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00012717  00000000  00000000  0000adc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000044cf  00000000  00000000  0001d4db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000258  00000000  00000000  000219aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000131c  00000000  00000000  00021c02  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
       2:	00 00       	nop
       4:	4e c0       	rjmp	.+156    	; 0xa2 <__bad_interrupt>
       6:	00 00       	nop
       8:	4c c0       	rjmp	.+152    	; 0xa2 <__bad_interrupt>
       a:	00 00       	nop
       c:	4a c0       	rjmp	.+148    	; 0xa2 <__bad_interrupt>
       e:	00 00       	nop
      10:	48 c0       	rjmp	.+144    	; 0xa2 <__bad_interrupt>
      12:	00 00       	nop
      14:	46 c0       	rjmp	.+140    	; 0xa2 <__bad_interrupt>
      16:	00 00       	nop
      18:	44 c0       	rjmp	.+136    	; 0xa2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	42 c0       	rjmp	.+132    	; 0xa2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	40 c0       	rjmp	.+128    	; 0xa2 <__bad_interrupt>
      22:	00 00       	nop
      24:	3e c0       	rjmp	.+124    	; 0xa2 <__bad_interrupt>
      26:	00 00       	nop
      28:	3c c0       	rjmp	.+120    	; 0xa2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	3a c0       	rjmp	.+116    	; 0xa2 <__bad_interrupt>
      2e:	00 00       	nop
      30:	38 c0       	rjmp	.+112    	; 0xa2 <__bad_interrupt>
      32:	00 00       	nop
      34:	36 c0       	rjmp	.+108    	; 0xa2 <__bad_interrupt>
      36:	00 00       	nop
      38:	34 c0       	rjmp	.+104    	; 0xa2 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	32 c0       	rjmp	.+100    	; 0xa2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	30 c0       	rjmp	.+96     	; 0xa2 <__bad_interrupt>
      42:	00 00       	nop
      44:	2e c0       	rjmp	.+92     	; 0xa2 <__bad_interrupt>
      46:	00 00       	nop
      48:	2c c0       	rjmp	.+88     	; 0xa2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	2a c0       	rjmp	.+84     	; 0xa2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	28 c0       	rjmp	.+80     	; 0xa2 <__bad_interrupt>
      52:	00 00       	nop
      54:	26 c0       	rjmp	.+76     	; 0xa2 <__bad_interrupt>
      56:	00 00       	nop
      58:	24 c0       	rjmp	.+72     	; 0xa2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	22 c0       	rjmp	.+68     	; 0xa2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	20 c0       	rjmp	.+64     	; 0xa2 <__bad_interrupt>
      62:	00 00       	nop
      64:	1e c0       	rjmp	.+60     	; 0xa2 <__bad_interrupt>
	...

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	18 e0       	ldi	r17, 0x08	; 8
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ea e0       	ldi	r30, 0x0A	; 10
      7c:	fc e1       	ldi	r31, 0x1C	; 28
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a6 34       	cpi	r26, 0x46	; 70
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	28 e0       	ldi	r18, 0x08	; 8
      8c:	a6 e4       	ldi	r26, 0x46	; 70
      8e:	b8 e0       	ldi	r27, 0x08	; 8
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a5 35       	cpi	r26, 0x55	; 85
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 b7 09 	call	0x136e	; 0x136e <main>
      9e:	0c 94 03 0e 	jmp	0x1c06	; 0x1c06 <_exit>

000000a2 <__bad_interrupt>:
      a2:	ae cf       	rjmp	.-164    	; 0x0 <__vectors>

000000a4 <a_ds3231_iic_write>:
        
        return 1;                                                                            /* return error */
    }
    
    return 0;                                                                                /* success return 0 */
}
      a4:	cf 93       	push	r28
      a6:	df 93       	push	r29
      a8:	1f 92       	push	r1
      aa:	cd b7       	in	r28, 0x3d	; 61
      ac:	de b7       	in	r29, 0x3e	; 62
      ae:	49 83       	std	Y+1, r20	; 0x01
      b0:	dc 01       	movw	r26, r24
      b2:	14 96       	adiw	r26, 0x04	; 4
      b4:	ed 91       	ld	r30, X+
      b6:	fc 91       	ld	r31, X
      b8:	15 97       	sbiw	r26, 0x05	; 5
      ba:	21 e0       	ldi	r18, 0x01	; 1
      bc:	30 e0       	ldi	r19, 0x00	; 0
      be:	ae 01       	movw	r20, r28
      c0:	4f 5f       	subi	r20, 0xFF	; 255
      c2:	5f 4f       	sbci	r21, 0xFF	; 255
      c4:	88 e6       	ldi	r24, 0x68	; 104
      c6:	09 95       	icall
      c8:	91 e0       	ldi	r25, 0x01	; 1
      ca:	81 11       	cpse	r24, r1
      cc:	01 c0       	rjmp	.+2      	; 0xd0 <a_ds3231_iic_write+0x2c>
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	89 2f       	mov	r24, r25
      d2:	0f 90       	pop	r0
      d4:	df 91       	pop	r29
      d6:	cf 91       	pop	r28
      d8:	08 95       	ret

000000da <a_ds3231_iic_multiple_read>:
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	dc 01       	movw	r26, r24
      de:	16 96       	adiw	r26, 0x06	; 6
      e0:	ed 91       	ld	r30, X+
      e2:	fc 91       	ld	r31, X
      e4:	17 97       	sbiw	r26, 0x07	; 7
      e6:	88 e6       	ldi	r24, 0x68	; 104
      e8:	09 95       	icall
      ea:	91 e0       	ldi	r25, 0x01	; 1
      ec:	81 11       	cpse	r24, r1
      ee:	01 c0       	rjmp	.+2      	; 0xf2 <a_ds3231_iic_multiple_read+0x18>
      f0:	90 e0       	ldi	r25, 0x00	; 0
      f2:	89 2f       	mov	r24, r25
      f4:	08 95       	ret

000000f6 <a_ds3231_hex2bcd>:
      f6:	9d ec       	ldi	r25, 0xCD	; 205
      f8:	89 9f       	mul	r24, r25
      fa:	91 2d       	mov	r25, r1
      fc:	11 24       	eor	r1, r1
      fe:	96 95       	lsr	r25
     100:	96 95       	lsr	r25
     102:	96 95       	lsr	r25
     104:	39 2f       	mov	r19, r25
     106:	33 0f       	add	r19, r19
     108:	23 2f       	mov	r18, r19
     10a:	22 0f       	add	r18, r18
     10c:	22 0f       	add	r18, r18
     10e:	23 0f       	add	r18, r19
     110:	82 1b       	sub	r24, r18
     112:	20 e1       	ldi	r18, 0x10	; 16
     114:	92 9f       	mul	r25, r18
     116:	80 0d       	add	r24, r0
     118:	11 24       	eor	r1, r1
     11a:	08 95       	ret

0000011c <a_ds3231_bcd2hex>:
     11c:	38 2f       	mov	r19, r24
     11e:	3f 70       	andi	r19, 0x0F	; 15
     120:	98 2f       	mov	r25, r24
     122:	92 95       	swap	r25
     124:	9f 70       	andi	r25, 0x0F	; 15
     126:	99 0f       	add	r25, r25
     128:	29 2f       	mov	r18, r25
     12a:	22 0f       	add	r18, r18
     12c:	22 0f       	add	r18, r18
     12e:	89 2f       	mov	r24, r25
     130:	82 0f       	add	r24, r18
     132:	83 0f       	add	r24, r19
     134:	08 95       	ret

00000136 <ds3231_set_time>:
     136:	cf 92       	push	r12
     138:	df 92       	push	r13
     13a:	ef 92       	push	r14
     13c:	ff 92       	push	r15
     13e:	0f 93       	push	r16
     140:	1f 93       	push	r17
     142:	cf 93       	push	r28
     144:	df 93       	push	r29
     146:	00 97       	sbiw	r24, 0x00	; 0
     148:	09 f4       	brne	.+2      	; 0x14c <ds3231_set_time+0x16>
     14a:	eb c1       	rjmp	.+982    	; 0x522 <__LOCK_REGION_LENGTH__+0x122>
     14c:	dc 01       	movw	r26, r24
     14e:	1e 96       	adiw	r26, 0x0e	; 14
     150:	cc 91       	ld	r28, X
     152:	1e 97       	sbiw	r26, 0x0e	; 14
     154:	c1 30       	cpi	r28, 0x01	; 1
     156:	09 f0       	breq	.+2      	; 0x15a <ds3231_set_time+0x24>
     158:	e6 c1       	rjmp	.+972    	; 0x526 <__LOCK_REGION_LENGTH__+0x126>
     15a:	7b 01       	movw	r14, r22
     15c:	8c 01       	movw	r16, r24
     15e:	61 15       	cp	r22, r1
     160:	71 05       	cpc	r23, r1
     162:	69 f4       	brne	.+26     	; 0x17e <ds3231_set_time+0x48>
     164:	80 e0       	ldi	r24, 0x00	; 0
     166:	91 e0       	ldi	r25, 0x01	; 1
     168:	9f 93       	push	r25
     16a:	8f 93       	push	r24
     16c:	18 96       	adiw	r26, 0x08	; 8
     16e:	ed 91       	ld	r30, X+
     170:	fc 91       	ld	r31, X
     172:	19 97       	sbiw	r26, 0x09	; 9
     174:	09 95       	icall
     176:	0f 90       	pop	r0
     178:	0f 90       	pop	r0
     17a:	c2 e0       	ldi	r28, 0x02	; 2
     17c:	d7 c1       	rjmp	.+942    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     17e:	fb 01       	movw	r30, r22
     180:	80 85       	ldd	r24, Z+8	; 0x08
     182:	81 30       	cpi	r24, 0x01	; 1
     184:	09 f0       	breq	.+2      	; 0x188 <ds3231_set_time+0x52>
     186:	7f c0       	rjmp	.+254    	; 0x286 <ds3231_set_time+0x150>
     188:	80 81       	ld	r24, Z
     18a:	91 81       	ldd	r25, Z+1	; 0x01
     18c:	86 5c       	subi	r24, 0xC6	; 198
     18e:	97 40       	sbci	r25, 0x07	; 7
     190:	89 3c       	cpi	r24, 0xC9	; 201
     192:	91 05       	cpc	r25, r1
     194:	68 f0       	brcs	.+26     	; 0x1b0 <ds3231_set_time+0x7a>
     196:	87 e1       	ldi	r24, 0x17	; 23
     198:	91 e0       	ldi	r25, 0x01	; 1
     19a:	9f 93       	push	r25
     19c:	8f 93       	push	r24
     19e:	18 96       	adiw	r26, 0x08	; 8
     1a0:	ed 91       	ld	r30, X+
     1a2:	fc 91       	ld	r31, X
     1a4:	19 97       	sbiw	r26, 0x09	; 9
     1a6:	09 95       	icall
     1a8:	0f 90       	pop	r0
     1aa:	0f 90       	pop	r0
     1ac:	c4 e0       	ldi	r28, 0x04	; 4
     1ae:	be c1       	rjmp	.+892    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     1b0:	fb 01       	movw	r30, r22
     1b2:	82 81       	ldd	r24, Z+2	; 0x02
     1b4:	81 50       	subi	r24, 0x01	; 1
     1b6:	8c 30       	cpi	r24, 0x0C	; 12
     1b8:	68 f0       	brcs	.+26     	; 0x1d4 <ds3231_set_time+0x9e>
     1ba:	8b e4       	ldi	r24, 0x4B	; 75
     1bc:	91 e0       	ldi	r25, 0x01	; 1
     1be:	9f 93       	push	r25
     1c0:	8f 93       	push	r24
     1c2:	18 96       	adiw	r26, 0x08	; 8
     1c4:	ed 91       	ld	r30, X+
     1c6:	fc 91       	ld	r31, X
     1c8:	19 97       	sbiw	r26, 0x09	; 9
     1ca:	09 95       	icall
     1cc:	0f 90       	pop	r0
     1ce:	0f 90       	pop	r0
     1d0:	c4 e0       	ldi	r28, 0x04	; 4
     1d2:	ac c1       	rjmp	.+856    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     1d4:	fb 01       	movw	r30, r22
     1d6:	83 81       	ldd	r24, Z+3	; 0x03
     1d8:	81 50       	subi	r24, 0x01	; 1
     1da:	87 30       	cpi	r24, 0x07	; 7
     1dc:	68 f0       	brcs	.+26     	; 0x1f8 <ds3231_set_time+0xc2>
     1de:	89 e7       	ldi	r24, 0x79	; 121
     1e0:	91 e0       	ldi	r25, 0x01	; 1
     1e2:	9f 93       	push	r25
     1e4:	8f 93       	push	r24
     1e6:	18 96       	adiw	r26, 0x08	; 8
     1e8:	ed 91       	ld	r30, X+
     1ea:	fc 91       	ld	r31, X
     1ec:	19 97       	sbiw	r26, 0x09	; 9
     1ee:	09 95       	icall
     1f0:	0f 90       	pop	r0
     1f2:	0f 90       	pop	r0
     1f4:	c4 e0       	ldi	r28, 0x04	; 4
     1f6:	9a c1       	rjmp	.+820    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     1f8:	fb 01       	movw	r30, r22
     1fa:	84 81       	ldd	r24, Z+4	; 0x04
     1fc:	81 50       	subi	r24, 0x01	; 1
     1fe:	8f 31       	cpi	r24, 0x1F	; 31
     200:	68 f0       	brcs	.+26     	; 0x21c <ds3231_set_time+0xe6>
     202:	85 ea       	ldi	r24, 0xA5	; 165
     204:	91 e0       	ldi	r25, 0x01	; 1
     206:	9f 93       	push	r25
     208:	8f 93       	push	r24
     20a:	18 96       	adiw	r26, 0x08	; 8
     20c:	ed 91       	ld	r30, X+
     20e:	fc 91       	ld	r31, X
     210:	19 97       	sbiw	r26, 0x09	; 9
     212:	09 95       	icall
     214:	0f 90       	pop	r0
     216:	0f 90       	pop	r0
     218:	c4 e0       	ldi	r28, 0x04	; 4
     21a:	88 c1       	rjmp	.+784    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     21c:	fb 01       	movw	r30, r22
     21e:	85 81       	ldd	r24, Z+5	; 0x05
     220:	81 50       	subi	r24, 0x01	; 1
     222:	8c 30       	cpi	r24, 0x0C	; 12
     224:	68 f0       	brcs	.+26     	; 0x240 <ds3231_set_time+0x10a>
     226:	82 ed       	ldi	r24, 0xD2	; 210
     228:	91 e0       	ldi	r25, 0x01	; 1
     22a:	9f 93       	push	r25
     22c:	8f 93       	push	r24
     22e:	18 96       	adiw	r26, 0x08	; 8
     230:	ed 91       	ld	r30, X+
     232:	fc 91       	ld	r31, X
     234:	19 97       	sbiw	r26, 0x09	; 9
     236:	09 95       	icall
     238:	0f 90       	pop	r0
     23a:	0f 90       	pop	r0
     23c:	c4 e0       	ldi	r28, 0x04	; 4
     23e:	76 c1       	rjmp	.+748    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     240:	fb 01       	movw	r30, r22
     242:	86 81       	ldd	r24, Z+6	; 0x06
     244:	8c 33       	cpi	r24, 0x3C	; 60
     246:	68 f0       	brcs	.+26     	; 0x262 <ds3231_set_time+0x12c>
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	92 e0       	ldi	r25, 0x02	; 2
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	18 96       	adiw	r26, 0x08	; 8
     252:	ed 91       	ld	r30, X+
     254:	fc 91       	ld	r31, X
     256:	19 97       	sbiw	r26, 0x09	; 9
     258:	09 95       	icall
     25a:	0f 90       	pop	r0
     25c:	0f 90       	pop	r0
     25e:	c4 e0       	ldi	r28, 0x04	; 4
     260:	65 c1       	rjmp	.+714    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     262:	fb 01       	movw	r30, r22
     264:	87 81       	ldd	r24, Z+7	; 0x07
     266:	8c 33       	cpi	r24, 0x3C	; 60
     268:	08 f4       	brcc	.+2      	; 0x26c <ds3231_set_time+0x136>
     26a:	9a c0       	rjmp	.+308    	; 0x3a0 <ds3231_set_time+0x26a>
     26c:	88 e2       	ldi	r24, 0x28	; 40
     26e:	92 e0       	ldi	r25, 0x02	; 2
     270:	9f 93       	push	r25
     272:	8f 93       	push	r24
     274:	18 96       	adiw	r26, 0x08	; 8
     276:	ed 91       	ld	r30, X+
     278:	fc 91       	ld	r31, X
     27a:	19 97       	sbiw	r26, 0x09	; 9
     27c:	09 95       	icall
     27e:	0f 90       	pop	r0
     280:	0f 90       	pop	r0
     282:	c4 e0       	ldi	r28, 0x04	; 4
     284:	53 c1       	rjmp	.+678    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     286:	81 11       	cpse	r24, r1
     288:	7e c0       	rjmp	.+252    	; 0x386 <ds3231_set_time+0x250>
     28a:	fb 01       	movw	r30, r22
     28c:	80 81       	ld	r24, Z
     28e:	91 81       	ldd	r25, Z+1	; 0x01
     290:	86 5c       	subi	r24, 0xC6	; 198
     292:	97 40       	sbci	r25, 0x07	; 7
     294:	89 3c       	cpi	r24, 0xC9	; 201
     296:	91 05       	cpc	r25, r1
     298:	68 f0       	brcs	.+26     	; 0x2b4 <ds3231_set_time+0x17e>
     29a:	87 e1       	ldi	r24, 0x17	; 23
     29c:	91 e0       	ldi	r25, 0x01	; 1
     29e:	9f 93       	push	r25
     2a0:	8f 93       	push	r24
     2a2:	18 96       	adiw	r26, 0x08	; 8
     2a4:	ed 91       	ld	r30, X+
     2a6:	fc 91       	ld	r31, X
     2a8:	19 97       	sbiw	r26, 0x09	; 9
     2aa:	09 95       	icall
     2ac:	0f 90       	pop	r0
     2ae:	0f 90       	pop	r0
     2b0:	c4 e0       	ldi	r28, 0x04	; 4
     2b2:	3c c1       	rjmp	.+632    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     2b4:	fb 01       	movw	r30, r22
     2b6:	82 81       	ldd	r24, Z+2	; 0x02
     2b8:	81 50       	subi	r24, 0x01	; 1
     2ba:	8c 30       	cpi	r24, 0x0C	; 12
     2bc:	68 f0       	brcs	.+26     	; 0x2d8 <ds3231_set_time+0x1a2>
     2be:	8b e4       	ldi	r24, 0x4B	; 75
     2c0:	91 e0       	ldi	r25, 0x01	; 1
     2c2:	9f 93       	push	r25
     2c4:	8f 93       	push	r24
     2c6:	18 96       	adiw	r26, 0x08	; 8
     2c8:	ed 91       	ld	r30, X+
     2ca:	fc 91       	ld	r31, X
     2cc:	19 97       	sbiw	r26, 0x09	; 9
     2ce:	09 95       	icall
     2d0:	0f 90       	pop	r0
     2d2:	0f 90       	pop	r0
     2d4:	c4 e0       	ldi	r28, 0x04	; 4
     2d6:	2a c1       	rjmp	.+596    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     2d8:	fb 01       	movw	r30, r22
     2da:	83 81       	ldd	r24, Z+3	; 0x03
     2dc:	81 50       	subi	r24, 0x01	; 1
     2de:	87 30       	cpi	r24, 0x07	; 7
     2e0:	68 f0       	brcs	.+26     	; 0x2fc <ds3231_set_time+0x1c6>
     2e2:	89 e7       	ldi	r24, 0x79	; 121
     2e4:	91 e0       	ldi	r25, 0x01	; 1
     2e6:	9f 93       	push	r25
     2e8:	8f 93       	push	r24
     2ea:	18 96       	adiw	r26, 0x08	; 8
     2ec:	ed 91       	ld	r30, X+
     2ee:	fc 91       	ld	r31, X
     2f0:	19 97       	sbiw	r26, 0x09	; 9
     2f2:	09 95       	icall
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	c4 e0       	ldi	r28, 0x04	; 4
     2fa:	18 c1       	rjmp	.+560    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     2fc:	fb 01       	movw	r30, r22
     2fe:	84 81       	ldd	r24, Z+4	; 0x04
     300:	81 50       	subi	r24, 0x01	; 1
     302:	8f 31       	cpi	r24, 0x1F	; 31
     304:	68 f0       	brcs	.+26     	; 0x320 <ds3231_set_time+0x1ea>
     306:	85 ea       	ldi	r24, 0xA5	; 165
     308:	91 e0       	ldi	r25, 0x01	; 1
     30a:	9f 93       	push	r25
     30c:	8f 93       	push	r24
     30e:	18 96       	adiw	r26, 0x08	; 8
     310:	ed 91       	ld	r30, X+
     312:	fc 91       	ld	r31, X
     314:	19 97       	sbiw	r26, 0x09	; 9
     316:	09 95       	icall
     318:	0f 90       	pop	r0
     31a:	0f 90       	pop	r0
     31c:	c4 e0       	ldi	r28, 0x04	; 4
     31e:	06 c1       	rjmp	.+524    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     320:	fb 01       	movw	r30, r22
     322:	85 81       	ldd	r24, Z+5	; 0x05
     324:	88 31       	cpi	r24, 0x18	; 24
     326:	68 f0       	brcs	.+26     	; 0x342 <ds3231_set_time+0x20c>
     328:	8f e4       	ldi	r24, 0x4F	; 79
     32a:	92 e0       	ldi	r25, 0x02	; 2
     32c:	9f 93       	push	r25
     32e:	8f 93       	push	r24
     330:	18 96       	adiw	r26, 0x08	; 8
     332:	ed 91       	ld	r30, X+
     334:	fc 91       	ld	r31, X
     336:	19 97       	sbiw	r26, 0x09	; 9
     338:	09 95       	icall
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
     33e:	c4 e0       	ldi	r28, 0x04	; 4
     340:	f5 c0       	rjmp	.+490    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     342:	fb 01       	movw	r30, r22
     344:	86 81       	ldd	r24, Z+6	; 0x06
     346:	8c 33       	cpi	r24, 0x3C	; 60
     348:	68 f0       	brcs	.+26     	; 0x364 <ds3231_set_time+0x22e>
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	92 e0       	ldi	r25, 0x02	; 2
     34e:	9f 93       	push	r25
     350:	8f 93       	push	r24
     352:	18 96       	adiw	r26, 0x08	; 8
     354:	ed 91       	ld	r30, X+
     356:	fc 91       	ld	r31, X
     358:	19 97       	sbiw	r26, 0x09	; 9
     35a:	09 95       	icall
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
     360:	c4 e0       	ldi	r28, 0x04	; 4
     362:	e4 c0       	rjmp	.+456    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     364:	fb 01       	movw	r30, r22
     366:	87 81       	ldd	r24, Z+7	; 0x07
     368:	8c 33       	cpi	r24, 0x3C	; 60
     36a:	d0 f0       	brcs	.+52     	; 0x3a0 <ds3231_set_time+0x26a>
     36c:	88 e2       	ldi	r24, 0x28	; 40
     36e:	92 e0       	ldi	r25, 0x02	; 2
     370:	9f 93       	push	r25
     372:	8f 93       	push	r24
     374:	18 96       	adiw	r26, 0x08	; 8
     376:	ed 91       	ld	r30, X+
     378:	fc 91       	ld	r31, X
     37a:	19 97       	sbiw	r26, 0x09	; 9
     37c:	09 95       	icall
     37e:	0f 90       	pop	r0
     380:	0f 90       	pop	r0
     382:	c4 e0       	ldi	r28, 0x04	; 4
     384:	d3 c0       	rjmp	.+422    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     386:	84 e7       	ldi	r24, 0x74	; 116
     388:	92 e0       	ldi	r25, 0x02	; 2
     38a:	9f 93       	push	r25
     38c:	8f 93       	push	r24
     38e:	18 96       	adiw	r26, 0x08	; 8
     390:	ed 91       	ld	r30, X+
     392:	fc 91       	ld	r31, X
     394:	19 97       	sbiw	r26, 0x09	; 9
     396:	09 95       	icall
     398:	0f 90       	pop	r0
     39a:	0f 90       	pop	r0
     39c:	c4 e0       	ldi	r28, 0x04	; 4
     39e:	c6 c0       	rjmp	.+396    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     3a0:	f7 01       	movw	r30, r14
     3a2:	87 81       	ldd	r24, Z+7	; 0x07
     3a4:	a8 de       	rcall	.-688    	; 0xf6 <a_ds3231_hex2bcd>
     3a6:	48 2f       	mov	r20, r24
     3a8:	60 e0       	ldi	r22, 0x00	; 0
     3aa:	c8 01       	movw	r24, r16
     3ac:	7b de       	rcall	.-778    	; 0xa4 <a_ds3231_iic_write>
     3ae:	88 23       	and	r24, r24
     3b0:	69 f0       	breq	.+26     	; 0x3cc <ds3231_set_time+0x296>
     3b2:	80 e9       	ldi	r24, 0x90	; 144
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	9f 93       	push	r25
     3b8:	8f 93       	push	r24
     3ba:	d8 01       	movw	r26, r16
     3bc:	18 96       	adiw	r26, 0x08	; 8
     3be:	ed 91       	ld	r30, X+
     3c0:	fc 91       	ld	r31, X
     3c2:	19 97       	sbiw	r26, 0x09	; 9
     3c4:	09 95       	icall
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	b0 c0       	rjmp	.+352    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     3cc:	f7 01       	movw	r30, r14
     3ce:	86 81       	ldd	r24, Z+6	; 0x06
     3d0:	92 de       	rcall	.-732    	; 0xf6 <a_ds3231_hex2bcd>
     3d2:	48 2f       	mov	r20, r24
     3d4:	61 e0       	ldi	r22, 0x01	; 1
     3d6:	c8 01       	movw	r24, r16
     3d8:	65 de       	rcall	.-822    	; 0xa4 <a_ds3231_iic_write>
     3da:	88 23       	and	r24, r24
     3dc:	69 f0       	breq	.+26     	; 0x3f8 <ds3231_set_time+0x2c2>
     3de:	8e ea       	ldi	r24, 0xAE	; 174
     3e0:	92 e0       	ldi	r25, 0x02	; 2
     3e2:	9f 93       	push	r25
     3e4:	8f 93       	push	r24
     3e6:	d8 01       	movw	r26, r16
     3e8:	18 96       	adiw	r26, 0x08	; 8
     3ea:	ed 91       	ld	r30, X+
     3ec:	fc 91       	ld	r31, X
     3ee:	19 97       	sbiw	r26, 0x09	; 9
     3f0:	09 95       	icall
     3f2:	0f 90       	pop	r0
     3f4:	0f 90       	pop	r0
     3f6:	9a c0       	rjmp	.+308    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     3f8:	f7 01       	movw	r30, r14
     3fa:	80 85       	ldd	r24, Z+8	; 0x08
     3fc:	81 30       	cpi	r24, 0x01	; 1
     3fe:	61 f4       	brne	.+24     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     400:	85 81       	ldd	r24, Z+5	; 0x05
     402:	79 de       	rcall	.-782    	; 0xf6 <a_ds3231_hex2bcd>
     404:	d7 01       	movw	r26, r14
     406:	19 96       	adiw	r26, 0x09	; 9
     408:	2c 91       	ld	r18, X
     40a:	b0 e2       	ldi	r27, 0x20	; 32
     40c:	2b 9f       	mul	r18, r27
     40e:	90 01       	movw	r18, r0
     410:	11 24       	eor	r1, r1
     412:	20 64       	ori	r18, 0x40	; 64
     414:	82 2b       	or	r24, r18
     416:	03 c0       	rjmp	.+6      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     418:	f7 01       	movw	r30, r14
     41a:	85 81       	ldd	r24, Z+5	; 0x05
     41c:	6c de       	rcall	.-808    	; 0xf6 <a_ds3231_hex2bcd>
     41e:	48 2f       	mov	r20, r24
     420:	62 e0       	ldi	r22, 0x02	; 2
     422:	c8 01       	movw	r24, r16
     424:	3f de       	rcall	.-898    	; 0xa4 <a_ds3231_iic_write>
     426:	88 23       	and	r24, r24
     428:	69 f0       	breq	.+26     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     42a:	8c ec       	ldi	r24, 0xCC	; 204
     42c:	92 e0       	ldi	r25, 0x02	; 2
     42e:	9f 93       	push	r25
     430:	8f 93       	push	r24
     432:	d8 01       	movw	r26, r16
     434:	18 96       	adiw	r26, 0x08	; 8
     436:	ed 91       	ld	r30, X+
     438:	fc 91       	ld	r31, X
     43a:	19 97       	sbiw	r26, 0x09	; 9
     43c:	09 95       	icall
     43e:	0f 90       	pop	r0
     440:	0f 90       	pop	r0
     442:	74 c0       	rjmp	.+232    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     444:	f7 01       	movw	r30, r14
     446:	83 81       	ldd	r24, Z+3	; 0x03
     448:	56 de       	rcall	.-852    	; 0xf6 <a_ds3231_hex2bcd>
     44a:	48 2f       	mov	r20, r24
     44c:	63 e0       	ldi	r22, 0x03	; 3
     44e:	c8 01       	movw	r24, r16
     450:	29 de       	rcall	.-942    	; 0xa4 <a_ds3231_iic_write>
     452:	88 23       	and	r24, r24
     454:	69 f0       	breq	.+26     	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     456:	88 ee       	ldi	r24, 0xE8	; 232
     458:	92 e0       	ldi	r25, 0x02	; 2
     45a:	9f 93       	push	r25
     45c:	8f 93       	push	r24
     45e:	d8 01       	movw	r26, r16
     460:	18 96       	adiw	r26, 0x08	; 8
     462:	ed 91       	ld	r30, X+
     464:	fc 91       	ld	r31, X
     466:	19 97       	sbiw	r26, 0x09	; 9
     468:	09 95       	icall
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	5e c0       	rjmp	.+188    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     470:	f7 01       	movw	r30, r14
     472:	84 81       	ldd	r24, Z+4	; 0x04
     474:	40 de       	rcall	.-896    	; 0xf6 <a_ds3231_hex2bcd>
     476:	48 2f       	mov	r20, r24
     478:	64 e0       	ldi	r22, 0x04	; 4
     47a:	c8 01       	movw	r24, r16
     47c:	13 de       	rcall	.-986    	; 0xa4 <a_ds3231_iic_write>
     47e:	88 23       	and	r24, r24
     480:	69 f0       	breq	.+26     	; 0x49c <__LOCK_REGION_LENGTH__+0x9c>
     482:	84 e0       	ldi	r24, 0x04	; 4
     484:	93 e0       	ldi	r25, 0x03	; 3
     486:	9f 93       	push	r25
     488:	8f 93       	push	r24
     48a:	d8 01       	movw	r26, r16
     48c:	18 96       	adiw	r26, 0x08	; 8
     48e:	ed 91       	ld	r30, X+
     490:	fc 91       	ld	r31, X
     492:	19 97       	sbiw	r26, 0x09	; 9
     494:	09 95       	icall
     496:	0f 90       	pop	r0
     498:	0f 90       	pop	r0
     49a:	48 c0       	rjmp	.+144    	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     49c:	f7 01       	movw	r30, r14
     49e:	80 81       	ld	r24, Z
     4a0:	91 81       	ldd	r25, Z+1	; 0x01
     4a2:	6c 01       	movw	r12, r24
     4a4:	f6 ec       	ldi	r31, 0xC6	; 198
     4a6:	cf 1a       	sub	r12, r31
     4a8:	f7 e0       	ldi	r31, 0x07	; 7
     4aa:	df 0a       	sbc	r13, r31
     4ac:	24 e6       	ldi	r18, 0x64	; 100
     4ae:	c2 16       	cp	r12, r18
     4b0:	d1 04       	cpc	r13, r1
     4b2:	38 f0       	brcs	.+14     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4b4:	6c 01       	movw	r12, r24
     4b6:	aa e2       	ldi	r26, 0x2A	; 42
     4b8:	ca 1a       	sub	r12, r26
     4ba:	a8 e0       	ldi	r26, 0x08	; 8
     4bc:	da 0a       	sbc	r13, r26
     4be:	d1 e0       	ldi	r29, 0x01	; 1
     4c0:	01 c0       	rjmp	.+2      	; 0x4c4 <__LOCK_REGION_LENGTH__+0xc4>
     4c2:	d0 e0       	ldi	r29, 0x00	; 0
     4c4:	f7 01       	movw	r30, r14
     4c6:	82 81       	ldd	r24, Z+2	; 0x02
     4c8:	16 de       	rcall	.-980    	; 0xf6 <a_ds3231_hex2bcd>
     4ca:	d7 95       	ror	r29
     4cc:	dd 27       	eor	r29, r29
     4ce:	d7 95       	ror	r29
     4d0:	4d 2f       	mov	r20, r29
     4d2:	48 2b       	or	r20, r24
     4d4:	65 e0       	ldi	r22, 0x05	; 5
     4d6:	c8 01       	movw	r24, r16
     4d8:	e5 dd       	rcall	.-1078   	; 0xa4 <a_ds3231_iic_write>
     4da:	88 23       	and	r24, r24
     4dc:	69 f0       	breq	.+26     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
     4de:	80 e2       	ldi	r24, 0x20	; 32
     4e0:	93 e0       	ldi	r25, 0x03	; 3
     4e2:	9f 93       	push	r25
     4e4:	8f 93       	push	r24
     4e6:	d8 01       	movw	r26, r16
     4e8:	18 96       	adiw	r26, 0x08	; 8
     4ea:	ed 91       	ld	r30, X+
     4ec:	fc 91       	ld	r31, X
     4ee:	19 97       	sbiw	r26, 0x09	; 9
     4f0:	09 95       	icall
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	1a c0       	rjmp	.+52     	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     4f8:	8c 2d       	mov	r24, r12
     4fa:	fd dd       	rcall	.-1030   	; 0xf6 <a_ds3231_hex2bcd>
     4fc:	48 2f       	mov	r20, r24
     4fe:	66 e0       	ldi	r22, 0x06	; 6
     500:	c8 01       	movw	r24, r16
     502:	d0 dd       	rcall	.-1120   	; 0xa4 <a_ds3231_iic_write>
     504:	88 23       	and	r24, r24
     506:	89 f0       	breq	.+34     	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
     508:	89 e4       	ldi	r24, 0x49	; 73
     50a:	93 e0       	ldi	r25, 0x03	; 3
     50c:	9f 93       	push	r25
     50e:	8f 93       	push	r24
     510:	d8 01       	movw	r26, r16
     512:	18 96       	adiw	r26, 0x08	; 8
     514:	ed 91       	ld	r30, X+
     516:	fc 91       	ld	r31, X
     518:	19 97       	sbiw	r26, 0x09	; 9
     51a:	09 95       	icall
     51c:	0f 90       	pop	r0
     51e:	0f 90       	pop	r0
     520:	05 c0       	rjmp	.+10     	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     522:	c2 e0       	ldi	r28, 0x02	; 2
     524:	03 c0       	rjmp	.+6      	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     526:	c3 e0       	ldi	r28, 0x03	; 3
     528:	01 c0       	rjmp	.+2      	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     52a:	c0 e0       	ldi	r28, 0x00	; 0
     52c:	8c 2f       	mov	r24, r28
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	1f 91       	pop	r17
     534:	0f 91       	pop	r16
     536:	ff 90       	pop	r15
     538:	ef 90       	pop	r14
     53a:	df 90       	pop	r13
     53c:	cf 90       	pop	r12
     53e:	08 95       	ret

00000540 <ds3231_get_time>:
     540:	cf 92       	push	r12
     542:	df 92       	push	r13
     544:	ef 92       	push	r14
     546:	ff 92       	push	r15
     548:	1f 93       	push	r17
     54a:	cf 93       	push	r28
     54c:	df 93       	push	r29
     54e:	cd b7       	in	r28, 0x3d	; 61
     550:	de b7       	in	r29, 0x3e	; 62
     552:	27 97       	sbiw	r28, 0x07	; 7
     554:	0f b6       	in	r0, 0x3f	; 63
     556:	f8 94       	cli
     558:	de bf       	out	0x3e, r29	; 62
     55a:	0f be       	out	0x3f, r0	; 63
     55c:	cd bf       	out	0x3d, r28	; 61
     55e:	00 97       	sbiw	r24, 0x00	; 0
     560:	09 f4       	brne	.+2      	; 0x564 <ds3231_get_time+0x24>
     562:	79 c0       	rjmp	.+242    	; 0x656 <ds3231_get_time+0x116>
     564:	dc 01       	movw	r26, r24
     566:	1e 96       	adiw	r26, 0x0e	; 14
     568:	1c 91       	ld	r17, X
     56a:	1e 97       	sbiw	r26, 0x0e	; 14
     56c:	11 30       	cpi	r17, 0x01	; 1
     56e:	09 f0       	breq	.+2      	; 0x572 <ds3231_get_time+0x32>
     570:	74 c0       	rjmp	.+232    	; 0x65a <ds3231_get_time+0x11a>
     572:	6b 01       	movw	r12, r22
     574:	7c 01       	movw	r14, r24
     576:	67 2b       	or	r22, r23
     578:	69 f4       	brne	.+26     	; 0x594 <ds3231_get_time+0x54>
     57a:	80 e0       	ldi	r24, 0x00	; 0
     57c:	91 e0       	ldi	r25, 0x01	; 1
     57e:	9f 93       	push	r25
     580:	8f 93       	push	r24
     582:	18 96       	adiw	r26, 0x08	; 8
     584:	ed 91       	ld	r30, X+
     586:	fc 91       	ld	r31, X
     588:	19 97       	sbiw	r26, 0x09	; 9
     58a:	09 95       	icall
     58c:	0f 90       	pop	r0
     58e:	0f 90       	pop	r0
     590:	12 e0       	ldi	r17, 0x02	; 2
     592:	64 c0       	rjmp	.+200    	; 0x65c <ds3231_get_time+0x11c>
     594:	ae 01       	movw	r20, r28
     596:	4f 5f       	subi	r20, 0xFF	; 255
     598:	5f 4f       	sbci	r21, 0xFF	; 255
     59a:	87 e0       	ldi	r24, 0x07	; 7
     59c:	fa 01       	movw	r30, r20
     59e:	11 92       	st	Z+, r1
     5a0:	8a 95       	dec	r24
     5a2:	e9 f7       	brne	.-6      	; 0x59e <ds3231_get_time+0x5e>
     5a4:	27 e0       	ldi	r18, 0x07	; 7
     5a6:	60 e0       	ldi	r22, 0x00	; 0
     5a8:	cd 01       	movw	r24, r26
     5aa:	97 dd       	rcall	.-1234   	; 0xda <a_ds3231_iic_multiple_read>
     5ac:	88 23       	and	r24, r24
     5ae:	69 f0       	breq	.+26     	; 0x5ca <ds3231_get_time+0x8a>
     5b0:	85 e6       	ldi	r24, 0x65	; 101
     5b2:	93 e0       	ldi	r25, 0x03	; 3
     5b4:	9f 93       	push	r25
     5b6:	8f 93       	push	r24
     5b8:	d7 01       	movw	r26, r14
     5ba:	18 96       	adiw	r26, 0x08	; 8
     5bc:	ed 91       	ld	r30, X+
     5be:	fc 91       	ld	r31, X
     5c0:	19 97       	sbiw	r26, 0x09	; 9
     5c2:	09 95       	icall
     5c4:	0f 90       	pop	r0
     5c6:	0f 90       	pop	r0
     5c8:	49 c0       	rjmp	.+146    	; 0x65c <ds3231_get_time+0x11c>
     5ca:	8f 81       	ldd	r24, Y+7	; 0x07
     5cc:	a7 dd       	rcall	.-1202   	; 0x11c <a_ds3231_bcd2hex>
     5ce:	9e 81       	ldd	r25, Y+6	; 0x06
     5d0:	49 2f       	mov	r20, r25
     5d2:	44 1f       	adc	r20, r20
     5d4:	44 27       	eor	r20, r20
     5d6:	44 1f       	adc	r20, r20
     5d8:	28 2f       	mov	r18, r24
     5da:	30 e0       	ldi	r19, 0x00	; 0
     5dc:	2a 53       	subi	r18, 0x3A	; 58
     5de:	38 4f       	sbci	r19, 0xF8	; 248
     5e0:	b4 e6       	ldi	r27, 0x64	; 100
     5e2:	4b 9f       	mul	r20, r27
     5e4:	20 0d       	add	r18, r0
     5e6:	31 1d       	adc	r19, r1
     5e8:	11 24       	eor	r1, r1
     5ea:	f6 01       	movw	r30, r12
     5ec:	31 83       	std	Z+1, r19	; 0x01
     5ee:	20 83       	st	Z, r18
     5f0:	89 2f       	mov	r24, r25
     5f2:	8f 71       	andi	r24, 0x1F	; 31
     5f4:	93 dd       	rcall	.-1242   	; 0x11c <a_ds3231_bcd2hex>
     5f6:	d6 01       	movw	r26, r12
     5f8:	12 96       	adiw	r26, 0x02	; 2
     5fa:	8c 93       	st	X, r24
     5fc:	8c 81       	ldd	r24, Y+4	; 0x04
     5fe:	8e dd       	rcall	.-1252   	; 0x11c <a_ds3231_bcd2hex>
     600:	f6 01       	movw	r30, r12
     602:	83 83       	std	Z+3, r24	; 0x03
     604:	8d 81       	ldd	r24, Y+5	; 0x05
     606:	8a dd       	rcall	.-1260   	; 0x11c <a_ds3231_bcd2hex>
     608:	d6 01       	movw	r26, r12
     60a:	14 96       	adiw	r26, 0x04	; 4
     60c:	8c 93       	st	X, r24
     60e:	14 97       	sbiw	r26, 0x04	; 4
     610:	8b 81       	ldd	r24, Y+3	; 0x03
     612:	85 fb       	bst	r24, 5
     614:	99 27       	eor	r25, r25
     616:	90 f9       	bld	r25, 0
     618:	19 96       	adiw	r26, 0x09	; 9
     61a:	9c 93       	st	X, r25
     61c:	19 97       	sbiw	r26, 0x09	; 9
     61e:	86 fb       	bst	r24, 6
     620:	99 27       	eor	r25, r25
     622:	90 f9       	bld	r25, 0
     624:	18 96       	adiw	r26, 0x08	; 8
     626:	9c 93       	st	X, r25
     628:	91 30       	cpi	r25, 0x01	; 1
     62a:	29 f4       	brne	.+10     	; 0x636 <ds3231_get_time+0xf6>
     62c:	8f 71       	andi	r24, 0x1F	; 31
     62e:	76 dd       	rcall	.-1300   	; 0x11c <a_ds3231_bcd2hex>
     630:	f6 01       	movw	r30, r12
     632:	85 83       	std	Z+5, r24	; 0x05
     634:	05 c0       	rjmp	.+10     	; 0x640 <ds3231_get_time+0x100>
     636:	8f 73       	andi	r24, 0x3F	; 63
     638:	71 dd       	rcall	.-1310   	; 0x11c <a_ds3231_bcd2hex>
     63a:	d6 01       	movw	r26, r12
     63c:	15 96       	adiw	r26, 0x05	; 5
     63e:	8c 93       	st	X, r24
     640:	8a 81       	ldd	r24, Y+2	; 0x02
     642:	6c dd       	rcall	.-1320   	; 0x11c <a_ds3231_bcd2hex>
     644:	f6 01       	movw	r30, r12
     646:	86 83       	std	Z+6, r24	; 0x06
     648:	89 81       	ldd	r24, Y+1	; 0x01
     64a:	68 dd       	rcall	.-1328   	; 0x11c <a_ds3231_bcd2hex>
     64c:	d6 01       	movw	r26, r12
     64e:	17 96       	adiw	r26, 0x07	; 7
     650:	8c 93       	st	X, r24
     652:	10 e0       	ldi	r17, 0x00	; 0
     654:	03 c0       	rjmp	.+6      	; 0x65c <ds3231_get_time+0x11c>
     656:	12 e0       	ldi	r17, 0x02	; 2
     658:	01 c0       	rjmp	.+2      	; 0x65c <ds3231_get_time+0x11c>
     65a:	13 e0       	ldi	r17, 0x03	; 3
     65c:	81 2f       	mov	r24, r17
     65e:	27 96       	adiw	r28, 0x07	; 7
     660:	0f b6       	in	r0, 0x3f	; 63
     662:	f8 94       	cli
     664:	de bf       	out	0x3e, r29	; 62
     666:	0f be       	out	0x3f, r0	; 63
     668:	cd bf       	out	0x3d, r28	; 61
     66a:	df 91       	pop	r29
     66c:	cf 91       	pop	r28
     66e:	1f 91       	pop	r17
     670:	ff 90       	pop	r15
     672:	ef 90       	pop	r14
     674:	df 90       	pop	r13
     676:	cf 90       	pop	r12
     678:	08 95       	ret

0000067a <ds3231_set_oscillator>:
     67a:	ef 92       	push	r14
     67c:	ff 92       	push	r15
     67e:	0f 93       	push	r16
     680:	1f 93       	push	r17
     682:	cf 93       	push	r28
     684:	df 93       	push	r29
     686:	1f 92       	push	r1
     688:	cd b7       	in	r28, 0x3d	; 61
     68a:	de b7       	in	r29, 0x3e	; 62
     68c:	00 97       	sbiw	r24, 0x00	; 0
     68e:	b9 f1       	breq	.+110    	; 0x6fe <ds3231_set_oscillator+0x84>
     690:	dc 01       	movw	r26, r24
     692:	1e 96       	adiw	r26, 0x0e	; 14
     694:	1c 91       	ld	r17, X
     696:	11 30       	cpi	r17, 0x01	; 1
     698:	a1 f5       	brne	.+104    	; 0x702 <ds3231_set_oscillator+0x88>
     69a:	06 2f       	mov	r16, r22
     69c:	7c 01       	movw	r14, r24
     69e:	21 e0       	ldi	r18, 0x01	; 1
     6a0:	ae 01       	movw	r20, r28
     6a2:	4f 5f       	subi	r20, 0xFF	; 255
     6a4:	5f 4f       	sbci	r21, 0xFF	; 255
     6a6:	6e e0       	ldi	r22, 0x0E	; 14
     6a8:	18 dd       	rcall	.-1488   	; 0xda <a_ds3231_iic_multiple_read>
     6aa:	88 23       	and	r24, r24
     6ac:	69 f0       	breq	.+26     	; 0x6c8 <ds3231_set_oscillator+0x4e>
     6ae:	8f e7       	ldi	r24, 0x7F	; 127
     6b0:	94 e0       	ldi	r25, 0x04	; 4
     6b2:	9f 93       	push	r25
     6b4:	8f 93       	push	r24
     6b6:	d7 01       	movw	r26, r14
     6b8:	18 96       	adiw	r26, 0x08	; 8
     6ba:	ed 91       	ld	r30, X+
     6bc:	fc 91       	ld	r31, X
     6be:	19 97       	sbiw	r26, 0x09	; 9
     6c0:	09 95       	icall
     6c2:	0f 90       	pop	r0
     6c4:	0f 90       	pop	r0
     6c6:	20 c0       	rjmp	.+64     	; 0x708 <ds3231_set_oscillator+0x8e>
     6c8:	49 81       	ldd	r20, Y+1	; 0x01
     6ca:	4f 77       	andi	r20, 0x7F	; 127
     6cc:	00 23       	and	r16, r16
     6ce:	11 f0       	breq	.+4      	; 0x6d4 <ds3231_set_oscillator+0x5a>
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	01 c0       	rjmp	.+2      	; 0x6d6 <ds3231_set_oscillator+0x5c>
     6d4:	80 e8       	ldi	r24, 0x80	; 128
     6d6:	48 2b       	or	r20, r24
     6d8:	49 83       	std	Y+1, r20	; 0x01
     6da:	6e e0       	ldi	r22, 0x0E	; 14
     6dc:	c7 01       	movw	r24, r14
     6de:	e2 dc       	rcall	.-1596   	; 0xa4 <a_ds3231_iic_write>
     6e0:	88 23       	and	r24, r24
     6e2:	89 f0       	breq	.+34     	; 0x706 <ds3231_set_oscillator+0x8c>
     6e4:	8d e9       	ldi	r24, 0x9D	; 157
     6e6:	94 e0       	ldi	r25, 0x04	; 4
     6e8:	9f 93       	push	r25
     6ea:	8f 93       	push	r24
     6ec:	d7 01       	movw	r26, r14
     6ee:	18 96       	adiw	r26, 0x08	; 8
     6f0:	ed 91       	ld	r30, X+
     6f2:	fc 91       	ld	r31, X
     6f4:	19 97       	sbiw	r26, 0x09	; 9
     6f6:	09 95       	icall
     6f8:	0f 90       	pop	r0
     6fa:	0f 90       	pop	r0
     6fc:	05 c0       	rjmp	.+10     	; 0x708 <ds3231_set_oscillator+0x8e>
     6fe:	12 e0       	ldi	r17, 0x02	; 2
     700:	03 c0       	rjmp	.+6      	; 0x708 <ds3231_set_oscillator+0x8e>
     702:	13 e0       	ldi	r17, 0x03	; 3
     704:	01 c0       	rjmp	.+2      	; 0x708 <ds3231_set_oscillator+0x8e>
     706:	10 e0       	ldi	r17, 0x00	; 0
     708:	81 2f       	mov	r24, r17
     70a:	0f 90       	pop	r0
     70c:	df 91       	pop	r29
     70e:	cf 91       	pop	r28
     710:	1f 91       	pop	r17
     712:	0f 91       	pop	r16
     714:	ff 90       	pop	r15
     716:	ef 90       	pop	r14
     718:	08 95       	ret

0000071a <ds3231_set_alarm_interrupt>:
     71a:	df 92       	push	r13
     71c:	ef 92       	push	r14
     71e:	ff 92       	push	r15
     720:	0f 93       	push	r16
     722:	1f 93       	push	r17
     724:	cf 93       	push	r28
     726:	df 93       	push	r29
     728:	1f 92       	push	r1
     72a:	cd b7       	in	r28, 0x3d	; 61
     72c:	de b7       	in	r29, 0x3e	; 62
     72e:	00 97       	sbiw	r24, 0x00	; 0
     730:	09 f4       	brne	.+2      	; 0x734 <ds3231_set_alarm_interrupt+0x1a>
     732:	44 c0       	rjmp	.+136    	; 0x7bc <ds3231_set_alarm_interrupt+0xa2>
     734:	dc 01       	movw	r26, r24
     736:	1e 96       	adiw	r26, 0x0e	; 14
     738:	1c 91       	ld	r17, X
     73a:	11 30       	cpi	r17, 0x01	; 1
     73c:	09 f0       	breq	.+2      	; 0x740 <ds3231_set_alarm_interrupt+0x26>
     73e:	40 c0       	rjmp	.+128    	; 0x7c0 <ds3231_set_alarm_interrupt+0xa6>
     740:	04 2f       	mov	r16, r20
     742:	d6 2e       	mov	r13, r22
     744:	7c 01       	movw	r14, r24
     746:	21 e0       	ldi	r18, 0x01	; 1
     748:	ae 01       	movw	r20, r28
     74a:	4f 5f       	subi	r20, 0xFF	; 255
     74c:	5f 4f       	sbci	r21, 0xFF	; 255
     74e:	6e e0       	ldi	r22, 0x0E	; 14
     750:	c4 dc       	rcall	.-1656   	; 0xda <a_ds3231_iic_multiple_read>
     752:	88 23       	and	r24, r24
     754:	69 f0       	breq	.+26     	; 0x770 <ds3231_set_alarm_interrupt+0x56>
     756:	8f e7       	ldi	r24, 0x7F	; 127
     758:	94 e0       	ldi	r25, 0x04	; 4
     75a:	9f 93       	push	r25
     75c:	8f 93       	push	r24
     75e:	d7 01       	movw	r26, r14
     760:	18 96       	adiw	r26, 0x08	; 8
     762:	ed 91       	ld	r30, X+
     764:	fc 91       	ld	r31, X
     766:	19 97       	sbiw	r26, 0x09	; 9
     768:	09 95       	icall
     76a:	0f 90       	pop	r0
     76c:	0f 90       	pop	r0
     76e:	2b c0       	rjmp	.+86     	; 0x7c6 <ds3231_set_alarm_interrupt+0xac>
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	90 e0       	ldi	r25, 0x00	; 0
     774:	0d 2c       	mov	r0, r13
     776:	02 c0       	rjmp	.+4      	; 0x77c <ds3231_set_alarm_interrupt+0x62>
     778:	88 0f       	add	r24, r24
     77a:	99 1f       	adc	r25, r25
     77c:	0a 94       	dec	r0
     77e:	e2 f7       	brpl	.-8      	; 0x778 <ds3231_set_alarm_interrupt+0x5e>
     780:	80 95       	com	r24
     782:	49 81       	ldd	r20, Y+1	; 0x01
     784:	48 23       	and	r20, r24
     786:	80 2f       	mov	r24, r16
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	02 c0       	rjmp	.+4      	; 0x790 <ds3231_set_alarm_interrupt+0x76>
     78c:	88 0f       	add	r24, r24
     78e:	99 1f       	adc	r25, r25
     790:	da 94       	dec	r13
     792:	e2 f7       	brpl	.-8      	; 0x78c <ds3231_set_alarm_interrupt+0x72>
     794:	48 2b       	or	r20, r24
     796:	49 83       	std	Y+1, r20	; 0x01
     798:	6e e0       	ldi	r22, 0x0E	; 14
     79a:	c7 01       	movw	r24, r14
     79c:	83 dc       	rcall	.-1786   	; 0xa4 <a_ds3231_iic_write>
     79e:	88 23       	and	r24, r24
     7a0:	89 f0       	breq	.+34     	; 0x7c4 <ds3231_set_alarm_interrupt+0xaa>
     7a2:	8d e9       	ldi	r24, 0x9D	; 157
     7a4:	94 e0       	ldi	r25, 0x04	; 4
     7a6:	9f 93       	push	r25
     7a8:	8f 93       	push	r24
     7aa:	d7 01       	movw	r26, r14
     7ac:	18 96       	adiw	r26, 0x08	; 8
     7ae:	ed 91       	ld	r30, X+
     7b0:	fc 91       	ld	r31, X
     7b2:	19 97       	sbiw	r26, 0x09	; 9
     7b4:	09 95       	icall
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
     7ba:	05 c0       	rjmp	.+10     	; 0x7c6 <ds3231_set_alarm_interrupt+0xac>
     7bc:	12 e0       	ldi	r17, 0x02	; 2
     7be:	03 c0       	rjmp	.+6      	; 0x7c6 <ds3231_set_alarm_interrupt+0xac>
     7c0:	13 e0       	ldi	r17, 0x03	; 3
     7c2:	01 c0       	rjmp	.+2      	; 0x7c6 <ds3231_set_alarm_interrupt+0xac>
     7c4:	10 e0       	ldi	r17, 0x00	; 0
     7c6:	81 2f       	mov	r24, r17
     7c8:	0f 90       	pop	r0
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	1f 91       	pop	r17
     7d0:	0f 91       	pop	r16
     7d2:	ff 90       	pop	r15
     7d4:	ef 90       	pop	r14
     7d6:	df 90       	pop	r13
     7d8:	08 95       	ret

000007da <ds3231_set_pin>:
     7da:	ef 92       	push	r14
     7dc:	ff 92       	push	r15
     7de:	0f 93       	push	r16
     7e0:	1f 93       	push	r17
     7e2:	cf 93       	push	r28
     7e4:	df 93       	push	r29
     7e6:	1f 92       	push	r1
     7e8:	cd b7       	in	r28, 0x3d	; 61
     7ea:	de b7       	in	r29, 0x3e	; 62
     7ec:	00 97       	sbiw	r24, 0x00	; 0
     7ee:	a9 f1       	breq	.+106    	; 0x85a <ds3231_set_pin+0x80>
     7f0:	dc 01       	movw	r26, r24
     7f2:	1e 96       	adiw	r26, 0x0e	; 14
     7f4:	1c 91       	ld	r17, X
     7f6:	11 30       	cpi	r17, 0x01	; 1
     7f8:	91 f5       	brne	.+100    	; 0x85e <ds3231_set_pin+0x84>
     7fa:	06 2f       	mov	r16, r22
     7fc:	7c 01       	movw	r14, r24
     7fe:	21 e0       	ldi	r18, 0x01	; 1
     800:	ae 01       	movw	r20, r28
     802:	4f 5f       	subi	r20, 0xFF	; 255
     804:	5f 4f       	sbci	r21, 0xFF	; 255
     806:	6e e0       	ldi	r22, 0x0E	; 14
     808:	68 dc       	rcall	.-1840   	; 0xda <a_ds3231_iic_multiple_read>
     80a:	88 23       	and	r24, r24
     80c:	69 f0       	breq	.+26     	; 0x828 <ds3231_set_pin+0x4e>
     80e:	8f e7       	ldi	r24, 0x7F	; 127
     810:	94 e0       	ldi	r25, 0x04	; 4
     812:	9f 93       	push	r25
     814:	8f 93       	push	r24
     816:	d7 01       	movw	r26, r14
     818:	18 96       	adiw	r26, 0x08	; 8
     81a:	ed 91       	ld	r30, X+
     81c:	fc 91       	ld	r31, X
     81e:	19 97       	sbiw	r26, 0x09	; 9
     820:	09 95       	icall
     822:	0f 90       	pop	r0
     824:	0f 90       	pop	r0
     826:	1e c0       	rjmp	.+60     	; 0x864 <ds3231_set_pin+0x8a>
     828:	49 81       	ldd	r20, Y+1	; 0x01
     82a:	4b 7f       	andi	r20, 0xFB	; 251
     82c:	60 2f       	mov	r22, r16
     82e:	66 0f       	add	r22, r22
     830:	66 0f       	add	r22, r22
     832:	46 2b       	or	r20, r22
     834:	49 83       	std	Y+1, r20	; 0x01
     836:	6e e0       	ldi	r22, 0x0E	; 14
     838:	c7 01       	movw	r24, r14
     83a:	34 dc       	rcall	.-1944   	; 0xa4 <a_ds3231_iic_write>
     83c:	88 23       	and	r24, r24
     83e:	89 f0       	breq	.+34     	; 0x862 <ds3231_set_pin+0x88>
     840:	8d e9       	ldi	r24, 0x9D	; 157
     842:	94 e0       	ldi	r25, 0x04	; 4
     844:	9f 93       	push	r25
     846:	8f 93       	push	r24
     848:	d7 01       	movw	r26, r14
     84a:	18 96       	adiw	r26, 0x08	; 8
     84c:	ed 91       	ld	r30, X+
     84e:	fc 91       	ld	r31, X
     850:	19 97       	sbiw	r26, 0x09	; 9
     852:	09 95       	icall
     854:	0f 90       	pop	r0
     856:	0f 90       	pop	r0
     858:	05 c0       	rjmp	.+10     	; 0x864 <ds3231_set_pin+0x8a>
     85a:	12 e0       	ldi	r17, 0x02	; 2
     85c:	03 c0       	rjmp	.+6      	; 0x864 <ds3231_set_pin+0x8a>
     85e:	13 e0       	ldi	r17, 0x03	; 3
     860:	01 c0       	rjmp	.+2      	; 0x864 <ds3231_set_pin+0x8a>
     862:	10 e0       	ldi	r17, 0x00	; 0
     864:	81 2f       	mov	r24, r17
     866:	0f 90       	pop	r0
     868:	df 91       	pop	r29
     86a:	cf 91       	pop	r28
     86c:	1f 91       	pop	r17
     86e:	0f 91       	pop	r16
     870:	ff 90       	pop	r15
     872:	ef 90       	pop	r14
     874:	08 95       	ret

00000876 <ds3231_set_square_wave>:
     876:	ef 92       	push	r14
     878:	ff 92       	push	r15
     87a:	0f 93       	push	r16
     87c:	1f 93       	push	r17
     87e:	cf 93       	push	r28
     880:	df 93       	push	r29
     882:	1f 92       	push	r1
     884:	cd b7       	in	r28, 0x3d	; 61
     886:	de b7       	in	r29, 0x3e	; 62
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	b1 f1       	breq	.+108    	; 0x8f8 <ds3231_set_square_wave+0x82>
     88c:	dc 01       	movw	r26, r24
     88e:	1e 96       	adiw	r26, 0x0e	; 14
     890:	1c 91       	ld	r17, X
     892:	11 30       	cpi	r17, 0x01	; 1
     894:	99 f5       	brne	.+102    	; 0x8fc <ds3231_set_square_wave+0x86>
     896:	06 2f       	mov	r16, r22
     898:	7c 01       	movw	r14, r24
     89a:	21 e0       	ldi	r18, 0x01	; 1
     89c:	ae 01       	movw	r20, r28
     89e:	4f 5f       	subi	r20, 0xFF	; 255
     8a0:	5f 4f       	sbci	r21, 0xFF	; 255
     8a2:	6e e0       	ldi	r22, 0x0E	; 14
     8a4:	1a dc       	rcall	.-1996   	; 0xda <a_ds3231_iic_multiple_read>
     8a6:	88 23       	and	r24, r24
     8a8:	69 f0       	breq	.+26     	; 0x8c4 <ds3231_set_square_wave+0x4e>
     8aa:	8f e7       	ldi	r24, 0x7F	; 127
     8ac:	94 e0       	ldi	r25, 0x04	; 4
     8ae:	9f 93       	push	r25
     8b0:	8f 93       	push	r24
     8b2:	d7 01       	movw	r26, r14
     8b4:	18 96       	adiw	r26, 0x08	; 8
     8b6:	ed 91       	ld	r30, X+
     8b8:	fc 91       	ld	r31, X
     8ba:	19 97       	sbiw	r26, 0x09	; 9
     8bc:	09 95       	icall
     8be:	0f 90       	pop	r0
     8c0:	0f 90       	pop	r0
     8c2:	1f c0       	rjmp	.+62     	; 0x902 <__stack+0x3>
     8c4:	49 81       	ldd	r20, Y+1	; 0x01
     8c6:	4f 7b       	andi	r20, 0xBF	; 191
     8c8:	b0 e4       	ldi	r27, 0x40	; 64
     8ca:	0b 9f       	mul	r16, r27
     8cc:	c0 01       	movw	r24, r0
     8ce:	11 24       	eor	r1, r1
     8d0:	48 2b       	or	r20, r24
     8d2:	49 83       	std	Y+1, r20	; 0x01
     8d4:	6e e0       	ldi	r22, 0x0E	; 14
     8d6:	c7 01       	movw	r24, r14
     8d8:	e5 db       	rcall	.-2102   	; 0xa4 <a_ds3231_iic_write>
     8da:	88 23       	and	r24, r24
     8dc:	89 f0       	breq	.+34     	; 0x900 <__stack+0x1>
     8de:	8d e9       	ldi	r24, 0x9D	; 157
     8e0:	94 e0       	ldi	r25, 0x04	; 4
     8e2:	9f 93       	push	r25
     8e4:	8f 93       	push	r24
     8e6:	d7 01       	movw	r26, r14
     8e8:	18 96       	adiw	r26, 0x08	; 8
     8ea:	ed 91       	ld	r30, X+
     8ec:	fc 91       	ld	r31, X
     8ee:	19 97       	sbiw	r26, 0x09	; 9
     8f0:	09 95       	icall
     8f2:	0f 90       	pop	r0
     8f4:	0f 90       	pop	r0
     8f6:	05 c0       	rjmp	.+10     	; 0x902 <__stack+0x3>
     8f8:	12 e0       	ldi	r17, 0x02	; 2
     8fa:	03 c0       	rjmp	.+6      	; 0x902 <__stack+0x3>
     8fc:	13 e0       	ldi	r17, 0x03	; 3
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <__stack+0x3>
     900:	10 e0       	ldi	r17, 0x00	; 0
     902:	81 2f       	mov	r24, r17
     904:	0f 90       	pop	r0
     906:	df 91       	pop	r29
     908:	cf 91       	pop	r28
     90a:	1f 91       	pop	r17
     90c:	0f 91       	pop	r16
     90e:	ff 90       	pop	r15
     910:	ef 90       	pop	r14
     912:	08 95       	ret

00000914 <ds3231_set_aging_offset>:
     914:	0f 93       	push	r16
     916:	1f 93       	push	r17
     918:	cf 93       	push	r28
     91a:	00 97       	sbiw	r24, 0x00	; 0
     91c:	c1 f0       	breq	.+48     	; 0x94e <ds3231_set_aging_offset+0x3a>
     91e:	dc 01       	movw	r26, r24
     920:	1e 96       	adiw	r26, 0x0e	; 14
     922:	cc 91       	ld	r28, X
     924:	c1 30       	cpi	r28, 0x01	; 1
     926:	a9 f4       	brne	.+42     	; 0x952 <ds3231_set_aging_offset+0x3e>
     928:	46 2f       	mov	r20, r22
     92a:	8c 01       	movw	r16, r24
     92c:	60 e1       	ldi	r22, 0x10	; 16
     92e:	ba db       	rcall	.-2188   	; 0xa4 <a_ds3231_iic_write>
     930:	88 23       	and	r24, r24
     932:	89 f0       	breq	.+34     	; 0x956 <ds3231_set_aging_offset+0x42>
     934:	82 e1       	ldi	r24, 0x12	; 18
     936:	95 e0       	ldi	r25, 0x05	; 5
     938:	9f 93       	push	r25
     93a:	8f 93       	push	r24
     93c:	d8 01       	movw	r26, r16
     93e:	18 96       	adiw	r26, 0x08	; 8
     940:	ed 91       	ld	r30, X+
     942:	fc 91       	ld	r31, X
     944:	19 97       	sbiw	r26, 0x09	; 9
     946:	09 95       	icall
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	05 c0       	rjmp	.+10     	; 0x958 <ds3231_set_aging_offset+0x44>
     94e:	c2 e0       	ldi	r28, 0x02	; 2
     950:	03 c0       	rjmp	.+6      	; 0x958 <ds3231_set_aging_offset+0x44>
     952:	c3 e0       	ldi	r28, 0x03	; 3
     954:	01 c0       	rjmp	.+2      	; 0x958 <ds3231_set_aging_offset+0x44>
     956:	c0 e0       	ldi	r28, 0x00	; 0
     958:	8c 2f       	mov	r24, r28
     95a:	cf 91       	pop	r28
     95c:	1f 91       	pop	r17
     95e:	0f 91       	pop	r16
     960:	08 95       	ret

00000962 <ds3231_aging_offset_convert_to_register>:
     962:	cf 93       	push	r28
     964:	df 93       	push	r29
     966:	00 97       	sbiw	r24, 0x00	; 0
     968:	81 f0       	breq	.+32     	; 0x98a <ds3231_aging_offset_convert_to_register+0x28>
     96a:	fc 01       	movw	r30, r24
     96c:	86 85       	ldd	r24, Z+14	; 0x0e
     96e:	81 30       	cpi	r24, 0x01	; 1
     970:	71 f4       	brne	.+28     	; 0x98e <ds3231_aging_offset_convert_to_register+0x2c>
     972:	e9 01       	movw	r28, r18
     974:	cb 01       	movw	r24, r22
     976:	ba 01       	movw	r22, r20
     978:	2f e8       	ldi	r18, 0x8F	; 143
     97a:	32 ec       	ldi	r19, 0xC2	; 194
     97c:	45 ef       	ldi	r20, 0xF5	; 245
     97e:	5d e3       	ldi	r21, 0x3D	; 61
     980:	36 d5       	rcall	.+2668   	; 0x13ee <__divsf3>
     982:	9d d5       	rcall	.+2874   	; 0x14be <__fixsfsi>
     984:	68 83       	st	Y, r22
     986:	80 e0       	ldi	r24, 0x00	; 0
     988:	03 c0       	rjmp	.+6      	; 0x990 <ds3231_aging_offset_convert_to_register+0x2e>
     98a:	82 e0       	ldi	r24, 0x02	; 2
     98c:	01 c0       	rjmp	.+2      	; 0x990 <ds3231_aging_offset_convert_to_register+0x2e>
     98e:	83 e0       	ldi	r24, 0x03	; 3
     990:	df 91       	pop	r29
     992:	cf 91       	pop	r28
     994:	08 95       	ret

00000996 <ds3231_init>:
     996:	ff 92       	push	r15
     998:	0f 93       	push	r16
     99a:	1f 93       	push	r17
     99c:	cf 93       	push	r28
     99e:	df 93       	push	r29
     9a0:	1f 92       	push	r1
     9a2:	cd b7       	in	r28, 0x3d	; 61
     9a4:	de b7       	in	r29, 0x3e	; 62
     9a6:	00 97       	sbiw	r24, 0x00	; 0
     9a8:	09 f4       	brne	.+2      	; 0x9ac <ds3231_init+0x16>
     9aa:	d1 c0       	rjmp	.+418    	; 0xb4e <ds3231_init+0x1b8>
     9ac:	dc 01       	movw	r26, r24
     9ae:	18 96       	adiw	r26, 0x08	; 8
     9b0:	2d 91       	ld	r18, X+
     9b2:	3c 91       	ld	r19, X
     9b4:	19 97       	sbiw	r26, 0x09	; 9
     9b6:	21 15       	cp	r18, r1
     9b8:	31 05       	cpc	r19, r1
     9ba:	09 f4       	brne	.+2      	; 0x9be <ds3231_init+0x28>
     9bc:	cc c0       	rjmp	.+408    	; 0xb56 <ds3231_init+0x1c0>
     9be:	8c 01       	movw	r16, r24
     9c0:	ed 91       	ld	r30, X+
     9c2:	fc 91       	ld	r31, X
     9c4:	30 97       	sbiw	r30, 0x00	; 0
     9c6:	69 f4       	brne	.+26     	; 0x9e2 <ds3231_init+0x4c>
     9c8:	8d e4       	ldi	r24, 0x4D	; 77
     9ca:	95 e0       	ldi	r25, 0x05	; 5
     9cc:	9f 93       	push	r25
     9ce:	8f 93       	push	r24
     9d0:	f9 01       	movw	r30, r18
     9d2:	09 95       	icall
     9d4:	0f 90       	pop	r0
     9d6:	0f 90       	pop	r0
     9d8:	0f 2e       	mov	r0, r31
     9da:	f3 e0       	ldi	r31, 0x03	; 3
     9dc:	ff 2e       	mov	r15, r31
     9de:	f0 2d       	mov	r31, r0
     9e0:	be c0       	rjmp	.+380    	; 0xb5e <ds3231_init+0x1c8>
     9e2:	dc 01       	movw	r26, r24
     9e4:	12 96       	adiw	r26, 0x02	; 2
     9e6:	8d 91       	ld	r24, X+
     9e8:	9c 91       	ld	r25, X
     9ea:	13 97       	sbiw	r26, 0x03	; 3
     9ec:	89 2b       	or	r24, r25
     9ee:	69 f4       	brne	.+26     	; 0xa0a <ds3231_init+0x74>
     9f0:	88 e6       	ldi	r24, 0x68	; 104
     9f2:	95 e0       	ldi	r25, 0x05	; 5
     9f4:	9f 93       	push	r25
     9f6:	8f 93       	push	r24
     9f8:	f9 01       	movw	r30, r18
     9fa:	09 95       	icall
     9fc:	0f 90       	pop	r0
     9fe:	0f 90       	pop	r0
     a00:	0f 2e       	mov	r0, r31
     a02:	f3 e0       	ldi	r31, 0x03	; 3
     a04:	ff 2e       	mov	r15, r31
     a06:	f0 2d       	mov	r31, r0
     a08:	aa c0       	rjmp	.+340    	; 0xb5e <ds3231_init+0x1c8>
     a0a:	d8 01       	movw	r26, r16
     a0c:	14 96       	adiw	r26, 0x04	; 4
     a0e:	8d 91       	ld	r24, X+
     a10:	9c 91       	ld	r25, X
     a12:	15 97       	sbiw	r26, 0x05	; 5
     a14:	89 2b       	or	r24, r25
     a16:	69 f4       	brne	.+26     	; 0xa32 <ds3231_init+0x9c>
     a18:	85 e8       	ldi	r24, 0x85	; 133
     a1a:	95 e0       	ldi	r25, 0x05	; 5
     a1c:	9f 93       	push	r25
     a1e:	8f 93       	push	r24
     a20:	f9 01       	movw	r30, r18
     a22:	09 95       	icall
     a24:	0f 90       	pop	r0
     a26:	0f 90       	pop	r0
     a28:	0f 2e       	mov	r0, r31
     a2a:	f3 e0       	ldi	r31, 0x03	; 3
     a2c:	ff 2e       	mov	r15, r31
     a2e:	f0 2d       	mov	r31, r0
     a30:	96 c0       	rjmp	.+300    	; 0xb5e <ds3231_init+0x1c8>
     a32:	d8 01       	movw	r26, r16
     a34:	16 96       	adiw	r26, 0x06	; 6
     a36:	8d 91       	ld	r24, X+
     a38:	9c 91       	ld	r25, X
     a3a:	17 97       	sbiw	r26, 0x07	; 7
     a3c:	89 2b       	or	r24, r25
     a3e:	69 f4       	brne	.+26     	; 0xa5a <ds3231_init+0xc4>
     a40:	81 ea       	ldi	r24, 0xA1	; 161
     a42:	95 e0       	ldi	r25, 0x05	; 5
     a44:	9f 93       	push	r25
     a46:	8f 93       	push	r24
     a48:	f9 01       	movw	r30, r18
     a4a:	09 95       	icall
     a4c:	0f 90       	pop	r0
     a4e:	0f 90       	pop	r0
     a50:	0f 2e       	mov	r0, r31
     a52:	f3 e0       	ldi	r31, 0x03	; 3
     a54:	ff 2e       	mov	r15, r31
     a56:	f0 2d       	mov	r31, r0
     a58:	82 c0       	rjmp	.+260    	; 0xb5e <ds3231_init+0x1c8>
     a5a:	d8 01       	movw	r26, r16
     a5c:	1c 96       	adiw	r26, 0x0c	; 12
     a5e:	8d 91       	ld	r24, X+
     a60:	9c 91       	ld	r25, X
     a62:	1d 97       	sbiw	r26, 0x0d	; 13
     a64:	89 2b       	or	r24, r25
     a66:	69 f4       	brne	.+26     	; 0xa82 <ds3231_init+0xec>
     a68:	8c eb       	ldi	r24, 0xBC	; 188
     a6a:	95 e0       	ldi	r25, 0x05	; 5
     a6c:	9f 93       	push	r25
     a6e:	8f 93       	push	r24
     a70:	f9 01       	movw	r30, r18
     a72:	09 95       	icall
     a74:	0f 90       	pop	r0
     a76:	0f 90       	pop	r0
     a78:	0f 2e       	mov	r0, r31
     a7a:	f3 e0       	ldi	r31, 0x03	; 3
     a7c:	ff 2e       	mov	r15, r31
     a7e:	f0 2d       	mov	r31, r0
     a80:	6e c0       	rjmp	.+220    	; 0xb5e <ds3231_init+0x1c8>
     a82:	d8 01       	movw	r26, r16
     a84:	1a 96       	adiw	r26, 0x0a	; 10
     a86:	8d 91       	ld	r24, X+
     a88:	9c 91       	ld	r25, X
     a8a:	1b 97       	sbiw	r26, 0x0b	; 11
     a8c:	89 2b       	or	r24, r25
     a8e:	69 f4       	brne	.+26     	; 0xaaa <ds3231_init+0x114>
     a90:	87 ed       	ldi	r24, 0xD7	; 215
     a92:	95 e0       	ldi	r25, 0x05	; 5
     a94:	9f 93       	push	r25
     a96:	8f 93       	push	r24
     a98:	f9 01       	movw	r30, r18
     a9a:	09 95       	icall
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	0f 2e       	mov	r0, r31
     aa2:	f3 e0       	ldi	r31, 0x03	; 3
     aa4:	ff 2e       	mov	r15, r31
     aa6:	f0 2d       	mov	r31, r0
     aa8:	5a c0       	rjmp	.+180    	; 0xb5e <ds3231_init+0x1c8>
     aaa:	09 95       	icall
     aac:	f8 2e       	mov	r15, r24
     aae:	88 23       	and	r24, r24
     ab0:	79 f0       	breq	.+30     	; 0xad0 <ds3231_init+0x13a>
     ab2:	8a ef       	ldi	r24, 0xFA	; 250
     ab4:	95 e0       	ldi	r25, 0x05	; 5
     ab6:	9f 93       	push	r25
     ab8:	8f 93       	push	r24
     aba:	d8 01       	movw	r26, r16
     abc:	18 96       	adiw	r26, 0x08	; 8
     abe:	ed 91       	ld	r30, X+
     ac0:	fc 91       	ld	r31, X
     ac2:	19 97       	sbiw	r26, 0x09	; 9
     ac4:	09 95       	icall
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
     aca:	ff 24       	eor	r15, r15
     acc:	f3 94       	inc	r15
     ace:	47 c0       	rjmp	.+142    	; 0xb5e <ds3231_init+0x1c8>
     ad0:	21 e0       	ldi	r18, 0x01	; 1
     ad2:	ae 01       	movw	r20, r28
     ad4:	4f 5f       	subi	r20, 0xFF	; 255
     ad6:	5f 4f       	sbci	r21, 0xFF	; 255
     ad8:	6f e0       	ldi	r22, 0x0F	; 15
     ada:	c8 01       	movw	r24, r16
     adc:	fe da       	rcall	.-2564   	; 0xda <a_ds3231_iic_multiple_read>
     ade:	88 23       	and	r24, r24
     ae0:	a9 f0       	breq	.+42     	; 0xb0c <ds3231_init+0x176>
     ae2:	8c eb       	ldi	r24, 0xBC	; 188
     ae4:	94 e0       	ldi	r25, 0x04	; 4
     ae6:	9f 93       	push	r25
     ae8:	8f 93       	push	r24
     aea:	d8 01       	movw	r26, r16
     aec:	18 96       	adiw	r26, 0x08	; 8
     aee:	ed 91       	ld	r30, X+
     af0:	fc 91       	ld	r31, X
     af2:	19 97       	sbiw	r26, 0x09	; 9
     af4:	09 95       	icall
     af6:	d8 01       	movw	r26, r16
     af8:	12 96       	adiw	r26, 0x02	; 2
     afa:	ed 91       	ld	r30, X+
     afc:	fc 91       	ld	r31, X
     afe:	13 97       	sbiw	r26, 0x03	; 3
     b00:	09 95       	icall
     b02:	0f 90       	pop	r0
     b04:	0f 90       	pop	r0
     b06:	ff 24       	eor	r15, r15
     b08:	f3 94       	inc	r15
     b0a:	29 c0       	rjmp	.+82     	; 0xb5e <ds3231_init+0x1c8>
     b0c:	49 81       	ldd	r20, Y+1	; 0x01
     b0e:	4f 77       	andi	r20, 0x7F	; 127
     b10:	49 83       	std	Y+1, r20	; 0x01
     b12:	6f e0       	ldi	r22, 0x0F	; 15
     b14:	c8 01       	movw	r24, r16
     b16:	c6 da       	rcall	.-2676   	; 0xa4 <a_ds3231_iic_write>
     b18:	88 23       	and	r24, r24
     b1a:	a9 f0       	breq	.+42     	; 0xb46 <ds3231_init+0x1b0>
     b1c:	84 e1       	ldi	r24, 0x14	; 20
     b1e:	96 e0       	ldi	r25, 0x06	; 6
     b20:	9f 93       	push	r25
     b22:	8f 93       	push	r24
     b24:	d8 01       	movw	r26, r16
     b26:	18 96       	adiw	r26, 0x08	; 8
     b28:	ed 91       	ld	r30, X+
     b2a:	fc 91       	ld	r31, X
     b2c:	19 97       	sbiw	r26, 0x09	; 9
     b2e:	09 95       	icall
     b30:	d8 01       	movw	r26, r16
     b32:	12 96       	adiw	r26, 0x02	; 2
     b34:	ed 91       	ld	r30, X+
     b36:	fc 91       	ld	r31, X
     b38:	13 97       	sbiw	r26, 0x03	; 3
     b3a:	09 95       	icall
     b3c:	0f 90       	pop	r0
     b3e:	0f 90       	pop	r0
     b40:	ff 24       	eor	r15, r15
     b42:	f3 94       	inc	r15
     b44:	0c c0       	rjmp	.+24     	; 0xb5e <ds3231_init+0x1c8>
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	f8 01       	movw	r30, r16
     b4a:	86 87       	std	Z+14, r24	; 0x0e
     b4c:	08 c0       	rjmp	.+16     	; 0xb5e <ds3231_init+0x1c8>
     b4e:	68 94       	set
     b50:	ff 24       	eor	r15, r15
     b52:	f1 f8       	bld	r15, 1
     b54:	04 c0       	rjmp	.+8      	; 0xb5e <ds3231_init+0x1c8>
     b56:	0f 2e       	mov	r0, r31
     b58:	f3 e0       	ldi	r31, 0x03	; 3
     b5a:	ff 2e       	mov	r15, r31
     b5c:	f0 2d       	mov	r31, r0
     b5e:	8f 2d       	mov	r24, r15
     b60:	0f 90       	pop	r0
     b62:	df 91       	pop	r29
     b64:	cf 91       	pop	r28
     b66:	1f 91       	pop	r17
     b68:	0f 91       	pop	r16
     b6a:	ff 90       	pop	r15
     b6c:	08 95       	ret

00000b6e <ds3231_deinit>:
     b6e:	1f 93       	push	r17
     b70:	cf 93       	push	r28
     b72:	df 93       	push	r29
     b74:	00 97       	sbiw	r24, 0x00	; 0
     b76:	c1 f0       	breq	.+48     	; 0xba8 <ds3231_deinit+0x3a>
     b78:	fc 01       	movw	r30, r24
     b7a:	16 85       	ldd	r17, Z+14	; 0x0e
     b7c:	11 30       	cpi	r17, 0x01	; 1
     b7e:	b1 f4       	brne	.+44     	; 0xbac <ds3231_deinit+0x3e>
     b80:	ec 01       	movw	r28, r24
     b82:	02 80       	ldd	r0, Z+2	; 0x02
     b84:	f3 81       	ldd	r31, Z+3	; 0x03
     b86:	e0 2d       	mov	r30, r0
     b88:	09 95       	icall
     b8a:	88 23       	and	r24, r24
     b8c:	59 f0       	breq	.+22     	; 0xba4 <ds3231_deinit+0x36>
     b8e:	82 e3       	ldi	r24, 0x32	; 50
     b90:	96 e0       	ldi	r25, 0x06	; 6
     b92:	9f 93       	push	r25
     b94:	8f 93       	push	r24
     b96:	e8 85       	ldd	r30, Y+8	; 0x08
     b98:	f9 85       	ldd	r31, Y+9	; 0x09
     b9a:	09 95       	icall
     b9c:	0f 90       	pop	r0
     b9e:	0f 90       	pop	r0
     ba0:	81 2f       	mov	r24, r17
     ba2:	05 c0       	rjmp	.+10     	; 0xbae <ds3231_deinit+0x40>
     ba4:	1e 86       	std	Y+14, r1	; 0x0e
     ba6:	03 c0       	rjmp	.+6      	; 0xbae <ds3231_deinit+0x40>
     ba8:	82 e0       	ldi	r24, 0x02	; 2
     baa:	01 c0       	rjmp	.+2      	; 0xbae <ds3231_deinit+0x40>
     bac:	83 e0       	ldi	r24, 0x03	; 3
     bae:	df 91       	pop	r29
     bb0:	cf 91       	pop	r28
     bb2:	1f 91       	pop	r17
     bb4:	08 95       	ret

00000bb6 <ds3231_set_32khz_output>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t ds3231_set_32khz_output(ds3231_handle_t *handle, ds3231_bool_t enable)
{
     bb6:	ef 92       	push	r14
     bb8:	ff 92       	push	r15
     bba:	0f 93       	push	r16
     bbc:	1f 93       	push	r17
     bbe:	cf 93       	push	r28
     bc0:	df 93       	push	r29
     bc2:	1f 92       	push	r1
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                      /* check handle */
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	b1 f1       	breq	.+108    	; 0xc38 <ds3231_set_32khz_output+0x82>
    {
        return 2;                                                                            /* return error */
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
     bcc:	dc 01       	movw	r26, r24
     bce:	1e 96       	adiw	r26, 0x0e	; 14
     bd0:	1c 91       	ld	r17, X
     bd2:	11 30       	cpi	r17, 0x01	; 1
     bd4:	99 f5       	brne	.+102    	; 0xc3c <ds3231_set_32khz_output+0x86>
     bd6:	06 2f       	mov	r16, r22
     bd8:	7c 01       	movw	r14, r24
    {
        return 3;                                                                            /* return error */
    }
    
    res = a_ds3231_iic_multiple_read(handle, DS3231_REG_STATUS, (uint8_t *)&prev, 1);        /* multiple read */
     bda:	21 e0       	ldi	r18, 0x01	; 1
     bdc:	ae 01       	movw	r20, r28
     bde:	4f 5f       	subi	r20, 0xFF	; 255
     be0:	5f 4f       	sbci	r21, 0xFF	; 255
     be2:	6f e0       	ldi	r22, 0x0F	; 15
     be4:	7a da       	rcall	.-2828   	; 0xda <a_ds3231_iic_multiple_read>
    if (res != 0)                                                                            /* check result */
     be6:	88 23       	and	r24, r24
     be8:	69 f0       	breq	.+26     	; 0xc04 <ds3231_set_32khz_output+0x4e>
    {
        handle->debug_print("ds3231: read status failed.\n");                                /* read status failed */
     bea:	8c eb       	ldi	r24, 0xBC	; 188
     bec:	94 e0       	ldi	r25, 0x04	; 4
     bee:	9f 93       	push	r25
     bf0:	8f 93       	push	r24
     bf2:	d7 01       	movw	r26, r14
     bf4:	18 96       	adiw	r26, 0x08	; 8
     bf6:	ed 91       	ld	r30, X+
     bf8:	fc 91       	ld	r31, X
     bfa:	19 97       	sbiw	r26, 0x09	; 9
     bfc:	09 95       	icall
        
        return 1;                                                                            /* return error */
     bfe:	0f 90       	pop	r0
     c00:	0f 90       	pop	r0
     c02:	1f c0       	rjmp	.+62     	; 0xc42 <ds3231_set_32khz_output+0x8c>
    }
    prev &= ~(1 << 3);                                                                       /* clear config */
    prev |= enable << 3;                                                                     /* set enable */
     c04:	49 81       	ldd	r20, Y+1	; 0x01
     c06:	47 7f       	andi	r20, 0xF7	; 247
     c08:	60 2f       	mov	r22, r16
     c0a:	66 0f       	add	r22, r22
     c0c:	66 0f       	add	r22, r22
     c0e:	66 0f       	add	r22, r22
     c10:	46 2b       	or	r20, r22
     c12:	49 83       	std	Y+1, r20	; 0x01
    res = a_ds3231_iic_write(handle, DS3231_REG_STATUS, prev);                               /* write status */
     c14:	6f e0       	ldi	r22, 0x0F	; 15
     c16:	c7 01       	movw	r24, r14
     c18:	45 da       	rcall	.-2934   	; 0xa4 <a_ds3231_iic_write>
    if (res != 0)                                                                            /* check result */
     c1a:	88 23       	and	r24, r24
     c1c:	89 f0       	breq	.+34     	; 0xc40 <ds3231_set_32khz_output+0x8a>
    {
        handle->debug_print("ds3231: write status failed.\n");                               /* write status failed */
     c1e:	84 e1       	ldi	r24, 0x14	; 20
     c20:	96 e0       	ldi	r25, 0x06	; 6
     c22:	9f 93       	push	r25
     c24:	8f 93       	push	r24
     c26:	d7 01       	movw	r26, r14
     c28:	18 96       	adiw	r26, 0x08	; 8
     c2a:	ed 91       	ld	r30, X+
     c2c:	fc 91       	ld	r31, X
     c2e:	19 97       	sbiw	r26, 0x09	; 9
     c30:	09 95       	icall
        
        return 1;                                                                            /* return error */
     c32:	0f 90       	pop	r0
     c34:	0f 90       	pop	r0
     c36:	05 c0       	rjmp	.+10     	; 0xc42 <ds3231_set_32khz_output+0x8c>
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                      /* check handle */
    {
        return 2;                                                                            /* return error */
     c38:	12 e0       	ldi	r17, 0x02	; 2
     c3a:	03 c0       	rjmp	.+6      	; 0xc42 <ds3231_set_32khz_output+0x8c>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
    {
        return 3;                                                                            /* return error */
     c3c:	13 e0       	ldi	r17, 0x03	; 3
     c3e:	01 c0       	rjmp	.+2      	; 0xc42 <ds3231_set_32khz_output+0x8c>
        handle->debug_print("ds3231: write status failed.\n");                               /* write status failed */
        
        return 1;                                                                            /* return error */
    }
    
    return 0;                                                                                /* success return 0 */
     c40:	10 e0       	ldi	r17, 0x00	; 0
}
     c42:	81 2f       	mov	r24, r17
     c44:	0f 90       	pop	r0
     c46:	df 91       	pop	r29
     c48:	cf 91       	pop	r28
     c4a:	1f 91       	pop	r17
     c4c:	0f 91       	pop	r16
     c4e:	ff 90       	pop	r15
     c50:	ef 90       	pop	r14
     c52:	08 95       	ret

00000c54 <ds3231_basic_init>:
uint8_t ds3231_basic_set_timestamp_time_zone(int8_t zone)
{
    gs_time_zone = zone;
    
    return 0;
}
     c54:	cf 93       	push	r28
     c56:	df 93       	push	r29
     c58:	1f 92       	push	r1
     c5a:	cd b7       	in	r28, 0x3d	; 61
     c5c:	de b7       	in	r29, 0x3e	; 62
     c5e:	e6 e4       	ldi	r30, 0x46	; 70
     c60:	f8 e0       	ldi	r31, 0x08	; 8
     c62:	8f e0       	ldi	r24, 0x0F	; 15
     c64:	df 01       	movw	r26, r30
     c66:	1d 92       	st	X+, r1
     c68:	8a 95       	dec	r24
     c6a:	e9 f7       	brne	.-6      	; 0xc66 <ds3231_basic_init+0x12>
     c6c:	8f e0       	ldi	r24, 0x0F	; 15
     c6e:	97 e0       	ldi	r25, 0x07	; 7
     c70:	91 83       	std	Z+1, r25	; 0x01
     c72:	80 83       	st	Z, r24
     c74:	86 e1       	ldi	r24, 0x16	; 22
     c76:	97 e0       	ldi	r25, 0x07	; 7
     c78:	93 83       	std	Z+3, r25	; 0x03
     c7a:	82 83       	std	Z+2, r24	; 0x02
     c7c:	88 e1       	ldi	r24, 0x18	; 24
     c7e:	97 e0       	ldi	r25, 0x07	; 7
     c80:	97 83       	std	Z+7, r25	; 0x07
     c82:	86 83       	std	Z+6, r24	; 0x06
     c84:	8d e4       	ldi	r24, 0x4D	; 77
     c86:	97 e0       	ldi	r25, 0x07	; 7
     c88:	95 83       	std	Z+5, r25	; 0x05
     c8a:	84 83       	std	Z+4, r24	; 0x04
     c8c:	8d e5       	ldi	r24, 0x5D	; 93
     c8e:	97 e0       	ldi	r25, 0x07	; 7
     c90:	95 87       	std	Z+13, r25	; 0x0d
     c92:	84 87       	std	Z+12, r24	; 0x0c
     c94:	8e e5       	ldi	r24, 0x5E	; 94
     c96:	97 e0       	ldi	r25, 0x07	; 7
     c98:	91 87       	std	Z+9, r25	; 0x09
     c9a:	80 87       	std	Z+8, r24	; 0x08
     c9c:	85 e6       	ldi	r24, 0x65	; 101
     c9e:	97 e0       	ldi	r25, 0x07	; 7
     ca0:	93 87       	std	Z+11, r25	; 0x0b
     ca2:	82 87       	std	Z+10, r24	; 0x0a
     ca4:	cf 01       	movw	r24, r30
     ca6:	77 de       	rcall	.-786    	; 0x996 <ds3231_init>
     ca8:	88 23       	and	r24, r24
     caa:	49 f0       	breq	.+18     	; 0xcbe <ds3231_basic_init+0x6a>
     cac:	8b e7       	ldi	r24, 0x7B	; 123
     cae:	96 e0       	ldi	r25, 0x06	; 6
     cb0:	9f 93       	push	r25
     cb2:	8f 93       	push	r24
     cb4:	03 d1       	rcall	.+518    	; 0xebc <ds3231_interface_debug_print>
     cb6:	0f 90       	pop	r0
     cb8:	0f 90       	pop	r0
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	98 c0       	rjmp	.+304    	; 0xdee <ds3231_basic_init+0x19a>
     cbe:	61 e0       	ldi	r22, 0x01	; 1
     cc0:	86 e4       	ldi	r24, 0x46	; 70
     cc2:	98 e0       	ldi	r25, 0x08	; 8
     cc4:	da dc       	rcall	.-1612   	; 0x67a <ds3231_set_oscillator>
     cc6:	88 23       	and	r24, r24
     cc8:	61 f0       	breq	.+24     	; 0xce2 <ds3231_basic_init+0x8e>
     cca:	81 e9       	ldi	r24, 0x91	; 145
     ccc:	96 e0       	ldi	r25, 0x06	; 6
     cce:	9f 93       	push	r25
     cd0:	8f 93       	push	r24
     cd2:	f4 d0       	rcall	.+488    	; 0xebc <ds3231_interface_debug_print>
     cd4:	86 e4       	ldi	r24, 0x46	; 70
     cd6:	98 e0       	ldi	r25, 0x08	; 8
     cd8:	4a df       	rcall	.-364    	; 0xb6e <ds3231_deinit>
     cda:	0f 90       	pop	r0
     cdc:	0f 90       	pop	r0
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	86 c0       	rjmp	.+268    	; 0xdee <ds3231_basic_init+0x19a>
     ce2:	40 e0       	ldi	r20, 0x00	; 0
     ce4:	60 e0       	ldi	r22, 0x00	; 0
     ce6:	86 e4       	ldi	r24, 0x46	; 70
     ce8:	98 e0       	ldi	r25, 0x08	; 8
     cea:	17 dd       	rcall	.-1490   	; 0x71a <ds3231_set_alarm_interrupt>
     cec:	88 23       	and	r24, r24
     cee:	61 f0       	breq	.+24     	; 0xd08 <ds3231_basic_init+0xb4>
     cf0:	81 eb       	ldi	r24, 0xB1	; 177
     cf2:	96 e0       	ldi	r25, 0x06	; 6
     cf4:	9f 93       	push	r25
     cf6:	8f 93       	push	r24
     cf8:	e1 d0       	rcall	.+450    	; 0xebc <ds3231_interface_debug_print>
     cfa:	86 e4       	ldi	r24, 0x46	; 70
     cfc:	98 e0       	ldi	r25, 0x08	; 8
     cfe:	37 df       	rcall	.-402    	; 0xb6e <ds3231_deinit>
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	81 e0       	ldi	r24, 0x01	; 1
     d06:	73 c0       	rjmp	.+230    	; 0xdee <ds3231_basic_init+0x19a>
     d08:	40 e0       	ldi	r20, 0x00	; 0
     d0a:	61 e0       	ldi	r22, 0x01	; 1
     d0c:	86 e4       	ldi	r24, 0x46	; 70
     d0e:	98 e0       	ldi	r25, 0x08	; 8
     d10:	04 dd       	rcall	.-1528   	; 0x71a <ds3231_set_alarm_interrupt>
     d12:	88 23       	and	r24, r24
     d14:	61 f0       	breq	.+24     	; 0xd2e <ds3231_basic_init+0xda>
     d16:	87 ed       	ldi	r24, 0xD7	; 215
     d18:	96 e0       	ldi	r25, 0x06	; 6
     d1a:	9f 93       	push	r25
     d1c:	8f 93       	push	r24
     d1e:	ce d0       	rcall	.+412    	; 0xebc <ds3231_interface_debug_print>
     d20:	86 e4       	ldi	r24, 0x46	; 70
     d22:	98 e0       	ldi	r25, 0x08	; 8
     d24:	24 df       	rcall	.-440    	; 0xb6e <ds3231_deinit>
     d26:	0f 90       	pop	r0
     d28:	0f 90       	pop	r0
     d2a:	81 e0       	ldi	r24, 0x01	; 1
     d2c:	60 c0       	rjmp	.+192    	; 0xdee <ds3231_basic_init+0x19a>
     d2e:	60 e0       	ldi	r22, 0x00	; 0
     d30:	86 e4       	ldi	r24, 0x46	; 70
     d32:	98 e0       	ldi	r25, 0x08	; 8
     d34:	52 dd       	rcall	.-1372   	; 0x7da <ds3231_set_pin>
     d36:	88 23       	and	r24, r24
     d38:	61 f0       	breq	.+24     	; 0xd52 <ds3231_basic_init+0xfe>
     d3a:	8d ef       	ldi	r24, 0xFD	; 253
     d3c:	96 e0       	ldi	r25, 0x06	; 6
     d3e:	9f 93       	push	r25
     d40:	8f 93       	push	r24
     d42:	bc d0       	rcall	.+376    	; 0xebc <ds3231_interface_debug_print>
     d44:	86 e4       	ldi	r24, 0x46	; 70
     d46:	98 e0       	ldi	r25, 0x08	; 8
     d48:	12 df       	rcall	.-476    	; 0xb6e <ds3231_deinit>
     d4a:	0f 90       	pop	r0
     d4c:	0f 90       	pop	r0
     d4e:	81 e0       	ldi	r24, 0x01	; 1
     d50:	4e c0       	rjmp	.+156    	; 0xdee <ds3231_basic_init+0x19a>
     d52:	60 e0       	ldi	r22, 0x00	; 0
     d54:	86 e4       	ldi	r24, 0x46	; 70
     d56:	98 e0       	ldi	r25, 0x08	; 8
     d58:	8e dd       	rcall	.-1252   	; 0x876 <ds3231_set_square_wave>
     d5a:	88 23       	and	r24, r24
     d5c:	61 f0       	breq	.+24     	; 0xd76 <ds3231_basic_init+0x122>
     d5e:	86 e1       	ldi	r24, 0x16	; 22
     d60:	97 e0       	ldi	r25, 0x07	; 7
     d62:	9f 93       	push	r25
     d64:	8f 93       	push	r24
     d66:	aa d0       	rcall	.+340    	; 0xebc <ds3231_interface_debug_print>
     d68:	86 e4       	ldi	r24, 0x46	; 70
     d6a:	98 e0       	ldi	r25, 0x08	; 8
     d6c:	00 df       	rcall	.-512    	; 0xb6e <ds3231_deinit>
     d6e:	0f 90       	pop	r0
     d70:	0f 90       	pop	r0
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	3c c0       	rjmp	.+120    	; 0xdee <ds3231_basic_init+0x19a>
     d76:	60 e0       	ldi	r22, 0x00	; 0
     d78:	86 e4       	ldi	r24, 0x46	; 70
     d7a:	98 e0       	ldi	r25, 0x08	; 8
     d7c:	1c df       	rcall	.-456    	; 0xbb6 <ds3231_set_32khz_output>
     d7e:	88 23       	and	r24, r24
     d80:	61 f0       	breq	.+24     	; 0xd9a <ds3231_basic_init+0x146>
     d82:	87 e3       	ldi	r24, 0x37	; 55
     d84:	97 e0       	ldi	r25, 0x07	; 7
     d86:	9f 93       	push	r25
     d88:	8f 93       	push	r24
     d8a:	98 d0       	rcall	.+304    	; 0xebc <ds3231_interface_debug_print>
     d8c:	86 e4       	ldi	r24, 0x46	; 70
     d8e:	98 e0       	ldi	r25, 0x08	; 8
     d90:	ee de       	rcall	.-548    	; 0xb6e <ds3231_deinit>
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	2a c0       	rjmp	.+84     	; 0xdee <ds3231_basic_init+0x19a>
     d9a:	9e 01       	movw	r18, r28
     d9c:	2f 5f       	subi	r18, 0xFF	; 255
     d9e:	3f 4f       	sbci	r19, 0xFF	; 255
     da0:	40 e0       	ldi	r20, 0x00	; 0
     da2:	50 e0       	ldi	r21, 0x00	; 0
     da4:	ba 01       	movw	r22, r20
     da6:	86 e4       	ldi	r24, 0x46	; 70
     da8:	98 e0       	ldi	r25, 0x08	; 8
     daa:	db dd       	rcall	.-1098   	; 0x962 <ds3231_aging_offset_convert_to_register>
     dac:	88 23       	and	r24, r24
     dae:	61 f0       	breq	.+24     	; 0xdc8 <ds3231_basic_init+0x174>
     db0:	89 e5       	ldi	r24, 0x59	; 89
     db2:	97 e0       	ldi	r25, 0x07	; 7
     db4:	9f 93       	push	r25
     db6:	8f 93       	push	r24
     db8:	81 d0       	rcall	.+258    	; 0xebc <ds3231_interface_debug_print>
     dba:	86 e4       	ldi	r24, 0x46	; 70
     dbc:	98 e0       	ldi	r25, 0x08	; 8
     dbe:	d7 de       	rcall	.-594    	; 0xb6e <ds3231_deinit>
     dc0:	0f 90       	pop	r0
     dc2:	0f 90       	pop	r0
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	13 c0       	rjmp	.+38     	; 0xdee <ds3231_basic_init+0x19a>
     dc8:	69 81       	ldd	r22, Y+1	; 0x01
     dca:	86 e4       	ldi	r24, 0x46	; 70
     dcc:	98 e0       	ldi	r25, 0x08	; 8
     dce:	a2 dd       	rcall	.-1212   	; 0x914 <ds3231_set_aging_offset>
     dd0:	88 23       	and	r24, r24
     dd2:	61 f0       	breq	.+24     	; 0xdec <ds3231_basic_init+0x198>
     dd4:	8e e7       	ldi	r24, 0x7E	; 126
     dd6:	97 e0       	ldi	r25, 0x07	; 7
     dd8:	9f 93       	push	r25
     dda:	8f 93       	push	r24
     ddc:	6f d0       	rcall	.+222    	; 0xebc <ds3231_interface_debug_print>
     dde:	86 e4       	ldi	r24, 0x46	; 70
     de0:	98 e0       	ldi	r25, 0x08	; 8
     de2:	c5 de       	rcall	.-630    	; 0xb6e <ds3231_deinit>
     de4:	0f 90       	pop	r0
     de6:	0f 90       	pop	r0
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	01 c0       	rjmp	.+2      	; 0xdee <ds3231_basic_init+0x19a>
     dec:	80 e0       	ldi	r24, 0x00	; 0
     dee:	0f 90       	pop	r0
     df0:	df 91       	pop	r29
     df2:	cf 91       	pop	r28
     df4:	08 95       	ret

00000df6 <ds3231_basic_set_time>:
     df6:	bc 01       	movw	r22, r24
     df8:	86 e4       	ldi	r24, 0x46	; 70
     dfa:	98 e0       	ldi	r25, 0x08	; 8
     dfc:	9c d9       	rcall	.-3272   	; 0x136 <ds3231_set_time>
     dfe:	91 e0       	ldi	r25, 0x01	; 1
     e00:	81 11       	cpse	r24, r1
     e02:	01 c0       	rjmp	.+2      	; 0xe06 <ds3231_basic_set_time+0x10>
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	89 2f       	mov	r24, r25
     e08:	08 95       	ret

00000e0a <ds3231_basic_get_time>:
 * @note       none
 */
uint8_t ds3231_basic_get_time(ds3231_time_t *t)
{
    /* get time */
    if (ds3231_get_time(&gs_handle, t) != 0)
     e0a:	bc 01       	movw	r22, r24
     e0c:	86 e4       	ldi	r24, 0x46	; 70
     e0e:	98 e0       	ldi	r25, 0x08	; 8
     e10:	97 db       	rcall	.-2258   	; 0x540 <ds3231_get_time>
     e12:	91 e0       	ldi	r25, 0x01	; 1
     e14:	81 11       	cpse	r24, r1
     e16:	01 c0       	rjmp	.+2      	; 0xe1a <ds3231_basic_get_time+0x10>
     e18:	90 e0       	ldi	r25, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
     e1a:	89 2f       	mov	r24, r25
     e1c:	08 95       	ret

00000e1e <ds3231_interface_iic_init>:
 * @note   none
 */
uint8_t ds3231_interface_iic_init(void)
{
	/* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
	TWSR = 0;                         /* no prescaler */
     e1e:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
     e22:	88 e4       	ldi	r24, 0x48	; 72
     e24:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>

    return 0;
}
     e28:	80 e0       	ldi	r24, 0x00	; 0
     e2a:	08 95       	ret

00000e2c <ds3231_interface_iic_deinit>:
 */
uint8_t ds3231_interface_iic_deinit(void)
{
	
    return 0;
}
     e2c:	80 e0       	ldi	r24, 0x00	; 0
     e2e:	08 95       	ret

00000e30 <ds3231_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
     e30:	af 92       	push	r10
     e32:	bf 92       	push	r11
     e34:	cf 92       	push	r12
     e36:	df 92       	push	r13
     e38:	ef 92       	push	r14
     e3a:	ff 92       	push	r15
     e3c:	0f 93       	push	r16
     e3e:	1f 93       	push	r17
     e40:	cf 93       	push	r28
     e42:	df 93       	push	r29
	for (uint8_t i = 0; i < len; i++)
     e44:	21 15       	cp	r18, r1
     e46:	31 05       	cpc	r19, r1
     e48:	e1 f0       	breq	.+56     	; 0xe82 <ds3231_interface_iic_read+0x52>
     e4a:	79 01       	movw	r14, r18
     e4c:	6a 01       	movw	r12, r20
     e4e:	b6 2e       	mov	r11, r22
	{
		i2c_rep_start((addr<<1)+I2C_WRITE);
     e50:	08 2f       	mov	r16, r24
     e52:	00 0f       	add	r16, r16
		i2c_write(reg);
		/* Send START condition with SLA+R */
		i2c_rep_start((addr<<1)+I2C_READ);
     e54:	aa 24       	eor	r10, r10
     e56:	a3 94       	inc	r10
     e58:	a0 0e       	add	r10, r16
     e5a:	16 2f       	mov	r17, r22
     e5c:	c0 e0       	ldi	r28, 0x00	; 0
     e5e:	d0 e0       	ldi	r29, 0x00	; 0
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
	for (uint8_t i = 0; i < len; i++)
	{
		i2c_rep_start((addr<<1)+I2C_WRITE);
     e60:	80 2f       	mov	r24, r16
     e62:	5b d0       	rcall	.+182    	; 0xf1a <i2c_rep_start>
		i2c_write(reg);
     e64:	81 2f       	mov	r24, r17
     e66:	5b d0       	rcall	.+182    	; 0xf1e <i2c_write>
		/* Send START condition with SLA+R */
		i2c_rep_start((addr<<1)+I2C_READ);
     e68:	8a 2d       	mov	r24, r10
     e6a:	57 d0       	rcall	.+174    	; 0xf1a <i2c_rep_start>
		/* Receive data */
		buf[i] = i2c_readNak();
     e6c:	cc 0d       	add	r28, r12
     e6e:	dd 1d       	adc	r29, r13
     e70:	68 d0       	rcall	.+208    	; 0xf42 <i2c_readNak>
     e72:	88 83       	st	Y, r24
     e74:	1f 5f       	subi	r17, 0xFF	; 255
		reg += 1;
     e76:	c1 2f       	mov	r28, r17
 *             - 1 read failed
 * @note       none
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
	for (uint8_t i = 0; i < len; i++)
     e78:	cb 19       	sub	r28, r11
     e7a:	d0 e0       	ldi	r29, 0x00	; 0
     e7c:	ce 15       	cp	r28, r14
     e7e:	df 05       	cpc	r29, r15
     e80:	78 f3       	brcs	.-34     	; 0xe60 <ds3231_interface_iic_read+0x30>
     e82:	80 e0       	ldi	r24, 0x00	; 0
		/* Receive data */
		buf[i] = i2c_readNak();
		reg += 1;
	}
    return 0;
}
     e84:	df 91       	pop	r29
     e86:	cf 91       	pop	r28
     e88:	1f 91       	pop	r17
     e8a:	0f 91       	pop	r16
     e8c:	ff 90       	pop	r15
     e8e:	ef 90       	pop	r14
     e90:	df 90       	pop	r13
     e92:	cf 90       	pop	r12
     e94:	bf 90       	pop	r11
     e96:	af 90       	pop	r10
     e98:	08 95       	ret

00000e9a <ds3231_interface_iic_write>:
     e9a:	1f 93       	push	r17
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t ds3231_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
     e9c:	cf 93       	push	r28
     e9e:	df 93       	push	r29
     ea0:	16 2f       	mov	r17, r22
     ea2:	ea 01       	movw	r28, r20
	i2c_rep_start((addr<<1)+I2C_WRITE);
     ea4:	88 0f       	add	r24, r24
     ea6:	39 d0       	rcall	.+114    	; 0xf1a <i2c_rep_start>
	i2c_write(reg);
     ea8:	81 2f       	mov	r24, r17
     eaa:	39 d0       	rcall	.+114    	; 0xf1e <i2c_write>
	/* Write data */
	i2c_write(*buf);
     eac:	88 81       	ld	r24, Y
     eae:	37 d0       	rcall	.+110    	; 0xf1e <i2c_write>
     eb0:	80 e0       	ldi	r24, 0x00	; 0
	
    return 0;
}
     eb2:	df 91       	pop	r29
     eb4:	cf 91       	pop	r28
     eb6:	1f 91       	pop	r17
     eb8:	08 95       	ret

00000eba <ds3231_interface_delay_ms>:
     eba:	08 95       	ret

00000ebc <ds3231_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void ds3231_interface_debug_print(const char *const fmt, ...)
{
     ebc:	cf 93       	push	r28
     ebe:	df 93       	push	r29
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62

}
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <ds3231_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type is the interrupt type
 * @note      none
 */
void ds3231_interface_receive_callback(uint8_t type)
{
     eca:	08 95       	ret

00000ecc <i2c_start>:
		if( twst == TW_SR_DATA_ACK)
		{
			return TWDR;
		}
	}
}
     ecc:	94 ea       	ldi	r25, 0xA4	; 164
     ece:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ed2:	ec eb       	ldi	r30, 0xBC	; 188
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	90 81       	ld	r25, Z
     ed8:	99 23       	and	r25, r25
     eda:	ec f7       	brge	.-6      	; 0xed6 <i2c_start+0xa>
     edc:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     ee0:	98 7f       	andi	r25, 0xF8	; 248
     ee2:	98 30       	cpi	r25, 0x08	; 8
     ee4:	11 f0       	breq	.+4      	; 0xeea <i2c_start+0x1e>
     ee6:	90 31       	cpi	r25, 0x10	; 16
     ee8:	a1 f4       	brne	.+40     	; 0xf12 <i2c_start+0x46>
     eea:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     eee:	84 e8       	ldi	r24, 0x84	; 132
     ef0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ef4:	ec eb       	ldi	r30, 0xBC	; 188
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	88 23       	and	r24, r24
     efc:	ec f7       	brge	.-6      	; 0xef8 <i2c_start+0x2c>
     efe:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     f02:	98 7f       	andi	r25, 0xF8	; 248
     f04:	98 31       	cpi	r25, 0x18	; 24
     f06:	39 f0       	breq	.+14     	; 0xf16 <i2c_start+0x4a>
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 34       	cpi	r25, 0x40	; 64
     f0c:	29 f4       	brne	.+10     	; 0xf18 <i2c_start+0x4c>
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	08 95       	ret
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	08 95       	ret
     f16:	80 e0       	ldi	r24, 0x00	; 0
     f18:	08 95       	ret

00000f1a <i2c_rep_start>:
     f1a:	d8 cf       	rjmp	.-80     	; 0xecc <i2c_start>
     f1c:	08 95       	ret

00000f1e <i2c_write>:
     f1e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     f22:	84 e8       	ldi	r24, 0x84	; 132
     f24:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     f28:	ec eb       	ldi	r30, 0xBC	; 188
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	88 23       	and	r24, r24
     f30:	ec f7       	brge	.-6      	; 0xf2c <i2c_write+0xe>
     f32:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     f36:	98 7f       	andi	r25, 0xF8	; 248
     f38:	81 e0       	ldi	r24, 0x01	; 1
     f3a:	98 32       	cpi	r25, 0x28	; 40
     f3c:	09 f4       	brne	.+2      	; 0xf40 <i2c_write+0x22>
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	08 95       	ret

00000f42 <i2c_readNak>:
Outputs:	Data received from I2C device
Description:Receives and returns the data from I2C device.
******************************************************************** */
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     f42:	84 e8       	ldi	r24, 0x84	; 132
     f44:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));
     f48:	ec eb       	ldi	r30, 0xBC	; 188
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	80 81       	ld	r24, Z
     f4e:	88 23       	and	r24, r24
     f50:	ec f7       	brge	.-6      	; 0xf4c <i2c_readNak+0xa>
	
	return TWDR;
     f52:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
     f56:	08 95       	ret

00000f58 <configLCDPorts>:
Description:maps the data and control pins to the uC i/o ports
******************************************************************** */
void configLCDPorts(void)
{
	/* configure the microprocessor pins for the data lines */
	lcd_Data_DDR |= (1<<lcd_D7_bit) | (1<<lcd_D6_bit) | (1<<lcd_D5_bit) | (1<<lcd_D4_bit);
     f58:	8a b1       	in	r24, 0x0a	; 10
     f5a:	80 6f       	ori	r24, 0xF0	; 240
     f5c:	8a b9       	out	0x0a, r24	; 10
	
	/* configure the microprocessor pins for the control lines */
	lcd_Ctlr_DDR |= (1<<lcd_RW_bit) | (1<<lcd_RS_bit) | (1<<lcd_E_bit);
     f5e:	8a b1       	in	r24, 0x0a	; 10
     f60:	8b 60       	ori	r24, 0x0B	; 11
     f62:	8a b9       	out	0x0a, r24	; 10
	
	/* Turn on LCD */
	DDRB |= (1<<lcd_ONOFF_bit);
     f64:	20 9a       	sbi	0x04, 0	; 4
     f66:	08 95       	ret

00000f68 <lcd_write_4>:
			RS is configured for the expected register
			E is low, RW is low
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
     f6c:	00 d0       	rcall	.+0      	; 0xf6e <lcd_write_4+0x6>
     f6e:	00 d0       	rcall	.+0      	; 0xf70 <lcd_write_4+0x8>
     f70:	cd b7       	in	r28, 0x3d	; 61
     f72:	de b7       	in	r29, 0x3e	; 62
	uint8_t mask[4] = {0};
     f74:	19 82       	std	Y+1, r1	; 0x01
     f76:	1a 82       	std	Y+2, r1	; 0x02
     f78:	1b 82       	std	Y+3, r1	; 0x03
     f7a:	1c 82       	std	Y+4, r1	; 0x04
     f7c:	fe 01       	movw	r30, r28
     f7e:	31 96       	adiw	r30, 0x01	; 1
     f80:	27 e0       	ldi	r18, 0x07	; 7
     f82:	30 e0       	ldi	r19, 0x00	; 0
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
     f84:	90 e0       	ldi	r25, 0x00	; 0
		{
			mask[i] = 1;
     f86:	61 e0       	ldi	r22, 0x01	; 1
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
     f88:	ac 01       	movw	r20, r24
     f8a:	02 2e       	mov	r0, r18
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <lcd_write_4+0x2a>
     f8e:	55 95       	asr	r21
     f90:	47 95       	ror	r20
     f92:	0a 94       	dec	r0
     f94:	e2 f7       	brpl	.-8      	; 0xf8e <lcd_write_4+0x26>
     f96:	40 fd       	sbrc	r20, 0
		{
			mask[i] = 1;
     f98:	60 83       	st	Z, r22
     f9a:	21 50       	subi	r18, 0x01	; 1
     f9c:	31 09       	sbc	r19, r1
     f9e:	31 96       	adiw	r30, 0x01	; 1
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
     fa0:	23 30       	cpi	r18, 0x03	; 3
     fa2:	31 05       	cpc	r19, r1
     fa4:	89 f7       	brne	.-30     	; 0xf88 <lcd_write_4+0x20>
			mask[i] = 1;
		}
	}
	
	/* Clear bits in first step */
	lcd_Data_Port &= ~((1 << lcd_D7_bit) | (1 << lcd_D6_bit) | (1 << lcd_D5_bit) | (1 << lcd_D4_bit));
     fa6:	8b b1       	in	r24, 0x0b	; 11
     fa8:	8f 70       	andi	r24, 0x0F	; 15
     faa:	8b b9       	out	0x0b, r24	; 11

	/* Set bits where necessary */
	lcd_Data_Port |= ((mask[0]) << lcd_D7_bit | (mask[1]) << lcd_D6_bit | (mask[2]) << lcd_D5_bit | (mask[3]) << lcd_D4_bit);
     fac:	2b b1       	in	r18, 0x0b	; 11
     fae:	49 81       	ldd	r20, Y+1	; 0x01
     fb0:	30 e8       	ldi	r19, 0x80	; 128
     fb2:	43 9f       	mul	r20, r19
     fb4:	c0 01       	movw	r24, r0
     fb6:	11 24       	eor	r1, r1
     fb8:	9a 81       	ldd	r25, Y+2	; 0x02
     fba:	30 e4       	ldi	r19, 0x40	; 64
     fbc:	93 9f       	mul	r25, r19
     fbe:	a0 01       	movw	r20, r0
     fc0:	11 24       	eor	r1, r1
     fc2:	48 2b       	or	r20, r24
     fc4:	42 2b       	or	r20, r18
     fc6:	9b 81       	ldd	r25, Y+3	; 0x03
     fc8:	80 e2       	ldi	r24, 0x20	; 32
     fca:	98 9f       	mul	r25, r24
     fcc:	90 01       	movw	r18, r0
     fce:	11 24       	eor	r1, r1
     fd0:	24 2b       	or	r18, r20
     fd2:	9c 81       	ldd	r25, Y+4	; 0x04
     fd4:	30 e1       	ldi	r19, 0x10	; 16
     fd6:	93 9f       	mul	r25, r19
     fd8:	c0 01       	movw	r24, r0
     fda:	11 24       	eor	r1, r1
     fdc:	82 2b       	or	r24, r18
     fde:	8b b9       	out	0x0b, r24	; 11

    /* Write the data */
    enable_E_Pin;                   // Enable pin high
     fe0:	5b 9a       	sbi	0x0b, 3	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     fe2:	85 e0       	ldi	r24, 0x05	; 5
     fe4:	8a 95       	dec	r24
     fe6:	f1 f7       	brne	.-4      	; 0xfe4 <lcd_write_4+0x7c>
     fe8:	00 00       	nop
    _delay_us(1);                   // implement 'Data set-up time' (80 nS) and 'Enable pulse width' (230 nS)
    disable_E_Pin;                  // Enable pin low
     fea:	5b 98       	cbi	0x0b, 3	; 11
     fec:	35 e0       	ldi	r19, 0x05	; 5
     fee:	3a 95       	dec	r19
     ff0:	f1 f7       	brne	.-4      	; 0xfee <lcd_write_4+0x86>
     ff2:	00 00       	nop
    _delay_us(1);                   // implement 'Data hold time' (10 nS) and 'Enable cycle time' (500 nS)
}
     ff4:	0f 90       	pop	r0
     ff6:	0f 90       	pop	r0
     ff8:	0f 90       	pop	r0
     ffa:	0f 90       	pop	r0
     ffc:	df 91       	pop	r29
     ffe:	cf 91       	pop	r28
    1000:	08 95       	ret

00001002 <lcd_write_character_4f>:
Outputs:	none
Description:sends a byte to the LCD data register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_character_4f(uint8_t theChar)
{
    1002:	cf 93       	push	r28
    1004:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
    1006:	58 98       	cbi	0x0b, 0	; 11
    set_RS_HIGH_Data;					// Select the Data Register (RS high)
    1008:	59 9a       	sbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
    100a:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theChar);				// Write the upper 4-bits of the data
    100c:	ad df       	rcall	.-166    	; 0xf68 <lcd_write_4>
    lcd_write_4(theChar << 4);			// Write the lower 4-bits of the data
    100e:	8c 2f       	mov	r24, r28
    1010:	82 95       	swap	r24
    1012:	80 7f       	andi	r24, 0xF0	; 240
    1014:	a9 df       	rcall	.-174    	; 0xf68 <lcd_write_4>
}
    1016:	cf 91       	pop	r28
    1018:	08 95       	ret

0000101a <lcd_write_instruction_4f>:
Outputs:	none
Description:sends a byte to the LCD instruction register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_instruction_4f(uint8_t theInstruction)
{
    101a:	cf 93       	push	r28
    101c:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
    101e:	58 98       	cbi	0x0b, 0	; 11
    set_RS_LOW_Instr;					// Select the Data Register (RS high)
    1020:	59 98       	cbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
    1022:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theInstruction);		// Write the upper 4-bits of the data
    1024:	a1 df       	rcall	.-190    	; 0xf68 <lcd_write_4>
    lcd_write_4(theInstruction << 4);	// Write the lower 4-bits of the data
    1026:	8c 2f       	mov	r24, r28
    1028:	82 95       	swap	r24
    102a:	80 7f       	andi	r24, 0xF0	; 240
    102c:	9d df       	rcall	.-198    	; 0xf68 <lcd_write_4>
}
    102e:	cf 91       	pop	r28
    1030:	08 95       	ret

00001032 <lcd_check_BF_4>:
void lcd_check_BF_4(void)
{
	
    uint8_t busy_flag_copy;             // busy flag 'mirror'

    set_D7_input;						// set D7 data direction to input
    1032:	57 98       	cbi	0x0a, 7	; 10
    set_RS_LOW_Instr;					// select the Instruction Register (RS low)
    1034:	59 98       	cbi	0x0b, 1	; 11
    set_RW_HIGH_read;					// read from LCD module (RW high)
    1036:	58 9a       	sbi	0x0b, 0	; 11

    do
    {
        busy_flag_copy = 0;                         // initialize busy flag 'mirror'
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
    1038:	5b 9a       	sbi	0x0b, 3	; 11
    103a:	85 e0       	ldi	r24, 0x05	; 5
    103c:	8a 95       	dec	r24
    103e:	f1 f7       	brne	.-4      	; 0x103c <lcd_check_BF_4+0xa>
    1040:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)

        busy_flag_copy |= (lcd_D7_pin & (1<<lcd_D7_bit));  // get actual busy flag status
    1042:	89 b1       	in	r24, 0x09	; 9

        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
    1044:	5b 98       	cbi	0x0b, 3	; 11
    1046:	95 e0       	ldi	r25, 0x05	; 5
    1048:	9a 95       	dec	r25
    104a:	f1 f7       	brne	.-4      	; 0x1048 <lcd_check_BF_4+0x16>
    104c:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time' (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )
        
// read and discard alternate nibbles (D3 information)
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
    104e:	5b 9a       	sbi	0x0b, 3	; 11
    1050:	95 e0       	ldi	r25, 0x05	; 5
    1052:	9a 95       	dec	r25
    1054:	f1 f7       	brne	.-4      	; 0x1052 <lcd_check_BF_4+0x20>
    1056:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)
        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
    1058:	5b 98       	cbi	0x0b, 3	; 11
    105a:	95 e0       	ldi	r25, 0x05	; 5
    105c:	9a 95       	dec	r25
    105e:	f1 f7       	brne	.-4      	; 0x105c <lcd_check_BF_4+0x2a>
    1060:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )

    } while (busy_flag_copy);                       // check again if busy flag was high
    1062:	88 23       	and	r24, r24
    1064:	4c f3       	brlt	.-46     	; 0x1038 <lcd_check_BF_4+0x6>

// arrive here if busy flag is clear -  clean up and return 
    set_RW_LOW_write;               // write to LCD module (RW low)
    1066:	58 98       	cbi	0x0b, 0	; 11
    set_D7_output;                  // reset D7 data direction to output	
    1068:	57 9a       	sbi	0x0a, 7	; 10
    106a:	08 95       	ret

0000106c <lcd_init_4f>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    106c:	2f ef       	ldi	r18, 0xFF	; 255
    106e:	81 ee       	ldi	r24, 0xE1	; 225
    1070:	94 e0       	ldi	r25, 0x04	; 4
    1072:	21 50       	subi	r18, 0x01	; 1
    1074:	80 40       	sbci	r24, 0x00	; 0
    1076:	90 40       	sbci	r25, 0x00	; 0
    1078:	e1 f7       	brne	.-8      	; 0x1072 <lcd_init_4f+0x6>
    107a:	00 c0       	rjmp	.+0      	; 0x107c <lcd_init_4f+0x10>
    107c:	00 00       	nop
	 this instruction can be sent on just the four available data lines and it will be interpreted
	 properly by the LCD controller.  The 'lcd_write_4' subroutine will accomplish this if the
	 control lines have previously been configured properly. */

	/* Set up the RS, E, and RW lines for the 'lcd_write_4' function. */
	set_RS_LOW_Instr;	// Select the Instruction Register (RS low)
    107e:	59 98       	cbi	0x0b, 1	; 11
	disable_E_Pin;		// Make sure E is initially low
    1080:	5b 98       	cbi	0x0b, 3	; 11
	set_RW_LOW_write;	// write to LCD module (RW low)
    1082:	58 98       	cbi	0x0b, 0	; 11

	/* Reset the LCD controller */
	lcd_write_4(lcd_FunctionReset);		// First part of reset sequence
    1084:	80 e3       	ldi	r24, 0x30	; 48
    1086:	70 df       	rcall	.-288    	; 0xf68 <lcd_write_4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1088:	25 e3       	ldi	r18, 0x35	; 53
    108a:	2a 95       	dec	r18
    108c:	f1 f7       	brne	.-4      	; 0x108a <lcd_init_4f+0x1e>
    108e:	00 00       	nop
	_delay_us(10);                      // Delay of 10 us
	
	lcd_write_4(lcd_FunctionReset);		// Second part of reset sequence
    1090:	80 e3       	ldi	r24, 0x30	; 48
    1092:	6a df       	rcall	.-300    	; 0xf68 <lcd_write_4>
    1094:	8f e1       	ldi	r24, 0x1F	; 31
    1096:	93 e0       	ldi	r25, 0x03	; 3
    1098:	01 97       	sbiw	r24, 0x01	; 1
    109a:	f1 f7       	brne	.-4      	; 0x1098 <lcd_init_4f+0x2c>
    109c:	00 c0       	rjmp	.+0      	; 0x109e <lcd_init_4f+0x32>
	_delay_us(200);						// Delay of 200 us

	lcd_write_4(lcd_FunctionReset);		// Third part of reset sequence
    109e:	00 00       	nop
    10a0:	80 e3       	ldi	r24, 0x30	; 48
    10a2:	62 df       	rcall	.-316    	; 0xf68 <lcd_write_4>
    10a4:	8f e3       	ldi	r24, 0x3F	; 63
    10a6:	91 e0       	ldi	r25, 0x01	; 1
    10a8:	01 97       	sbiw	r24, 0x01	; 1
    10aa:	f1 f7       	brne	.-4      	; 0x10a8 <lcd_init_4f+0x3c>
    10ac:	00 c0       	rjmp	.+0      	; 0x10ae <lcd_init_4f+0x42>
	/* Preliminary Function Set instruction - used only to set the 4-bit mode.
	 The number of lines or the font cannot be set at this time since the controller is still in the
	 8-bit mode, but the data transfer mode can be changed since this parameter is determined by one
	 of the upper four bits of the instruction. */
	
	lcd_write_4(lcd_FunctionSet4bit);	// Set 4-bit mode
    10ae:	00 00       	nop
    10b0:	88 e2       	ldi	r24, 0x28	; 40
	// From this point on the busy flag is available

	// Function Set instruction
	lcd_check_BF_4();    // Makes sure LCD controller is ready
    10b2:	5a df       	rcall	.-332    	; 0xf68 <lcd_write_4>
                         
	lcd_write_instruction_4f(lcd_FunctionSet4bit);  // Set mode, lines, and font
    10b4:	be df       	rcall	.-132    	; 0x1032 <lcd_check_BF_4>
    10b6:	88 e2       	ldi	r24, 0x28	; 40
	/*The next three instructions are specified in the data sheet as part of the initialization routine,
	  so it is a good idea (but probably not necessary) to do them just as specified and then redo them
	  later if the application requires a different configuration.*/

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
    10b8:	b0 df       	rcall	.-160    	; 0x101a <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOff);       // Turn display OFF
    10ba:	bb df       	rcall	.-138    	; 0x1032 <lcd_check_BF_4>

	/* Clear Display instruction */
	lcd_check_BF_4();
    10bc:	88 e0       	ldi	r24, 0x08	; 8
	lcd_write_instruction_4f(lcd_Clear);            // Clear display RAM
    10be:	ad df       	rcall	.-166    	; 0x101a <lcd_write_instruction_4f>
    10c0:	b8 df       	rcall	.-144    	; 0x1032 <lcd_check_BF_4>
    10c2:	81 e0       	ldi	r24, 0x01	; 1
	
	/* Entry Mode Set instruction */
	lcd_check_BF_4();
    10c4:	aa df       	rcall	.-172    	; 0x101a <lcd_write_instruction_4f>
    10c6:	b5 df       	rcall	.-150    	; 0x1032 <lcd_check_BF_4>
	lcd_write_instruction_4f(lcd_EntryMode);        // Set desired shift characteristics
    10c8:	86 e0       	ldi	r24, 0x06	; 6
    10ca:	a7 df       	rcall	.-178    	; 0x101a <lcd_write_instruction_4f>
    10cc:	b2 df       	rcall	.-156    	; 0x1032 <lcd_check_BF_4>
	/*This is the end of the LCD controller initialization as specified in the data sheet, but the display
	  has been left in the OFF condition.  This is a good time to turn the display back ON. */

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
    10ce:	8c e0       	ldi	r24, 0x0C	; 12
    10d0:	a4 cf       	rjmp	.-184    	; 0x101a <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOn);        // turn the display ON
    10d2:	08 95       	ret

000010d4 <initLCD>:
    10d4:	41 df       	rcall	.-382    	; 0xf58 <configLCDPorts>
    10d6:	ca df       	rcall	.-108    	; 0x106c <lcd_init_4f>
    10d8:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10da:	81 ee       	ldi	r24, 0xE1	; 225
    10dc:	94 e0       	ldi	r25, 0x04	; 4
    10de:	21 50       	subi	r18, 0x01	; 1
    10e0:	80 40       	sbci	r24, 0x00	; 0
    10e2:	90 40       	sbci	r25, 0x00	; 0
    10e4:	e1 f7       	brne	.-8      	; 0x10de <initLCD+0xa>
    10e6:	00 c0       	rjmp	.+0      	; 0x10e8 <initLCD+0x14>
    10e8:	00 00       	nop
    10ea:	08 95       	ret

000010ec <lcd_write_string_4f>:
    10ec:	0f 93       	push	r16
Inputs:		string to be displayed (stringData)
Outputs:	none
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
    10ee:	1f 93       	push	r17
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	00 d0       	rcall	.+0      	; 0x10f6 <lcd_write_string_4f+0xa>
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	8c 01       	movw	r16, r24
    volatile int i = 0;                             // Character counter
    10fc:	1a 82       	std	Y+2, r1	; 0x02
    10fe:	19 82       	std	Y+1, r1	; 0x01
    while (stringData[i] != 0)
    1100:	e9 81       	ldd	r30, Y+1	; 0x01
    1102:	fa 81       	ldd	r31, Y+2	; 0x02
    1104:	e8 0f       	add	r30, r24
    1106:	f9 1f       	adc	r31, r25
    1108:	80 81       	ld	r24, Z
    110a:	88 23       	and	r24, r24
    110c:	99 f0       	breq	.+38     	; 0x1134 <lcd_write_string_4f+0x48>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
    110e:	91 df       	rcall	.-222    	; 0x1032 <lcd_check_BF_4>
        lcd_write_character_4f(stringData[i]);
    1110:	e9 81       	ldd	r30, Y+1	; 0x01
    1112:	fa 81       	ldd	r31, Y+2	; 0x02
    1114:	e0 0f       	add	r30, r16
    1116:	f1 1f       	adc	r31, r17
    1118:	80 81       	ld	r24, Z
    111a:	73 df       	rcall	.-282    	; 0x1002 <lcd_write_character_4f>
        i++;
    111c:	89 81       	ldd	r24, Y+1	; 0x01
    111e:	9a 81       	ldd	r25, Y+2	; 0x02
    1120:	01 96       	adiw	r24, 0x01	; 1
    1122:	9a 83       	std	Y+2, r25	; 0x02
    1124:	89 83       	std	Y+1, r24	; 0x01
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
    volatile int i = 0;                             // Character counter
    while (stringData[i] != 0)
    1126:	e9 81       	ldd	r30, Y+1	; 0x01
    1128:	fa 81       	ldd	r31, Y+2	; 0x02
    112a:	e0 0f       	add	r30, r16
    112c:	f1 1f       	adc	r31, r17
    112e:	80 81       	ld	r24, Z
    1130:	81 11       	cpse	r24, r1
    1132:	ed cf       	rjmp	.-38     	; 0x110e <lcd_write_string_4f+0x22>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
        lcd_write_character_4f(stringData[i]);
        i++;
    }
}
    1134:	0f 90       	pop	r0
    1136:	0f 90       	pop	r0
    1138:	df 91       	pop	r29
    113a:	cf 91       	pop	r28
    113c:	1f 91       	pop	r17
    113e:	0f 91       	pop	r16
    1140:	08 95       	ret

00001142 <updateLCDScreen>:
Inputs:		two pointers to a uint8 type data and 2 values, one for each row
Outputs:	none
Description:commands writing on LCD line by line 
******************************************************************** */
void updateLCDScreen(uint8_t row, char * s1, uint8_t data, char * s2)
{
    1142:	df 92       	push	r13
    1144:	ef 92       	push	r14
    1146:	ff 92       	push	r15
    1148:	0f 93       	push	r16
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	cd b7       	in	r28, 0x3d	; 61
    1152:	de b7       	in	r29, 0x3e	; 62
    1154:	af 97       	sbiw	r28, 0x2f	; 47
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	f8 94       	cli
    115a:	de bf       	out	0x3e, r29	; 62
    115c:	0f be       	out	0x3f, r0	; 63
    115e:	cd bf       	out	0x3d, r28	; 61
    1160:	18 2f       	mov	r17, r24
    1162:	d6 2e       	mov	r13, r22
    1164:	07 2f       	mov	r16, r23
    1166:	84 2f       	mov	r24, r20
    1168:	79 01       	movw	r14, r18
	/* convert data to string [buf] */
	char data2char[4] = "   ";
    116a:	20 e2       	ldi	r18, 0x20	; 32
    116c:	30 e2       	ldi	r19, 0x20	; 32
    116e:	3a 83       	std	Y+2, r19	; 0x02
    1170:	29 83       	std	Y+1, r18	; 0x01
    1172:	20 e2       	ldi	r18, 0x20	; 32
    1174:	30 e0       	ldi	r19, 0x00	; 0
    1176:	3c 83       	std	Y+4, r19	; 0x04
    1178:	2b 83       	std	Y+3, r18	; 0x03
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
    117a:	96 e1       	ldi	r25, 0x16	; 22
    117c:	e3 e0       	ldi	r30, 0x03	; 3
    117e:	f8 e0       	ldi	r31, 0x08	; 8
    1180:	de 01       	movw	r26, r28
    1182:	5a 96       	adiw	r26, 0x1a	; 26
    1184:	01 90       	ld	r0, Z+
    1186:	0d 92       	st	X+, r0
    1188:	9a 95       	dec	r25
    118a:	e1 f7       	brne	.-8      	; 0x1184 <updateLCDScreen+0x42>
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
    118c:	4f 3f       	cpi	r20, 0xFF	; 255
    118e:	31 f0       	breq	.+12     	; 0x119c <updateLCDScreen+0x5a>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    1190:	4a e0       	ldi	r20, 0x0A	; 10
    1192:	be 01       	movw	r22, r28
    1194:	6f 5f       	subi	r22, 0xFF	; 255
    1196:	7f 4f       	sbci	r23, 0xFF	; 255
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	1c d2       	rcall	.+1080   	; 0x15d4 <__itoa_ncheck>
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
    119c:	6f ee       	ldi	r22, 0xEF	; 239
    119e:	77 e0       	ldi	r23, 0x07	; 7
    11a0:	8d 2d       	mov	r24, r13
    11a2:	90 2f       	mov	r25, r16
    11a4:	0e d2       	rcall	.+1052   	; 0x15c2 <strcmp>
    11a6:	89 2b       	or	r24, r25
    11a8:	09 f4       	brne	.+2      	; 0x11ac <updateLCDScreen+0x6a>
    11aa:	ac c0       	rjmp	.+344    	; 0x1304 <updateLCDScreen+0x1c2>
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
    11ac:	6f ee       	ldi	r22, 0xEF	; 239
    11ae:	77 e0       	ldi	r23, 0x07	; 7
    11b0:	c7 01       	movw	r24, r14
    11b2:	07 d2       	rcall	.+1038   	; 0x15c2 <strcmp>
    11b4:	89 2b       	or	r24, r25
    11b6:	31 f4       	brne	.+12     	; 0x11c4 <updateLCDScreen+0x82>
    11b8:	0f 2e       	mov	r0, r31
    11ba:	fa e4       	ldi	r31, 0x4A	; 74
    11bc:	ef 2e       	mov	r14, r31
    11be:	f1 e0       	ldi	r31, 0x01	; 1
    11c0:	ff 2e       	mov	r15, r31
    11c2:	f0 2d       	mov	r31, r0
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
    11c4:	ce 01       	movw	r24, r28
    11c6:	4a 96       	adiw	r24, 0x1a	; 26
    11c8:	9f 93       	push	r25
    11ca:	8f 93       	push	r24
    11cc:	ff 92       	push	r15
    11ce:	ef 92       	push	r14
    11d0:	49 97       	sbiw	r24, 0x19	; 25
    11d2:	9f 93       	push	r25
    11d4:	8f 93       	push	r24
    11d6:	0f 93       	push	r16
    11d8:	df 92       	push	r13
    11da:	84 ef       	ldi	r24, 0xF4	; 244
    11dc:	97 e0       	ldi	r25, 0x07	; 7
    11de:	9f 93       	push	r25
    11e0:	8f 93       	push	r24
    11e2:	1f 92       	push	r1
    11e4:	85 e1       	ldi	r24, 0x15	; 21
    11e6:	8f 93       	push	r24
    11e8:	ce 01       	movw	r24, r28
    11ea:	05 96       	adiw	r24, 0x05	; 5
    11ec:	9f 93       	push	r25
    11ee:	8f 93       	push	r24
    11f0:	14 d2       	rcall	.+1064   	; 0x161a <snprintf>
	if (strcmp(s1, "CLEAR") == 0 ) { snprintf( charRow, sizeof charRow, "%s", emptyString ); };
    11f2:	6d ef       	ldi	r22, 0xFD	; 253
    11f4:	77 e0       	ldi	r23, 0x07	; 7
    11f6:	8d 2d       	mov	r24, r13
    11f8:	90 2f       	mov	r25, r16
    11fa:	e3 d1       	rcall	.+966    	; 0x15c2 <strcmp>
    11fc:	0f b6       	in	r0, 0x3f	; 63
    11fe:	f8 94       	cli
    1200:	de bf       	out	0x3e, r29	; 62
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	cd bf       	out	0x3d, r28	; 61
    1206:	89 2b       	or	r24, r25
    1208:	a9 f4       	brne	.+42     	; 0x1234 <updateLCDScreen+0xf2>
    120a:	ce 01       	movw	r24, r28
    120c:	4a 96       	adiw	r24, 0x1a	; 26
    120e:	9f 93       	push	r25
    1210:	8f 93       	push	r24
    1212:	8a ef       	ldi	r24, 0xFA	; 250
    1214:	97 e0       	ldi	r25, 0x07	; 7
    1216:	9f 93       	push	r25
    1218:	8f 93       	push	r24
    121a:	1f 92       	push	r1
    121c:	85 e1       	ldi	r24, 0x15	; 21
    121e:	8f 93       	push	r24
    1220:	ce 01       	movw	r24, r28
    1222:	05 96       	adiw	r24, 0x05	; 5
    1224:	9f 93       	push	r25
    1226:	8f 93       	push	r24
    1228:	f8 d1       	rcall	.+1008   	; 0x161a <snprintf>
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
		
	switch(row) {
    1234:	12 30       	cpi	r17, 0x02	; 2
    1236:	a9 f0       	breq	.+42     	; 0x1262 <updateLCDScreen+0x120>
    1238:	18 f4       	brcc	.+6      	; 0x1240 <updateLCDScreen+0xfe>
    123a:	11 30       	cpi	r17, 0x01	; 1
    123c:	31 f0       	breq	.+12     	; 0x124a <updateLCDScreen+0x108>
    123e:	34 c0       	rjmp	.+104    	; 0x12a8 <updateLCDScreen+0x166>
    1240:	13 30       	cpi	r17, 0x03	; 3
    1242:	d9 f0       	breq	.+54     	; 0x127a <updateLCDScreen+0x138>
    1244:	14 30       	cpi	r17, 0x04	; 4
    1246:	29 f1       	breq	.+74     	; 0x1292 <updateLCDScreen+0x150>
		case 1: /* ======= Line 1 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineOne); _delay_ms(50);
    1248:	2f c0       	rjmp	.+94     	; 0x12a8 <updateLCDScreen+0x166>
    124a:	80 e8       	ldi	r24, 0x80	; 128
    124c:	e6 de       	rcall	.-564    	; 0x101a <lcd_write_instruction_4f>
    124e:	9f ef       	ldi	r25, 0xFF	; 255
    1250:	20 e7       	ldi	r18, 0x70	; 112
    1252:	32 e0       	ldi	r19, 0x02	; 2
    1254:	91 50       	subi	r25, 0x01	; 1
    1256:	20 40       	sbci	r18, 0x00	; 0
    1258:	30 40       	sbci	r19, 0x00	; 0
    125a:	e1 f7       	brne	.-8      	; 0x1254 <updateLCDScreen+0x112>
    125c:	00 c0       	rjmp	.+0      	; 0x125e <updateLCDScreen+0x11c>
    125e:	00 00       	nop
			break;
		case 2: /* ======= Line 2 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineTwo); _delay_ms(50);
    1260:	23 c0       	rjmp	.+70     	; 0x12a8 <updateLCDScreen+0x166>
    1262:	80 ec       	ldi	r24, 0xC0	; 192
    1264:	da de       	rcall	.-588    	; 0x101a <lcd_write_instruction_4f>
    1266:	8f ef       	ldi	r24, 0xFF	; 255
    1268:	90 e7       	ldi	r25, 0x70	; 112
    126a:	22 e0       	ldi	r18, 0x02	; 2
    126c:	81 50       	subi	r24, 0x01	; 1
    126e:	90 40       	sbci	r25, 0x00	; 0
    1270:	20 40       	sbci	r18, 0x00	; 0
    1272:	e1 f7       	brne	.-8      	; 0x126c <updateLCDScreen+0x12a>
    1274:	00 c0       	rjmp	.+0      	; 0x1276 <updateLCDScreen+0x134>
    1276:	00 00       	nop
			break;
		case 3: /* ======= Line 3 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineThree); _delay_ms(50);
    1278:	17 c0       	rjmp	.+46     	; 0x12a8 <updateLCDScreen+0x166>
    127a:	84 e9       	ldi	r24, 0x94	; 148
    127c:	ce de       	rcall	.-612    	; 0x101a <lcd_write_instruction_4f>
    127e:	3f ef       	ldi	r19, 0xFF	; 255
    1280:	80 e7       	ldi	r24, 0x70	; 112
    1282:	92 e0       	ldi	r25, 0x02	; 2
    1284:	31 50       	subi	r19, 0x01	; 1
    1286:	80 40       	sbci	r24, 0x00	; 0
    1288:	90 40       	sbci	r25, 0x00	; 0
    128a:	e1 f7       	brne	.-8      	; 0x1284 <updateLCDScreen+0x142>
    128c:	00 c0       	rjmp	.+0      	; 0x128e <updateLCDScreen+0x14c>
    128e:	00 00       	nop
			break;
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour); _delay_ms(50);
    1290:	0b c0       	rjmp	.+22     	; 0x12a8 <updateLCDScreen+0x166>
    1292:	84 ed       	ldi	r24, 0xD4	; 212
    1294:	c2 de       	rcall	.-636    	; 0x101a <lcd_write_instruction_4f>
    1296:	2f ef       	ldi	r18, 0xFF	; 255
    1298:	30 e7       	ldi	r19, 0x70	; 112
    129a:	82 e0       	ldi	r24, 0x02	; 2
    129c:	21 50       	subi	r18, 0x01	; 1
    129e:	30 40       	sbci	r19, 0x00	; 0
    12a0:	80 40       	sbci	r24, 0x00	; 0
    12a2:	e1 f7       	brne	.-8      	; 0x129c <updateLCDScreen+0x15a>
    12a4:	00 c0       	rjmp	.+0      	; 0x12a6 <updateLCDScreen+0x164>
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow); _delay_ms(50);
    12a6:	00 00       	nop
    12a8:	ce 01       	movw	r24, r28
    12aa:	05 96       	adiw	r24, 0x05	; 5
    12ac:	1f df       	rcall	.-450    	; 0x10ec <lcd_write_string_4f>
    12ae:	9f ef       	ldi	r25, 0xFF	; 255
    12b0:	20 e7       	ldi	r18, 0x70	; 112
    12b2:	32 e0       	ldi	r19, 0x02	; 2
    12b4:	91 50       	subi	r25, 0x01	; 1
    12b6:	20 40       	sbci	r18, 0x00	; 0
    12b8:	30 40       	sbci	r19, 0x00	; 0
    12ba:	e1 f7       	brne	.-8      	; 0x12b4 <updateLCDScreen+0x172>
    12bc:	00 c0       	rjmp	.+0      	; 0x12be <updateLCDScreen+0x17c>
    12be:	00 00       	nop
}
    12c0:	46 c0       	rjmp	.+140    	; 0x134e <updateLCDScreen+0x20c>
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
    12c2:	ce 01       	movw	r24, r28
    12c4:	4a 96       	adiw	r24, 0x1a	; 26
    12c6:	9f 93       	push	r25
    12c8:	8f 93       	push	r24
    12ca:	8a e4       	ldi	r24, 0x4A	; 74
    12cc:	91 e0       	ldi	r25, 0x01	; 1
    12ce:	9f 93       	push	r25
    12d0:	8f 93       	push	r24
    12d2:	9e 01       	movw	r18, r28
    12d4:	2f 5f       	subi	r18, 0xFF	; 255
    12d6:	3f 4f       	sbci	r19, 0xFF	; 255
    12d8:	3f 93       	push	r19
    12da:	2f 93       	push	r18
    12dc:	9f 93       	push	r25
    12de:	8f 93       	push	r24
    12e0:	84 ef       	ldi	r24, 0xF4	; 244
    12e2:	97 e0       	ldi	r25, 0x07	; 7
    12e4:	9f 93       	push	r25
    12e6:	8f 93       	push	r24
    12e8:	1f 92       	push	r1
    12ea:	85 e1       	ldi	r24, 0x15	; 21
    12ec:	8f 93       	push	r24
    12ee:	ce 01       	movw	r24, r28
    12f0:	05 96       	adiw	r24, 0x05	; 5
    12f2:	9f 93       	push	r25
    12f4:	8f 93       	push	r24
    12f6:	91 d1       	rcall	.+802    	; 0x161a <snprintf>
    12f8:	0f b6       	in	r0, 0x3f	; 63
    12fa:	f8 94       	cli
    12fc:	de bf       	out	0x3e, r29	; 62
    12fe:	0f be       	out	0x3f, r0	; 63
    1300:	cd bf       	out	0x3d, r28	; 61
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
    1302:	98 cf       	rjmp	.-208    	; 0x1234 <updateLCDScreen+0xf2>
    1304:	6f ee       	ldi	r22, 0xEF	; 239
    1306:	77 e0       	ldi	r23, 0x07	; 7
    1308:	c7 01       	movw	r24, r14
    130a:	5b d1       	rcall	.+694    	; 0x15c2 <strcmp>
    130c:	89 2b       	or	r24, r25
    130e:	c9 f2       	breq	.-78     	; 0x12c2 <updateLCDScreen+0x180>
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
    1310:	ce 01       	movw	r24, r28
    1312:	4a 96       	adiw	r24, 0x1a	; 26
    1314:	9f 93       	push	r25
    1316:	8f 93       	push	r24
    1318:	ff 92       	push	r15
    131a:	ef 92       	push	r14
    131c:	49 97       	sbiw	r24, 0x19	; 25
    131e:	9f 93       	push	r25
    1320:	8f 93       	push	r24
    1322:	8a e4       	ldi	r24, 0x4A	; 74
    1324:	91 e0       	ldi	r25, 0x01	; 1
    1326:	9f 93       	push	r25
    1328:	8f 93       	push	r24
    132a:	84 ef       	ldi	r24, 0xF4	; 244
    132c:	97 e0       	ldi	r25, 0x07	; 7
    132e:	9f 93       	push	r25
    1330:	8f 93       	push	r24
    1332:	1f 92       	push	r1
    1334:	85 e1       	ldi	r24, 0x15	; 21
    1336:	8f 93       	push	r24
    1338:	ce 01       	movw	r24, r28
    133a:	05 96       	adiw	r24, 0x05	; 5
    133c:	9f 93       	push	r25
    133e:	8f 93       	push	r24
    1340:	6c d1       	rcall	.+728    	; 0x161a <snprintf>
    1342:	0f b6       	in	r0, 0x3f	; 63
    1344:	f8 94       	cli
    1346:	de bf       	out	0x3e, r29	; 62
    1348:	0f be       	out	0x3f, r0	; 63
    134a:	cd bf       	out	0x3d, r28	; 61
    134c:	73 cf       	rjmp	.-282    	; 0x1234 <updateLCDScreen+0xf2>
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour); _delay_ms(50);
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow); _delay_ms(50);
}
    134e:	af 96       	adiw	r28, 0x2f	; 47
    1350:	0f b6       	in	r0, 0x3f	; 63
    1352:	f8 94       	cli
    1354:	de bf       	out	0x3e, r29	; 62
    1356:	0f be       	out	0x3f, r0	; 63
    1358:	cd bf       	out	0x3d, r28	; 61
    135a:	df 91       	pop	r29
    135c:	cf 91       	pop	r28
    135e:	1f 91       	pop	r17
    1360:	0f 91       	pop	r16
    1362:	ff 90       	pop	r15
    1364:	ef 90       	pop	r14
    1366:	df 90       	pop	r13
    1368:	08 95       	ret

0000136a <displayLCD_main>:
Description:displays on the screen the data passed to the input
******************************************************************** */
void displayLCD_main(uint8_t drow, char * s1, uint8_t d1, char * s2)
{
	/* Write text on the LCD */
	updateLCDScreen(drow, s1, d1, s2);
    136a:	eb ce       	rjmp	.-554    	; 0x1142 <updateLCDScreen>
    136c:	08 95       	ret

0000136e <main>:
#include "LCD.h"

#define WRITETIME 1

int main (void)
{
    136e:	cf 93       	push	r28
    1370:	df 93       	push	r29
    1372:	cd b7       	in	r28, 0x3d	; 61
    1374:	de b7       	in	r29, 0x3e	; 62
    1376:	64 97       	sbiw	r28, 0x14	; 20
    1378:	0f b6       	in	r0, 0x3f	; 63
    137a:	f8 94       	cli
    137c:	de bf       	out	0x3e, r29	; 62
    137e:	0f be       	out	0x3f, r0	; 63
    1380:	cd bf       	out	0x3d, r28	; 61
	ds3231_time_t t;
	
	ds3231_basic_init();	
    1382:	68 dc       	rcall	.-1840   	; 0xc54 <ds3231_basic_init>
	initLCD();
    1384:	a7 de       	rcall	.-690    	; 0x10d4 <initLCD>
    1386:	81 e0       	ldi	r24, 0x01	; 1

#if WRITETIME
	/* Set time */
	ds3231_time_t setT;
	uint8_t setTime_b = 0;
	setT.am_pm = DS3231_PM;
    1388:	8c 8b       	std	Y+20, r24	; 0x14
    138a:	99 e1       	ldi	r25, 0x19	; 25
	setT.date = 25;		/* Between 1 - 31 */
    138c:	9f 87       	std	Y+15, r25	; 0x0f
    138e:	1b 8a       	std	Y+19, r1	; 0x13
	setT.format = DS3231_FORMAT_24H;
    1390:	9d e0       	ldi	r25, 0x0D	; 13
	setT.hour = 13;		/* Between 0 - 23 / 0-11 in case of 12h time format */
    1392:	98 8b       	std	Y+16, r25	; 0x10
    1394:	95 e0       	ldi	r25, 0x05	; 5
	setT.minute = 05;	/* Between 0 - 59 */
    1396:	99 8b       	std	Y+17, r25	; 0x11
    1398:	93 e0       	ldi	r25, 0x03	; 3
	setT.month = 03;	/* Between 1 - 12 */
    139a:	9d 87       	std	Y+13, r25	; 0x0d
    139c:	1a 8a       	std	Y+18, r1	; 0x12
	setT.second = 0;	/* Between 0 - 59 */
    139e:	8e 87       	std	Y+14, r24	; 0x0e
	setT.week  = 1;		/* Between 1 - 7 */
    13a0:	87 ee       	ldi	r24, 0xE7	; 231
	setT.year = 2023;	/* Between 1900 - 2190 */
    13a2:	97 e0       	ldi	r25, 0x07	; 7
    13a4:	9c 87       	std	Y+12, r25	; 0x0c
    13a6:	8b 87       	std	Y+11, r24	; 0x0b
    13a8:	ce 01       	movw	r24, r28
	
	/* Write time to module */
	ds3231_basic_set_time(&setT);
    13aa:	0b 96       	adiw	r24, 0x0b	; 11
    13ac:	24 dd       	rcall	.-1464   	; 0xdf6 <ds3231_basic_set_time>
    13ae:	2f ee       	ldi	r18, 0xEF	; 239
	if (!setTime_b)
	{
		displayLCD_main(1, "Time set successfully.", NONE, "NONE");
    13b0:	37 e0       	ldi	r19, 0x07	; 7
    13b2:	4f ef       	ldi	r20, 0xFF	; 255
    13b4:	69 e1       	ldi	r22, 0x19	; 25
    13b6:	78 e0       	ldi	r23, 0x08	; 8
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	d7 df       	rcall	.-82     	; 0x136a <displayLCD_main>
#endif
	
	/* Read and display current time */
 	while(1)
 	{
		ds3231_basic_get_time(&t);
    13bc:	ce 01       	movw	r24, r28
    13be:	01 96       	adiw	r24, 0x01	; 1
    13c0:	24 dd       	rcall	.-1464   	; 0xe0a <ds3231_basic_get_time>
    13c2:	2f ee       	ldi	r18, 0xEF	; 239
		displayLCD_main(2, "Hour:", t.hour, "NONE");
    13c4:	37 e0       	ldi	r19, 0x07	; 7
    13c6:	4e 81       	ldd	r20, Y+6	; 0x06
    13c8:	60 e3       	ldi	r22, 0x30	; 48
    13ca:	78 e0       	ldi	r23, 0x08	; 8
    13cc:	82 e0       	ldi	r24, 0x02	; 2
    13ce:	cd df       	rcall	.-102    	; 0x136a <displayLCD_main>
    13d0:	2f ee       	ldi	r18, 0xEF	; 239
		displayLCD_main(3, "Minute:", t.minute, "NONE");
    13d2:	37 e0       	ldi	r19, 0x07	; 7
    13d4:	4f 81       	ldd	r20, Y+7	; 0x07
    13d6:	66 e3       	ldi	r22, 0x36	; 54
    13d8:	78 e0       	ldi	r23, 0x08	; 8
    13da:	83 e0       	ldi	r24, 0x03	; 3
    13dc:	c6 df       	rcall	.-116    	; 0x136a <displayLCD_main>
    13de:	2f ee       	ldi	r18, 0xEF	; 239
		displayLCD_main(4, "Second:", t.second, "NONE");
    13e0:	37 e0       	ldi	r19, 0x07	; 7
    13e2:	48 85       	ldd	r20, Y+8	; 0x08
    13e4:	6e e3       	ldi	r22, 0x3E	; 62
    13e6:	78 e0       	ldi	r23, 0x08	; 8
    13e8:	84 e0       	ldi	r24, 0x04	; 4
    13ea:	bf df       	rcall	.-130    	; 0x136a <displayLCD_main>
    13ec:	e7 cf       	rjmp	.-50     	; 0x13bc <main+0x4e>

000013ee <__divsf3>:
    13ee:	0c d0       	rcall	.+24     	; 0x1408 <__divsf3x>
    13f0:	ae c0       	rjmp	.+348    	; 0x154e <__fp_round>
    13f2:	a6 d0       	rcall	.+332    	; 0x1540 <__fp_pscB>
    13f4:	40 f0       	brcs	.+16     	; 0x1406 <__divsf3+0x18>
    13f6:	9d d0       	rcall	.+314    	; 0x1532 <__fp_pscA>
    13f8:	30 f0       	brcs	.+12     	; 0x1406 <__divsf3+0x18>
    13fa:	21 f4       	brne	.+8      	; 0x1404 <__divsf3+0x16>
    13fc:	5f 3f       	cpi	r21, 0xFF	; 255
    13fe:	19 f0       	breq	.+6      	; 0x1406 <__divsf3+0x18>
    1400:	8f c0       	rjmp	.+286    	; 0x1520 <__fp_inf>
    1402:	51 11       	cpse	r21, r1
    1404:	d8 c0       	rjmp	.+432    	; 0x15b6 <__fp_szero>
    1406:	92 c0       	rjmp	.+292    	; 0x152c <__fp_nan>

00001408 <__divsf3x>:
    1408:	b3 d0       	rcall	.+358    	; 0x1570 <__fp_split3>
    140a:	98 f3       	brcs	.-26     	; 0x13f2 <__divsf3+0x4>

0000140c <__divsf3_pse>:
    140c:	99 23       	and	r25, r25
    140e:	c9 f3       	breq	.-14     	; 0x1402 <__divsf3+0x14>
    1410:	55 23       	and	r21, r21
    1412:	b1 f3       	breq	.-20     	; 0x1400 <__divsf3+0x12>
    1414:	95 1b       	sub	r25, r21
    1416:	55 0b       	sbc	r21, r21
    1418:	bb 27       	eor	r27, r27
    141a:	aa 27       	eor	r26, r26
    141c:	62 17       	cp	r22, r18
    141e:	73 07       	cpc	r23, r19
    1420:	84 07       	cpc	r24, r20
    1422:	38 f0       	brcs	.+14     	; 0x1432 <__divsf3_pse+0x26>
    1424:	9f 5f       	subi	r25, 0xFF	; 255
    1426:	5f 4f       	sbci	r21, 0xFF	; 255
    1428:	22 0f       	add	r18, r18
    142a:	33 1f       	adc	r19, r19
    142c:	44 1f       	adc	r20, r20
    142e:	aa 1f       	adc	r26, r26
    1430:	a9 f3       	breq	.-22     	; 0x141c <__divsf3_pse+0x10>
    1432:	33 d0       	rcall	.+102    	; 0x149a <__divsf3_pse+0x8e>
    1434:	0e 2e       	mov	r0, r30
    1436:	3a f0       	brmi	.+14     	; 0x1446 <__divsf3_pse+0x3a>
    1438:	e0 e8       	ldi	r30, 0x80	; 128
    143a:	30 d0       	rcall	.+96     	; 0x149c <__divsf3_pse+0x90>
    143c:	91 50       	subi	r25, 0x01	; 1
    143e:	50 40       	sbci	r21, 0x00	; 0
    1440:	e6 95       	lsr	r30
    1442:	00 1c       	adc	r0, r0
    1444:	ca f7       	brpl	.-14     	; 0x1438 <__divsf3_pse+0x2c>
    1446:	29 d0       	rcall	.+82     	; 0x149a <__divsf3_pse+0x8e>
    1448:	fe 2f       	mov	r31, r30
    144a:	27 d0       	rcall	.+78     	; 0x149a <__divsf3_pse+0x8e>
    144c:	66 0f       	add	r22, r22
    144e:	77 1f       	adc	r23, r23
    1450:	88 1f       	adc	r24, r24
    1452:	bb 1f       	adc	r27, r27
    1454:	26 17       	cp	r18, r22
    1456:	37 07       	cpc	r19, r23
    1458:	48 07       	cpc	r20, r24
    145a:	ab 07       	cpc	r26, r27
    145c:	b0 e8       	ldi	r27, 0x80	; 128
    145e:	09 f0       	breq	.+2      	; 0x1462 <__divsf3_pse+0x56>
    1460:	bb 0b       	sbc	r27, r27
    1462:	80 2d       	mov	r24, r0
    1464:	bf 01       	movw	r22, r30
    1466:	ff 27       	eor	r31, r31
    1468:	93 58       	subi	r25, 0x83	; 131
    146a:	5f 4f       	sbci	r21, 0xFF	; 255
    146c:	2a f0       	brmi	.+10     	; 0x1478 <__divsf3_pse+0x6c>
    146e:	9e 3f       	cpi	r25, 0xFE	; 254
    1470:	51 05       	cpc	r21, r1
    1472:	68 f0       	brcs	.+26     	; 0x148e <__divsf3_pse+0x82>
    1474:	55 c0       	rjmp	.+170    	; 0x1520 <__fp_inf>
    1476:	9f c0       	rjmp	.+318    	; 0x15b6 <__fp_szero>
    1478:	5f 3f       	cpi	r21, 0xFF	; 255
    147a:	ec f3       	brlt	.-6      	; 0x1476 <__divsf3_pse+0x6a>
    147c:	98 3e       	cpi	r25, 0xE8	; 232
    147e:	dc f3       	brlt	.-10     	; 0x1476 <__divsf3_pse+0x6a>
    1480:	86 95       	lsr	r24
    1482:	77 95       	ror	r23
    1484:	67 95       	ror	r22
    1486:	b7 95       	ror	r27
    1488:	f7 95       	ror	r31
    148a:	9f 5f       	subi	r25, 0xFF	; 255
    148c:	c9 f7       	brne	.-14     	; 0x1480 <__divsf3_pse+0x74>
    148e:	88 0f       	add	r24, r24
    1490:	91 1d       	adc	r25, r1
    1492:	96 95       	lsr	r25
    1494:	87 95       	ror	r24
    1496:	97 f9       	bld	r25, 7
    1498:	08 95       	ret
    149a:	e1 e0       	ldi	r30, 0x01	; 1
    149c:	66 0f       	add	r22, r22
    149e:	77 1f       	adc	r23, r23
    14a0:	88 1f       	adc	r24, r24
    14a2:	bb 1f       	adc	r27, r27
    14a4:	62 17       	cp	r22, r18
    14a6:	73 07       	cpc	r23, r19
    14a8:	84 07       	cpc	r24, r20
    14aa:	ba 07       	cpc	r27, r26
    14ac:	20 f0       	brcs	.+8      	; 0x14b6 <__divsf3_pse+0xaa>
    14ae:	62 1b       	sub	r22, r18
    14b0:	73 0b       	sbc	r23, r19
    14b2:	84 0b       	sbc	r24, r20
    14b4:	ba 0b       	sbc	r27, r26
    14b6:	ee 1f       	adc	r30, r30
    14b8:	88 f7       	brcc	.-30     	; 0x149c <__divsf3_pse+0x90>
    14ba:	e0 95       	com	r30
    14bc:	08 95       	ret

000014be <__fixsfsi>:
    14be:	04 d0       	rcall	.+8      	; 0x14c8 <__fixunssfsi>
    14c0:	68 94       	set
    14c2:	b1 11       	cpse	r27, r1
    14c4:	78 c0       	rjmp	.+240    	; 0x15b6 <__fp_szero>
    14c6:	08 95       	ret

000014c8 <__fixunssfsi>:
    14c8:	5b d0       	rcall	.+182    	; 0x1580 <__fp_splitA>
    14ca:	88 f0       	brcs	.+34     	; 0x14ee <__fixunssfsi+0x26>
    14cc:	9f 57       	subi	r25, 0x7F	; 127
    14ce:	90 f0       	brcs	.+36     	; 0x14f4 <__fixunssfsi+0x2c>
    14d0:	b9 2f       	mov	r27, r25
    14d2:	99 27       	eor	r25, r25
    14d4:	b7 51       	subi	r27, 0x17	; 23
    14d6:	a0 f0       	brcs	.+40     	; 0x1500 <__fixunssfsi+0x38>
    14d8:	d1 f0       	breq	.+52     	; 0x150e <__fixunssfsi+0x46>
    14da:	66 0f       	add	r22, r22
    14dc:	77 1f       	adc	r23, r23
    14de:	88 1f       	adc	r24, r24
    14e0:	99 1f       	adc	r25, r25
    14e2:	1a f0       	brmi	.+6      	; 0x14ea <__fixunssfsi+0x22>
    14e4:	ba 95       	dec	r27
    14e6:	c9 f7       	brne	.-14     	; 0x14da <__fixunssfsi+0x12>
    14e8:	12 c0       	rjmp	.+36     	; 0x150e <__fixunssfsi+0x46>
    14ea:	b1 30       	cpi	r27, 0x01	; 1
    14ec:	81 f0       	breq	.+32     	; 0x150e <__fixunssfsi+0x46>
    14ee:	62 d0       	rcall	.+196    	; 0x15b4 <__fp_zero>
    14f0:	b1 e0       	ldi	r27, 0x01	; 1
    14f2:	08 95       	ret
    14f4:	5f c0       	rjmp	.+190    	; 0x15b4 <__fp_zero>
    14f6:	67 2f       	mov	r22, r23
    14f8:	78 2f       	mov	r23, r24
    14fa:	88 27       	eor	r24, r24
    14fc:	b8 5f       	subi	r27, 0xF8	; 248
    14fe:	39 f0       	breq	.+14     	; 0x150e <__fixunssfsi+0x46>
    1500:	b9 3f       	cpi	r27, 0xF9	; 249
    1502:	cc f3       	brlt	.-14     	; 0x14f6 <__fixunssfsi+0x2e>
    1504:	86 95       	lsr	r24
    1506:	77 95       	ror	r23
    1508:	67 95       	ror	r22
    150a:	b3 95       	inc	r27
    150c:	d9 f7       	brne	.-10     	; 0x1504 <__fixunssfsi+0x3c>
    150e:	3e f4       	brtc	.+14     	; 0x151e <__fixunssfsi+0x56>
    1510:	90 95       	com	r25
    1512:	80 95       	com	r24
    1514:	70 95       	com	r23
    1516:	61 95       	neg	r22
    1518:	7f 4f       	sbci	r23, 0xFF	; 255
    151a:	8f 4f       	sbci	r24, 0xFF	; 255
    151c:	9f 4f       	sbci	r25, 0xFF	; 255
    151e:	08 95       	ret

00001520 <__fp_inf>:
    1520:	97 f9       	bld	r25, 7
    1522:	9f 67       	ori	r25, 0x7F	; 127
    1524:	80 e8       	ldi	r24, 0x80	; 128
    1526:	70 e0       	ldi	r23, 0x00	; 0
    1528:	60 e0       	ldi	r22, 0x00	; 0
    152a:	08 95       	ret

0000152c <__fp_nan>:
    152c:	9f ef       	ldi	r25, 0xFF	; 255
    152e:	80 ec       	ldi	r24, 0xC0	; 192
    1530:	08 95       	ret

00001532 <__fp_pscA>:
    1532:	00 24       	eor	r0, r0
    1534:	0a 94       	dec	r0
    1536:	16 16       	cp	r1, r22
    1538:	17 06       	cpc	r1, r23
    153a:	18 06       	cpc	r1, r24
    153c:	09 06       	cpc	r0, r25
    153e:	08 95       	ret

00001540 <__fp_pscB>:
    1540:	00 24       	eor	r0, r0
    1542:	0a 94       	dec	r0
    1544:	12 16       	cp	r1, r18
    1546:	13 06       	cpc	r1, r19
    1548:	14 06       	cpc	r1, r20
    154a:	05 06       	cpc	r0, r21
    154c:	08 95       	ret

0000154e <__fp_round>:
    154e:	09 2e       	mov	r0, r25
    1550:	03 94       	inc	r0
    1552:	00 0c       	add	r0, r0
    1554:	11 f4       	brne	.+4      	; 0x155a <__fp_round+0xc>
    1556:	88 23       	and	r24, r24
    1558:	52 f0       	brmi	.+20     	; 0x156e <__fp_round+0x20>
    155a:	bb 0f       	add	r27, r27
    155c:	40 f4       	brcc	.+16     	; 0x156e <__fp_round+0x20>
    155e:	bf 2b       	or	r27, r31
    1560:	11 f4       	brne	.+4      	; 0x1566 <__fp_round+0x18>
    1562:	60 ff       	sbrs	r22, 0
    1564:	04 c0       	rjmp	.+8      	; 0x156e <__fp_round+0x20>
    1566:	6f 5f       	subi	r22, 0xFF	; 255
    1568:	7f 4f       	sbci	r23, 0xFF	; 255
    156a:	8f 4f       	sbci	r24, 0xFF	; 255
    156c:	9f 4f       	sbci	r25, 0xFF	; 255
    156e:	08 95       	ret

00001570 <__fp_split3>:
    1570:	57 fd       	sbrc	r21, 7
    1572:	90 58       	subi	r25, 0x80	; 128
    1574:	44 0f       	add	r20, r20
    1576:	55 1f       	adc	r21, r21
    1578:	59 f0       	breq	.+22     	; 0x1590 <__fp_splitA+0x10>
    157a:	5f 3f       	cpi	r21, 0xFF	; 255
    157c:	71 f0       	breq	.+28     	; 0x159a <__fp_splitA+0x1a>
    157e:	47 95       	ror	r20

00001580 <__fp_splitA>:
    1580:	88 0f       	add	r24, r24
    1582:	97 fb       	bst	r25, 7
    1584:	99 1f       	adc	r25, r25
    1586:	61 f0       	breq	.+24     	; 0x15a0 <__fp_splitA+0x20>
    1588:	9f 3f       	cpi	r25, 0xFF	; 255
    158a:	79 f0       	breq	.+30     	; 0x15aa <__fp_splitA+0x2a>
    158c:	87 95       	ror	r24
    158e:	08 95       	ret
    1590:	12 16       	cp	r1, r18
    1592:	13 06       	cpc	r1, r19
    1594:	14 06       	cpc	r1, r20
    1596:	55 1f       	adc	r21, r21
    1598:	f2 cf       	rjmp	.-28     	; 0x157e <__fp_split3+0xe>
    159a:	46 95       	lsr	r20
    159c:	f1 df       	rcall	.-30     	; 0x1580 <__fp_splitA>
    159e:	08 c0       	rjmp	.+16     	; 0x15b0 <__fp_splitA+0x30>
    15a0:	16 16       	cp	r1, r22
    15a2:	17 06       	cpc	r1, r23
    15a4:	18 06       	cpc	r1, r24
    15a6:	99 1f       	adc	r25, r25
    15a8:	f1 cf       	rjmp	.-30     	; 0x158c <__fp_splitA+0xc>
    15aa:	86 95       	lsr	r24
    15ac:	71 05       	cpc	r23, r1
    15ae:	61 05       	cpc	r22, r1
    15b0:	08 94       	sec
    15b2:	08 95       	ret

000015b4 <__fp_zero>:
    15b4:	e8 94       	clt

000015b6 <__fp_szero>:
    15b6:	bb 27       	eor	r27, r27
    15b8:	66 27       	eor	r22, r22
    15ba:	77 27       	eor	r23, r23
    15bc:	cb 01       	movw	r24, r22
    15be:	97 f9       	bld	r25, 7
    15c0:	08 95       	ret

000015c2 <strcmp>:
    15c2:	fb 01       	movw	r30, r22
    15c4:	dc 01       	movw	r26, r24
    15c6:	8d 91       	ld	r24, X+
    15c8:	01 90       	ld	r0, Z+
    15ca:	80 19       	sub	r24, r0
    15cc:	01 10       	cpse	r0, r1
    15ce:	d9 f3       	breq	.-10     	; 0x15c6 <strcmp+0x4>
    15d0:	99 0b       	sbc	r25, r25
    15d2:	08 95       	ret

000015d4 <__itoa_ncheck>:
    15d4:	bb 27       	eor	r27, r27
    15d6:	4a 30       	cpi	r20, 0x0A	; 10
    15d8:	31 f4       	brne	.+12     	; 0x15e6 <__itoa_ncheck+0x12>
    15da:	99 23       	and	r25, r25
    15dc:	22 f4       	brpl	.+8      	; 0x15e6 <__itoa_ncheck+0x12>
    15de:	bd e2       	ldi	r27, 0x2D	; 45
    15e0:	90 95       	com	r25
    15e2:	81 95       	neg	r24
    15e4:	9f 4f       	sbci	r25, 0xFF	; 255
    15e6:	01 c0       	rjmp	.+2      	; 0x15ea <__utoa_common>

000015e8 <__utoa_ncheck>:
    15e8:	bb 27       	eor	r27, r27

000015ea <__utoa_common>:
    15ea:	fb 01       	movw	r30, r22
    15ec:	55 27       	eor	r21, r21
    15ee:	aa 27       	eor	r26, r26
    15f0:	88 0f       	add	r24, r24
    15f2:	99 1f       	adc	r25, r25
    15f4:	aa 1f       	adc	r26, r26
    15f6:	a4 17       	cp	r26, r20
    15f8:	10 f0       	brcs	.+4      	; 0x15fe <__utoa_common+0x14>
    15fa:	a4 1b       	sub	r26, r20
    15fc:	83 95       	inc	r24
    15fe:	50 51       	subi	r21, 0x10	; 16
    1600:	b9 f7       	brne	.-18     	; 0x15f0 <__utoa_common+0x6>
    1602:	a0 5d       	subi	r26, 0xD0	; 208
    1604:	aa 33       	cpi	r26, 0x3A	; 58
    1606:	08 f0       	brcs	.+2      	; 0x160a <__utoa_common+0x20>
    1608:	a9 5d       	subi	r26, 0xD9	; 217
    160a:	a1 93       	st	Z+, r26
    160c:	00 97       	sbiw	r24, 0x00	; 0
    160e:	79 f7       	brne	.-34     	; 0x15ee <__utoa_common+0x4>
    1610:	b1 11       	cpse	r27, r1
    1612:	b1 93       	st	Z+, r27
    1614:	11 92       	st	Z+, r1
    1616:	cb 01       	movw	r24, r22
    1618:	15 c2       	rjmp	.+1066   	; 0x1a44 <strrev>

0000161a <snprintf>:
    161a:	ae e0       	ldi	r26, 0x0E	; 14
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	e2 e1       	ldi	r30, 0x12	; 18
    1620:	fb e0       	ldi	r31, 0x0B	; 11
    1622:	c8 c2       	rjmp	.+1424   	; 0x1bb4 <__prologue_saves__+0x1c>
    1624:	0d 89       	ldd	r16, Y+21	; 0x15
    1626:	1e 89       	ldd	r17, Y+22	; 0x16
    1628:	8f 89       	ldd	r24, Y+23	; 0x17
    162a:	98 8d       	ldd	r25, Y+24	; 0x18
    162c:	26 e0       	ldi	r18, 0x06	; 6
    162e:	2c 83       	std	Y+4, r18	; 0x04
    1630:	1a 83       	std	Y+2, r17	; 0x02
    1632:	09 83       	std	Y+1, r16	; 0x01
    1634:	97 ff       	sbrs	r25, 7
    1636:	02 c0       	rjmp	.+4      	; 0x163c <snprintf+0x22>
    1638:	80 e0       	ldi	r24, 0x00	; 0
    163a:	90 e8       	ldi	r25, 0x80	; 128
    163c:	01 97       	sbiw	r24, 0x01	; 1
    163e:	9e 83       	std	Y+6, r25	; 0x06
    1640:	8d 83       	std	Y+5, r24	; 0x05
    1642:	ae 01       	movw	r20, r28
    1644:	45 5e       	subi	r20, 0xE5	; 229
    1646:	5f 4f       	sbci	r21, 0xFF	; 255
    1648:	69 8d       	ldd	r22, Y+25	; 0x19
    164a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    164c:	ce 01       	movw	r24, r28
    164e:	01 96       	adiw	r24, 0x01	; 1
    1650:	11 d0       	rcall	.+34     	; 0x1674 <vfprintf>
    1652:	4d 81       	ldd	r20, Y+5	; 0x05
    1654:	5e 81       	ldd	r21, Y+6	; 0x06
    1656:	57 fd       	sbrc	r21, 7
    1658:	0a c0       	rjmp	.+20     	; 0x166e <snprintf+0x54>
    165a:	2f 81       	ldd	r18, Y+7	; 0x07
    165c:	38 85       	ldd	r19, Y+8	; 0x08
    165e:	42 17       	cp	r20, r18
    1660:	53 07       	cpc	r21, r19
    1662:	0c f4       	brge	.+2      	; 0x1666 <snprintf+0x4c>
    1664:	9a 01       	movw	r18, r20
    1666:	f8 01       	movw	r30, r16
    1668:	e2 0f       	add	r30, r18
    166a:	f3 1f       	adc	r31, r19
    166c:	10 82       	st	Z, r1
    166e:	2e 96       	adiw	r28, 0x0e	; 14
    1670:	e4 e0       	ldi	r30, 0x04	; 4
    1672:	bc c2       	rjmp	.+1400   	; 0x1bec <__epilogue_restores__+0x1c>

00001674 <vfprintf>:
    1674:	ab e0       	ldi	r26, 0x0B	; 11
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	ef e3       	ldi	r30, 0x3F	; 63
    167a:	fb e0       	ldi	r31, 0x0B	; 11
    167c:	8d c2       	rjmp	.+1306   	; 0x1b98 <__prologue_saves__>
    167e:	6c 01       	movw	r12, r24
    1680:	7b 01       	movw	r14, r22
    1682:	8a 01       	movw	r16, r20
    1684:	fc 01       	movw	r30, r24
    1686:	17 82       	std	Z+7, r1	; 0x07
    1688:	16 82       	std	Z+6, r1	; 0x06
    168a:	83 81       	ldd	r24, Z+3	; 0x03
    168c:	81 ff       	sbrs	r24, 1
    168e:	bf c1       	rjmp	.+894    	; 0x1a0e <vfprintf+0x39a>
    1690:	ce 01       	movw	r24, r28
    1692:	01 96       	adiw	r24, 0x01	; 1
    1694:	3c 01       	movw	r6, r24
    1696:	f6 01       	movw	r30, r12
    1698:	93 81       	ldd	r25, Z+3	; 0x03
    169a:	f7 01       	movw	r30, r14
    169c:	93 fd       	sbrc	r25, 3
    169e:	85 91       	lpm	r24, Z+
    16a0:	93 ff       	sbrs	r25, 3
    16a2:	81 91       	ld	r24, Z+
    16a4:	7f 01       	movw	r14, r30
    16a6:	88 23       	and	r24, r24
    16a8:	09 f4       	brne	.+2      	; 0x16ac <vfprintf+0x38>
    16aa:	ad c1       	rjmp	.+858    	; 0x1a06 <vfprintf+0x392>
    16ac:	85 32       	cpi	r24, 0x25	; 37
    16ae:	39 f4       	brne	.+14     	; 0x16be <vfprintf+0x4a>
    16b0:	93 fd       	sbrc	r25, 3
    16b2:	85 91       	lpm	r24, Z+
    16b4:	93 ff       	sbrs	r25, 3
    16b6:	81 91       	ld	r24, Z+
    16b8:	7f 01       	movw	r14, r30
    16ba:	85 32       	cpi	r24, 0x25	; 37
    16bc:	21 f4       	brne	.+8      	; 0x16c6 <vfprintf+0x52>
    16be:	b6 01       	movw	r22, r12
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	d0 d1       	rcall	.+928    	; 0x1a64 <fputc>
    16c4:	e8 cf       	rjmp	.-48     	; 0x1696 <vfprintf+0x22>
    16c6:	91 2c       	mov	r9, r1
    16c8:	21 2c       	mov	r2, r1
    16ca:	31 2c       	mov	r3, r1
    16cc:	ff e1       	ldi	r31, 0x1F	; 31
    16ce:	f3 15       	cp	r31, r3
    16d0:	d8 f0       	brcs	.+54     	; 0x1708 <vfprintf+0x94>
    16d2:	8b 32       	cpi	r24, 0x2B	; 43
    16d4:	79 f0       	breq	.+30     	; 0x16f4 <vfprintf+0x80>
    16d6:	38 f4       	brcc	.+14     	; 0x16e6 <vfprintf+0x72>
    16d8:	80 32       	cpi	r24, 0x20	; 32
    16da:	79 f0       	breq	.+30     	; 0x16fa <vfprintf+0x86>
    16dc:	83 32       	cpi	r24, 0x23	; 35
    16de:	a1 f4       	brne	.+40     	; 0x1708 <vfprintf+0x94>
    16e0:	23 2d       	mov	r18, r3
    16e2:	20 61       	ori	r18, 0x10	; 16
    16e4:	1d c0       	rjmp	.+58     	; 0x1720 <vfprintf+0xac>
    16e6:	8d 32       	cpi	r24, 0x2D	; 45
    16e8:	61 f0       	breq	.+24     	; 0x1702 <vfprintf+0x8e>
    16ea:	80 33       	cpi	r24, 0x30	; 48
    16ec:	69 f4       	brne	.+26     	; 0x1708 <vfprintf+0x94>
    16ee:	23 2d       	mov	r18, r3
    16f0:	21 60       	ori	r18, 0x01	; 1
    16f2:	16 c0       	rjmp	.+44     	; 0x1720 <vfprintf+0xac>
    16f4:	83 2d       	mov	r24, r3
    16f6:	82 60       	ori	r24, 0x02	; 2
    16f8:	38 2e       	mov	r3, r24
    16fa:	e3 2d       	mov	r30, r3
    16fc:	e4 60       	ori	r30, 0x04	; 4
    16fe:	3e 2e       	mov	r3, r30
    1700:	2a c0       	rjmp	.+84     	; 0x1756 <vfprintf+0xe2>
    1702:	f3 2d       	mov	r31, r3
    1704:	f8 60       	ori	r31, 0x08	; 8
    1706:	1d c0       	rjmp	.+58     	; 0x1742 <vfprintf+0xce>
    1708:	37 fc       	sbrc	r3, 7
    170a:	2d c0       	rjmp	.+90     	; 0x1766 <vfprintf+0xf2>
    170c:	20 ed       	ldi	r18, 0xD0	; 208
    170e:	28 0f       	add	r18, r24
    1710:	2a 30       	cpi	r18, 0x0A	; 10
    1712:	40 f0       	brcs	.+16     	; 0x1724 <vfprintf+0xb0>
    1714:	8e 32       	cpi	r24, 0x2E	; 46
    1716:	b9 f4       	brne	.+46     	; 0x1746 <vfprintf+0xd2>
    1718:	36 fc       	sbrc	r3, 6
    171a:	75 c1       	rjmp	.+746    	; 0x1a06 <vfprintf+0x392>
    171c:	23 2d       	mov	r18, r3
    171e:	20 64       	ori	r18, 0x40	; 64
    1720:	32 2e       	mov	r3, r18
    1722:	19 c0       	rjmp	.+50     	; 0x1756 <vfprintf+0xe2>
    1724:	36 fe       	sbrs	r3, 6
    1726:	06 c0       	rjmp	.+12     	; 0x1734 <vfprintf+0xc0>
    1728:	8a e0       	ldi	r24, 0x0A	; 10
    172a:	98 9e       	mul	r9, r24
    172c:	20 0d       	add	r18, r0
    172e:	11 24       	eor	r1, r1
    1730:	92 2e       	mov	r9, r18
    1732:	11 c0       	rjmp	.+34     	; 0x1756 <vfprintf+0xe2>
    1734:	ea e0       	ldi	r30, 0x0A	; 10
    1736:	2e 9e       	mul	r2, r30
    1738:	20 0d       	add	r18, r0
    173a:	11 24       	eor	r1, r1
    173c:	22 2e       	mov	r2, r18
    173e:	f3 2d       	mov	r31, r3
    1740:	f0 62       	ori	r31, 0x20	; 32
    1742:	3f 2e       	mov	r3, r31
    1744:	08 c0       	rjmp	.+16     	; 0x1756 <vfprintf+0xe2>
    1746:	8c 36       	cpi	r24, 0x6C	; 108
    1748:	21 f4       	brne	.+8      	; 0x1752 <vfprintf+0xde>
    174a:	83 2d       	mov	r24, r3
    174c:	80 68       	ori	r24, 0x80	; 128
    174e:	38 2e       	mov	r3, r24
    1750:	02 c0       	rjmp	.+4      	; 0x1756 <vfprintf+0xe2>
    1752:	88 36       	cpi	r24, 0x68	; 104
    1754:	41 f4       	brne	.+16     	; 0x1766 <vfprintf+0xf2>
    1756:	f7 01       	movw	r30, r14
    1758:	93 fd       	sbrc	r25, 3
    175a:	85 91       	lpm	r24, Z+
    175c:	93 ff       	sbrs	r25, 3
    175e:	81 91       	ld	r24, Z+
    1760:	7f 01       	movw	r14, r30
    1762:	81 11       	cpse	r24, r1
    1764:	b3 cf       	rjmp	.-154    	; 0x16cc <vfprintf+0x58>
    1766:	98 2f       	mov	r25, r24
    1768:	9f 7d       	andi	r25, 0xDF	; 223
    176a:	95 54       	subi	r25, 0x45	; 69
    176c:	93 30       	cpi	r25, 0x03	; 3
    176e:	28 f4       	brcc	.+10     	; 0x177a <vfprintf+0x106>
    1770:	0c 5f       	subi	r16, 0xFC	; 252
    1772:	1f 4f       	sbci	r17, 0xFF	; 255
    1774:	9f e3       	ldi	r25, 0x3F	; 63
    1776:	99 83       	std	Y+1, r25	; 0x01
    1778:	0d c0       	rjmp	.+26     	; 0x1794 <vfprintf+0x120>
    177a:	83 36       	cpi	r24, 0x63	; 99
    177c:	31 f0       	breq	.+12     	; 0x178a <vfprintf+0x116>
    177e:	83 37       	cpi	r24, 0x73	; 115
    1780:	71 f0       	breq	.+28     	; 0x179e <vfprintf+0x12a>
    1782:	83 35       	cpi	r24, 0x53	; 83
    1784:	09 f0       	breq	.+2      	; 0x1788 <vfprintf+0x114>
    1786:	55 c0       	rjmp	.+170    	; 0x1832 <vfprintf+0x1be>
    1788:	20 c0       	rjmp	.+64     	; 0x17ca <vfprintf+0x156>
    178a:	f8 01       	movw	r30, r16
    178c:	80 81       	ld	r24, Z
    178e:	89 83       	std	Y+1, r24	; 0x01
    1790:	0e 5f       	subi	r16, 0xFE	; 254
    1792:	1f 4f       	sbci	r17, 0xFF	; 255
    1794:	88 24       	eor	r8, r8
    1796:	83 94       	inc	r8
    1798:	91 2c       	mov	r9, r1
    179a:	53 01       	movw	r10, r6
    179c:	12 c0       	rjmp	.+36     	; 0x17c2 <vfprintf+0x14e>
    179e:	28 01       	movw	r4, r16
    17a0:	f2 e0       	ldi	r31, 0x02	; 2
    17a2:	4f 0e       	add	r4, r31
    17a4:	51 1c       	adc	r5, r1
    17a6:	f8 01       	movw	r30, r16
    17a8:	a0 80       	ld	r10, Z
    17aa:	b1 80       	ldd	r11, Z+1	; 0x01
    17ac:	36 fe       	sbrs	r3, 6
    17ae:	03 c0       	rjmp	.+6      	; 0x17b6 <vfprintf+0x142>
    17b0:	69 2d       	mov	r22, r9
    17b2:	70 e0       	ldi	r23, 0x00	; 0
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <vfprintf+0x146>
    17b6:	6f ef       	ldi	r22, 0xFF	; 255
    17b8:	7f ef       	ldi	r23, 0xFF	; 255
    17ba:	c5 01       	movw	r24, r10
    17bc:	38 d1       	rcall	.+624    	; 0x1a2e <strnlen>
    17be:	4c 01       	movw	r8, r24
    17c0:	82 01       	movw	r16, r4
    17c2:	f3 2d       	mov	r31, r3
    17c4:	ff 77       	andi	r31, 0x7F	; 127
    17c6:	3f 2e       	mov	r3, r31
    17c8:	15 c0       	rjmp	.+42     	; 0x17f4 <vfprintf+0x180>
    17ca:	28 01       	movw	r4, r16
    17cc:	22 e0       	ldi	r18, 0x02	; 2
    17ce:	42 0e       	add	r4, r18
    17d0:	51 1c       	adc	r5, r1
    17d2:	f8 01       	movw	r30, r16
    17d4:	a0 80       	ld	r10, Z
    17d6:	b1 80       	ldd	r11, Z+1	; 0x01
    17d8:	36 fe       	sbrs	r3, 6
    17da:	03 c0       	rjmp	.+6      	; 0x17e2 <vfprintf+0x16e>
    17dc:	69 2d       	mov	r22, r9
    17de:	70 e0       	ldi	r23, 0x00	; 0
    17e0:	02 c0       	rjmp	.+4      	; 0x17e6 <vfprintf+0x172>
    17e2:	6f ef       	ldi	r22, 0xFF	; 255
    17e4:	7f ef       	ldi	r23, 0xFF	; 255
    17e6:	c5 01       	movw	r24, r10
    17e8:	17 d1       	rcall	.+558    	; 0x1a18 <strnlen_P>
    17ea:	4c 01       	movw	r8, r24
    17ec:	f3 2d       	mov	r31, r3
    17ee:	f0 68       	ori	r31, 0x80	; 128
    17f0:	3f 2e       	mov	r3, r31
    17f2:	82 01       	movw	r16, r4
    17f4:	33 fc       	sbrc	r3, 3
    17f6:	19 c0       	rjmp	.+50     	; 0x182a <vfprintf+0x1b6>
    17f8:	82 2d       	mov	r24, r2
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	88 16       	cp	r8, r24
    17fe:	99 06       	cpc	r9, r25
    1800:	a0 f4       	brcc	.+40     	; 0x182a <vfprintf+0x1b6>
    1802:	b6 01       	movw	r22, r12
    1804:	80 e2       	ldi	r24, 0x20	; 32
    1806:	90 e0       	ldi	r25, 0x00	; 0
    1808:	2d d1       	rcall	.+602    	; 0x1a64 <fputc>
    180a:	2a 94       	dec	r2
    180c:	f5 cf       	rjmp	.-22     	; 0x17f8 <vfprintf+0x184>
    180e:	f5 01       	movw	r30, r10
    1810:	37 fc       	sbrc	r3, 7
    1812:	85 91       	lpm	r24, Z+
    1814:	37 fe       	sbrs	r3, 7
    1816:	81 91       	ld	r24, Z+
    1818:	5f 01       	movw	r10, r30
    181a:	b6 01       	movw	r22, r12
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	22 d1       	rcall	.+580    	; 0x1a64 <fputc>
    1820:	21 10       	cpse	r2, r1
    1822:	2a 94       	dec	r2
    1824:	21 e0       	ldi	r18, 0x01	; 1
    1826:	82 1a       	sub	r8, r18
    1828:	91 08       	sbc	r9, r1
    182a:	81 14       	cp	r8, r1
    182c:	91 04       	cpc	r9, r1
    182e:	79 f7       	brne	.-34     	; 0x180e <vfprintf+0x19a>
    1830:	e1 c0       	rjmp	.+450    	; 0x19f4 <vfprintf+0x380>
    1832:	84 36       	cpi	r24, 0x64	; 100
    1834:	11 f0       	breq	.+4      	; 0x183a <vfprintf+0x1c6>
    1836:	89 36       	cpi	r24, 0x69	; 105
    1838:	39 f5       	brne	.+78     	; 0x1888 <vfprintf+0x214>
    183a:	f8 01       	movw	r30, r16
    183c:	37 fe       	sbrs	r3, 7
    183e:	07 c0       	rjmp	.+14     	; 0x184e <vfprintf+0x1da>
    1840:	60 81       	ld	r22, Z
    1842:	71 81       	ldd	r23, Z+1	; 0x01
    1844:	82 81       	ldd	r24, Z+2	; 0x02
    1846:	93 81       	ldd	r25, Z+3	; 0x03
    1848:	0c 5f       	subi	r16, 0xFC	; 252
    184a:	1f 4f       	sbci	r17, 0xFF	; 255
    184c:	08 c0       	rjmp	.+16     	; 0x185e <vfprintf+0x1ea>
    184e:	60 81       	ld	r22, Z
    1850:	71 81       	ldd	r23, Z+1	; 0x01
    1852:	07 2e       	mov	r0, r23
    1854:	00 0c       	add	r0, r0
    1856:	88 0b       	sbc	r24, r24
    1858:	99 0b       	sbc	r25, r25
    185a:	0e 5f       	subi	r16, 0xFE	; 254
    185c:	1f 4f       	sbci	r17, 0xFF	; 255
    185e:	f3 2d       	mov	r31, r3
    1860:	ff 76       	andi	r31, 0x6F	; 111
    1862:	3f 2e       	mov	r3, r31
    1864:	97 ff       	sbrs	r25, 7
    1866:	09 c0       	rjmp	.+18     	; 0x187a <vfprintf+0x206>
    1868:	90 95       	com	r25
    186a:	80 95       	com	r24
    186c:	70 95       	com	r23
    186e:	61 95       	neg	r22
    1870:	7f 4f       	sbci	r23, 0xFF	; 255
    1872:	8f 4f       	sbci	r24, 0xFF	; 255
    1874:	9f 4f       	sbci	r25, 0xFF	; 255
    1876:	f0 68       	ori	r31, 0x80	; 128
    1878:	3f 2e       	mov	r3, r31
    187a:	2a e0       	ldi	r18, 0x0A	; 10
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	a3 01       	movw	r20, r6
    1880:	2d d1       	rcall	.+602    	; 0x1adc <__ultoa_invert>
    1882:	88 2e       	mov	r8, r24
    1884:	86 18       	sub	r8, r6
    1886:	44 c0       	rjmp	.+136    	; 0x1910 <vfprintf+0x29c>
    1888:	85 37       	cpi	r24, 0x75	; 117
    188a:	31 f4       	brne	.+12     	; 0x1898 <vfprintf+0x224>
    188c:	23 2d       	mov	r18, r3
    188e:	2f 7e       	andi	r18, 0xEF	; 239
    1890:	b2 2e       	mov	r11, r18
    1892:	2a e0       	ldi	r18, 0x0A	; 10
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	25 c0       	rjmp	.+74     	; 0x18e2 <vfprintf+0x26e>
    1898:	93 2d       	mov	r25, r3
    189a:	99 7f       	andi	r25, 0xF9	; 249
    189c:	b9 2e       	mov	r11, r25
    189e:	8f 36       	cpi	r24, 0x6F	; 111
    18a0:	c1 f0       	breq	.+48     	; 0x18d2 <vfprintf+0x25e>
    18a2:	18 f4       	brcc	.+6      	; 0x18aa <vfprintf+0x236>
    18a4:	88 35       	cpi	r24, 0x58	; 88
    18a6:	79 f0       	breq	.+30     	; 0x18c6 <vfprintf+0x252>
    18a8:	ae c0       	rjmp	.+348    	; 0x1a06 <vfprintf+0x392>
    18aa:	80 37       	cpi	r24, 0x70	; 112
    18ac:	19 f0       	breq	.+6      	; 0x18b4 <vfprintf+0x240>
    18ae:	88 37       	cpi	r24, 0x78	; 120
    18b0:	21 f0       	breq	.+8      	; 0x18ba <vfprintf+0x246>
    18b2:	a9 c0       	rjmp	.+338    	; 0x1a06 <vfprintf+0x392>
    18b4:	e9 2f       	mov	r30, r25
    18b6:	e0 61       	ori	r30, 0x10	; 16
    18b8:	be 2e       	mov	r11, r30
    18ba:	b4 fe       	sbrs	r11, 4
    18bc:	0d c0       	rjmp	.+26     	; 0x18d8 <vfprintf+0x264>
    18be:	fb 2d       	mov	r31, r11
    18c0:	f4 60       	ori	r31, 0x04	; 4
    18c2:	bf 2e       	mov	r11, r31
    18c4:	09 c0       	rjmp	.+18     	; 0x18d8 <vfprintf+0x264>
    18c6:	34 fe       	sbrs	r3, 4
    18c8:	0a c0       	rjmp	.+20     	; 0x18de <vfprintf+0x26a>
    18ca:	29 2f       	mov	r18, r25
    18cc:	26 60       	ori	r18, 0x06	; 6
    18ce:	b2 2e       	mov	r11, r18
    18d0:	06 c0       	rjmp	.+12     	; 0x18de <vfprintf+0x26a>
    18d2:	28 e0       	ldi	r18, 0x08	; 8
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	05 c0       	rjmp	.+10     	; 0x18e2 <vfprintf+0x26e>
    18d8:	20 e1       	ldi	r18, 0x10	; 16
    18da:	30 e0       	ldi	r19, 0x00	; 0
    18dc:	02 c0       	rjmp	.+4      	; 0x18e2 <vfprintf+0x26e>
    18de:	20 e1       	ldi	r18, 0x10	; 16
    18e0:	32 e0       	ldi	r19, 0x02	; 2
    18e2:	f8 01       	movw	r30, r16
    18e4:	b7 fe       	sbrs	r11, 7
    18e6:	07 c0       	rjmp	.+14     	; 0x18f6 <vfprintf+0x282>
    18e8:	60 81       	ld	r22, Z
    18ea:	71 81       	ldd	r23, Z+1	; 0x01
    18ec:	82 81       	ldd	r24, Z+2	; 0x02
    18ee:	93 81       	ldd	r25, Z+3	; 0x03
    18f0:	0c 5f       	subi	r16, 0xFC	; 252
    18f2:	1f 4f       	sbci	r17, 0xFF	; 255
    18f4:	06 c0       	rjmp	.+12     	; 0x1902 <vfprintf+0x28e>
    18f6:	60 81       	ld	r22, Z
    18f8:	71 81       	ldd	r23, Z+1	; 0x01
    18fa:	80 e0       	ldi	r24, 0x00	; 0
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	0e 5f       	subi	r16, 0xFE	; 254
    1900:	1f 4f       	sbci	r17, 0xFF	; 255
    1902:	a3 01       	movw	r20, r6
    1904:	eb d0       	rcall	.+470    	; 0x1adc <__ultoa_invert>
    1906:	88 2e       	mov	r8, r24
    1908:	86 18       	sub	r8, r6
    190a:	fb 2d       	mov	r31, r11
    190c:	ff 77       	andi	r31, 0x7F	; 127
    190e:	3f 2e       	mov	r3, r31
    1910:	36 fe       	sbrs	r3, 6
    1912:	0d c0       	rjmp	.+26     	; 0x192e <vfprintf+0x2ba>
    1914:	23 2d       	mov	r18, r3
    1916:	2e 7f       	andi	r18, 0xFE	; 254
    1918:	a2 2e       	mov	r10, r18
    191a:	89 14       	cp	r8, r9
    191c:	58 f4       	brcc	.+22     	; 0x1934 <vfprintf+0x2c0>
    191e:	34 fe       	sbrs	r3, 4
    1920:	0b c0       	rjmp	.+22     	; 0x1938 <vfprintf+0x2c4>
    1922:	32 fc       	sbrc	r3, 2
    1924:	09 c0       	rjmp	.+18     	; 0x1938 <vfprintf+0x2c4>
    1926:	83 2d       	mov	r24, r3
    1928:	8e 7e       	andi	r24, 0xEE	; 238
    192a:	a8 2e       	mov	r10, r24
    192c:	05 c0       	rjmp	.+10     	; 0x1938 <vfprintf+0x2c4>
    192e:	b8 2c       	mov	r11, r8
    1930:	a3 2c       	mov	r10, r3
    1932:	03 c0       	rjmp	.+6      	; 0x193a <vfprintf+0x2c6>
    1934:	b8 2c       	mov	r11, r8
    1936:	01 c0       	rjmp	.+2      	; 0x193a <vfprintf+0x2c6>
    1938:	b9 2c       	mov	r11, r9
    193a:	a4 fe       	sbrs	r10, 4
    193c:	0f c0       	rjmp	.+30     	; 0x195c <vfprintf+0x2e8>
    193e:	fe 01       	movw	r30, r28
    1940:	e8 0d       	add	r30, r8
    1942:	f1 1d       	adc	r31, r1
    1944:	80 81       	ld	r24, Z
    1946:	80 33       	cpi	r24, 0x30	; 48
    1948:	21 f4       	brne	.+8      	; 0x1952 <vfprintf+0x2de>
    194a:	9a 2d       	mov	r25, r10
    194c:	99 7e       	andi	r25, 0xE9	; 233
    194e:	a9 2e       	mov	r10, r25
    1950:	09 c0       	rjmp	.+18     	; 0x1964 <vfprintf+0x2f0>
    1952:	a2 fe       	sbrs	r10, 2
    1954:	06 c0       	rjmp	.+12     	; 0x1962 <vfprintf+0x2ee>
    1956:	b3 94       	inc	r11
    1958:	b3 94       	inc	r11
    195a:	04 c0       	rjmp	.+8      	; 0x1964 <vfprintf+0x2f0>
    195c:	8a 2d       	mov	r24, r10
    195e:	86 78       	andi	r24, 0x86	; 134
    1960:	09 f0       	breq	.+2      	; 0x1964 <vfprintf+0x2f0>
    1962:	b3 94       	inc	r11
    1964:	a3 fc       	sbrc	r10, 3
    1966:	10 c0       	rjmp	.+32     	; 0x1988 <vfprintf+0x314>
    1968:	a0 fe       	sbrs	r10, 0
    196a:	06 c0       	rjmp	.+12     	; 0x1978 <vfprintf+0x304>
    196c:	b2 14       	cp	r11, r2
    196e:	80 f4       	brcc	.+32     	; 0x1990 <vfprintf+0x31c>
    1970:	28 0c       	add	r2, r8
    1972:	92 2c       	mov	r9, r2
    1974:	9b 18       	sub	r9, r11
    1976:	0d c0       	rjmp	.+26     	; 0x1992 <vfprintf+0x31e>
    1978:	b2 14       	cp	r11, r2
    197a:	58 f4       	brcc	.+22     	; 0x1992 <vfprintf+0x31e>
    197c:	b6 01       	movw	r22, r12
    197e:	80 e2       	ldi	r24, 0x20	; 32
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	70 d0       	rcall	.+224    	; 0x1a64 <fputc>
    1984:	b3 94       	inc	r11
    1986:	f8 cf       	rjmp	.-16     	; 0x1978 <vfprintf+0x304>
    1988:	b2 14       	cp	r11, r2
    198a:	18 f4       	brcc	.+6      	; 0x1992 <vfprintf+0x31e>
    198c:	2b 18       	sub	r2, r11
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <vfprintf+0x320>
    1990:	98 2c       	mov	r9, r8
    1992:	21 2c       	mov	r2, r1
    1994:	a4 fe       	sbrs	r10, 4
    1996:	0f c0       	rjmp	.+30     	; 0x19b6 <vfprintf+0x342>
    1998:	b6 01       	movw	r22, r12
    199a:	80 e3       	ldi	r24, 0x30	; 48
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	62 d0       	rcall	.+196    	; 0x1a64 <fputc>
    19a0:	a2 fe       	sbrs	r10, 2
    19a2:	16 c0       	rjmp	.+44     	; 0x19d0 <vfprintf+0x35c>
    19a4:	a1 fc       	sbrc	r10, 1
    19a6:	03 c0       	rjmp	.+6      	; 0x19ae <vfprintf+0x33a>
    19a8:	88 e7       	ldi	r24, 0x78	; 120
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	02 c0       	rjmp	.+4      	; 0x19b2 <vfprintf+0x33e>
    19ae:	88 e5       	ldi	r24, 0x58	; 88
    19b0:	90 e0       	ldi	r25, 0x00	; 0
    19b2:	b6 01       	movw	r22, r12
    19b4:	0c c0       	rjmp	.+24     	; 0x19ce <vfprintf+0x35a>
    19b6:	8a 2d       	mov	r24, r10
    19b8:	86 78       	andi	r24, 0x86	; 134
    19ba:	51 f0       	breq	.+20     	; 0x19d0 <vfprintf+0x35c>
    19bc:	a1 fe       	sbrs	r10, 1
    19be:	02 c0       	rjmp	.+4      	; 0x19c4 <vfprintf+0x350>
    19c0:	8b e2       	ldi	r24, 0x2B	; 43
    19c2:	01 c0       	rjmp	.+2      	; 0x19c6 <vfprintf+0x352>
    19c4:	80 e2       	ldi	r24, 0x20	; 32
    19c6:	a7 fc       	sbrc	r10, 7
    19c8:	8d e2       	ldi	r24, 0x2D	; 45
    19ca:	b6 01       	movw	r22, r12
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	4a d0       	rcall	.+148    	; 0x1a64 <fputc>
    19d0:	89 14       	cp	r8, r9
    19d2:	30 f4       	brcc	.+12     	; 0x19e0 <vfprintf+0x36c>
    19d4:	b6 01       	movw	r22, r12
    19d6:	80 e3       	ldi	r24, 0x30	; 48
    19d8:	90 e0       	ldi	r25, 0x00	; 0
    19da:	44 d0       	rcall	.+136    	; 0x1a64 <fputc>
    19dc:	9a 94       	dec	r9
    19de:	f8 cf       	rjmp	.-16     	; 0x19d0 <vfprintf+0x35c>
    19e0:	8a 94       	dec	r8
    19e2:	f3 01       	movw	r30, r6
    19e4:	e8 0d       	add	r30, r8
    19e6:	f1 1d       	adc	r31, r1
    19e8:	80 81       	ld	r24, Z
    19ea:	b6 01       	movw	r22, r12
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	3a d0       	rcall	.+116    	; 0x1a64 <fputc>
    19f0:	81 10       	cpse	r8, r1
    19f2:	f6 cf       	rjmp	.-20     	; 0x19e0 <vfprintf+0x36c>
    19f4:	22 20       	and	r2, r2
    19f6:	09 f4       	brne	.+2      	; 0x19fa <vfprintf+0x386>
    19f8:	4e ce       	rjmp	.-868    	; 0x1696 <vfprintf+0x22>
    19fa:	b6 01       	movw	r22, r12
    19fc:	80 e2       	ldi	r24, 0x20	; 32
    19fe:	90 e0       	ldi	r25, 0x00	; 0
    1a00:	31 d0       	rcall	.+98     	; 0x1a64 <fputc>
    1a02:	2a 94       	dec	r2
    1a04:	f7 cf       	rjmp	.-18     	; 0x19f4 <vfprintf+0x380>
    1a06:	f6 01       	movw	r30, r12
    1a08:	86 81       	ldd	r24, Z+6	; 0x06
    1a0a:	97 81       	ldd	r25, Z+7	; 0x07
    1a0c:	02 c0       	rjmp	.+4      	; 0x1a12 <vfprintf+0x39e>
    1a0e:	8f ef       	ldi	r24, 0xFF	; 255
    1a10:	9f ef       	ldi	r25, 0xFF	; 255
    1a12:	2b 96       	adiw	r28, 0x0b	; 11
    1a14:	e2 e1       	ldi	r30, 0x12	; 18
    1a16:	dc c0       	rjmp	.+440    	; 0x1bd0 <__epilogue_restores__>

00001a18 <strnlen_P>:
    1a18:	fc 01       	movw	r30, r24
    1a1a:	05 90       	lpm	r0, Z+
    1a1c:	61 50       	subi	r22, 0x01	; 1
    1a1e:	70 40       	sbci	r23, 0x00	; 0
    1a20:	01 10       	cpse	r0, r1
    1a22:	d8 f7       	brcc	.-10     	; 0x1a1a <strnlen_P+0x2>
    1a24:	80 95       	com	r24
    1a26:	90 95       	com	r25
    1a28:	8e 0f       	add	r24, r30
    1a2a:	9f 1f       	adc	r25, r31
    1a2c:	08 95       	ret

00001a2e <strnlen>:
    1a2e:	fc 01       	movw	r30, r24
    1a30:	61 50       	subi	r22, 0x01	; 1
    1a32:	70 40       	sbci	r23, 0x00	; 0
    1a34:	01 90       	ld	r0, Z+
    1a36:	01 10       	cpse	r0, r1
    1a38:	d8 f7       	brcc	.-10     	; 0x1a30 <strnlen+0x2>
    1a3a:	80 95       	com	r24
    1a3c:	90 95       	com	r25
    1a3e:	8e 0f       	add	r24, r30
    1a40:	9f 1f       	adc	r25, r31
    1a42:	08 95       	ret

00001a44 <strrev>:
    1a44:	dc 01       	movw	r26, r24
    1a46:	fc 01       	movw	r30, r24
    1a48:	67 2f       	mov	r22, r23
    1a4a:	71 91       	ld	r23, Z+
    1a4c:	77 23       	and	r23, r23
    1a4e:	e1 f7       	brne	.-8      	; 0x1a48 <strrev+0x4>
    1a50:	32 97       	sbiw	r30, 0x02	; 2
    1a52:	04 c0       	rjmp	.+8      	; 0x1a5c <strrev+0x18>
    1a54:	7c 91       	ld	r23, X
    1a56:	6d 93       	st	X+, r22
    1a58:	70 83       	st	Z, r23
    1a5a:	62 91       	ld	r22, -Z
    1a5c:	ae 17       	cp	r26, r30
    1a5e:	bf 07       	cpc	r27, r31
    1a60:	c8 f3       	brcs	.-14     	; 0x1a54 <strrev+0x10>
    1a62:	08 95       	ret

00001a64 <fputc>:
    1a64:	0f 93       	push	r16
    1a66:	1f 93       	push	r17
    1a68:	cf 93       	push	r28
    1a6a:	df 93       	push	r29
    1a6c:	fb 01       	movw	r30, r22
    1a6e:	23 81       	ldd	r18, Z+3	; 0x03
    1a70:	21 fd       	sbrc	r18, 1
    1a72:	03 c0       	rjmp	.+6      	; 0x1a7a <fputc+0x16>
    1a74:	8f ef       	ldi	r24, 0xFF	; 255
    1a76:	9f ef       	ldi	r25, 0xFF	; 255
    1a78:	2c c0       	rjmp	.+88     	; 0x1ad2 <fputc+0x6e>
    1a7a:	22 ff       	sbrs	r18, 2
    1a7c:	16 c0       	rjmp	.+44     	; 0x1aaa <fputc+0x46>
    1a7e:	46 81       	ldd	r20, Z+6	; 0x06
    1a80:	57 81       	ldd	r21, Z+7	; 0x07
    1a82:	24 81       	ldd	r18, Z+4	; 0x04
    1a84:	35 81       	ldd	r19, Z+5	; 0x05
    1a86:	42 17       	cp	r20, r18
    1a88:	53 07       	cpc	r21, r19
    1a8a:	44 f4       	brge	.+16     	; 0x1a9c <fputc+0x38>
    1a8c:	a0 81       	ld	r26, Z
    1a8e:	b1 81       	ldd	r27, Z+1	; 0x01
    1a90:	9d 01       	movw	r18, r26
    1a92:	2f 5f       	subi	r18, 0xFF	; 255
    1a94:	3f 4f       	sbci	r19, 0xFF	; 255
    1a96:	31 83       	std	Z+1, r19	; 0x01
    1a98:	20 83       	st	Z, r18
    1a9a:	8c 93       	st	X, r24
    1a9c:	26 81       	ldd	r18, Z+6	; 0x06
    1a9e:	37 81       	ldd	r19, Z+7	; 0x07
    1aa0:	2f 5f       	subi	r18, 0xFF	; 255
    1aa2:	3f 4f       	sbci	r19, 0xFF	; 255
    1aa4:	37 83       	std	Z+7, r19	; 0x07
    1aa6:	26 83       	std	Z+6, r18	; 0x06
    1aa8:	14 c0       	rjmp	.+40     	; 0x1ad2 <fputc+0x6e>
    1aaa:	8b 01       	movw	r16, r22
    1aac:	ec 01       	movw	r28, r24
    1aae:	fb 01       	movw	r30, r22
    1ab0:	00 84       	ldd	r0, Z+8	; 0x08
    1ab2:	f1 85       	ldd	r31, Z+9	; 0x09
    1ab4:	e0 2d       	mov	r30, r0
    1ab6:	09 95       	icall
    1ab8:	89 2b       	or	r24, r25
    1aba:	e1 f6       	brne	.-72     	; 0x1a74 <fputc+0x10>
    1abc:	d8 01       	movw	r26, r16
    1abe:	16 96       	adiw	r26, 0x06	; 6
    1ac0:	8d 91       	ld	r24, X+
    1ac2:	9c 91       	ld	r25, X
    1ac4:	17 97       	sbiw	r26, 0x07	; 7
    1ac6:	01 96       	adiw	r24, 0x01	; 1
    1ac8:	17 96       	adiw	r26, 0x07	; 7
    1aca:	9c 93       	st	X, r25
    1acc:	8e 93       	st	-X, r24
    1ace:	16 97       	sbiw	r26, 0x06	; 6
    1ad0:	ce 01       	movw	r24, r28
    1ad2:	df 91       	pop	r29
    1ad4:	cf 91       	pop	r28
    1ad6:	1f 91       	pop	r17
    1ad8:	0f 91       	pop	r16
    1ada:	08 95       	ret

00001adc <__ultoa_invert>:
    1adc:	fa 01       	movw	r30, r20
    1ade:	aa 27       	eor	r26, r26
    1ae0:	28 30       	cpi	r18, 0x08	; 8
    1ae2:	51 f1       	breq	.+84     	; 0x1b38 <__ultoa_invert+0x5c>
    1ae4:	20 31       	cpi	r18, 0x10	; 16
    1ae6:	81 f1       	breq	.+96     	; 0x1b48 <__ultoa_invert+0x6c>
    1ae8:	e8 94       	clt
    1aea:	6f 93       	push	r22
    1aec:	6e 7f       	andi	r22, 0xFE	; 254
    1aee:	6e 5f       	subi	r22, 0xFE	; 254
    1af0:	7f 4f       	sbci	r23, 0xFF	; 255
    1af2:	8f 4f       	sbci	r24, 0xFF	; 255
    1af4:	9f 4f       	sbci	r25, 0xFF	; 255
    1af6:	af 4f       	sbci	r26, 0xFF	; 255
    1af8:	b1 e0       	ldi	r27, 0x01	; 1
    1afa:	3e d0       	rcall	.+124    	; 0x1b78 <__ultoa_invert+0x9c>
    1afc:	b4 e0       	ldi	r27, 0x04	; 4
    1afe:	3c d0       	rcall	.+120    	; 0x1b78 <__ultoa_invert+0x9c>
    1b00:	67 0f       	add	r22, r23
    1b02:	78 1f       	adc	r23, r24
    1b04:	89 1f       	adc	r24, r25
    1b06:	9a 1f       	adc	r25, r26
    1b08:	a1 1d       	adc	r26, r1
    1b0a:	68 0f       	add	r22, r24
    1b0c:	79 1f       	adc	r23, r25
    1b0e:	8a 1f       	adc	r24, r26
    1b10:	91 1d       	adc	r25, r1
    1b12:	a1 1d       	adc	r26, r1
    1b14:	6a 0f       	add	r22, r26
    1b16:	71 1d       	adc	r23, r1
    1b18:	81 1d       	adc	r24, r1
    1b1a:	91 1d       	adc	r25, r1
    1b1c:	a1 1d       	adc	r26, r1
    1b1e:	20 d0       	rcall	.+64     	; 0x1b60 <__ultoa_invert+0x84>
    1b20:	09 f4       	brne	.+2      	; 0x1b24 <__ultoa_invert+0x48>
    1b22:	68 94       	set
    1b24:	3f 91       	pop	r19
    1b26:	2a e0       	ldi	r18, 0x0A	; 10
    1b28:	26 9f       	mul	r18, r22
    1b2a:	11 24       	eor	r1, r1
    1b2c:	30 19       	sub	r19, r0
    1b2e:	30 5d       	subi	r19, 0xD0	; 208
    1b30:	31 93       	st	Z+, r19
    1b32:	de f6       	brtc	.-74     	; 0x1aea <__ultoa_invert+0xe>
    1b34:	cf 01       	movw	r24, r30
    1b36:	08 95       	ret
    1b38:	46 2f       	mov	r20, r22
    1b3a:	47 70       	andi	r20, 0x07	; 7
    1b3c:	40 5d       	subi	r20, 0xD0	; 208
    1b3e:	41 93       	st	Z+, r20
    1b40:	b3 e0       	ldi	r27, 0x03	; 3
    1b42:	0f d0       	rcall	.+30     	; 0x1b62 <__ultoa_invert+0x86>
    1b44:	c9 f7       	brne	.-14     	; 0x1b38 <__ultoa_invert+0x5c>
    1b46:	f6 cf       	rjmp	.-20     	; 0x1b34 <__ultoa_invert+0x58>
    1b48:	46 2f       	mov	r20, r22
    1b4a:	4f 70       	andi	r20, 0x0F	; 15
    1b4c:	40 5d       	subi	r20, 0xD0	; 208
    1b4e:	4a 33       	cpi	r20, 0x3A	; 58
    1b50:	18 f0       	brcs	.+6      	; 0x1b58 <__ultoa_invert+0x7c>
    1b52:	49 5d       	subi	r20, 0xD9	; 217
    1b54:	31 fd       	sbrc	r19, 1
    1b56:	40 52       	subi	r20, 0x20	; 32
    1b58:	41 93       	st	Z+, r20
    1b5a:	02 d0       	rcall	.+4      	; 0x1b60 <__ultoa_invert+0x84>
    1b5c:	a9 f7       	brne	.-22     	; 0x1b48 <__ultoa_invert+0x6c>
    1b5e:	ea cf       	rjmp	.-44     	; 0x1b34 <__ultoa_invert+0x58>
    1b60:	b4 e0       	ldi	r27, 0x04	; 4
    1b62:	a6 95       	lsr	r26
    1b64:	97 95       	ror	r25
    1b66:	87 95       	ror	r24
    1b68:	77 95       	ror	r23
    1b6a:	67 95       	ror	r22
    1b6c:	ba 95       	dec	r27
    1b6e:	c9 f7       	brne	.-14     	; 0x1b62 <__ultoa_invert+0x86>
    1b70:	00 97       	sbiw	r24, 0x00	; 0
    1b72:	61 05       	cpc	r22, r1
    1b74:	71 05       	cpc	r23, r1
    1b76:	08 95       	ret
    1b78:	9b 01       	movw	r18, r22
    1b7a:	ac 01       	movw	r20, r24
    1b7c:	0a 2e       	mov	r0, r26
    1b7e:	06 94       	lsr	r0
    1b80:	57 95       	ror	r21
    1b82:	47 95       	ror	r20
    1b84:	37 95       	ror	r19
    1b86:	27 95       	ror	r18
    1b88:	ba 95       	dec	r27
    1b8a:	c9 f7       	brne	.-14     	; 0x1b7e <__ultoa_invert+0xa2>
    1b8c:	62 0f       	add	r22, r18
    1b8e:	73 1f       	adc	r23, r19
    1b90:	84 1f       	adc	r24, r20
    1b92:	95 1f       	adc	r25, r21
    1b94:	a0 1d       	adc	r26, r0
    1b96:	08 95       	ret

00001b98 <__prologue_saves__>:
    1b98:	2f 92       	push	r2
    1b9a:	3f 92       	push	r3
    1b9c:	4f 92       	push	r4
    1b9e:	5f 92       	push	r5
    1ba0:	6f 92       	push	r6
    1ba2:	7f 92       	push	r7
    1ba4:	8f 92       	push	r8
    1ba6:	9f 92       	push	r9
    1ba8:	af 92       	push	r10
    1baa:	bf 92       	push	r11
    1bac:	cf 92       	push	r12
    1bae:	df 92       	push	r13
    1bb0:	ef 92       	push	r14
    1bb2:	ff 92       	push	r15
    1bb4:	0f 93       	push	r16
    1bb6:	1f 93       	push	r17
    1bb8:	cf 93       	push	r28
    1bba:	df 93       	push	r29
    1bbc:	cd b7       	in	r28, 0x3d	; 61
    1bbe:	de b7       	in	r29, 0x3e	; 62
    1bc0:	ca 1b       	sub	r28, r26
    1bc2:	db 0b       	sbc	r29, r27
    1bc4:	0f b6       	in	r0, 0x3f	; 63
    1bc6:	f8 94       	cli
    1bc8:	de bf       	out	0x3e, r29	; 62
    1bca:	0f be       	out	0x3f, r0	; 63
    1bcc:	cd bf       	out	0x3d, r28	; 61
    1bce:	09 94       	ijmp

00001bd0 <__epilogue_restores__>:
    1bd0:	2a 88       	ldd	r2, Y+18	; 0x12
    1bd2:	39 88       	ldd	r3, Y+17	; 0x11
    1bd4:	48 88       	ldd	r4, Y+16	; 0x10
    1bd6:	5f 84       	ldd	r5, Y+15	; 0x0f
    1bd8:	6e 84       	ldd	r6, Y+14	; 0x0e
    1bda:	7d 84       	ldd	r7, Y+13	; 0x0d
    1bdc:	8c 84       	ldd	r8, Y+12	; 0x0c
    1bde:	9b 84       	ldd	r9, Y+11	; 0x0b
    1be0:	aa 84       	ldd	r10, Y+10	; 0x0a
    1be2:	b9 84       	ldd	r11, Y+9	; 0x09
    1be4:	c8 84       	ldd	r12, Y+8	; 0x08
    1be6:	df 80       	ldd	r13, Y+7	; 0x07
    1be8:	ee 80       	ldd	r14, Y+6	; 0x06
    1bea:	fd 80       	ldd	r15, Y+5	; 0x05
    1bec:	0c 81       	ldd	r16, Y+4	; 0x04
    1bee:	1b 81       	ldd	r17, Y+3	; 0x03
    1bf0:	aa 81       	ldd	r26, Y+2	; 0x02
    1bf2:	b9 81       	ldd	r27, Y+1	; 0x01
    1bf4:	ce 0f       	add	r28, r30
    1bf6:	d1 1d       	adc	r29, r1
    1bf8:	0f b6       	in	r0, 0x3f	; 63
    1bfa:	f8 94       	cli
    1bfc:	de bf       	out	0x3e, r29	; 62
    1bfe:	0f be       	out	0x3f, r0	; 63
    1c00:	cd bf       	out	0x3d, r28	; 61
    1c02:	ed 01       	movw	r28, r26
    1c04:	08 95       	ret

00001c06 <_exit>:
    1c06:	f8 94       	cli

00001c08 <__stop_program>:
    1c08:	ff cf       	rjmp	.-2      	; 0x1c08 <__stop_program>
