-- generated by newgenasym Thu Mar 29 11:30:33 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \2k_3224w_1_202e\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end \2k_3224w_1_202e\;
