#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  8 12:20:23 2021
# Process ID: 3452
# Current directory: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5500 D:\College\Forth Year\System On Chip\VHDL\Lab_CSR_4x32Reg\CSR_4x32Reg\xilinxprj\CSR_4x32Reg.xpr
# Log file: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/vivado.log
# Journal file: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/College/Forth Year/System On Chip/pkgAndComponents/arrayPackage.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../../../../Users/0004322S/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 745.715 ; gain = 118.883
update_compile_order -fileset sources_1
set_property BOARD_PART_REPO_PATHS {C:/Users/joepr/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
WARNING: [Board 49-91] Board repository path 'C:/Users/joepr/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
set_param board.repoPaths {C:/Users/joepr/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
update_files -from_files {{D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/arrayPackage.vhd}} -to_files {{D:/College/Forth Year/System On Chip/pkgAndComponents/arrayPackage.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/College/Forth Year/System On Chip/pkgAndComponents/arrayPackage.vhd' with file 'D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/arrayPackage.vhd'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CSR_4x32Reg_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CSR_4x32Reg_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/arrayPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/CSR_4x32Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CSR_4x32Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CSR_4x32Reg_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.sim/sim_1/behav/xsim'
"xelab -wto e7b3ae69aff94dd28d89c776e4c58a65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CSR_4x32Reg_TB_behav xil_defaultlib.CSR_4x32Reg_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e7b3ae69aff94dd28d89c776e4c58a65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CSR_4x32Reg_TB_behav xil_defaultlib.CSR_4x32Reg_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.arraypackage
Compiling architecture rtl of entity xil_defaultlib.CSR_4x32Reg [csr_4x32reg_default]
Compiling architecture behavioral of entity xil_defaultlib.csr_4x32reg_tb
Built simulation snapshot CSR_4x32Reg_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/College/Forth -notrace
couldn't read file "D:/College/Forth": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  8 12:29:28 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CSR_4x32Reg_TB_behav -key {Behavioral:sim_1:Functional:CSR_4x32Reg_TB} -tclbatch {CSR_4x32Reg_TB.tcl} -view {{D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB_behav.wcfg}
source CSR_4x32Reg_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
Note: %N : Simulation Start.
Time: 0 ps  Iteration: 0  Process: /CSR_4x32Reg_TB/stim  File: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB.vhd
Note: simulation done
Time: 364 ns  Iteration: 0  Process: /CSR_4x32Reg_TB/stim  File: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CSR_4x32Reg_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 798.910 ; gain = 15.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 12:49:23 2021...
