

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Sat Oct 25 21:55:29 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+
    |                      Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |            |           |             |             |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+
    |+ activation_accelerator                           |     -|  0.00|    53808|  5.381e+05|         -|    53809|      -|        no|  366 (127%)|  368 (29%)|  47411 (20%)|  84479 (72%)|    -|
    | + bf16_to_float                                   |     -|  4.56|    49154|  4.915e+05|         -|    49154|      -|        no|           -|          -|     75 (~0%)|    184 (~0%)|    -|
    |  o bf16_to_float_loop                             |     -|  7.30|    49152|  4.915e+05|         2|        1|  49152|       yes|           -|          -|            -|            -|    -|
    | + activation_accelerator_Pipeline_stage_2_store   |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|           -|          -|     86 (~0%)|    477 (~0%)|    -|
    |  o stage_2_store                                  |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|           -|          -|            -|            -|    -|
    | + float_safe_softmax3_64_768_s                    |     -|  0.24|     4650|  4.650e+04|         -|     4650|      -|        no|   128 (44%)|  368 (29%)|  45205 (19%)|  75388 (64%)|    -|
    |  + row_max_hls_64_768_s                           |     -|  2.66|      770|  7.700e+03|         -|      770|      -|        no|           -|          -|   2061 (~0%)|  20354 (17%)|    -|
    |   o step_loop                                     |     -|  7.30|      768|  7.680e+03|         2|        1|    768|       yes|           -|          -|            -|            -|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |    + fmaxf                                        |    II|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    294 (~0%)|    -|
    |  + row_exp_bucket_sum_64_768_s                    |     -|  0.44|     3091|  3.091e+04|         -|     3091|      -|        no|           -|  176 (14%)|   22356 (9%)|  25138 (21%)|    -|
    |   o exp_and_bucket                                |    II|  7.30|     3089|  3.089e+04|        22|        4|    768|       yes|           -|          -|            -|            -|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |    + f32_add                                      |    II|  0.86|        3|     30.000|         -|        1|      -|       yes|           -|    2 (~0%)|    324 (~0%)|    228 (~0%)|    -|
    |  + row_norm_store_hls_64_768_s                    |     -|  0.24|      784|  7.840e+03|         -|      784|      -|        no|           -|  192 (15%)|   16683 (7%)|  25699 (21%)|    -|
    |   + row_norm_store_hls_64_768_Pipeline_step_loop  |     -|  0.28|      774|  7.740e+03|         -|      774|      -|        no|           -|  192 (15%)|   12383 (5%)|  21602 (18%)|    -|
    |    o step_loop                                    |     -|  7.30|      772|  7.720e+03|         6|        1|    768|       yes|           -|          -|            -|            -|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    |     + round_float32_to_bf16_ieee                  |    II|  3.29|        0|      0.000|         -|        1|      -|       yes|           -|          -|            -|    201 (~0%)|    -|
    | + activation_accelerator_Pipeline_stage_0_load0   |     -|  0.00|    49155|  4.916e+05|         -|    49155|      -|        no|           -|          -|     69 (~0%)|     85 (~0%)|    -|
    |  o stage_0_load0                                  |     -|  7.30|    49153|  4.915e+05|         3|        1|  49152|       yes|           -|          -|            -|            -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | unused    | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+---------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop          | Direction | Length | Width | Location                          |
+--------------+---------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem0  | stage_0_load0 | read      | 49152  | 16    | activation_accelerator.cpp:1075:9 |
| m_axi_gmem2  | stage_2_store | write     | 49152  | 16    | activation_accelerator.cpp:1131:9 |
+--------------+---------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop          | Problem                                                                                               | Resolution | Location                          |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem0  | in0      | stage_0_load0 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:1075:9 |
| m_axi_gmem2  | out      | stage_2_store | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:1131:9 |
+--------------+----------+---------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                                         | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + activation_accelerator                                                     | 368 |        |              |      |         |         |
|  + bf16_to_float                                                             | 0   |        |              |      |         |         |
|    add_ln49_fu_1177_p2                                                       | -   |        | add_ln49     | add  | fabric  | 0       |
|    add_ln51_fu_1191_p2                                                       | -   |        | add_ln51     | add  | fabric  | 0       |
|    add_ln49_1_fu_1367_p2                                                     | -   |        | add_ln49_1   | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_2_store                             | 0   |        |              |      |         |         |
|    add_ln1131_fu_1086_p2                                                     | -   |        | add_ln1131   | add  | fabric  | 0       |
|    add_ln1131_1_fu_1095_p2                                                   | -   |        | add_ln1131_1 | add  | fabric  | 0       |
|    add_ln1132_fu_1196_p2                                                     | -   |        | add_ln1132   | add  | fabric  | 0       |
|  + float_safe_softmax3_64_768_s                                              | 368 |        |              |      |         |         |
|   + row_max_hls_64_768_s                                                     | 0   |        |              |      |         |         |
|     add_ln905_fu_2034_p2                                                     | -   |        | add_ln905    | add  | fabric  | 0       |
|   + row_exp_bucket_sum_64_768_s                                              | 176 |        |              |      |         |         |
|     add_ln932_fu_3366_p2                                                     | -   |        | add_ln932    | add  | fabric  | 0       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U204                                      | 2   |        | x_assign     | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U220                                      | 7   |        | ex           | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U205                                      | 2   |        | x_assign_1   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U221                                      | 7   |        | ex_1         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U206                                      | 2   |        | x_assign_2   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U222                                      | 7   |        | ex_2         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U207                                      | 2   |        | x_assign_3   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U223                                      | 7   |        | ex_3         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U208                                      | 2   |        | x_assign_4   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U224                                      | 7   |        | ex_4         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U209                                      | 2   |        | x_assign_5   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U225                                      | 7   |        | ex_5         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U210                                      | 2   |        | x_assign_6   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U226                                      | 7   |        | ex_6         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U211                                      | 2   |        | x_assign_7   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U227                                      | 7   |        | ex_7         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U212                                      | 2   |        | x_assign_8   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U228                                      | 7   |        | ex_8         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U213                                      | 2   |        | x_assign_9   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U229                                      | 7   |        | ex_9         | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U214                                      | 2   |        | x_assign_s   | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U230                                      | 7   |        | ex_10        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U215                                      | 2   |        | x_assign_10  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U231                                      | 7   |        | ex_11        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U216                                      | 2   |        | x_assign_11  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U232                                      | 7   |        | ex_12        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U217                                      | 2   |        | x_assign_12  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U233                                      | 7   |        | ex_13        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U218                                      | 2   |        | x_assign_13  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U234                                      | 7   |        | ex_14        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U219                                      | 2   |        | x_assign_14  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U235                                      | 7   |        | ex_15        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U204                                      | 2   |        | x_assign_15  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U220                                      | 7   |        | ex_16        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U205                                      | 2   |        | x_assign_16  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U221                                      | 7   |        | ex_17        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U206                                      | 2   |        | x_assign_17  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U222                                      | 7   |        | ex_18        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U207                                      | 2   |        | x_assign_18  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U223                                      | 7   |        | ex_19        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U208                                      | 2   |        | x_assign_19  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U224                                      | 7   |        | ex_20        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U209                                      | 2   |        | x_assign_20  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U225                                      | 7   |        | ex_21        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U210                                      | 2   |        | x_assign_21  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U226                                      | 7   |        | ex_22        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U211                                      | 2   |        | x_assign_22  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U227                                      | 7   |        | ex_23        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U212                                      | 2   |        | x_assign_23  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U228                                      | 7   |        | ex_24        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U213                                      | 2   |        | x_assign_24  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U229                                      | 7   |        | ex_25        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U214                                      | 2   |        | x_assign_25  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U230                                      | 7   |        | ex_26        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U215                                      | 2   |        | x_assign_26  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U231                                      | 7   |        | ex_27        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U216                                      | 2   |        | x_assign_27  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U232                                      | 7   |        | ex_28        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U217                                      | 2   |        | x_assign_28  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U233                                      | 7   |        | ex_29        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U218                                      | 2   |        | x_assign_29  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U234                                      | 7   |        | ex_30        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U219                                      | 2   |        | x_assign_30  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U235                                      | 7   |        | ex_31        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U204                                      | 2   |        | x_assign_31  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U220                                      | 7   |        | ex_32        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U205                                      | 2   |        | x_assign_32  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U221                                      | 7   |        | ex_33        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U206                                      | 2   |        | x_assign_33  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U222                                      | 7   |        | ex_34        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U207                                      | 2   |        | x_assign_34  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U223                                      | 7   |        | ex_35        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U208                                      | 2   |        | x_assign_35  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U224                                      | 7   |        | ex_36        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U209                                      | 2   |        | x_assign_36  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U225                                      | 7   |        | ex_37        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U210                                      | 2   |        | x_assign_37  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U226                                      | 7   |        | ex_38        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U211                                      | 2   |        | x_assign_38  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U227                                      | 7   |        | ex_39        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U212                                      | 2   |        | x_assign_39  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U228                                      | 7   |        | ex_40        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U213                                      | 2   |        | x_assign_40  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U229                                      | 7   |        | ex_41        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U214                                      | 2   |        | x_assign_41  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U230                                      | 7   |        | ex_42        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U215                                      | 2   |        | x_assign_42  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U231                                      | 7   |        | ex_43        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U216                                      | 2   |        | x_assign_43  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U232                                      | 7   |        | ex_44        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U217                                      | 2   |        | x_assign_44  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U233                                      | 7   |        | ex_45        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U218                                      | 2   |        | x_assign_45  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U234                                      | 7   |        | ex_46        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U219                                      | 2   |        | x_assign_46  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U235                                      | 7   |        | ex_47        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U204                                      | 2   |        | x_assign_47  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U220                                      | 7   |        | ex_48        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U205                                      | 2   |        | x_assign_48  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U221                                      | 7   |        | ex_49        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U206                                      | 2   |        | x_assign_49  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U222                                      | 7   |        | ex_50        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U207                                      | 2   |        | x_assign_50  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U223                                      | 7   |        | ex_51        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U208                                      | 2   |        | x_assign_51  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U224                                      | 7   |        | ex_52        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U209                                      | 2   |        | x_assign_52  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U225                                      | 7   |        | ex_53        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U210                                      | 2   |        | x_assign_53  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U226                                      | 7   |        | ex_54        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U211                                      | 2   |        | x_assign_54  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U227                                      | 7   |        | ex_55        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U212                                      | 2   |        | x_assign_55  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U228                                      | 7   |        | ex_56        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U213                                      | 2   |        | x_assign_56  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U229                                      | 7   |        | ex_57        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U214                                      | 2   |        | x_assign_57  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U230                                      | 7   |        | ex_58        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U215                                      | 2   |        | x_assign_58  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U231                                      | 7   |        | ex_59        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U216                                      | 2   |        | x_assign_59  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U232                                      | 7   |        | ex_60        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U217                                      | 2   |        | x_assign_60  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U233                                      | 7   |        | ex_61        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U218                                      | 2   |        | x_assign_61  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U234                                      | 7   |        | ex_62        | fexp | fulldsp | 7       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U219                                      | 2   |        | x_assign_62  | fsub | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U235                                      | 7   |        | ex_63        | fexp | fulldsp | 7       |
|    + f32_add (grp_f32_add_fu_2728)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2734)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2740)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2746)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2752)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2758)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2764)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2770)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2776)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2782)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2788)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2794)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2800)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2806)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2812)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|    + f32_add (grp_f32_add_fu_2818)                                           | 2   |        |              |      |         |         |
|      fadd_32ns_32ns_32_4_full_dsp_0_U200                                     | 2   |        | c            | fadd | fulldsp | 3       |
|   + row_norm_store_hls_64_768_s                                              | 192 |        |              |      |         |         |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U688                                        | -   |        | div          | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U689                                        | -   |        | div_1        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U690                                        | -   |        | div_2        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U691                                        | -   |        | div_3        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U692                                        | -   |        | div_4        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U693                                        | -   |        | div_5        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U694                                        | -   |        | div_6        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U695                                        | -   |        | div_7        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U696                                        | -   |        | div_8        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U697                                        | -   |        | div_9        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U698                                        | -   |        | div_s        | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U699                                        | -   |        | div_10       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U700                                        | -   |        | div_11       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U701                                        | -   |        | div_12       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U702                                        | -   |        | div_13       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U703                                        | -   |        | div_14       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U704                                        | -   |        | div_15       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U705                                        | -   |        | div_16       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U706                                        | -   |        | div_17       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U707                                        | -   |        | div_18       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U708                                        | -   |        | div_19       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U709                                        | -   |        | div_20       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U710                                        | -   |        | div_21       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U711                                        | -   |        | div_22       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U712                                        | -   |        | div_23       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U713                                        | -   |        | div_24       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U714                                        | -   |        | div_25       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U715                                        | -   |        | div_26       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U716                                        | -   |        | div_27       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U717                                        | -   |        | div_28       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U718                                        | -   |        | div_29       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U719                                        | -   |        | div_30       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U720                                        | -   |        | div_31       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U721                                        | -   |        | div_32       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U722                                        | -   |        | div_33       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U723                                        | -   |        | div_34       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U724                                        | -   |        | div_35       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U725                                        | -   |        | div_36       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U726                                        | -   |        | div_37       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U727                                        | -   |        | div_38       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U728                                        | -   |        | div_39       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U729                                        | -   |        | div_40       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U730                                        | -   |        | div_41       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U731                                        | -   |        | div_42       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U732                                        | -   |        | div_43       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U733                                        | -   |        | div_44       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U734                                        | -   |        | div_45       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U735                                        | -   |        | div_46       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U736                                        | -   |        | div_47       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U737                                        | -   |        | div_48       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U738                                        | -   |        | div_49       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U739                                        | -   |        | div_50       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U740                                        | -   |        | div_51       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U741                                        | -   |        | div_52       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U742                                        | -   |        | div_53       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U743                                        | -   |        | div_54       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U744                                        | -   |        | div_55       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U745                                        | -   |        | div_56       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U746                                        | -   |        | div_57       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U747                                        | -   |        | div_58       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U748                                        | -   |        | div_59       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U749                                        | -   |        | div_60       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U750                                        | -   |        | div_61       | fdiv | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U751                                        | -   |        | div_62       | fdiv | fabric  | 8       |
|    + row_norm_store_hls_64_768_Pipeline_step_loop                            | 192 |        |              |      |         |         |
|      add_ln955_fu_3120_p2                                                    | -   |        | add_ln955    | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U431                                      | 3   |        | y            | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U432                                      | 3   |        | y_1          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U433                                      | 3   |        | y_2          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U434                                      | 3   |        | y_3          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U435                                      | 3   |        | y_4          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U436                                      | 3   |        | y_5          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U437                                      | 3   |        | y_6          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U438                                      | 3   |        | y_7          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U439                                      | 3   |        | y_8          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U440                                      | 3   |        | y_9          | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U441                                      | 3   |        | y_10         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U442                                      | 3   |        | y_11         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U443                                      | 3   |        | y_12         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U444                                      | 3   |        | y_13         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U445                                      | 3   |        | y_14         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U446                                      | 3   |        | y_15         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U447                                      | 3   |        | y_16         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U448                                      | 3   |        | y_17         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U449                                      | 3   |        | y_18         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U450                                      | 3   |        | y_19         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U451                                      | 3   |        | y_20         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U452                                      | 3   |        | y_21         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U453                                      | 3   |        | y_22         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U454                                      | 3   |        | y_23         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U455                                      | 3   |        | y_24         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U456                                      | 3   |        | y_25         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U457                                      | 3   |        | y_26         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U458                                      | 3   |        | y_27         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U459                                      | 3   |        | y_28         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U460                                      | 3   |        | y_29         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U461                                      | 3   |        | y_30         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U462                                      | 3   |        | y_31         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U463                                      | 3   |        | y_32         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U464                                      | 3   |        | y_33         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U465                                      | 3   |        | y_34         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U466                                      | 3   |        | y_35         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U467                                      | 3   |        | y_36         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U468                                      | 3   |        | y_37         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U469                                      | 3   |        | y_38         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U470                                      | 3   |        | y_39         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U471                                      | 3   |        | y_40         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U472                                      | 3   |        | y_41         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U473                                      | 3   |        | y_42         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U474                                      | 3   |        | y_43         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U475                                      | 3   |        | y_44         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U476                                      | 3   |        | y_45         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U477                                      | 3   |        | y_46         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U478                                      | 3   |        | y_47         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U479                                      | 3   |        | y_48         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U480                                      | 3   |        | y_49         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U481                                      | 3   |        | y_50         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U482                                      | 3   |        | y_51         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U483                                      | 3   |        | y_52         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U484                                      | 3   |        | y_53         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U485                                      | 3   |        | y_54         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U486                                      | 3   |        | y_55         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U487                                      | 3   |        | y_56         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U488                                      | 3   |        | y_57         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U489                                      | 3   |        | y_58         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U490                                      | 3   |        | y_59         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U491                                      | 3   |        | y_60         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U492                                      | 3   |        | y_61         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U493                                      | 3   |        | y_62         | fmul | maxdsp  | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U494                                      | 3   |        | y_63         | fmul | maxdsp  | 2       |
|     + round_float32_to_bf16_ieee (tmp_round_float32_to_bf16_ieee_fu_2466)    | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_1_round_float32_to_bf16_ieee_fu_2472)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_2_round_float32_to_bf16_ieee_fu_2478)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_3_round_float32_to_bf16_ieee_fu_2484)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_4_round_float32_to_bf16_ieee_fu_2490)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_5_round_float32_to_bf16_ieee_fu_2496)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_6_round_float32_to_bf16_ieee_fu_2502)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_7_round_float32_to_bf16_ieee_fu_2508)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_8_round_float32_to_bf16_ieee_fu_2514)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_9_round_float32_to_bf16_ieee_fu_2520)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_s_round_float32_to_bf16_ieee_fu_2526)  | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_10_round_float32_to_bf16_ieee_fu_2532) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_11_round_float32_to_bf16_ieee_fu_2538) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_12_round_float32_to_bf16_ieee_fu_2544) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_13_round_float32_to_bf16_ieee_fu_2550) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_14_round_float32_to_bf16_ieee_fu_2556) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_15_round_float32_to_bf16_ieee_fu_2562) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_16_round_float32_to_bf16_ieee_fu_2568) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_17_round_float32_to_bf16_ieee_fu_2574) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_18_round_float32_to_bf16_ieee_fu_2580) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_19_round_float32_to_bf16_ieee_fu_2586) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_20_round_float32_to_bf16_ieee_fu_2592) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_21_round_float32_to_bf16_ieee_fu_2598) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_22_round_float32_to_bf16_ieee_fu_2604) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_23_round_float32_to_bf16_ieee_fu_2610) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_24_round_float32_to_bf16_ieee_fu_2616) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_25_round_float32_to_bf16_ieee_fu_2622) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_26_round_float32_to_bf16_ieee_fu_2628) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_27_round_float32_to_bf16_ieee_fu_2634) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_28_round_float32_to_bf16_ieee_fu_2640) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_29_round_float32_to_bf16_ieee_fu_2646) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_30_round_float32_to_bf16_ieee_fu_2652) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_31_round_float32_to_bf16_ieee_fu_2658) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_32_round_float32_to_bf16_ieee_fu_2664) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_33_round_float32_to_bf16_ieee_fu_2670) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_34_round_float32_to_bf16_ieee_fu_2676) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_35_round_float32_to_bf16_ieee_fu_2682) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_36_round_float32_to_bf16_ieee_fu_2688) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_37_round_float32_to_bf16_ieee_fu_2694) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_38_round_float32_to_bf16_ieee_fu_2700) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_39_round_float32_to_bf16_ieee_fu_2706) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_40_round_float32_to_bf16_ieee_fu_2712) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_41_round_float32_to_bf16_ieee_fu_2718) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_42_round_float32_to_bf16_ieee_fu_2724) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_43_round_float32_to_bf16_ieee_fu_2730) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_44_round_float32_to_bf16_ieee_fu_2736) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_45_round_float32_to_bf16_ieee_fu_2742) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_46_round_float32_to_bf16_ieee_fu_2748) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_47_round_float32_to_bf16_ieee_fu_2754) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_48_round_float32_to_bf16_ieee_fu_2760) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_49_round_float32_to_bf16_ieee_fu_2766) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_50_round_float32_to_bf16_ieee_fu_2772) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_51_round_float32_to_bf16_ieee_fu_2778) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_52_round_float32_to_bf16_ieee_fu_2784) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_53_round_float32_to_bf16_ieee_fu_2790) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_54_round_float32_to_bf16_ieee_fu_2796) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_55_round_float32_to_bf16_ieee_fu_2802) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_56_round_float32_to_bf16_ieee_fu_2808) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_57_round_float32_to_bf16_ieee_fu_2814) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_58_round_float32_to_bf16_ieee_fu_2820) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_59_round_float32_to_bf16_ieee_fu_2826) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_60_round_float32_to_bf16_ieee_fu_2832) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_61_round_float32_to_bf16_ieee_fu_2838) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|     + round_float32_to_bf16_ieee (tmp_62_round_float32_to_bf16_ieee_fu_2844) | 0   |        |              |      |         |         |
|       rounded_fu_202_p2                                                      | -   |        | rounded      | add  | fabric  | 0       |
|       add_ln101_fu_226_p2                                                    | -   |        | add_ln101    | add  | fabric  | 0       |
|  + activation_accelerator_Pipeline_stage_0_load0                             | 0   |        |              |      |         |         |
|    add_ln1075_fu_104_p2                                                      | -   |        | add_ln1075   | add  | fabric  | 0       |
+------------------------------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| Name                                                                            | BRAM | URAM | Pragma | Variable                                                                    | Storage | Impl | Latency |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                        | 366  | 0    |        |                                                                             |         |      |         |
|   x_U                                                                           | 2    | -    |        | x                                                                           | ram_1p  | auto | 1       |
|   x_1_U                                                                         | 2    | -    |        | x_1                                                                         | ram_1p  | auto | 1       |
|   x_2_U                                                                         | 2    | -    |        | x_2                                                                         | ram_1p  | auto | 1       |
|   x_3_U                                                                         | 2    | -    |        | x_3                                                                         | ram_1p  | auto | 1       |
|   x_4_U                                                                         | 2    | -    |        | x_4                                                                         | ram_1p  | auto | 1       |
|   x_5_U                                                                         | 2    | -    |        | x_5                                                                         | ram_1p  | auto | 1       |
|   x_6_U                                                                         | 2    | -    |        | x_6                                                                         | ram_1p  | auto | 1       |
|   x_7_U                                                                         | 2    | -    |        | x_7                                                                         | ram_1p  | auto | 1       |
|   x_8_U                                                                         | 2    | -    |        | x_8                                                                         | ram_1p  | auto | 1       |
|   x_9_U                                                                         | 2    | -    |        | x_9                                                                         | ram_1p  | auto | 1       |
|   x_10_U                                                                        | 2    | -    |        | x_10                                                                        | ram_1p  | auto | 1       |
|   x_11_U                                                                        | 2    | -    |        | x_11                                                                        | ram_1p  | auto | 1       |
|   x_12_U                                                                        | 2    | -    |        | x_12                                                                        | ram_1p  | auto | 1       |
|   x_13_U                                                                        | 2    | -    |        | x_13                                                                        | ram_1p  | auto | 1       |
|   x_14_U                                                                        | 2    | -    |        | x_14                                                                        | ram_1p  | auto | 1       |
|   x_15_U                                                                        | 2    | -    |        | x_15                                                                        | ram_1p  | auto | 1       |
|   x_16_U                                                                        | 2    | -    |        | x_16                                                                        | ram_1p  | auto | 1       |
|   x_17_U                                                                        | 2    | -    |        | x_17                                                                        | ram_1p  | auto | 1       |
|   x_18_U                                                                        | 2    | -    |        | x_18                                                                        | ram_1p  | auto | 1       |
|   x_19_U                                                                        | 2    | -    |        | x_19                                                                        | ram_1p  | auto | 1       |
|   x_20_U                                                                        | 2    | -    |        | x_20                                                                        | ram_1p  | auto | 1       |
|   x_21_U                                                                        | 2    | -    |        | x_21                                                                        | ram_1p  | auto | 1       |
|   x_22_U                                                                        | 2    | -    |        | x_22                                                                        | ram_1p  | auto | 1       |
|   x_23_U                                                                        | 2    | -    |        | x_23                                                                        | ram_1p  | auto | 1       |
|   x_24_U                                                                        | 2    | -    |        | x_24                                                                        | ram_1p  | auto | 1       |
|   x_25_U                                                                        | 2    | -    |        | x_25                                                                        | ram_1p  | auto | 1       |
|   x_26_U                                                                        | 2    | -    |        | x_26                                                                        | ram_1p  | auto | 1       |
|   x_27_U                                                                        | 2    | -    |        | x_27                                                                        | ram_1p  | auto | 1       |
|   x_28_U                                                                        | 2    | -    |        | x_28                                                                        | ram_1p  | auto | 1       |
|   x_29_U                                                                        | 2    | -    |        | x_29                                                                        | ram_1p  | auto | 1       |
|   x_30_U                                                                        | 2    | -    |        | x_30                                                                        | ram_1p  | auto | 1       |
|   x_31_U                                                                        | 2    | -    |        | x_31                                                                        | ram_1p  | auto | 1       |
|   x_32_U                                                                        | 2    | -    |        | x_32                                                                        | ram_1p  | auto | 1       |
|   x_33_U                                                                        | 2    | -    |        | x_33                                                                        | ram_1p  | auto | 1       |
|   x_34_U                                                                        | 2    | -    |        | x_34                                                                        | ram_1p  | auto | 1       |
|   x_35_U                                                                        | 2    | -    |        | x_35                                                                        | ram_1p  | auto | 1       |
|   x_36_U                                                                        | 2    | -    |        | x_36                                                                        | ram_1p  | auto | 1       |
|   x_37_U                                                                        | 2    | -    |        | x_37                                                                        | ram_1p  | auto | 1       |
|   x_38_U                                                                        | 2    | -    |        | x_38                                                                        | ram_1p  | auto | 1       |
|   x_39_U                                                                        | 2    | -    |        | x_39                                                                        | ram_1p  | auto | 1       |
|   x_40_U                                                                        | 2    | -    |        | x_40                                                                        | ram_1p  | auto | 1       |
|   x_41_U                                                                        | 2    | -    |        | x_41                                                                        | ram_1p  | auto | 1       |
|   x_42_U                                                                        | 2    | -    |        | x_42                                                                        | ram_1p  | auto | 1       |
|   x_43_U                                                                        | 2    | -    |        | x_43                                                                        | ram_1p  | auto | 1       |
|   x_44_U                                                                        | 2    | -    |        | x_44                                                                        | ram_1p  | auto | 1       |
|   x_45_U                                                                        | 2    | -    |        | x_45                                                                        | ram_1p  | auto | 1       |
|   x_46_U                                                                        | 2    | -    |        | x_46                                                                        | ram_1p  | auto | 1       |
|   x_47_U                                                                        | 2    | -    |        | x_47                                                                        | ram_1p  | auto | 1       |
|   x_48_U                                                                        | 2    | -    |        | x_48                                                                        | ram_1p  | auto | 1       |
|   x_49_U                                                                        | 2    | -    |        | x_49                                                                        | ram_1p  | auto | 1       |
|   x_50_U                                                                        | 2    | -    |        | x_50                                                                        | ram_1p  | auto | 1       |
|   x_51_U                                                                        | 2    | -    |        | x_51                                                                        | ram_1p  | auto | 1       |
|   x_52_U                                                                        | 2    | -    |        | x_52                                                                        | ram_1p  | auto | 1       |
|   x_53_U                                                                        | 2    | -    |        | x_53                                                                        | ram_1p  | auto | 1       |
|   x_54_U                                                                        | 2    | -    |        | x_54                                                                        | ram_1p  | auto | 1       |
|   x_55_U                                                                        | 2    | -    |        | x_55                                                                        | ram_1p  | auto | 1       |
|   x_56_U                                                                        | 2    | -    |        | x_56                                                                        | ram_1p  | auto | 1       |
|   x_57_U                                                                        | 2    | -    |        | x_57                                                                        | ram_1p  | auto | 1       |
|   x_58_U                                                                        | 2    | -    |        | x_58                                                                        | ram_1p  | auto | 1       |
|   x_59_U                                                                        | 2    | -    |        | x_59                                                                        | ram_1p  | auto | 1       |
|   x_60_U                                                                        | 2    | -    |        | x_60                                                                        | ram_1p  | auto | 1       |
|   x_61_U                                                                        | 2    | -    |        | x_61                                                                        | ram_1p  | auto | 1       |
|   x_62_U                                                                        | 2    | -    |        | x_62                                                                        | ram_1p  | auto | 1       |
|   x_63_U                                                                        | 2    | -    |        | x_63                                                                        | ram_1p  | auto | 1       |
|   buf0_U                                                                        | 46   | -    |        | buf0                                                                        | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U   | 1    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i   | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62                               | ram_1p  | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U                               | 1    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63                               | ram_1p  | auto | 1       |
|  + float_safe_softmax3_64_768_s                                                 | 128  | 0    |        |                                                                             |         |      |         |
|    exp_buf_U                                                                    | 2    | -    |        | exp_buf                                                                     | ram_1p  | auto | 1       |
|    exp_buf_1_U                                                                  | 2    | -    |        | exp_buf_1                                                                   | ram_1p  | auto | 1       |
|    exp_buf_2_U                                                                  | 2    | -    |        | exp_buf_2                                                                   | ram_1p  | auto | 1       |
|    exp_buf_3_U                                                                  | 2    | -    |        | exp_buf_3                                                                   | ram_1p  | auto | 1       |
|    exp_buf_4_U                                                                  | 2    | -    |        | exp_buf_4                                                                   | ram_1p  | auto | 1       |
|    exp_buf_5_U                                                                  | 2    | -    |        | exp_buf_5                                                                   | ram_1p  | auto | 1       |
|    exp_buf_6_U                                                                  | 2    | -    |        | exp_buf_6                                                                   | ram_1p  | auto | 1       |
|    exp_buf_7_U                                                                  | 2    | -    |        | exp_buf_7                                                                   | ram_1p  | auto | 1       |
|    exp_buf_8_U                                                                  | 2    | -    |        | exp_buf_8                                                                   | ram_1p  | auto | 1       |
|    exp_buf_9_U                                                                  | 2    | -    |        | exp_buf_9                                                                   | ram_1p  | auto | 1       |
|    exp_buf_10_U                                                                 | 2    | -    |        | exp_buf_10                                                                  | ram_1p  | auto | 1       |
|    exp_buf_11_U                                                                 | 2    | -    |        | exp_buf_11                                                                  | ram_1p  | auto | 1       |
|    exp_buf_12_U                                                                 | 2    | -    |        | exp_buf_12                                                                  | ram_1p  | auto | 1       |
|    exp_buf_13_U                                                                 | 2    | -    |        | exp_buf_13                                                                  | ram_1p  | auto | 1       |
|    exp_buf_14_U                                                                 | 2    | -    |        | exp_buf_14                                                                  | ram_1p  | auto | 1       |
|    exp_buf_15_U                                                                 | 2    | -    |        | exp_buf_15                                                                  | ram_1p  | auto | 1       |
|    exp_buf_16_U                                                                 | 2    | -    |        | exp_buf_16                                                                  | ram_1p  | auto | 1       |
|    exp_buf_17_U                                                                 | 2    | -    |        | exp_buf_17                                                                  | ram_1p  | auto | 1       |
|    exp_buf_18_U                                                                 | 2    | -    |        | exp_buf_18                                                                  | ram_1p  | auto | 1       |
|    exp_buf_19_U                                                                 | 2    | -    |        | exp_buf_19                                                                  | ram_1p  | auto | 1       |
|    exp_buf_20_U                                                                 | 2    | -    |        | exp_buf_20                                                                  | ram_1p  | auto | 1       |
|    exp_buf_21_U                                                                 | 2    | -    |        | exp_buf_21                                                                  | ram_1p  | auto | 1       |
|    exp_buf_22_U                                                                 | 2    | -    |        | exp_buf_22                                                                  | ram_1p  | auto | 1       |
|    exp_buf_23_U                                                                 | 2    | -    |        | exp_buf_23                                                                  | ram_1p  | auto | 1       |
|    exp_buf_24_U                                                                 | 2    | -    |        | exp_buf_24                                                                  | ram_1p  | auto | 1       |
|    exp_buf_25_U                                                                 | 2    | -    |        | exp_buf_25                                                                  | ram_1p  | auto | 1       |
|    exp_buf_26_U                                                                 | 2    | -    |        | exp_buf_26                                                                  | ram_1p  | auto | 1       |
|    exp_buf_27_U                                                                 | 2    | -    |        | exp_buf_27                                                                  | ram_1p  | auto | 1       |
|    exp_buf_28_U                                                                 | 2    | -    |        | exp_buf_28                                                                  | ram_1p  | auto | 1       |
|    exp_buf_29_U                                                                 | 2    | -    |        | exp_buf_29                                                                  | ram_1p  | auto | 1       |
|    exp_buf_30_U                                                                 | 2    | -    |        | exp_buf_30                                                                  | ram_1p  | auto | 1       |
|    exp_buf_31_U                                                                 | 2    | -    |        | exp_buf_31                                                                  | ram_1p  | auto | 1       |
|    exp_buf_32_U                                                                 | 2    | -    |        | exp_buf_32                                                                  | ram_1p  | auto | 1       |
|    exp_buf_33_U                                                                 | 2    | -    |        | exp_buf_33                                                                  | ram_1p  | auto | 1       |
|    exp_buf_34_U                                                                 | 2    | -    |        | exp_buf_34                                                                  | ram_1p  | auto | 1       |
|    exp_buf_35_U                                                                 | 2    | -    |        | exp_buf_35                                                                  | ram_1p  | auto | 1       |
|    exp_buf_36_U                                                                 | 2    | -    |        | exp_buf_36                                                                  | ram_1p  | auto | 1       |
|    exp_buf_37_U                                                                 | 2    | -    |        | exp_buf_37                                                                  | ram_1p  | auto | 1       |
|    exp_buf_38_U                                                                 | 2    | -    |        | exp_buf_38                                                                  | ram_1p  | auto | 1       |
|    exp_buf_39_U                                                                 | 2    | -    |        | exp_buf_39                                                                  | ram_1p  | auto | 1       |
|    exp_buf_40_U                                                                 | 2    | -    |        | exp_buf_40                                                                  | ram_1p  | auto | 1       |
|    exp_buf_41_U                                                                 | 2    | -    |        | exp_buf_41                                                                  | ram_1p  | auto | 1       |
|    exp_buf_42_U                                                                 | 2    | -    |        | exp_buf_42                                                                  | ram_1p  | auto | 1       |
|    exp_buf_43_U                                                                 | 2    | -    |        | exp_buf_43                                                                  | ram_1p  | auto | 1       |
|    exp_buf_44_U                                                                 | 2    | -    |        | exp_buf_44                                                                  | ram_1p  | auto | 1       |
|    exp_buf_45_U                                                                 | 2    | -    |        | exp_buf_45                                                                  | ram_1p  | auto | 1       |
|    exp_buf_46_U                                                                 | 2    | -    |        | exp_buf_46                                                                  | ram_1p  | auto | 1       |
|    exp_buf_47_U                                                                 | 2    | -    |        | exp_buf_47                                                                  | ram_1p  | auto | 1       |
|    exp_buf_48_U                                                                 | 2    | -    |        | exp_buf_48                                                                  | ram_1p  | auto | 1       |
|    exp_buf_49_U                                                                 | 2    | -    |        | exp_buf_49                                                                  | ram_1p  | auto | 1       |
|    exp_buf_50_U                                                                 | 2    | -    |        | exp_buf_50                                                                  | ram_1p  | auto | 1       |
|    exp_buf_51_U                                                                 | 2    | -    |        | exp_buf_51                                                                  | ram_1p  | auto | 1       |
|    exp_buf_52_U                                                                 | 2    | -    |        | exp_buf_52                                                                  | ram_1p  | auto | 1       |
|    exp_buf_53_U                                                                 | 2    | -    |        | exp_buf_53                                                                  | ram_1p  | auto | 1       |
|    exp_buf_54_U                                                                 | 2    | -    |        | exp_buf_54                                                                  | ram_1p  | auto | 1       |
|    exp_buf_55_U                                                                 | 2    | -    |        | exp_buf_55                                                                  | ram_1p  | auto | 1       |
|    exp_buf_56_U                                                                 | 2    | -    |        | exp_buf_56                                                                  | ram_1p  | auto | 1       |
|    exp_buf_57_U                                                                 | 2    | -    |        | exp_buf_57                                                                  | ram_1p  | auto | 1       |
|    exp_buf_58_U                                                                 | 2    | -    |        | exp_buf_58                                                                  | ram_1p  | auto | 1       |
|    exp_buf_59_U                                                                 | 2    | -    |        | exp_buf_59                                                                  | ram_1p  | auto | 1       |
|    exp_buf_60_U                                                                 | 2    | -    |        | exp_buf_60                                                                  | ram_1p  | auto | 1       |
|    exp_buf_61_U                                                                 | 2    | -    |        | exp_buf_61                                                                  | ram_1p  | auto | 1       |
|    exp_buf_62_U                                                                 | 2    | -    |        | exp_buf_62                                                                  | ram_1p  | auto | 1       |
|    exp_buf_63_U                                                                 | 2    | -    |        | exp_buf_63                                                                  | ram_1p  | auto | 1       |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+
| Type            | Options                                              | Location                                                          |
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+
| inline          | off                                                  | ./bf16_accl.h:27 in bf16_to_f32                                   |
| inline          | off                                                  | ./bf16_accl.h:39 in f32_to_bf16_rne                               |
| inline          | off                                                  | ./bf16_accl.h:47 in bf16_to_float                                 |
| inline          | off                                                  | ./bf16_accl.h:57 in round_float32_to_bf16_ieee                    |
| inline          | off                                                  | ./bf16_accl.h:115 in bf16add_fast                                 |
| inline          | off                                                  | ./bf16_accl.h:261 in f32_add                                      |
| inline          | off                                                  | ./bf16_accl.h:267 in f32_expf                                     |
| inline          | off                                                  | activation_accelerator.cpp:427 in float_silu2                     |
| pipeline        | II=1                                                 | activation_accelerator.cpp:433 in float_silu2                     |
| unroll          |                                                      | activation_accelerator.cpp:436 in float_silu2                     |
| inline          | off                                                  | activation_accelerator.cpp:539 in float_rms_norm3                 |
| array_partition | variable=partial_sum_sq complete                     | activation_accelerator.cpp:546 in float_rms_norm3, partial_sum_sq |
| dependence      | variable=partial_sum_sq inter false                  | activation_accelerator.cpp:547 in float_rms_norm3, partial_sum_sq |
| unroll          |                                                      | activation_accelerator.cpp:552 in float_rms_norm3                 |
| pipeline        | II=1                                                 | activation_accelerator.cpp:559 in float_rms_norm3                 |
| unroll          |                                                      | activation_accelerator.cpp:562 in float_rms_norm3                 |
| unroll          |                                                      | activation_accelerator.cpp:574 in float_rms_norm3                 |
| pipeline        | II=1                                                 | activation_accelerator.cpp:585 in float_rms_norm3                 |
| unroll          |                                                      | activation_accelerator.cpp:588 in float_rms_norm3                 |
| inline          | off                                                  | activation_accelerator.cpp:602 in float_layer_norm3               |
| array_partition | variable=partial_sum complete                        | activation_accelerator.cpp:609 in float_layer_norm3, partial_sum  |
| dependence      | variable=partial_sum inter false                     | activation_accelerator.cpp:610 in float_layer_norm3, partial_sum  |
| unroll          |                                                      | activation_accelerator.cpp:615 in float_layer_norm3               |
| pipeline        | II=1                                                 | activation_accelerator.cpp:622 in float_layer_norm3               |
| unroll          |                                                      | activation_accelerator.cpp:625 in float_layer_norm3               |
| unroll          |                                                      | activation_accelerator.cpp:637 in float_layer_norm3               |
| array_partition | variable=partial_var complete                        | activation_accelerator.cpp:645 in float_layer_norm3, partial_var  |
| dependence      | variable=partial_var inter false                     | activation_accelerator.cpp:646 in float_layer_norm3, partial_var  |
| unroll          |                                                      | activation_accelerator.cpp:651 in float_layer_norm3               |
| pipeline        | II=1                                                 | activation_accelerator.cpp:658 in float_layer_norm3               |
| unroll          |                                                      | activation_accelerator.cpp:661 in float_layer_norm3               |
| unroll          |                                                      | activation_accelerator.cpp:674 in float_layer_norm3               |
| pipeline        | II=1                                                 | activation_accelerator.cpp:684 in float_layer_norm3               |
| unroll          |                                                      | activation_accelerator.cpp:687 in float_layer_norm3               |
| inline          | off                                                  | activation_accelerator.cpp:725 in float_gelu2                     |
| pipeline        | II=1                                                 | activation_accelerator.cpp:736 in float_gelu2                     |
| unroll          |                                                      | activation_accelerator.cpp:739 in float_gelu2                     |
| inline          | off                                                  | activation_accelerator.cpp:758 in float_add2                      |
| pipeline        | II=1                                                 | activation_accelerator.cpp:764 in float_add2                      |
| unroll          |                                                      | activation_accelerator.cpp:767 in float_add2                      |
| inline          | off                                                  | activation_accelerator.cpp:894 in row_max_hls                     |
| unroll          |                                                      | activation_accelerator.cpp:899 in row_max_hls                     |
| unroll          |                                                      | activation_accelerator.cpp:910 in row_max_hls                     |
| inline          | off                                                  | activation_accelerator.cpp:921 in row_exp_bucket_sum              |
| unroll          |                                                      | activation_accelerator.cpp:926 in row_exp_bucket_sum              |
| unroll          |                                                      | activation_accelerator.cpp:938 in row_exp_bucket_sum              |
| inline          | off                                                  | activation_accelerator.cpp:952 in row_norm_store_hls              |
| unroll          |                                                      | activation_accelerator.cpp:959 in row_norm_store_hls              |
| inline          | off                                                  | activation_accelerator.cpp:974 in float_safe_softmax3             |
| dependence      | variable=exp_buf inter false                         | activation_accelerator.cpp:977 in float_safe_softmax3, exp_buf    |
| array_partition | variable=exp_buf block factor=ROWS                   | activation_accelerator.cpp:978 in float_safe_softmax3, exp_buf    |
| array_partition | variable=max_row complete                            | activation_accelerator.cpp:982 in float_safe_softmax3, max_row    |
| array_partition | variable=sum_row complete                            | activation_accelerator.cpp:985 in float_safe_softmax3, sum_row    |
| inline          | off                                                  | activation_accelerator.cpp:1010 in float_multiply2                |
| pipeline        | II=1                                                 | activation_accelerator.cpp:1016 in float_multiply2                |
| unroll          |                                                      | activation_accelerator.cpp:1019 in float_multiply2                |
| interface       | m_axi port=in0 offset=slave bundle=gmem0 depth=49152 | activation_accelerator.cpp:1055 in activation_accelerator, in0    |
| interface       | m_axi port=in1 offset=slave bundle=gmem1 depth=49152 | activation_accelerator.cpp:1056 in activation_accelerator, in1    |
| interface       | m_axi port=out offset=slave bundle=gmem2 depth=49152 | activation_accelerator.cpp:1057 in activation_accelerator, out    |
| interface       | s_axilite port=stage                                 | activation_accelerator.cpp:1058 in activation_accelerator, stage  |
| interface       | s_axilite port=config                                | activation_accelerator.cpp:1059 in activation_accelerator, config |
| interface       | s_axilite port=return                                | activation_accelerator.cpp:1060 in activation_accelerator, return |
| array_partition | variable=x block factor = 64                         | activation_accelerator.cpp:1067 in activation_accelerator, x      |
| dependence      | variable=x inter false                               | activation_accelerator.cpp:1068 in activation_accelerator, x      |
| array_partition | variable=buf2 block factor = 64                      | activation_accelerator.cpp:1069 in activation_accelerator, buf2   |
| dependence      | variable=buf2 inter false                            | activation_accelerator.cpp:1070 in activation_accelerator, buf2   |
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+


