// Seed: 3279974128
module module_0 ();
  reg id_1;
  reg id_2;
  always @(*) begin
    if (1) begin
      if (id_1) id_2 <= 1 / 1;
      else begin
        assert (1'b0);
      end
    end
    $display(1);
    id_1 <= 1;
    id_3(1);
    id_2 <= id_1;
    $display(1);
    id_2 <= 1;
  end
  reg id_4, id_5, id_6, id_7;
  always
    if (!id_2) id_7 <= 1;
    else begin
      assume (id_4);
    end
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input uwire id_4
    , id_12,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10
);
  module_0();
  wire id_13;
  always disable id_14;
endmodule
