#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 14 16:46:33 2024
# Process ID: 5229
# Current directory: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS
# Command line: vivado
# Log file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/vivado.log
# Journal file: /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/vivado.jou
# Running On: ytq, OS: Linux, CPU Frequency: 4658.098 MHz, CPU Physical cores: 8, Host memory: 67255 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ytq/source/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7307.910 ; gain = 341.457 ; free physical = 37327 ; free virtual = 49985
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ytq/source/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ytq/source/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'concat_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim/sc_xtlm_vta_axi_smc0_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:28 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37459 ; free virtual = 50130
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "concat_tb_behav -key {Behavioral:sim_1:Functional:concat_tb} -tclbatch {concat_tb.tcl} -protoinst "protoinst_files/bd_0f32.protoinst" -protoinst "protoinst_files/vta.protoinst" -view {/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_nodes/m00_aw_node/M_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_nodes/m00_w_node/S_AXIS_ARB
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s01_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s01_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s02_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s02_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s03_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s03_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s04_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s04_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s05_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s05_entry_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s06_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i/axi_smc0/inst//s06_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//a2c_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//a2c_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//alu_0/alu2c_dep_queue
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//alu_0/alu_queue
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//alu_0/c2alu_dep_queue
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//alu_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//alu_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_concat_bus/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_ctrl_bus/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_load_bus/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_smc0/S06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_store_bus/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//axi_vip_fetch/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2a_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2a_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2g_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2g_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2l_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2l_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2s_queue/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//c2s_queue/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//concat_0/m_axi_concat_data
INFO: [Wavedata 42-564]   Found protocol instance at /concat_tb/DUT/vta_wrapper_i/vta_i//concat_0/s_axi_concat_addr
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Time resolution is 1 ps
open_wave_config /home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/control_tb_behav.wcfg
source concat_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36891 ; free virtual = 49572
INFO: [USF-XSim-96] XSim completed. Design snapshot 'concat_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:45 ; elapsed = 00:00:32 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36891 ; free virtual = 49572
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ytq/source/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ytq/source/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'concat_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim/sc_xtlm_vta_axi_smc0_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37166 ; free virtual = 49837
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37166 ; free virtual = 49837
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
relaunch_sim: Time (s): cpu = 00:01:35 ; elapsed = 00:00:29 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36900 ; free virtual = 49576
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:29 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37167 ; free virtual = 49861
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:01:30 ; elapsed = 00:00:23 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37175 ; free virtual = 49870
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
relaunch_sim: Time (s): cpu = 00:01:36 ; elapsed = 00:00:28 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36903 ; free virtual = 49598
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:27 ; elapsed = 00:00:21 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37207 ; free virtual = 49893
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:21 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37207 ; free virtual = 49893
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
relaunch_sim: Time (s): cpu = 00:01:33 ; elapsed = 00:00:26 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36947 ; free virtual = 49637
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37199 ; free virtual = 49886
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37199 ; free virtual = 49886
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
relaunch_sim: Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36931 ; free virtual = 49622
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip -prj concat_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_2/sim/bd_0f32_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_3/sim/bd_0f32_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_4/sim/bd_0f32_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_5/sim/bd_0f32_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_6/sim/bd_0f32_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_7/sim/bd_0f32_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_8/sim/bd_0f32_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_9/sim/bd_0f32_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_10/sim/bd_0f32_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_11/sim/bd_0f32_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_12/sim/bd_0f32_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_13/sim/bd_0f32_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_14/sim/bd_0f32_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_15/sim/bd_0f32_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_16/sim/bd_0f32_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_17/sim/bd_0f32_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_18/sim/bd_0f32_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_19/sim/bd_0f32_s02mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_20/sim/bd_0f32_s02tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_21/sim/bd_0f32_s02sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_22/sim/bd_0f32_s02a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s02a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_23/sim/bd_0f32_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_24/sim/bd_0f32_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_25/sim/bd_0f32_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_26/sim/bd_0f32_s03mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_27/sim/bd_0f32_s03tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_28/sim/bd_0f32_s03sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_29/sim/bd_0f32_s03a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s03a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_30/sim/bd_0f32_sarn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_31/sim/bd_0f32_srn_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_32/sim/bd_0f32_s04mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_33/sim/bd_0f32_s04tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_34/sim/bd_0f32_s04sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_35/sim/bd_0f32_s04a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s04a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_36/sim/bd_0f32_sarn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_37/sim/bd_0f32_srn_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_38/sim/bd_0f32_s05mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_39/sim/bd_0f32_s05tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_40/sim/bd_0f32_s05sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_41/sim/bd_0f32_s05a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s05a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_42/sim/bd_0f32_sarn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_43/sim/bd_0f32_srn_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_44/sim/bd_0f32_s06mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_45/sim/bd_0f32_s06tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_46/sim/bd_0f32_s06sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_47/sim/bd_0f32_s06a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_s06a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_48/sim/bd_0f32_sarn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sarn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_49/sim/bd_0f32_srn_5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_srn_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_50/sim/bd_0f32_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_51/sim/bd_0f32_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_52/sim/bd_0f32_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_53/sim/bd_0f32_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_54/sim/bd_0f32_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_55/sim/bd_0f32_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_56/sim/bd_0f32_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_57/sim/bd_0f32_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_58/sim/bd_0f32_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_59/sim/bd_0f32_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0f32_m00e_0
xvhdl --incr --relax -prj concat_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'concat_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/ytq/source/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L axi_vip_v1_1_13 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot concat_tb_behav xil_defaultlib.concat_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'acc_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:198]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'inp_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:215]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_acc_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:233]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:237]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_dst_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:238]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:244]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_alu_src_address0_1' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:245]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_inp_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:251]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'uop_mem_wgt_address0_0' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:255]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 13 for port 'wgt_uop_read_0_addr' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_awuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_buser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_aruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_ruser' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_saxi_full_file_v1_0_0_1/sim/vta_saxi_full_file_v1_0_0_1.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:364]
WARNING: [VRFC 10-5021] port 'load_mem_q0_1' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:177]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:330]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:345]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:361]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:468]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:482]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:496]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:510]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sources_1/new/vta_top_wrapper.v:524]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ip/vta_axi_smc0_0/bd_0/sim/bd_0f32.v:2379]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_7
Compiling module xil_defaultlib.alu_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.alu_alu_Pipeline_VITIS_LOOP_672_...
Compiling module xil_defaultlib.alu_mul_32s_32s_64_5_1(NUM_STAGE...
Compiling module xil_defaultlib.alu_mux_2568_8_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.alu_shl_64ns_32ns_64_2_1(din1_WI...
Compiling module xil_defaultlib.alu_ashr_64ns_32ns_64_2_1(din1_W...
Compiling module xil_defaultlib.alu_alu_Pipeline_EXE_OUT_LOOP_EX...
Compiling module xil_defaultlib.alu_mul_14ns_64ns_78_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_mul_14ns_78ns_92_5_1(NUM_STA...
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=256)
Compiling module xil_defaultlib.alu_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.alu_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.vta_alu_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_13.axi_vip_v1_1_13_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.vta_axi_vip_0_6
Compiling module xil_defaultlib.vta_axi_vip_0_5
Compiling module xil_defaultlib.vta_axi_vip_0_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_0f32_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_0f32_psr_aclk_0_arch of entity xil_defaultlib.bd_0f32_psr_aclk_0 [bd_0f32_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1BL05X5
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0f32_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_N98942
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module xil_defaultlib.bd_0f32_m00arn_0
Compiling module xil_defaultlib.bd_0f32_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_0f32_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_0f32_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_0f32_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_12V7YM
Compiling module xil_defaultlib.bd_0f32_m00s2a_0
Compiling module xil_defaultlib.bd_0f32_s00a2s_0
Compiling module xil_defaultlib.bd_0f32_s00mmu_0
Compiling module xil_defaultlib.bd_0f32_s00sic_0
Compiling module xil_defaultlib.bd_0f32_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1LZCT29
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=56...
Compiling module xil_defaultlib.bd_0f32_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1IQCL6J
Compiling module xil_defaultlib.bd_0f32_s01a2s_0
Compiling module xil_defaultlib.bd_0f32_s01mmu_0
Compiling module xil_defaultlib.bd_0f32_s01sic_0
Compiling module xil_defaultlib.bd_0f32_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_KYL8FP
Compiling module xil_defaultlib.bd_0f32_sarn_1
Compiling module xil_defaultlib.bd_0f32_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_OI1VT9
Compiling module xil_defaultlib.bd_0f32_s02a2s_0
Compiling module xil_defaultlib.bd_0f32_s02mmu_0
Compiling module xil_defaultlib.bd_0f32_s02sic_0
Compiling module xil_defaultlib.bd_0f32_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_H1MEA0
Compiling module xil_defaultlib.bd_0f32_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=10...
Compiling module xil_defaultlib.bd_0f32_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_0f32_swn_0
Compiling module xil_defaultlib.s02_nodes_imp_A1FN9Y
Compiling module xil_defaultlib.bd_0f32_s03a2s_0
Compiling module xil_defaultlib.bd_0f32_s03mmu_0
Compiling module xil_defaultlib.bd_0f32_s03sic_0
Compiling module xil_defaultlib.bd_0f32_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_1A3A6U4
Compiling module xil_defaultlib.bd_0f32_sarn_2
Compiling module xil_defaultlib.bd_0f32_srn_2
Compiling module xil_defaultlib.s03_nodes_imp_1FD6YN4
Compiling module xil_defaultlib.bd_0f32_s04a2s_0
Compiling module xil_defaultlib.bd_0f32_s04mmu_0
Compiling module xil_defaultlib.bd_0f32_s04sic_0
Compiling module xil_defaultlib.bd_0f32_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1LW1XO2
Compiling module xil_defaultlib.bd_0f32_sarn_3
Compiling module xil_defaultlib.bd_0f32_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1PAS55S
Compiling module xil_defaultlib.bd_0f32_s05a2s_0
Compiling module xil_defaultlib.bd_0f32_s05mmu_0
Compiling module xil_defaultlib.bd_0f32_s05sic_0
Compiling module xil_defaultlib.bd_0f32_s05tr_0
Compiling module xil_defaultlib.s05_entry_pipeline_imp_L1KUW6
Compiling module xil_defaultlib.bd_0f32_sarn_4
Compiling module xil_defaultlib.bd_0f32_srn_4
Compiling module xil_defaultlib.s05_nodes_imp_IA3SRA
Compiling module xil_defaultlib.bd_0f32_s06a2s_0
Compiling module xil_defaultlib.bd_0f32_s06mmu_0
Compiling module xil_defaultlib.bd_0f32_s06sic_0
Compiling module xil_defaultlib.bd_0f32_s06tr_0
Compiling module xil_defaultlib.s06_entry_pipeline_imp_GZANA3
Compiling module xil_defaultlib.bd_0f32_sarn_5
Compiling module xil_defaultlib.bd_0f32_sawn_1
Compiling module xil_defaultlib.bd_0f32_sbn_1
Compiling module xil_defaultlib.bd_0f32_srn_5
Compiling module xil_defaultlib.bd_0f32_swn_1
Compiling module xil_defaultlib.s06_nodes_imp_H2G51P
Compiling module xil_defaultlib.bd_0f32_arsw_0
Compiling module xil_defaultlib.bd_0f32_awsw_0
Compiling module xil_defaultlib.bd_0f32_bsw_0
Compiling module xil_defaultlib.bd_0f32_rsw_0
Compiling module xil_defaultlib.bd_0f32_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1CH5JXR
Compiling module xil_defaultlib.bd_0f32
Compiling module xil_defaultlib.vta_axi_smc0_0
Compiling module xil_defaultlib.vta_axi_vip_0_1
Compiling module xil_defaultlib.vta_axi_vip_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_6
Compiling module xil_defaultlib.vta_axis_data_fifo_0_0
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32,TDAT...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_0_5
Compiling module xil_defaultlib.vta_c2g_queue_0_4
Compiling module xil_defaultlib.concat_concat_addr_s_axi
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_store(N...
Compiling module xil_defaultlib.concat_concat_data_m_axi_mem(MEM...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(ME...
Compiling module xil_defaultlib.concat_concat_data_m_axi_load(NU...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_srl(DAT...
Compiling module xil_defaultlib.concat_concat_data_m_axi_fifo(DA...
Compiling module xil_defaultlib.concat_concat_data_m_axi_throttl...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_write(C...
Compiling module xil_defaultlib.concat_concat_data_m_axi_reg_sli...
Compiling module xil_defaultlib.concat_concat_data_m_axi_read(C_...
Compiling module xil_defaultlib.concat_concat_data_m_axi(CONSERV...
Compiling module xil_defaultlib.concat_entry_proc
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_mul_32s_32s_32_1_1(NUM_ST...
Compiling module xil_defaultlib.concat_read_inputs_ap_uint_256_a...
Compiling module xil_defaultlib.concat_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_store_ap_uint_256_ap_int_...
Compiling module xil_defaultlib.concat_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d3_S
Compiling module xil_defaultlib.concat_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w64_d3_S
Compiling module xil_defaultlib.concat_fifo_w256_d128_A_ram
Compiling module xil_defaultlib.concat_fifo_w256_d128_A
Compiling module xil_defaultlib.concat_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.concat_fifo_w32_d2_S
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_start_for_store_ap_uint_2...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat_hls_deadlock_detect_unit(...
Compiling module xil_defaultlib.concat(C_M_AXI_CONCAT_DATA_USER_...
Compiling module xil_defaultlib.vta_concat_0_0
Compiling module xil_defaultlib.ctrl_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_92...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_96...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_97...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_98...
Compiling module xil_defaultlib.ctrl_ctrl_Pipeline_VITIS_LOOP_10...
Compiling module xil_defaultlib.ctrl_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1_divi...
Compiling module xil_defaultlib.ctrl_sdiv_32ns_21ns_32_36_1(NUM_...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.ctrl_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ctrl_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.vta_ctrl_0_0
Compiling module xil_defaultlib.vta_c2g_queue_0_0
Compiling module xil_defaultlib.fetch_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fetch_fetch_Pipeline_INSN_DECODE
Compiling module xil_defaultlib.fetch_CONTROL_BUS_s_axi
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_store(NUM_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_throttle(CO...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_write(CONSE...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_reg_slice(D...
Compiling module xil_defaultlib.fetch_ins_port_m_axi_read(C_USER...
Compiling module xil_defaultlib.fetch_ins_port_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.fetch_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.fetch_hls_deadlock_idx1_monitor
Compiling module xil_defaultlib.fetch_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.fetch(C_M_AXI_INS_PORT_USER_VALU...
Compiling module xil_defaultlib.vta_fetch_0_1
Compiling module xil_defaultlib.vta_c2g_queue_0_1
Compiling module xil_defaultlib.s_axi
Compiling module xil_defaultlib.m_axi
Compiling module xil_defaultlib.s_axi(DATA_WIDTH=256)
Compiling module xil_defaultlib.address_offset(ARRAY_N=32,UOP_DA...
Compiling module xil_defaultlib.address_offset_wgt(ARRAY_N=32,UO...
Compiling module xil_defaultlib.register_sync
Compiling module xil_defaultlib.mem_data_sync_default
Compiling module xil_defaultlib.register_sync(WIDTH=21)
Compiling module xil_defaultlib.mem_data_sync_out(DATA_WIDTH=21)
Compiling module xil_defaultlib.pe(PE_OUT_WIDTH=21)
Compiling module xil_defaultlib.systolic_array(ARRAY_M=32,ARRAY_...
Compiling module xil_defaultlib.gemm(INSN_UOP_W=13,INSN_INP_FAC_...
Compiling module xil_defaultlib.vta_gemm_0_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_7
Compiling module xil_defaultlib.vta_c2g_queue_0_2
Compiling module xil_defaultlib.load_flow_control_loop_pipe_sequ...
Compiling module xil_defaultlib.load_load_Pipeline_2
Compiling module xil_defaultlib.load_load_Pipeline_3
Compiling module xil_defaultlib.load_load_Pipeline_4
Compiling module xil_defaultlib.load_load_Pipeline_5
Compiling module xil_defaultlib.load_load_Pipeline_6
Compiling module xil_defaultlib.load_load_Pipeline_1
Compiling module xil_defaultlib.load_control_s_axi
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_acc_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_inp_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_uop_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_store(NU...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_mem(MEM_...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(MEM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_load(NUM...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_srl(DATA...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_fifo(DAT...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_throttle...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_write(CO...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_reg_slic...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi_read(C_U...
Compiling module xil_defaultlib.load_wgt_mem_port_m_axi(CONSERVA...
Compiling module xil_defaultlib.load_mul_4ns_16ns_20_5_1(NUM_STA...
Compiling module xil_defaultlib.load_mul_16s_4ns_16_2_1(NUM_STAG...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=256...
Compiling module xil_defaultlib.load_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.load_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.load(C_M_AXI_ACC_MEM_PORT_USER_V...
Compiling module xil_defaultlib.vta_load_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_2
Compiling module xil_defaultlib.vta_c2g_queue_1_5
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_9.axis_data_fifo_v2_0_9_top(C_FAMI...
Compiling module xil_defaultlib.vta_c2g_queue_1_6
Compiling module xil_defaultlib.vta_c2g_queue_0_3
Compiling module xil_defaultlib.saxi_full_file_v1_0_S00_AXI(C_S_...
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 563. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 572. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 573. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 577. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.ip_user_files/bd/vta/ipshared/cac3/src/saxi_full_file_v1_0_S00_AXI.v" Line 578. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.saxi_full_file_v1_0(C_S00_AXI_ID...
Compiling module xil_defaultlib.vta_saxi_full_file_v1_0_0_1
Compiling module xil_defaultlib.store_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.store_store_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.store_control_s_axi
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_store(C_TA...
Compiling module xil_defaultlib.store_data_port_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.store_data_port_m_axi_load(C_TAR...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.store_data_port_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.store_data_port_m_axi_throttle(C...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_write(CONS...
Compiling module xil_defaultlib.store_data_port_m_axi_reg_slice(...
Compiling module xil_defaultlib.store_data_port_m_axi_read(C_USE...
Compiling module xil_defaultlib.store_data_port_m_axi(CONSERVATI...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1_D...
Compiling module xil_defaultlib.store_mul_mul_16ns_16ns_32_4_1(I...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=25...
Compiling module xil_defaultlib.store_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.store_hls_deadlock_idx0_monitor
Compiling module xil_defaultlib.store(C_M_AXI_DATA_PORT_USER_VAL...
Compiling module xil_defaultlib.vta_store_0_1
Compiling module xil_defaultlib.vta_c2g_queue_1_0
Compiling module xil_defaultlib.vta
Compiling module xil_defaultlib.vta_wrapper
Compiling module xil_defaultlib.mem_addr_mux(DATA_WIDTH=1024,ADD...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.acc_mem_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.load_mem
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,TYPE="ultra")
Compiling module xil_defaultlib.ram(DATA_WIDTH=256,ADDR_WIDTH=13...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_dst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.gemm_wgt_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_src_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.alu_dst_mem
Compiling module xil_defaultlib.vta_top_wrapper_default
Compiling module xil_defaultlib.concat_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot concat_tb_behav
execute_script: Time (s): cpu = 00:01:32 ; elapsed = 00:00:23 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37069 ; free virtual = 49758
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:01:32 ; elapsed = 00:00:23 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 37069 ; free virtual = 49758
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0f32.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/vta.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_concat_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_ctrl_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_load_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_store_bus.inst
XilinxAXIVIP: Found at Path: concat_tb.DUT.vta_wrapper_i.vta_i.axi_vip_fetch.inst
read fd_dram success
Block Memory Generator module concat_tb.DUT.acc_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.acc_mem_1_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.load_mem_0_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.gemm_wgt_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_src_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module concat_tb.DUT.alu_dst_mem_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/a2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.a2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/alu_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.alu_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2a_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2a_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2g_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2g_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2l_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_5213  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2l_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/c2s_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.c2s_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/ctrl_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.ctrl_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/g2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.g2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/gemm_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.gemm_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/l2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.l2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_acc_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_acc_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/load_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_12359  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.load_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/order_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_13574  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.order_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/s2c_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_131  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.s2c_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /concat_tb/DUT/vta_wrapper_i/vta_i/store_queue/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_651  Scope: concat_tb.DUT.vta_wrapper_i.vta_i.store_queue.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/ytq/source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Read data from concat bus  autoStart : address = 0xb0000010,data = 0x00000001
relaunch_sim: Time (s): cpu = 00:01:38 ; elapsed = 00:00:28 . Memory (MB): peak = 8106.297 ; gain = 0.000 ; free physical = 36812 ; free virtual = 49498
run all
Stopped at time : 10875 ns : File "/home/ytq/codeField/Prediction_Model_Accelerator/RTL/TEST_RTL/vta.srcs/sim_1/new/concat_tb.sv" Line 409
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 16:55:13 2024...
