// Seed: 495168172
module module_0 (
    input uwire id_0,
    input tri0 id_1 id_14,
    input tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8#(
        .id_15(1 * id_14 * 1),
        .id_16(1'b0)
    ),
    input tri1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    input supply1 id_12
);
  wire id_17;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    output tri id_9,
    output tri1 id_10,
    output supply1 id_11,
    input supply0 id_12
);
  nor (id_6, id_2, id_0, id_12, id_3, id_4, id_8, id_5);
  module_0(
      id_0, id_5, id_8, id_7, id_11, id_12, id_4, id_12, id_4, id_8, id_1, id_0, id_2
  );
endmodule
