src/ps7_init.o src/ps7_init.o: \
 C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper_hw_platform_0/ps7_init.c \
 C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper_hw_platform_0/ps7_init.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h

C:/github/FPGA_Research/JPEG_Compression_PR/PRLab/JPEG/JPEG.sdk/jpeg_design_wrapper_hw_platform_0/ps7_init.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_io.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_types.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xparameters.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../zynq_fsbl_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:
