// Seed: 1615776726
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output wand id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply1 id_7
    , id_18,
    input tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12,
    input supply1 id_13,
    output wand id_14,
    input uwire id_15,
    output tri1 id_16
);
  assign id_4 = 1;
  always @(posedge 1 or posedge 1 > 1) begin
    id_14 = 1;
  end
  wire id_19;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    input wand id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    output tri1 id_18,
    input wor id_19,
    input wor id_20,
    output tri id_21,
    output uwire id_22,
    input tri0 id_23,
    output wor id_24,
    input tri1 id_25
    , id_37,
    output supply1 id_26,
    output uwire id_27,
    input wor id_28,
    input wor id_29,
    output wand id_30,
    input supply1 id_31,
    input wor id_32,
    output supply1 id_33,
    output tri0 id_34,
    input wor id_35
);
  wire id_38;
  module_0(
      id_6,
      id_28,
      id_33,
      id_18,
      id_22,
      id_15,
      id_23,
      id_9,
      id_15,
      id_9,
      id_16,
      id_19,
      id_29,
      id_1,
      id_21,
      id_5,
      id_26
  );
endmodule
