{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763655820034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763655820043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 21:53:39 2025 " "Processing started: Thu Nov 20 21:53:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763655820043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655820043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655820043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763655820481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763655820481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flags_register-Behavioral " "Found design unit 1: flags_register-Behavioral" {  } { { "flags_register.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/flags_register.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831426 ""} { "Info" "ISGN_ENTITY_NAME" "1 flags_register " "Found entity 1: flags_register" {  } { { "flags_register.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/flags_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_memory-Behavioral " "Found design unit 1: code_memory-Behavioral" {  } { { "code_memory.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/code_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831436 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "code_memory.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/code_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-Behavioral " "Found design unit 1: opcode_decoder-Behavioral" {  } { { "opcode_decoder.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/opcode_decoder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831442 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "opcode_decoder.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-Behavioral " "Found design unit 1: control_logic-Behavioral" {  } { { "control_logic.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/control_logic.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831448 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/control_logic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-Behavioral " "Found design unit 1: Register_File-Behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/register_file.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "register_file.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/program_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831457 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_update_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_update_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_logic-Behavioral " "Found design unit 1: pc_logic-Behavioral" {  } { { "pc_update_logic.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/pc_update_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831461 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_logic " "Found entity 1: pc_logic" {  } { { "pc_update_logic.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/pc_update_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-Behavioral " "Found design unit 1: data_memory-Behavioral" {  } { { "data_memory.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/data_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831467 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_mux-struct " "Found design unit 1: eight_bit_mux-struct" {  } { { "eight_bit_mux.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/eight_bit_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831473 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_mux " "Found entity 1: eight_bit_mux" {  } { { "eight_bit_mux.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/eight_bit_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file six_bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 six_bit_mux-struct " "Found design unit 1: six_bit_mux-struct" {  } { { "six_bit_mux.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/six_bit_mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831479 ""} { "Info" "ISGN_ENTITY_NAME" "1 six_bit_mux " "Found entity 1: six_bit_mux" {  } { { "six_bit_mux.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/six_bit_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struct " "Found design unit 1: cpu-struct" {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831483 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_tb-Behavioral " "Found design unit 1: cpu_tb-Behavioral" {  } { { "cpu_tb.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831487 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763655831487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655831487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763655831565 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input cpu.vhd(11) " "VHDL Signal Declaration warning at cpu.vhd(11): used implicit default value for signal \"input\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763655831565 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 cpu.vhd(13) " "Verilog HDL or VHDL warning at cpu.vhd(13): object \"c3\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763655831565 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_memory code_memory:cm " "Elaborating entity \"code_memory\" for hierarchy \"code_memory:cm\"" {  } { { "cpu.vhd" "cm" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder opcode_decoder:opd " "Elaborating entity \"opcode_decoder\" for hierarchy \"opcode_decoder:opd\"" {  } { { "cpu.vhd" "opd" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:cl " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:cl\"" {  } { { "cpu.vhd" "cl" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOOP control_logic.vhd(61) " "Verilog HDL or VHDL warning at control_logic.vhd(61): object \"NOOP\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/control_logic.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763655831631 "|cpu|control_logic:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:rf\"" {  } { { "cpu.vhd" "rf" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_mux eight_bit_mux:alu_source_mux " "Elaborating entity \"eight_bit_mux\" for hierarchy \"eight_bit_mux:alu_source_mux\"" {  } { { "cpu.vhd" "alu_source_mux" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a " "Elaborating entity \"alu\" for hierarchy \"alu:a\"" {  } { { "cpu.vhd" "a" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_register flags_register:f " "Elaborating entity \"flags_register\" for hierarchy \"flags_register:f\"" {  } { { "cpu.vhd" "f" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_logic pc_logic:pcul " "Elaborating entity \"pc_logic\" for hierarchy \"pc_logic:pcul\"" {  } { { "cpu.vhd" "pcul" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "six_bit_mux six_bit_mux:pc_mux " "Elaborating entity \"six_bit_mux\" for hierarchy \"six_bit_mux:pc_mux\"" {  } { { "cpu.vhd" "pc_mux" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "cpu.vhd" "pc" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm\"" {  } { { "cpu.vhd" "dm" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655831703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763655833418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763655833418 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763655833520 "|cpu|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.vhd" "" { Text "C:/Users/sagar/Downloads/ee224_project/cpu.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763655833520 "|cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763655833520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763655833520 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763655833520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763655833520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763655833602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 21:53:53 2025 " "Processing ended: Thu Nov 20 21:53:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763655833602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763655833602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763655833602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763655833602 ""}
