{"vcs1":{"timestamp_begin":1681356820.035058042, "rt":0.87, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681356820.942180586, "rt":0.86, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681356821.822706173, "rt":0.72, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681356819.739370692}
{"VCS_COMP_START_TIME": 1681356819.739370692}
{"VCS_COMP_END_TIME": 1681356823.367167185}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 239048}}
