Command: vcs -R -full64 +v2k -fsdb -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed \
+define+FSDB -sverilog counter.v tb_counter.v -l run.log
*** Using c compiler gcc-4.8 instead of cc ...

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Tue Sep 28 00:57:56 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'counter.v'
Parsing design file 'tb_counter.v'
Top Level Modules:
       tb_counter
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/home/macro/verilog-basic/vcs-verdi/counter/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib     _3204_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/macro/synopsys/verdi_2018/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/macro/verilog-basic/vcs-verdi/counter/csrc'
Command: /home/macro/verilog-basic/vcs-verdi/counter/./simv +v2k +define+FSDB -a run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Sep 28 00:59 2021
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_counter.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
you get the right result!
$finish called from file "tb_counter.v", line 27.
$finish at simulation time                 7000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 70000 ps
CPU Time:      1.560 seconds;       Data structure size:   0.0Mb
Tue Sep 28 00:59:28 2021
CPU time: 3.293 seconds to compile + .880 seconds to elab + .649 seconds to link + 1.625 seconds in simulation
