{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669173795863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669173795863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 10:23:15 2022 " "Processing started: Wed Nov 23 10:23:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669173795863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173795863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleImageAugmenter -c SimpleImageAugmenter " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleImageAugmenter -c SimpleImageAugmenter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173795863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669173796218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669173796218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typedeclarations.vhd 1 0 " "Found 1 design units, including 0 entities, in source file typedeclarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TypeDeclarations " "Found design unit 1: TypeDeclarations" {  } { { "TypeDeclarations.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/TypeDeclarations.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173807244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleimageaugmenter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleimageaugmenter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleImageAugmenter-rtl " "Found design unit 1: SimpleImageAugmenter-rtl" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807248 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleImageAugmenter " "Found entity 1: SimpleImageAugmenter" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173807248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagewriter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagewriter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImageWriter-rtl " "Found design unit 1: ImageWriter-rtl" {  } { { "ImageWriter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageWriter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807249 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImageWriter " "Found entity 1: ImageWriter" {  } { { "ImageWriter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageWriter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173807249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagereader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imagereader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImageReader-rtl " "Found design unit 1: ImageReader-rtl" {  } { { "ImageReader.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageReader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807251 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImageReader " "Found entity 1: ImageReader" {  } { { "ImageReader.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/ImageReader.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669173807251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669173807251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleImageAugmenter " "Elaborating entity \"SimpleImageAugmenter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669173807290 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Done SimpleImageAugmenter.vhd(27) " "VHDL Signal Declaration warning at SimpleImageAugmenter.vhd(27): used explicit default value for signal \"Done\" because signal was never assigned a value" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669173814148 "|SimpleImageAugmenter"}
{ "Error" "EVRFX_VHDL_WAIT_WITH_CONST_CONDITION_CLAUSE" "SimpleImageAugmenter.vhd(33) " "VHDL Wait Statement error at SimpleImageAugmenter.vhd(33): Condition Clause for Wait Statement should not evaluate to a constant TRUE or FALSE" {  } { { "SimpleImageAugmenter.vhd" "" { Text "C:/Users/juanj/OneDrive/Documents/Kuliah/Semester 3/PSD/Praktikum/Proyek Akhir/Simple-Image-Augmenter/VHDL/SimpleImageAugmenter.vhd" 33 0 0 } }  } 0 10634 "VHDL Wait Statement error at %1!s!: Condition Clause for Wait Statement should not evaluate to a constant TRUE or FALSE" 0 0 "Analysis & Synthesis" 0 -1 1669174039172 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669174233419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "16409 " "Peak virtual memory: 16409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669174238021 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 10:30:38 2022 " "Processing ended: Wed Nov 23 10:30:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669174238021 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:07:23 " "Elapsed time: 00:07:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669174238021 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669174238021 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669174238021 ""}
