

================================================================
== Vitis HLS Report for 'conv2_Pipeline_7'
================================================================
* Date:           Thu Nov  2 04:32:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|     98|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_82_fu_119_p2         |         +|   0|  0|  19|          12|          12|
    |empty_fu_109_p2            |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond5418_fu_103_p2     |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  53|          30|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_1_i_load  |   9|          2|    8|         16|
    |i3_blk_n_W                            |   9|          2|    1|          2|
    |loop_index_1_i_fu_54                  |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond5418_reg_156              |   1|   0|    1|          0|
    |loop_index_1_i_fu_54              |   8|   0|    8|          0|
    |output_fm_buffer_load_reg_170     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_7|  return value|
|m_axi_i3_AWVALID           |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_AWREADY           |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_AWADDR            |  out|   64|       m_axi|                i3|       pointer|
|m_axi_i3_AWID              |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_AWLEN             |  out|   32|       m_axi|                i3|       pointer|
|m_axi_i3_AWSIZE            |  out|    3|       m_axi|                i3|       pointer|
|m_axi_i3_AWBURST           |  out|    2|       m_axi|                i3|       pointer|
|m_axi_i3_AWLOCK            |  out|    2|       m_axi|                i3|       pointer|
|m_axi_i3_AWCACHE           |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_AWPROT            |  out|    3|       m_axi|                i3|       pointer|
|m_axi_i3_AWQOS             |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_AWREGION          |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_AWUSER            |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_WVALID            |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_WREADY            |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_WDATA             |  out|   32|       m_axi|                i3|       pointer|
|m_axi_i3_WSTRB             |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_WLAST             |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_WID               |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_WUSER             |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_ARVALID           |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_ARREADY           |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_ARADDR            |  out|   64|       m_axi|                i3|       pointer|
|m_axi_i3_ARID              |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_ARLEN             |  out|   32|       m_axi|                i3|       pointer|
|m_axi_i3_ARSIZE            |  out|    3|       m_axi|                i3|       pointer|
|m_axi_i3_ARBURST           |  out|    2|       m_axi|                i3|       pointer|
|m_axi_i3_ARLOCK            |  out|    2|       m_axi|                i3|       pointer|
|m_axi_i3_ARCACHE           |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_ARPROT            |  out|    3|       m_axi|                i3|       pointer|
|m_axi_i3_ARQOS             |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_ARREGION          |  out|    4|       m_axi|                i3|       pointer|
|m_axi_i3_ARUSER            |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RVALID            |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RREADY            |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RDATA             |   in|   32|       m_axi|                i3|       pointer|
|m_axi_i3_RLAST             |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RID               |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RFIFONUM          |   in|   13|       m_axi|                i3|       pointer|
|m_axi_i3_RUSER             |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_RRESP             |   in|    2|       m_axi|                i3|       pointer|
|m_axi_i3_BVALID            |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_BREADY            |  out|    1|       m_axi|                i3|       pointer|
|m_axi_i3_BRESP             |   in|    2|       m_axi|                i3|       pointer|
|m_axi_i3_BID               |   in|    1|       m_axi|                i3|       pointer|
|m_axi_i3_BUSER             |   in|    1|       m_axi|                i3|       pointer|
|sext_ln118_1               |   in|   62|     ap_none|      sext_ln118_1|        scalar|
|sub_ln111_2                |   in|   12|     ap_none|       sub_ln111_2|        scalar|
|output_fm_buffer_address0  |  out|   12|   ap_memory|  output_fm_buffer|         array|
|output_fm_buffer_ce0       |  out|    1|   ap_memory|  output_fm_buffer|         array|
|output_fm_buffer_q0        |   in|   32|   ap_memory|  output_fm_buffer|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_1_i = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln111_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln111_2"   --->   Operation 7 'read' 'sub_ln111_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln118_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln118_1"   --->   Operation 8 'read' 'sext_ln118_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln118_1_cast = sext i62 %sext_ln118_1_read"   --->   Operation 9 'sext' 'sext_ln118_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_1_i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loop_index_1_i_load = load i8 %loop_index_1_i"   --->   Operation 13 'load' 'loop_index_1_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%exitcond5418 = icmp_eq  i8 %loop_index_1_i_load, i8 255"   --->   Operation 14 'icmp' 'exitcond5418' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_1_i_load, i8 1"   --->   Operation 15 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5418, void %load-store-loop.1.i.split, void %for.inc45.1.i.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast1 = zext i8 %loop_index_1_i_load"   --->   Operation 17 'zext' 'loop_index_1_i_cast1' <Predicate = (!exitcond5418)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%empty_82 = add i12 %sub_ln111_2_read, i12 %loop_index_1_i_cast1"   --->   Operation 18 'add' 'empty_82' <Predicate = (!exitcond5418)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_82"   --->   Operation 19 'zext' 'p_cast' <Predicate = (!exitcond5418)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast"   --->   Operation 20 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond5418)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr"   --->   Operation 21 'load' 'output_fm_buffer_load' <Predicate = (!exitcond5418)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_1_i"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond5418)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln118_1_cast" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 23 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr"   --->   Operation 25 'load' 'output_fm_buffer_load' <Predicate = (!exitcond5418)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (exitcond5418)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_83 = bitcast i32 %output_fm_buffer_load"   --->   Operation 27 'bitcast' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (7.30ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %i3_addr, i32 %empty_83, i4 15" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 28 'write' 'write_ln118' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln118_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln111_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_1_i        (alloca           ) [ 0100]
sub_ln111_2_read      (read             ) [ 0000]
sext_ln118_1_read     (read             ) [ 0000]
sext_ln118_1_cast     (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_1_i_load   (load             ) [ 0000]
exitcond5418          (icmp             ) [ 0110]
empty                 (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_1_i_cast1  (zext             ) [ 0000]
empty_82              (add              ) [ 0000]
p_cast                (zext             ) [ 0000]
output_fm_buffer_addr (getelementptr    ) [ 0110]
store_ln0             (store            ) [ 0000]
i3_addr               (getelementptr    ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
output_fm_buffer_load (load             ) [ 0101]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
empty_83              (bitcast          ) [ 0000]
write_ln118           (write            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln118_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln111_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln111_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="loop_index_1_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_1_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sub_ln111_2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln111_2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln118_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="62" slack="0"/>
<pin id="66" dir="0" index="1" bw="62" slack="0"/>
<pin id="67" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln118_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln118_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="1"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_fm_buffer_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln118_1_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="62" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118_1_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="loop_index_1_i_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_1_i_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="exitcond5418_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5418/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="loop_index_1_i_cast1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_1_i_cast1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="empty_82_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_82/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i3_addr_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="empty_83_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_83/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="loop_index_1_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_1_i "/>
</bind>
</comp>

<comp id="151" class="1005" name="sext_ln118_1_cast_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln118_1_cast "/>
</bind>
</comp>

<comp id="156" class="1005" name="exitcond5418_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5418 "/>
</bind>
</comp>

<comp id="160" class="1005" name="output_fm_buffer_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="1"/>
<pin id="162" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="i3_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="output_fm_buffer_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="64" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="58" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="134"><net_src comp="109" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="147"><net_src comp="54" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="154"><net_src comp="91" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="159"><net_src comp="103" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="78" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="168"><net_src comp="135" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="173"><net_src comp="85" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {3 }
	Port: output_fm_buffer | {}
 - Input state : 
	Port: conv2_Pipeline_7 : i3 | {}
	Port: conv2_Pipeline_7 : sext_ln118_1 | {1 }
	Port: conv2_Pipeline_7 : sub_ln111_2 | {1 }
	Port: conv2_Pipeline_7 : output_fm_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_1_i_load : 1
		exitcond5418 : 2
		empty : 2
		br_ln0 : 3
		loop_index_1_i_cast1 : 2
		empty_82 : 3
		p_cast : 4
		output_fm_buffer_addr : 5
		output_fm_buffer_load : 6
		store_ln0 : 3
	State 2
	State 3
		write_ln118 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |         empty_fu_109         |    0    |    15   |
|          |        empty_82_fu_119       |    0    |    19   |
|----------|------------------------------|---------|---------|
|   icmp   |      exitcond5418_fu_103     |    0    |    15   |
|----------|------------------------------|---------|---------|
|   read   |  sub_ln111_2_read_read_fu_58 |    0    |    0    |
|          | sext_ln118_1_read_read_fu_64 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln118_write_fu_70   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln118_1_cast_fu_91   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |  loop_index_1_i_cast1_fu_115 |    0    |    0    |
|          |         p_cast_fu_125        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    49   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     exitcond5418_reg_156    |    1   |
|       i3_addr_reg_165       |   32   |
|    loop_index_1_i_reg_144   |    8   |
|output_fm_buffer_addr_reg_160|   12   |
|output_fm_buffer_load_reg_170|   32   |
|  sext_ln118_1_cast_reg_151  |   64   |
+-----------------------------+--------+
|            Total            |   149  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   149  |   58   |
+-----------+--------+--------+--------+
