Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 25 20:49:00 2020
| Host         : DESKTOP-VH18OBH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             136 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+
|       Clock Signal      |           Enable Signal           |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG          |                                   |                                               |                1 |              2 |
|  debounceC/clk_dff/S[0] |                                   |                                               |                1 |              4 |
|  basysclk_IBUF_BUFG     |                                   | voice/J_MIC3_Pin1_OBUF                        |                3 |             24 |
|  clk6p25m_BUFG          | OB/oled_data[15]_i_2_n_0          | OB/oled_data[15]_i_1_n_0                      |                8 |             32 |
| ~clk6p25m_BUFG          |                                   | debounceC/dff_one/reset                       |                4 |             34 |
| ~clk6p25m_BUFG          | oled/delay_reg[19]_0              | debounceC/dff_one/reset                       |                5 |             40 |
| ~clk6p25m_BUFG          | oled/FSM_onehot_state[31]_i_2_n_0 | debounceC/dff_one/reset                       |                7 |             64 |
|  basysclk_IBUF_BUFG     |                                   |                                               |               12 |             84 |
| ~clk6p25m_BUFG          |                                   | debounceC/dff_two/spi_word_bit_count_reg[5]_0 |               17 |             90 |
+-------------------------+-----------------------------------+-----------------------------------------------+------------------+----------------+


