-- VHDL Entity SPI_test.spiFifo_tester.interface
--
-- Created:
--          by - silvan.zahno.UNKNOWN (WE6996)
--          at - 07:39:46 11.11.2019
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY spiFifo_tester IS
    GENERIC( 
        spiDataBitNb : positive   := 8;
        cPol         : std_ulogic := '0';
        cPha         : std_ulogic := '0'
    );
    PORT( 
        MISO        : IN     std_logic;
        MOSI        : IN     std_ulogic;
        SS_n        : IN     std_ulogic;
        endTransfer : IN     std_logic;
        masterFull  : IN     std_ulogic;
        sClk        : IN     std_ulogic;
        slaveData   : IN     std_ulogic_vector (spiDataBitNb-1 DOWNTO 0);
        slaveEmpty  : IN     std_ulogic;
        clock       : OUT    std_ulogic;
        masterData  : OUT    std_ulogic_vector (spiDataBitNb-1 DOWNTO 0);
        masterWr    : OUT    std_ulogic;
        reset       : OUT    std_ulogic;
        slaveRd     : OUT    std_ulogic
    );

-- Declarations

END spiFifo_tester ;

