// Seed: 368109242
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2
    , id_21,
    output wire id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wire id_13,
    input wire id_14,
    output wire id_15,
    input wire id_16,
    input tri0 id_17,
    output supply1 id_18,
    output wire id_19
);
  uwire id_22 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2
    , id_21,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11,
    input wire id_12,
    output tri id_13,
    output tri id_14,
    input wand id_15,
    output wire id_16,
    input tri1 id_17,
    output wand id_18,
    input supply1 id_19
);
  assign id_18 = id_2;
  module_0(
      id_0,
      id_15,
      id_19,
      id_16,
      id_11,
      id_3,
      id_6,
      id_18,
      id_0,
      id_2,
      id_12,
      id_4,
      id_9,
      id_4,
      id_0,
      id_7,
      id_12,
      id_1,
      id_4,
      id_11
  );
endmodule
