#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  2 15:56:37 2021
# Process ID: 1344
# Current directory: D:/CODES/vivado/Project14-2-1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4924 D:\CODES\vivado\Project14-2-1\Project14-2-1.xpr
# Log file: D:/CODES/vivado/Project14-2-1/vivado.log
# Journal file: D:/CODES/vivado/Project14-2-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODES/vivado/Project14-2-1/Project14-2-1.xpr
update_compile_order -fileset sources_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list we_b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list we_b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list we_a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list error]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {display[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_b[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_b[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_b[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_a[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_a[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_a[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {din_a[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_b[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_b[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_a[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_a[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_a[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_a[2]}]]
startgroup
set_property package_pin "" [get_ports [list  {addr_b[2]}]]
place_ports rst U18
endgroup
place_ports we_b R2
place_ports we_a T1
place_ports error L1
place_ports {display[6]} W7
place_ports {display[5]} W6
place_ports {display[4]} U8
place_ports {display[3]} V8
place_ports {display[2]} U5
place_ports {display[1]} V5
place_ports {display[0]} U7
place_ports {din_a[3]} U1
place_ports {din_a[2]} W2
place_ports {din_a[1]} R3
place_ports {din_a[0]} T2
place_ports clk T3
place_ports {an[3]} V2
place_ports {an[3]} W4
place_ports {an[2]} V4
place_ports {an[1]} U4
place_ports {an[0]} U2
set_property package_pin "" [get_ports [list  {addr_b[2]}]]
startgroup
set_property package_pin "" [get_ports [list  clk]]
place_ports {din_b[3]} T3
endgroup
place_ports {din_b[2]} V2
place_ports {din_b[1]} W13
place_ports {din_b[0]} W14
startgroup
set_property package_pin "" [get_ports [list  {din_b[2]}]]
place_ports {din_b[3]} V2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {din_b[1]}]]
place_ports {din_b[2]} W13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {din_b[0]}]]
place_ports {din_b[1]} W14
endgroup
place_ports {din_b[3]} T3
place_ports {din_b[2]} V2
place_ports {din_b[1]} W13
place_ports {din_b[0]} W14
set_property package_pin "" [get_ports [list  clk]]
place_ports clk W5
startgroup
set_property package_pin "" [get_ports [list  {addr_a[2]}]]
place_ports {addr_b[2]} W16
endgroup
set_property package_pin "" [get_ports [list  {addr_a[2]}]]
set_property package_pin "" [get_ports [list  {addr_a[2]}]]
startgroup
set_property package_pin "" [get_ports [list  {addr_a[0]}]]
place_ports {addr_a[2]} V15
endgroup
place_ports {addr_a[1]} W15
place_ports {addr_a[0]} W17
place_ports {addr_b[0]} A17
place_ports {addr_b[0]} V17
place_ports {addr_b[1]} A17
place_ports {addr_b[1]} V16
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr_b[1]}]]
file mkdir D:/CODES/vivado/Project14-2-1/Project14-2-1.srcs/constrs_1/new
close [ open D:/CODES/vivado/Project14-2-1/Project14-2-1.srcs/constrs_1/new/Syn_DoublePortRAM_xdc.xdc w ]
add_files -fileset constrs_1 D:/CODES/vivado/Project14-2-1/Project14-2-1.srcs/constrs_1/new/Syn_DoublePortRAM_xdc.xdc
set_property target_constrs_file D:/CODES/vivado/Project14-2-1/Project14-2-1.srcs/constrs_1/new/Syn_DoublePortRAM_xdc.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/CODES/vivado/Project14-2-1/Project14-2-1.runs/impl_1/top_Syn_DoublePortRAM.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CODES/vivado/Project14-2-1/Project14-2-1.runs/impl_1/top_Syn_DoublePortRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
startgroup
set_property package_pin "" [get_ports [list  we_b]]
place_ports we_a R2
endgroup
place_ports we_b T1
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CODES/vivado/Project14-2-1/Project14-2-1.runs/impl_1/top_Syn_DoublePortRAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
