

================================================================
== Vivado HLS Report for 'eth_to_app'
================================================================
* Date:           Sun Jun 17 22:50:50 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ethernet_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 4.33ns
ST_1 : Operation 3 [1/1] (1.75ns)   --->   "%mac_address_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %mac_address_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_V_1_load = load i3* @state_V_1, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:69]
ST_1 : Operation 5 [1/1] (0.90ns)   --->   "switch i3 %state_V_1_load, label %.exit [
    i3 0, label %0
    i3 2, label %2
    i3 3, label %4
    i3 1, label %6
  ]" [../hlsSources/srcs/ethernet_bridge.cpp:69]
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_448 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_448, i32 64)" [../hlsSources/srcs/ethernet_bridge.cpp:8->../hlsSources/srcs/ethernet_bridge.cpp:115]
ST_1 : Operation 9 [1/1] (0.33ns)   --->   "%not_tmp_last_V_4_loa = xor i1 %tmp_20, true" [../hlsSources/srcs/ethernet_bridge.cpp:116]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%storemerge_cast_i = zext i1 %not_tmp_last_V_4_loa to i3" [../hlsSources/srcs/ethernet_bridge.cpp:116]
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "store i3 %storemerge_cast_i, i3* @state_V_1, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:117]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%app_packet_out_last_1 = load i1* @app_packet_out_last_s, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:106]
ST_1 : Operation 14 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge171.i" [../hlsSources/srcs/ethernet_bridge.cpp:97]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_235 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_last_V = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_235, i32 64)" [../hlsSources/srcs/ethernet_bridge.cpp:8->../hlsSources/srcs/ethernet_bridge.cpp:98]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i73 %tmp_235 to i8"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 56, i32 63)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 8, i32 15)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 16, i32 23)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 32, i32 39)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 48, i32 55)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 24, i32 31)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 40, i32 47)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V, i1* @app_packet_out_last_s, align 8" [../hlsSources/srcs/ethernet_bridge.cpp:103]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_235, i32 72, i32 65)" [../hlsSources/srcs/ethernet_bridge.cpp:104]
ST_1 : Operation 27 [1/1] (0.83ns)   --->   "br label %._crit_edge171.i" [../hlsSources/srcs/ethernet_bridge.cpp:105]
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node storemerge2_cast_i_c)   --->   "%app_packet_out_last_2 = phi i1 [ %tmp_last_V, %5 ], [ %app_packet_out_last_1, %4 ]"
ST_1 : Operation 29 [1/1] (0.19ns) (out node of the LUT)   --->   "%storemerge2_cast_i_c = select i1 %app_packet_out_last_2, i3 0, i3 3" [../hlsSources/srcs/ethernet_bridge.cpp:106]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "store i3 %storemerge2_cast_i_c, i3* @state_V_1, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:107]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_122 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_122, i32 48, i32 55)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i8 %tmp_s, i8* @dest_V, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:90]
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "store i3 3, i3* @state_V_1, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:91]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i73P(i73* %from_eth_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp9 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %from_eth_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i73 %tmp9 to i8"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp9, i32 8, i32 15)"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp9, i32 16, i32 23)"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp9, i32 32, i32 39)"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp9, i32 24, i32 31)"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp9, i32 40, i32 47)"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%observedAddress_V = call i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8(i8 %tmp_4, i8 %tmp_5, i8 %tmp_6, i8 %tmp_8, i8 %tmp_7, i8 %tmp_9)" [../hlsSources/srcs/ethernet_bridge.cpp:76]
ST_1 : Operation 45 [1/1] (1.38ns)   --->   "%tmp_i = icmp eq i48 %observedAddress_V, %mac_address_V_read" [../hlsSources/srcs/ethernet_bridge.cpp:78]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.19ns)   --->   "%storemerge1_cast_i_c = select i1 %tmp_i, i3 2, i3 1" [../hlsSources/srcs/ethernet_bridge.cpp:78]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "store i3 %storemerge1_cast_i_c, i3* @state_V_1, align 1" [../hlsSources/srcs/ethernet_bridge.cpp:79]

 <State 2> : 0.00ns
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %to_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %to_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %mac_address_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../hlsSources/srcs/ethernet_bridge.cpp:60]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %7, label %._crit_edge172.i" [../hlsSources/srcs/ethernet_bridge.cpp:114]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge172.i" [../hlsSources/srcs/ethernet_bridge.cpp:122]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:123]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_tdest_V = load i8* @dest_V, align 1"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_31 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_19, i8 %tmp_tdest_V, i1 %tmp_last_V, i8 %tmp_11, i8 %tmp_13, i8 %tmp_14, i8 %tmp_17, i8 %tmp_15, i8 %tmp_18, i8 %tmp_16, i8 %tmp_12)" [../hlsSources/srcs/ethernet_bridge.cpp:104]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_app_V, i81 %tmp_31)" [../hlsSources/srcs/ethernet_bridge.cpp:104]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:112]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %._crit_edge170.i" [../hlsSources/srcs/ethernet_bridge.cpp:87]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %._crit_edge170.i" [../hlsSources/srcs/ethernet_bridge.cpp:93]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:94]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge169.i" [../hlsSources/srcs/ethernet_bridge.cpp:73]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge169.i" [../hlsSources/srcs/ethernet_bridge.cpp:84]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %.exit" [../hlsSources/srcs/ethernet_bridge.cpp:85]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 4.33ns
The critical path consists of the following:
	fifo read on port 'mac_address_V' [12]  (1.75 ns)
	'icmp' operation ('tmp_i', ../hlsSources/srcs/ethernet_bridge.cpp:78) [77]  (1.39 ns)
	'select' operation ('storemerge1_cast_i_c', ../hlsSources/srcs/ethernet_bridge.cpp:78) [78]  (0.19 ns)
	'store' operation (../hlsSources/srcs/ethernet_bridge.cpp:79) of variable 'storemerge1_cast_i_c', ../hlsSources/srcs/ethernet_bridge.cpp:78 on static variable 'state_V_1' [79]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
