run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6vlx240tff1759-2
-top axi_interconnect_memory_mapped_lite_0_wrapper
-ifmt MIXED
-ifn axi_interconnect_memory_mapped_lite_0_wrapper_xst.prj
-ofn ../implementation/axi_interconnect_memory_mapped_lite_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/axi_interconnect_memory_mapped_lite_0_wrapper}
-vlgincdir {"/hpn/home/hyzeng/sandbox/xps/pcores/" "/cad_64/xilinx/ise12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
