/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan 17 10:08:35 2017
 *                 Full Compile MD5 Checksum  2edd384c1405a388347db27089ee12b7
 *                     (minus title and desc)
 *                 MD5 Checksum               6e5ced4da0f0f15efb4ae46ce86e004a
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_HEVD_IL_CPU_REGS_2_1_H__
#define BCHP_HEVD_IL_CPU_REGS_2_1_H__

/***************************************************************************
 *HEVD_IL_CPU_REGS_2_1
 ***************************************************************************/
#define BCHP_HEVD_IL_CPU_REGS_2_1_HST2CPU_MBX    0x00d50000 /* [RW][32] Host 2 CPU mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU2HST_MBX    0x00d50004 /* [RW][32] CPU to Host mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_MBX_STAT       0x00d50008 /* [RO][32] Mailbox status flags */
#define BCHP_HEVD_IL_CPU_REGS_2_1_INST_BASE      0x00d50010 /* [RW][64] Instruction base address register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INT_ENA    0x00d50018 /* [RW][32] CPU interrupt enable */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INT_STAT   0x00d5001c /* [RO][32] CPU interrupt status */
#define BCHP_HEVD_IL_CPU_REGS_2_1_HST2CPU_STAT   0x00d50020 /* [RW][32] Host to CPU status register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU2HST_STAT   0x00d50024 /* [RW][32] CPU to Host status register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INTGEN_SET 0x00d50028 /* [RW][32] CPU interrupt set register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INTGEN_CLR 0x00d5002c /* [RW][32] CPU interrupt clear register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_ICACHE_MISS 0x00d50030 /* [RW][32] Instruction cache miss counter */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CPU_INTGEN_MASK 0x00d50034 /* [RW][32] CPU interrupt mask register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_DRAM_RD_CNTR   0x00d50038 /* [RW][32] CPU DRAM Read access Counter */
#define BCHP_HEVD_IL_CPU_REGS_2_1_END_OF_CODE    0x00d5003c /* [RW][32] End of code register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_GLOBAL_IO_BASE 0x00d50040 /* [RW][64] Global IO base register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_DRAM_WR_CNTR   0x00d50048 /* [RW][32] CPU DRAM Write access Counter */
#define BCHP_HEVD_IL_CPU_REGS_2_1_WATCHDOG_TMR   0x00d5004c /* [RW][32] Watchdog timer register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_STATUS   0x00d50050 /* [RO][32] SDRAM Status register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_DEBUG_CTL      0x00d50054 /* [RW][32] Debug Control */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG0       0x00d50060 /* [RW][32] Command register 0 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG1       0x00d50064 /* [RW][32] Command register 1 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG2       0x00d50068 /* [RW][32] Command register 2 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG3       0x00d5006c /* [RW][32] Command register 3 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG4       0x00d50070 /* [RW][32] Command register 4 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG5       0x00d50074 /* [RW][32] Command register 5 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG6       0x00d50078 /* [RW][32] Command register 6 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_CMD_REG7       0x00d5007c /* [RW][32] Command register 7 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_GENERAL_TMR    0x00d50080 /* [RW][32] General purpose timer register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_RM2_ARB_TIMEOUT 0x00d50084 /* [RW][32] RM2 ARBITER TIMEOUT Register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_RM2_ARB_TIMEOUT_SLICE 0x00d50088 /* [RW][32] RM2 ARBITER TIMEOUT SLICE Register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_RBUS_ERROR_LOW 0x00d5008c /* [RW][32] RBUS_ERROR LOW register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_RBUS_ERROR_HI  0x00d50090 /* [RW][32] RBUS_ERROR HI register */
#define BCHP_HEVD_IL_CPU_REGS_2_1_DEC_VERSION    0x00d50108 /* [RO][32] Decoder versions */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_ADDR0    0x00d50110 /* [RW][64] SDRAM address register 0 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_DATA0    0x00d50118 /* [RW][32] SDRAM data register 0 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_ADDR1    0x00d50120 /* [RW][64] SDRAM address register 1 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_DATA1    0x00d50128 /* [RW][32] SDRAM data register 1 */
#define BCHP_HEVD_IL_CPU_REGS_2_1_SDRAM_WINDOW   0x00d50130 /* [RW][64] SDRAM window register */

#endif /* #ifndef BCHP_HEVD_IL_CPU_REGS_2_1_H__ */

/* End of File */
