<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='tisc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: tisc
    <br/>
    Created: Feb 24, 2009
    <br/>
    Updated: Feb 27, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Simple minimal VHDL RISC processor.
     <br/>
     Heavily inspired by Tim B&#246;scke and his MCPU project (Avaiable here on opencores), the processor is an accumulator based machine with an index register.
     <br/>
     The processor, like Tim's, was designed to fit in small FPGA or large CPLD.
     <br/>
     License is free - do with it what you will.  It would be nice if you credited me, however - we all have to work.
     <br/>
     I have no idea if implementing this core will or will not violate patents, copyrights or cause any other type of lawsuits. I provide this core AS IS, without any warranties.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Accumulator based machine
     <br/>
     - 8 bit accumulator
     <br/>
     - 8 bit index register
     <br/>
     - Address modes
     <br/>
     - immediate
     <br/>
     - register
     <br/>
     - indirect
     <br/>
     - Harvard architecture
     <br/>
     - 12 bit program word
     <br/>
     - 10 bit Program counter
     <br/>
     - 8 bit data memory
     <br/>
     - 256 data memory addresses
     <br/>
     - ALU with
     <br/>
     - carry flag
     <br/>
     - zero flag
     <br/>
     - add, subtract, and nor
     <br/>
     - 1 deep stack
     <br/>
     - 7 states
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Fits into CPLD using an old version of Xilinx webpack
     <br/>
     - As of 2001, never tested in hardware
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
