[{"DBLP title": "Balancing memory and performance through selective flushing of software code caches.", "DBLP authors": ["Apala Guha", "Kim M. Hazelwood", "Mary Lou Soffa"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878923", "OA papers": [{"PaperId": "https://openalex.org/W2051531076", "PaperTitle": "Balancing memory and performance through selective flushing of software code caches", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Apala Guha", "Kim Hazelwood", "Mary Lou Soffa"]}]}, {"DBLP title": "Erbium: a deterministic, concurrent intermediate representation to map data-flow tasks to scalable, persistent streaming processes.", "DBLP authors": ["Cupertino Miranda", "Antoniu Pop", "Philippe Dumont", "Albert Cohen", "Marc Duranton"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878924", "OA papers": [{"PaperId": "https://openalex.org/W2011737674", "PaperTitle": "Erbium", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Inria Saclay - \u00cele-de-France Research Centre": 1.5, "French Institute for Research in Computer Science and Automation": 1.5, "Mines ParisTech": 1.0, "CEA LIST": 1.0}, "Authors": ["Cupertino Miranda", "Antoniu Pop", "Philippe Dumont", "Albert Cohen", "Marc Duranton"]}]}, {"DBLP title": "Resource recycling: putting idle resources to work on a composable accelerator.", "DBLP authors": ["Yongjun Park", "Hyunchul Park", "Scott A. Mahlke", "Sukjin Kim"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878925", "OA papers": [{"PaperId": "https://openalex.org/W2082414359", "PaperTitle": "Resource recycling", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Texas Instruments (United States)": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Yongjun Park", "Hyunchul Park", "Scott Mahlke", "Sukjin Kim"]}]}, {"DBLP title": "Instruction selection by graph transformation.", "DBLP authors": ["Sebastian Buchwald", "Andreas Zwinkau"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878926", "OA papers": [{"PaperId": "https://openalex.org/W2041165628", "PaperTitle": "Instruction selection by graph transformation", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Sebastian Buchwald", "Andreas Zwinkau"]}]}, {"DBLP title": "Routing-based synthesis of digital microfluidic biochips.", "DBLP authors": ["Elena Maftei", "Paul Pop", "Jan Madsen"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878928", "OA papers": [{"PaperId": "https://openalex.org/W2093842593", "PaperTitle": "Routing-based synthesis of digital microfluidic biochips", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technical University of Denmark": 3.0}, "Authors": ["Elena Maftei", "Paul Pop", "Jan Madsen"]}]}, {"DBLP title": "Implementing virtual secure circuit using a custom-instruction approach.", "DBLP authors": ["Zhimin Chen", "Ambuj Sinha", "Patrick Schaumont"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878933", "OA papers": [{"PaperId": "https://openalex.org/W2142107091", "PaperTitle": "Implementing virtual secure circuit using a custom-instruction approach", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Zhimin Chen", "Ambuj Sinha", "Patrick Schaumont"]}]}, {"DBLP title": "Mighty-morphing power-SIMD.", "DBLP authors": ["Ganesh S. Dasika", "Mark Woh", "Sangwon Seo", "Nathan Clark", "Trevor N. Mudge", "Scott A. Mahlke"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878934", "OA papers": [{"PaperId": "https://openalex.org/W2113780579", "PaperTitle": "Mighty-morphing power-SIMD", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Ganesh Dasika", "Mark Woh", "Sangwon Seo", "Nathan L. Clark", "Trevor Mudge", "Scott Mahlke"]}]}, {"DBLP title": "Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE.", "DBLP authors": ["Ratna Krishnamoorthy", "Keshavan Varadarajan", "Ganesh Garga", "Mythri Alle", "S. K. Nandy", "Ranjani Narayan", "Masahiro Fujita"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878935", "OA papers": [{"PaperId": "https://openalex.org/W2035799546", "PaperTitle": "Towards minimizing execution delays on dynamically reconfigurable processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Tokyo": 2.0, "Indian Institute of Science Bangalore": 4.0, "Morphing Machines, Bangalore, India": 1.0}, "Authors": ["Ratna Krishnamoorthy", "Keshavan Varadarajan", "Ganesh Garga", "Mythri Alle", "S. K. Nandy", "Ranjani Narayan", "Masahiro Fujita"]}]}, {"DBLP title": "Implementing dynamic implied addressing mode for multi-output instructions.", "DBLP authors": ["Jonghee M. Youn", "Jongwon Lee", "Yunheung Paek", "Jongwung Kim", "Jeonghun Cho"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878937", "OA papers": [{"PaperId": "https://openalex.org/W2038155434", "PaperTitle": "Implementing dynamic implied addressing mode for multi-output instructions", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0, "Kyungpook National University": 2.0}, "Authors": ["Jonghee M. Youn", "Jongwon Lee", "Yunheung Paek", "Jongwung Kim", "Jeonghun Cho"]}]}, {"DBLP title": "Real-time unobtrusive program execution trace compression using branch predictor events.", "DBLP authors": ["Vladimir Uzelac", "Aleksandar Milenkovic", "Martin Burtscher", "Milena Milenkovic"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878938", "OA papers": [{"PaperId": "https://openalex.org/W2118386335", "PaperTitle": "Real-time unobtrusive program execution trace compression using branch predictor events", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tensilica, Inc, Santa Clara, CA, USA": 1.0, "University of Alabama in Huntsville": 1.0, "The University of Texas at Austin": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Vladimir Uzelac", "Aleksandar Milenkovic", "Martin Burtscher", "Marina Milenkovi\u0107"]}]}, {"DBLP title": "A memory interface for multi-purpose multi-stream accelerators.", "DBLP authors": ["Sylvain Girbal", "Olivier Temam", "Sami Yehia", "Hugues Berry", "Zheng Li"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878939", "OA papers": [{"PaperId": "https://openalex.org/W2170167304", "PaperTitle": "A memory interface for multi-purpose multi-stream accelerators", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Thales Research and Technology, Palaiseau, France": 2.0, "Inria Saclay - \u00cele-de-France Research Centre": 3.0}, "Authors": ["Sylvain Girbal", "Olivier Temam", "Sami Yehia", "Hugues Berry", "Zheng Li"]}]}, {"DBLP title": "Hardware-based data value and address trace filtering techniques.", "DBLP authors": ["Vladimir Uzelac", "Aleksandar Milenkovic"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878940", "OA papers": [{"PaperId": "https://openalex.org/W2169675821", "PaperTitle": "Hardware-based data value and address trace filtering techniques", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tensilica, Inc, Santa Clara, CA, USA": 1.0, "University of Alabama in Huntsville": 1.0}, "Authors": ["Vladimir Uzelac", "Aleksandar Milenkovic"]}]}, {"DBLP title": "Improving scratchpad allocation with demand-driven data tiling.", "DBLP authors": ["Xuejun Yang", "Li Wang", "Jingling Xue", "Tao Tang", "Xiaoguang Ren", "Sen Ye"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878942", "OA papers": [{"PaperId": "https://openalex.org/W2144392242", "PaperTitle": "Improving scratchpad allocation with demand-driven data tiling", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Defense Technology": 4.0, "UNSW Sydney": 2.0}, "Authors": ["Xuejun Yang", "Li Wang", "Jingling Xue", "Tao Tang", "Xiaoguang Ren", "Sen Ye"]}]}, {"DBLP title": "Fine-grain dynamic instruction placement for L0 scratch-pad memory.", "DBLP authors": ["JongSoo Park", "James D. Balfour", "William J. Dally"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878943", "OA papers": [{"PaperId": "https://openalex.org/W2003049814", "PaperTitle": "Fine-grain dynamic instruction placement for L0 scratch-pad memory", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stanford University": 2.0, "Nvidia (United States)": 1.0}, "Authors": ["Jongsoo Park", "James Balfour", "William J. Dally"]}]}, {"DBLP title": "Improved procedure placement for set associative caches.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878944", "OA papers": [{"PaperId": "https://openalex.org/W1996052673", "PaperTitle": "Improved procedure placement for set associative caches", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Digital Science (United States)": 0.5, "Advanced Digital Sciences Center": 0.5, "National University of Singapore": 1.0}, "Authors": ["Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems.", "DBLP authors": ["Lovic Gauthier", "Tohru Ishihara", "Hideki Takase", "Hiroyuki Tomiyama", "Hiroaki Takada"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878945", "OA papers": [{"PaperId": "https://openalex.org/W2001234477", "PaperTitle": "Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Kyushu University": 2.0, "Naogoya University, Naogoya, Japan": 1.0, "Ritsumeikan University": 1.0, "Naogoya University, Nagoya, Japan": 1.0}, "Authors": ["Lovic Gauthier", "Tohru Ishihara", "Hideki Takase", "Hiroyuki Tomiyama", "Hiroaki Takada"]}]}, {"DBLP title": "Compilers, architectures and synthesis for embedded computing: retrospect and prospect.", "DBLP authors": ["Krishna V. Palem"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878947", "OA papers": [{"PaperId": "https://openalex.org/W2013904363", "PaperTitle": "Compilers, architectures and synthesis for embedded computing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Rice University": 1.0}, "Authors": ["Krishna V. Palem"]}]}, {"DBLP title": "Optimizing energy to minimize errors in dataflow graphs using approximate adders.", "DBLP authors": ["Zvi M. Kedem", "Vincent John Mooney", "Kirthi Krishna Muntimadugu", "Krishna V. Palem", "Avani Devarasetty", "Phani Deepak Parasuramuni"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878948", "OA papers": [{"PaperId": "https://openalex.org/W2134597645", "PaperTitle": "Optimizing energy to minimize errors in dataflow graphs using approximate adders", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"New York University": 1.0, "Georgia Institute of Technology": 0.5, "Nanyang Technological University": 0.5, "Rice University": 2.0, "International Institute of Information Technology, Hyderabad": 2.0}, "Authors": ["Zvi M. Kedem", "Vincent J. Mooney", "Kirthi Krishna Muntimadugu", "Krishna V. Palem", "Avani Devarasetty", "Phani Deepak Parasuramuni"]}]}, {"DBLP title": "Eliminating false phase interactions to reduce optimization phase order search space.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878950", "OA papers": [{"PaperId": "https://openalex.org/W2059178831", "PaperTitle": "Eliminating false phase interactions to reduce optimization phase order search space", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Kansas": 2.0}, "Authors": ["Michael R. Jantz", "Prasad S. Kulkarni"]}]}, {"DBLP title": "Practical aggregation of semantical program properties for machine learning based optimization.", "DBLP authors": ["Mircea Namolaru", "Albert Cohen", "Grigori Fursin", "Ayal Zaks", "Ari Freund"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878951", "OA papers": [{"PaperId": "https://openalex.org/W2076290291", "PaperTitle": "Practical aggregation of semantical program properties for machine learning based optimization", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"IBM Research - Haifa": 3.0, "Inria Saclay - \u00cele-de-France Research Centre": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Mircea Namolaru", "Albert Cohen", "Grigori Fursin", "Ayal Zaks", "Ari Freund"]}]}, {"DBLP title": "Vertical stealing: robust, locality-aware do-all workload distribution for 3D MPSoCs.", "DBLP authors": ["Andrea Marongiu", "Paolo Burgio", "Luca Benini"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878952", "OA papers": [{"PaperId": "https://openalex.org/W2059064321", "PaperTitle": "Vertical stealing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["Andrea Marongiu", "Paolo Burgio", "Luca Benini"]}]}, {"DBLP title": "Design space exploration of the turbo decoding algorithm on GPUs.", "DBLP authors": ["Dongwon Lee", "Marilyn Wolf", "Hyesoon Kim"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878953", "OA papers": [{"PaperId": "https://openalex.org/W2084402036", "PaperTitle": "Design space exploration of the turbo decoding algorithm on GPUs", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dongwon Lee", "Marilyn Wolf", "Hyesoon Kim"]}]}, {"DBLP title": "Characterization and exploitation of narrow-width loads: the narrow-width cache approach.", "DBLP authors": ["Mafijul Md. Islam", "Per Stenstr\u00f6m"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878955", "OA papers": [{"PaperId": "https://openalex.org/W1968593948", "PaperTitle": "Characterization and exploitation of narrow-width loads", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Chalmers University of Technology": 2.0}, "Authors": ["Mafijul Md. Islam", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "E < MC2: less energy through multi-copy cache.", "DBLP authors": ["Arup Chakraborty", "Houman Homayoun", "Amin Khajeh", "Nikil D. Dutt", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878956", "OA papers": [{"PaperId": "https://openalex.org/W2132174932", "PaperTitle": "E &lt; MC2", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, Irvine": 6.0}, "Authors": ["Arup K. Chakraborty", "Houman Homayoun", "Amin Khajeh", "Nikil Dutt", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "Enabling large decoded instruction loop caching for energy-aware embedded processors.", "DBLP authors": ["Ji Gu", "Hui Guo"], "year": 2010, "doi": "https://doi.org/10.1145/1878921.1878957", "OA papers": [{"PaperId": "https://openalex.org/W2003402359", "PaperTitle": "Enabling large decoded instruction loop caching for energy-aware embedded processors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Ji-Dong Gu", "Hui Guo"]}]}]