# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../dc_shell_prj_temp/rtl/BCD_encoder.v" \
"../../../../../../dc_shell_prj_temp/behav_sim/BCD_encoder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
