

================================================================
== Vivado HLS Report for 'scatter'
================================================================
* Date:           Tue Apr 14 07:35:07 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.30|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- scatter_epoch  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      97|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     117|
|Register         |        -|      -|      74|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      74|     214|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_178_p2                       |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |exitcond_i_fu_173_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  97|          69|          40|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_count_blk_n         |   9|          2|    1|          2|
    |data_count_out1_blk_n    |   9|          2|    1|          2|
    |data_count_out_blk_n     |   9|          2|    1|          2|
    |from_V_blk_n             |   9|          2|    1|          2|
    |i_i_reg_162              |   9|          2|   32|         64|
    |real_start               |   9|          2|    1|          2|
    |to0_V_blk_n              |   9|          2|    1|          2|
    |to1_V_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         25|   42|         87|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_count_read_reg_184  |  32|   0|   32|          0|
    |exitcond_i_reg_189       |   1|   0|    1|          0|
    |i_i_reg_162              |  32|   0|   32|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  74|   0|   74|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     scatter     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     scatter     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     scatter     | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |     scatter     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     scatter     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     scatter     | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     scatter     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     scatter     | return value |
|start_out               | out |    1| ap_ctrl_hs |     scatter     | return value |
|start_write             | out |    1| ap_ctrl_hs |     scatter     | return value |
|to0_V_din               | out |   64|   ap_fifo  |      to0_V      |    pointer   |
|to0_V_full_n            |  in |    1|   ap_fifo  |      to0_V      |    pointer   |
|to0_V_write             | out |    1|   ap_fifo  |      to0_V      |    pointer   |
|to1_V_din               | out |   64|   ap_fifo  |      to1_V      |    pointer   |
|to1_V_full_n            |  in |    1|   ap_fifo  |      to1_V      |    pointer   |
|to1_V_write             | out |    1|   ap_fifo  |      to1_V      |    pointer   |
|from_V_dout             |  in |   64|   ap_fifo  |      from_V     |    pointer   |
|from_V_empty_n          |  in |    1|   ap_fifo  |      from_V     |    pointer   |
|from_V_read             | out |    1|   ap_fifo  |      from_V     |    pointer   |
|data_count_dout         |  in |   32|   ap_fifo  |    data_count   |    pointer   |
|data_count_empty_n      |  in |    1|   ap_fifo  |    data_count   |    pointer   |
|data_count_read         | out |    1|   ap_fifo  |    data_count   |    pointer   |
|data_count_out_din      | out |   32|   ap_fifo  |  data_count_out |    pointer   |
|data_count_out_full_n   |  in |    1|   ap_fifo  |  data_count_out |    pointer   |
|data_count_out_write    | out |    1|   ap_fifo  |  data_count_out |    pointer   |
|data_count_out1_din     | out |   32|   ap_fifo  | data_count_out1 |    pointer   |
|data_count_out1_full_n  |  in |    1|   ap_fifo  | data_count_out1 |    pointer   |
|data_count_out1_write   | out |    1|   ap_fifo  | data_count_out1 |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

