-- ACTIVE-CAD-2-VHDL, 2.5.5.70, Thu Nov 23 19:01:38 2000

library IEEE;
use IEEE.std_logic_1164.all;
-- Simulation netlist only
-- synopsys translate_off
library UNISIM;
use UNISIM.vcomponents.all;
-- synopsys translate_on

entity rs232_st is
end rs232_st;

architecture SCHEMATIC of RS232_ST is

--COMPONENTS

--SIGNALS


--ATRIBUTES





begin



end SCHEMATIC;