<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- NewPage -->
<html lang="en">
<head>
<!-- Generated by javadoc -->
<title>AssemblerOpt (Jikes RVM API)</title>
<link rel="stylesheet" type="text/css" href="../../../../../../stylesheet.css" title="Style">
<script type="text/javascript" src="../../../../../../script.js"></script>
</head>
<body>
<script type="text/javascript"><!--
    try {
        if (location.href.indexOf('is-external=true') == -1) {
            parent.document.title="AssemblerOpt (Jikes RVM API)";
        }
    }
    catch(err) {
    }
//-->
var methods = {"i0":10,"i1":10,"i2":10,"i3":10,"i4":10,"i5":10,"i6":10,"i7":10,"i8":10,"i9":10,"i10":10,"i11":10,"i12":10,"i13":10,"i14":10,"i15":10,"i16":10,"i17":10,"i18":10,"i19":10,"i20":10,"i21":10,"i22":10,"i23":10,"i24":10,"i25":10,"i26":10,"i27":10,"i28":10,"i29":10,"i30":10,"i31":10,"i32":10,"i33":10,"i34":10,"i35":10,"i36":10,"i37":10,"i38":10,"i39":10,"i40":10,"i41":10,"i42":10,"i43":10,"i44":10,"i45":10,"i46":10,"i47":10,"i48":10,"i49":10,"i50":10,"i51":10,"i52":10,"i53":10,"i54":10,"i55":10,"i56":10,"i57":10,"i58":10,"i59":10,"i60":10,"i61":10,"i62":10,"i63":10,"i64":10,"i65":10,"i66":10,"i67":10,"i68":10,"i69":10,"i70":10,"i71":10,"i72":10,"i73":10,"i74":10,"i75":10,"i76":10,"i77":10,"i78":10,"i79":10,"i80":10,"i81":10,"i82":10,"i83":10,"i84":10,"i85":10,"i86":10,"i87":10,"i88":10,"i89":10,"i90":10,"i91":10,"i92":10,"i93":10,"i94":10,"i95":10,"i96":10,"i97":10,"i98":10,"i99":10,"i100":10,"i101":10,"i102":10,"i103":10,"i104":10,"i105":10,"i106":10,"i107":10,"i108":10,"i109":10,"i110":10,"i111":10,"i112":10,"i113":10,"i114":10,"i115":10,"i116":10,"i117":10,"i118":10,"i119":10,"i120":10,"i121":10,"i122":10,"i123":10,"i124":10,"i125":10,"i126":10,"i127":10,"i128":10,"i129":10,"i130":10,"i131":10,"i132":10,"i133":10,"i134":10,"i135":10,"i136":10,"i137":10,"i138":10,"i139":10,"i140":10,"i141":10,"i142":10,"i143":10,"i144":10,"i145":10,"i146":10,"i147":10,"i148":10,"i149":10,"i150":10,"i151":10,"i152":10,"i153":10,"i154":10,"i155":10,"i156":10,"i157":10,"i158":10,"i159":10,"i160":10,"i161":10,"i162":10,"i163":10,"i164":10};
var tabs = {65535:["t0","All Methods"],2:["t2","Instance Methods"],8:["t4","Concrete Methods"]};
var altColor = "altColor";
var rowColor = "rowColor";
var tableTab = "tableTab";
var activeTableTab = "activeTableTab";
</script>
<noscript>
<div>JavaScript is disabled on your browser.</div>
</noscript>
<!-- ========= START OF TOP NAVBAR ======= -->
<div class="topNav"><a name="navbar.top">
<!--   -->
</a>
<div class="skipNav"><a href="#skip.navbar.top" title="Skip navigation links">Skip navigation links</a></div>
<a name="navbar.top.firstrow">
<!--   -->
</a>
<ul class="navList" title="Navigation">
<li><a href="../../../../../../overview-summary.html">Overview</a></li>
<li><a href="package-summary.html">Package</a></li>
<li class="navBarCell1Rev">Class</li>
<li><a href="class-use/AssemblerOpt.html">Use</a></li>
<li><a href="package-tree.html">Tree</a></li>
<li><a href="../../../../../../deprecated-list.html">Deprecated</a></li>
<li><a href="../../../../../../index-all.html">Index</a></li>
<li><a href="../../../../../../help-doc.html">Help</a></li>
</ul>
</div>
<div class="subNav">
<ul class="navList">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="typeNameLink">Prev&nbsp;Class</span></a></li>
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/FinalMIRExpansion.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="typeNameLink">Next&nbsp;Class</span></a></li>
</ul>
<ul class="navList">
<li><a href="../../../../../../index.html?org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html" target="_top">Frames</a></li>
<li><a href="AssemblerOpt.html" target="_top">No&nbsp;Frames</a></li>
</ul>
<ul class="navList" id="allclasses_navbar_top">
<li><a href="../../../../../../allclasses-noframe.html">All&nbsp;Classes</a></li>
</ul>
<div>
<script type="text/javascript"><!--
  allClassesLink = document.getElementById("allclasses_navbar_top");
  if(window==top) {
    allClassesLink.style.display = "block";
  }
  else {
    allClassesLink.style.display = "none";
  }
  //-->
</script>
</div>
<div>
<ul class="subNavList">
<li>Summary:&nbsp;</li>
<li>Nested&nbsp;|&nbsp;</li>
<li><a href="#field.summary">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor.summary">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method.summary">Method</a></li>
</ul>
<ul class="subNavList">
<li>Detail:&nbsp;</li>
<li><a href="#field.detail">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor.detail">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method.detail">Method</a></li>
</ul>
</div>
<a name="skip.navbar.top">
<!--   -->
</a></div>
<!-- ========= END OF TOP NAVBAR ========= -->
<!-- ======== START OF CLASS DATA ======== -->
<div class="header">
<div class="subTitle">org.jikesrvm.compilers.opt.mir2mc.ia32</div>
<h2 title="Class AssemblerOpt" class="title">Class AssemblerOpt</h2>
</div>
<div class="contentContainer">
<ul class="inheritance">
<li><a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true" title="class or interface in java.lang">java.lang.Object</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html" title="class in org.jikesrvm.compilers.common.assembler">org.jikesrvm.compilers.common.assembler.AbstractAssembler</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">org.jikesrvm.compilers.common.assembler.ia32.Assembler</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerBase</a></li>
<li>
<ul class="inheritance">
<li>org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerOpt</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="description">
<ul class="blockList">
<li class="blockList">
<hr>
<br>
<pre>public class <a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.29">AssemblerOpt</a>
extends <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></pre>
<div class="block">This class is the automatically-generated assembler for
 the optimizing compiler.  It consists of methods that
 understand the possible operand combinations of each
 instruction type, and how to translate those operands to
 calls to the Assember low-level emit method

 It is generated by GenerateAssembler.java</div>
</li>
</ul>
</div>
<div class="summary">
<ul class="blockList">
<li class="blockList">
<!-- =========== FIELD SUMMARY =========== -->
<ul class="blockList">
<li class="blockList"><a name="field.summary">
<!--   -->
</a>
<h3>Field Summary</h3>
<table class="memberSummary" border="0" cellpadding="3" cellspacing="0" summary="Field Summary table, listing fields, and an explanation">
<caption><span>Fields</span><span class="tabEnd">&nbsp;</span></caption>
<tr>
<th class="colFirst" scope="col">Modifier and Type</th>
<th class="colLast" scope="col">Field and Description</th>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private int</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#instructionCount">instructionCount</a></span></code>
<div class="block">The number of instructions emitted so far</div>
</td>
</tr>
</table>
<ul class="blockList">
<li class="blockList"><a name="fields.inherited.from.class.org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerBase">
<!--   -->
</a>
<h3>Fields inherited from class&nbsp;org.jikesrvm.compilers.opt.mir2mc.ia32.<a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#ir">ir</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#mcOffsets">mcOffsets</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields.inherited.from.class.org.jikesrvm.compilers.common.assembler.ia32.Assembler">
<!--   -->
</a>
<h3>Fields inherited from class&nbsp;org.jikesrvm.compilers.common.assembler.ia32.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">Assembler</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardRefs">forwardRefs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#lister">lister</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#mi">mi</a></code></li>
</ul>
</li>
</ul>
<!-- ======== CONSTRUCTOR SUMMARY ======== -->
<ul class="blockList">
<li class="blockList"><a name="constructor.summary">
<!--   -->
</a>
<h3>Constructor Summary</h3>
<table class="memberSummary" border="0" cellpadding="3" cellspacing="0" summary="Constructor Summary table, listing constructors, and an explanation">
<caption><span>Constructors</span><span class="tabEnd">&nbsp;</span></caption>
<tr>
<th class="colOne" scope="col">Constructor and Description</th>
</tr>
<tr class="altColor">
<td class="colOne"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#AssemblerOpt-int-boolean-org.jikesrvm.compilers.opt.ir.IR-">AssemblerOpt</a></span>(int&nbsp;bcSize,
            boolean&nbsp;print,
            <a href="../../../../../../org/jikesrvm/compilers/opt/ir/IR.html" title="class in org.jikesrvm.compilers.opt.ir">IR</a>&nbsp;ir)</code>&nbsp;</td>
</tr>
</table>
</li>
</ul>
<!-- ========== METHOD SUMMARY =========== -->
<ul class="blockList">
<li class="blockList"><a name="method.summary">
<!--   -->
</a>
<h3>Method Summary</h3>
<table class="memberSummary" border="0" cellpadding="3" cellspacing="0" summary="Method Summary table, listing methods, and an explanation">
<caption><span id="t0" class="activeTableTab"><span>All Methods</span><span class="tabEnd">&nbsp;</span></span><span id="t2" class="tableTab"><span><a href="javascript:show(2);">Instance Methods</a></span><span class="tabEnd">&nbsp;</span></span><span id="t4" class="tableTab"><span><a href="javascript:show(8);">Concrete Methods</a></span><span class="tabEnd">&nbsp;</span></span></caption>
<tr>
<th class="colFirst" scope="col">Modifier and Type</th>
<th class="colLast" scope="col">Method and Description</th>
</tr>
<tr id="i0" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADC-org.jikesrvm.compilers.opt.ir.Instruction-">doADC</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADC operator</div>
</td>
</tr>
<tr id="i1" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADD-org.jikesrvm.compilers.opt.ir.Instruction-">doADD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADD operator</div>
</td>
</tr>
<tr id="i2" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADDSD-org.jikesrvm.compilers.opt.ir.Instruction-">doADDSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSD operator</div>
</td>
</tr>
<tr id="i3" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADDSS-org.jikesrvm.compilers.opt.ir.Instruction-">doADDSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSS operator</div>
</td>
</tr>
<tr id="i4" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doAND-org.jikesrvm.compilers.opt.ir.Instruction-">doAND</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a AND operator</div>
</td>
</tr>
<tr id="i5" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDNPD-org.jikesrvm.compilers.opt.ir.Instruction-">doANDNPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPD operator</div>
</td>
</tr>
<tr id="i6" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDNPS-org.jikesrvm.compilers.opt.ir.Instruction-">doANDNPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPS operator</div>
</td>
</tr>
<tr id="i7" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDPD-org.jikesrvm.compilers.opt.ir.Instruction-">doANDPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPD operator</div>
</td>
</tr>
<tr id="i8" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDPS-org.jikesrvm.compilers.opt.ir.Instruction-">doANDPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPS operator</div>
</td>
</tr>
<tr id="i9" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBSWAP-org.jikesrvm.compilers.opt.ir.Instruction-">doBSWAP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a BSWAP operator</div>
</td>
</tr>
<tr id="i10" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBT-org.jikesrvm.compilers.opt.ir.Instruction-">doBT</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BT operator</div>
</td>
</tr>
<tr id="i11" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTC-org.jikesrvm.compilers.opt.ir.Instruction-">doBTC</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTC operator</div>
</td>
</tr>
<tr id="i12" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTR-org.jikesrvm.compilers.opt.ir.Instruction-">doBTR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTR operator</div>
</td>
</tr>
<tr id="i13" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTS-org.jikesrvm.compilers.opt.ir.Instruction-">doBTS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTS operator</div>
</td>
</tr>
<tr id="i14" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCALL-org.jikesrvm.compilers.opt.ir.Instruction-">doCALL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Call instruction
 and has a CALL operator</div>
</td>
</tr>
<tr id="i15" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDO-org.jikesrvm.compilers.opt.ir.Instruction-">doCDO</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDO operator</div>
</td>
</tr>
<tr id="i16" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDQ-org.jikesrvm.compilers.opt.ir.Instruction-">doCDQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQ operator</div>
</td>
</tr>
<tr id="i17" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDQE-org.jikesrvm.compilers.opt.ir.Instruction-">doCDQE</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQE operator</div>
</td>
</tr>
<tr id="i18" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMOV-org.jikesrvm.compilers.opt.ir.Instruction-">doCMOV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a CMOV operator</div>
</td>
</tr>
<tr id="i19" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMP-org.jikesrvm.compilers.opt.ir.Instruction-">doCMP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a CMP operator</div>
</td>
</tr>
<tr id="i20" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPEQSD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPEQSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSD operator</div>
</td>
</tr>
<tr id="i21" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPEQSS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPEQSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSS operator</div>
</td>
</tr>
<tr id="i22" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLESD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPLESD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESD operator</div>
</td>
</tr>
<tr id="i23" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLESS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPLESS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESS operator</div>
</td>
</tr>
<tr id="i24" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLTSD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPLTSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSD operator</div>
</td>
</tr>
<tr id="i25" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLTSS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPLTSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSS operator</div>
</td>
</tr>
<tr id="i26" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNESD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNESD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESD operator</div>
</td>
</tr>
<tr id="i27" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNESS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNESS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESS operator</div>
</td>
</tr>
<tr id="i28" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLESD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNLESD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESD operator</div>
</td>
</tr>
<tr id="i29" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLESS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNLESS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESS operator</div>
</td>
</tr>
<tr id="i30" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLTSD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNLTSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSD operator</div>
</td>
</tr>
<tr id="i31" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLTSS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPNLTSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSS operator</div>
</td>
</tr>
<tr id="i32" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPORDSD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPORDSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSD operator</div>
</td>
</tr>
<tr id="i33" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPORDSS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPORDSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSS operator</div>
</td>
</tr>
<tr id="i34" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPUNORDSD-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPUNORDSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSD operator</div>
</td>
</tr>
<tr id="i35" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPUNORDSS-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPUNORDSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSS operator</div>
</td>
</tr>
<tr id="i36" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPXCHG-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPXCHG</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange instruction
 and has a CMPXCHG operator</div>
</td>
</tr>
<tr id="i37" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPXCHG8B-org.jikesrvm.compilers.opt.ir.Instruction-">doCMPXCHG8B</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange8B instruction
 and has a CMPXCHG8B operator</div>
</td>
</tr>
<tr id="i38" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SI-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSD2SI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SI operator</div>
</td>
</tr>
<tr id="i39" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SIQ-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSD2SIQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SIQ operator</div>
</td>
</tr>
<tr id="i40" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SS-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSD2SS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SS operator</div>
</td>
</tr>
<tr id="i41" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SD-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSI2SD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SD operator</div>
</td>
</tr>
<tr id="i42" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SDQ-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSI2SDQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SDQ operator</div>
</td>
</tr>
<tr id="i43" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SS-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSI2SS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SS operator</div>
</td>
</tr>
<tr id="i44" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSS2SD-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSS2SD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SD operator</div>
</td>
</tr>
<tr id="i45" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSS2SI-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTSS2SI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SI operator</div>
</td>
</tr>
<tr id="i46" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSD2SI-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTTSD2SI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SI operator</div>
</td>
</tr>
<tr id="i47" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSD2SIQ-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTTSD2SIQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SIQ operator</div>
</td>
</tr>
<tr id="i48" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSS2SI-org.jikesrvm.compilers.opt.ir.Instruction-">doCVTTSS2SI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSS2SI operator</div>
</td>
</tr>
<tr id="i49" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDEC-org.jikesrvm.compilers.opt.ir.Instruction-">doDEC</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a DEC operator</div>
</td>
</tr>
<tr id="i50" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIV-org.jikesrvm.compilers.opt.ir.Instruction-">doDIV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a DIV operator</div>
</td>
</tr>
<tr id="i51" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIVSD-org.jikesrvm.compilers.opt.ir.Instruction-">doDIVSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSD operator</div>
</td>
</tr>
<tr id="i52" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIVSS-org.jikesrvm.compilers.opt.ir.Instruction-">doDIVSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSS operator</div>
</td>
</tr>
<tr id="i53" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFADD-org.jikesrvm.compilers.opt.ir.Instruction-">doFADD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADD operator</div>
</td>
</tr>
<tr id="i54" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFADDP-org.jikesrvm.compilers.opt.ir.Instruction-">doFADDP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADDP operator</div>
</td>
</tr>
<tr id="i55" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCHS-org.jikesrvm.compilers.opt.ir.Instruction-">doFCHS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a FCHS operator</div>
</td>
</tr>
<tr id="i56" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCMOV-org.jikesrvm.compilers.opt.ir.Instruction-">doFCMOV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a FCMOV operator</div>
</td>
</tr>
<tr id="i57" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCOMI-org.jikesrvm.compilers.opt.ir.Instruction-">doFCOMI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMI operator</div>
</td>
</tr>
<tr id="i58" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCOMIP-org.jikesrvm.compilers.opt.ir.Instruction-">doFCOMIP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMIP operator</div>
</td>
</tr>
<tr id="i59" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIV-org.jikesrvm.compilers.opt.ir.Instruction-">doFDIV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIV operator</div>
</td>
</tr>
<tr id="i60" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVP-org.jikesrvm.compilers.opt.ir.Instruction-">doFDIVP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVP operator</div>
</td>
</tr>
<tr id="i61" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVR-org.jikesrvm.compilers.opt.ir.Instruction-">doFDIVR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVR operator</div>
</td>
</tr>
<tr id="i62" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVRP-org.jikesrvm.compilers.opt.ir.Instruction-">doFDIVRP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVRP operator</div>
</td>
</tr>
<tr id="i63" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFFREE-org.jikesrvm.compilers.opt.ir.Instruction-">doFFREE</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREE operator</div>
</td>
</tr>
<tr id="i64" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFFREEP-org.jikesrvm.compilers.opt.ir.Instruction-">doFFREEP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREEP operator</div>
</td>
</tr>
<tr id="i65" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIADD-org.jikesrvm.compilers.opt.ir.Instruction-">doFIADD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIADD operator</div>
</td>
</tr>
<tr id="i66" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIDIV-org.jikesrvm.compilers.opt.ir.Instruction-">doFIDIV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIV operator</div>
</td>
</tr>
<tr id="i67" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIDIVR-org.jikesrvm.compilers.opt.ir.Instruction-">doFIDIVR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIVR operator</div>
</td>
</tr>
<tr id="i68" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFILD-org.jikesrvm.compilers.opt.ir.Instruction-">doFILD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FILD operator</div>
</td>
</tr>
<tr id="i69" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIMUL-org.jikesrvm.compilers.opt.ir.Instruction-">doFIMUL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIMUL operator</div>
</td>
</tr>
<tr id="i70" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFINIT-org.jikesrvm.compilers.opt.ir.Instruction-">doFINIT</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FINIT operator</div>
</td>
</tr>
<tr id="i71" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIST-org.jikesrvm.compilers.opt.ir.Instruction-">doFIST</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FIST operator</div>
</td>
</tr>
<tr id="i72" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISTP-org.jikesrvm.compilers.opt.ir.Instruction-">doFISTP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FISTP operator</div>
</td>
</tr>
<tr id="i73" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISUB-org.jikesrvm.compilers.opt.ir.Instruction-">doFISUB</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUB operator</div>
</td>
</tr>
<tr id="i74" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISUBR-org.jikesrvm.compilers.opt.ir.Instruction-">doFISUBR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUBR operator</div>
</td>
</tr>
<tr id="i75" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLD-org.jikesrvm.compilers.opt.ir.Instruction-">doFLD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FLD operator</div>
</td>
</tr>
<tr id="i76" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLD1-org.jikesrvm.compilers.opt.ir.Instruction-">doFLD1</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLD1 operator</div>
</td>
</tr>
<tr id="i77" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDCW-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDCW</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FLDCW operator</div>
</td>
</tr>
<tr id="i78" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDL2E-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDL2E</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2E operator</div>
</td>
</tr>
<tr id="i79" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDL2T-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDL2T</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2T operator</div>
</td>
</tr>
<tr id="i80" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDLG2-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDLG2</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLG2 operator</div>
</td>
</tr>
<tr id="i81" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDLN2-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDLN2</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLN2 operator</div>
</td>
</tr>
<tr id="i82" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDPI-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDPI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDPI operator</div>
</td>
</tr>
<tr id="i83" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDZ-org.jikesrvm.compilers.opt.ir.Instruction-">doFLDZ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDZ operator</div>
</td>
</tr>
<tr id="i84" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFMUL-org.jikesrvm.compilers.opt.ir.Instruction-">doFMUL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMUL operator</div>
</td>
</tr>
<tr id="i85" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFMULP-org.jikesrvm.compilers.opt.ir.Instruction-">doFMULP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMULP operator</div>
</td>
</tr>
<tr id="i86" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNINIT-org.jikesrvm.compilers.opt.ir.Instruction-">doFNINIT</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FNINIT operator</div>
</td>
</tr>
<tr id="i87" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNSAVE-org.jikesrvm.compilers.opt.ir.Instruction-">doFNSAVE</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FNSAVE operator</div>
</td>
</tr>
<tr id="i88" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNSTCW-org.jikesrvm.compilers.opt.ir.Instruction-">doFNSTCW</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FNSTCW operator</div>
</td>
</tr>
<tr id="i89" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFPREM-org.jikesrvm.compilers.opt.ir.Instruction-">doFPREM</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FPREM operator</div>
</td>
</tr>
<tr id="i90" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFRSTOR-org.jikesrvm.compilers.opt.ir.Instruction-">doFRSTOR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FRSTOR operator</div>
</td>
</tr>
<tr id="i91" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFST-org.jikesrvm.compilers.opt.ir.Instruction-">doFST</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FST operator</div>
</td>
</tr>
<tr id="i92" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSTCW-org.jikesrvm.compilers.opt.ir.Instruction-">doFSTCW</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FSTCW operator</div>
</td>
</tr>
<tr id="i93" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSTP-org.jikesrvm.compilers.opt.ir.Instruction-">doFSTP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FSTP operator</div>
</td>
</tr>
<tr id="i94" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSTSW-org.jikesrvm.compilers.opt.ir.Instruction-">doFSTSW</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a FSTSW operator</div>
</td>
</tr>
<tr id="i95" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUB-org.jikesrvm.compilers.opt.ir.Instruction-">doFSUB</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUB operator</div>
</td>
</tr>
<tr id="i96" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBP-org.jikesrvm.compilers.opt.ir.Instruction-">doFSUBP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBP operator</div>
</td>
</tr>
<tr id="i97" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBR-org.jikesrvm.compilers.opt.ir.Instruction-">doFSUBR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBR operator</div>
</td>
</tr>
<tr id="i98" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBRP-org.jikesrvm.compilers.opt.ir.Instruction-">doFSUBRP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBRP operator</div>
</td>
</tr>
<tr id="i99" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFUCOMI-org.jikesrvm.compilers.opt.ir.Instruction-">doFUCOMI</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMI operator</div>
</td>
</tr>
<tr id="i100" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFUCOMIP-org.jikesrvm.compilers.opt.ir.Instruction-">doFUCOMIP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMIP operator</div>
</td>
</tr>
<tr id="i101" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFXCH-org.jikesrvm.compilers.opt.ir.Instruction-">doFXCH</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_XChng instruction
 and has a FXCH operator</div>
</td>
</tr>
<tr id="i102" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIDIV-org.jikesrvm.compilers.opt.ir.Instruction-">doIDIV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a IDIV operator</div>
</td>
</tr>
<tr id="i103" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIMUL1-org.jikesrvm.compilers.opt.ir.Instruction-">doIMUL1</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a IMUL1 operator</div>
</td>
</tr>
<tr id="i104" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIMUL2-org.jikesrvm.compilers.opt.ir.Instruction-">doIMUL2</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a IMUL2 operator</div>
</td>
</tr>
<tr id="i105" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doINC-org.jikesrvm.compilers.opt.ir.Instruction-">doINC</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a INC operator</div>
</td>
</tr>
<tr id="i106" class="altColor">
<td class="colFirst"><code>void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doInst-org.jikesrvm.compilers.opt.ir.Instruction-">doInst</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Assembles the given instruction.</div>
</td>
</tr>
<tr id="i107" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doINT-org.jikesrvm.compilers.opt.ir.Instruction-">doINT</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Trap instruction
 and has a INT operator</div>
</td>
</tr>
<tr id="i108" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doLEA-org.jikesrvm.compilers.opt.ir.Instruction-">doLEA</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Lea instruction
 and has a LEA operator</div>
</td>
</tr>
<tr id="i109" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMETHODSTART-org.jikesrvm.compilers.opt.ir.Instruction-">doMETHODSTART</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a METHODSTART operator</div>
</td>
</tr>
<tr id="i110" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMFENCE-org.jikesrvm.compilers.opt.ir.Instruction-">doMFENCE</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a MFENCE operator</div>
</td>
</tr>
<tr id="i111" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOV-org.jikesrvm.compilers.opt.ir.Instruction-">doMOV</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOV operator</div>
</td>
</tr>
<tr id="i112" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVAPD-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVAPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVAPD operator</div>
</td>
</tr>
<tr id="i113" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVAPS-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVAPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVAPS operator</div>
</td>
</tr>
<tr id="i114" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVD-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVD operator</div>
</td>
</tr>
<tr id="i115" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVLPD-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVLPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPD operator</div>
</td>
</tr>
<tr id="i116" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVLPS-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVLPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPS operator</div>
</td>
</tr>
<tr id="i117" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVQ-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVQ operator</div>
</td>
</tr>
<tr id="i118" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSD-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSD operator</div>
</td>
</tr>
<tr id="i119" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSS-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSS operator</div>
</td>
</tr>
<tr id="i120" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSX-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVSX</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSX operator</div>
</td>
</tr>
<tr id="i121" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSXDQ-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVSXDQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXDQ operator</div>
</td>
</tr>
<tr id="i122" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSXQ-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVSXQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXQ operator</div>
</td>
</tr>
<tr id="i123" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVZX-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVZX</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZX operator</div>
</td>
</tr>
<tr id="i124" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVZXQ-org.jikesrvm.compilers.opt.ir.Instruction-">doMOVZXQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZXQ operator</div>
</td>
</tr>
<tr id="i125" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMUL-org.jikesrvm.compilers.opt.ir.Instruction-">doMUL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a MUL operator</div>
</td>
</tr>
<tr id="i126" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMULSD-org.jikesrvm.compilers.opt.ir.Instruction-">doMULSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSD operator</div>
</td>
</tr>
<tr id="i127" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMULSS-org.jikesrvm.compilers.opt.ir.Instruction-">doMULSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSS operator</div>
</td>
</tr>
<tr id="i128" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doNEG-org.jikesrvm.compilers.opt.ir.Instruction-">doNEG</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NEG operator</div>
</td>
</tr>
<tr id="i129" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doNOT-org.jikesrvm.compilers.opt.ir.Instruction-">doNOT</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NOT operator</div>
</td>
</tr>
<tr id="i130" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doOFFSET-org.jikesrvm.compilers.opt.ir.Instruction-">doOFFSET</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CaseLabel instruction
 and has a OFFSET operator</div>
</td>
</tr>
<tr id="i131" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doOR-org.jikesrvm.compilers.opt.ir.Instruction-">doOR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a OR operator</div>
</td>
</tr>
<tr id="i132" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doORPD-org.jikesrvm.compilers.opt.ir.Instruction-">doORPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPD operator</div>
</td>
</tr>
<tr id="i133" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doORPS-org.jikesrvm.compilers.opt.ir.Instruction-">doORPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPS operator</div>
</td>
</tr>
<tr id="i134" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPAUSE-org.jikesrvm.compilers.opt.ir.Instruction-">doPAUSE</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a PAUSE operator</div>
</td>
</tr>
<tr id="i135" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPOP-org.jikesrvm.compilers.opt.ir.Instruction-">doPOP</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a POP operator</div>
</td>
</tr>
<tr id="i136" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPREFETCHNTA-org.jikesrvm.compilers.opt.ir.Instruction-">doPREFETCHNTA</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CacheOp instruction
 and has a PREFETCHNTA operator</div>
</td>
</tr>
<tr id="i137" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPSLLQ-org.jikesrvm.compilers.opt.ir.Instruction-">doPSLLQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSLLQ operator</div>
</td>
</tr>
<tr id="i138" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPSRLQ-org.jikesrvm.compilers.opt.ir.Instruction-">doPSRLQ</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSRLQ operator</div>
</td>
</tr>
<tr id="i139" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPUSH-org.jikesrvm.compilers.opt.ir.Instruction-">doPUSH</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a PUSH operator</div>
</td>
</tr>
<tr id="i140" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRCL-org.jikesrvm.compilers.opt.ir.Instruction-">doRCL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCL operator</div>
</td>
</tr>
<tr id="i141" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRCR-org.jikesrvm.compilers.opt.ir.Instruction-">doRCR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCR operator</div>
</td>
</tr>
<tr id="i142" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRDTSC-org.jikesrvm.compilers.opt.ir.Instruction-">doRDTSC</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_RDTSC instruction
 and has a RDTSC operator</div>
</td>
</tr>
<tr id="i143" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRET-org.jikesrvm.compilers.opt.ir.Instruction-">doRET</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Return instruction
 and has a RET operator</div>
</td>
</tr>
<tr id="i144" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doROL-org.jikesrvm.compilers.opt.ir.Instruction-">doROL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROL operator</div>
</td>
</tr>
<tr id="i145" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doROR-org.jikesrvm.compilers.opt.ir.Instruction-">doROR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROR operator</div>
</td>
</tr>
<tr id="i146" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSAL-org.jikesrvm.compilers.opt.ir.Instruction-">doSAL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAL operator</div>
</td>
</tr>
<tr id="i147" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSAR-org.jikesrvm.compilers.opt.ir.Instruction-">doSAR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAR operator</div>
</td>
</tr>
<tr id="i148" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSBB-org.jikesrvm.compilers.opt.ir.Instruction-">doSBB</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SBB operator</div>
</td>
</tr>
<tr id="i149" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSET-org.jikesrvm.compilers.opt.ir.Instruction-">doSET</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Set instruction
 and has a SET operator</div>
</td>
</tr>
<tr id="i150" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHL-org.jikesrvm.compilers.opt.ir.Instruction-">doSHL</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHL operator</div>
</td>
</tr>
<tr id="i151" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHLD-org.jikesrvm.compilers.opt.ir.Instruction-">doSHLD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHLD operator</div>
</td>
</tr>
<tr id="i152" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHR-org.jikesrvm.compilers.opt.ir.Instruction-">doSHR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHR operator</div>
</td>
</tr>
<tr id="i153" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHRD-org.jikesrvm.compilers.opt.ir.Instruction-">doSHRD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHRD operator</div>
</td>
</tr>
<tr id="i154" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSQRTSD-org.jikesrvm.compilers.opt.ir.Instruction-">doSQRTSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSD operator</div>
</td>
</tr>
<tr id="i155" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSQRTSS-org.jikesrvm.compilers.opt.ir.Instruction-">doSQRTSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSS operator</div>
</td>
</tr>
<tr id="i156" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUB-org.jikesrvm.compilers.opt.ir.Instruction-">doSUB</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUB operator</div>
</td>
</tr>
<tr id="i157" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUBSD-org.jikesrvm.compilers.opt.ir.Instruction-">doSUBSD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSD operator</div>
</td>
</tr>
<tr id="i158" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUBSS-org.jikesrvm.compilers.opt.ir.Instruction-">doSUBSS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSS operator</div>
</td>
</tr>
<tr id="i159" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doTEST-org.jikesrvm.compilers.opt.ir.Instruction-">doTEST</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a TEST operator</div>
</td>
</tr>
<tr id="i160" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doUCOMISD-org.jikesrvm.compilers.opt.ir.Instruction-">doUCOMISD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISD operator</div>
</td>
</tr>
<tr id="i161" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doUCOMISS-org.jikesrvm.compilers.opt.ir.Instruction-">doUCOMISS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISS operator</div>
</td>
</tr>
<tr id="i162" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXOR-org.jikesrvm.compilers.opt.ir.Instruction-">doXOR</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XOR operator</div>
</td>
</tr>
<tr id="i163" class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXORPD-org.jikesrvm.compilers.opt.ir.Instruction-">doXORPD</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPD operator</div>
</td>
</tr>
<tr id="i164" class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><span class="memberNameLink"><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXORPS-org.jikesrvm.compilers.opt.ir.Instruction-">doXORPS</a></span>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPS operator</div>
</td>
</tr>
</table>
<ul class="blockList">
<li class="blockList"><a name="methods.inherited.from.class.org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerBase">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;org.jikesrvm.compilers.opt.mir2mc.ia32.<a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#disasm-int-int-">disasm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doIMMQ_MOV-org.jikesrvm.compilers.opt.ir.Instruction-">doIMMQ_MOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doJCC-org.jikesrvm.compilers.opt.ir.Instruction-">doJCC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doJMP-org.jikesrvm.compilers.opt.ir.Instruction-">doJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doLOWTABLESWITCH-org.jikesrvm.compilers.opt.ir.Instruction-">doLOWTABLESWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#estimateSize-org.jikesrvm.compilers.opt.ir.Instruction-int-">estimateSize</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#generateCode--">generateCode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getBase-org.jikesrvm.compilers.opt.ir.operand.Operand-">getBase</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getCond-org.jikesrvm.compilers.opt.ir.operand.Operand-">getCond</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getDisp-org.jikesrvm.compilers.opt.ir.operand.Operand-">getDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getFPR_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">getFPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getGPR_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">getGPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getImm-org.jikesrvm.compilers.opt.ir.operand.Operand-">getImm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getImmQuad-org.jikesrvm.compilers.opt.ir.operand.Operand-">getImmQuad</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getIndex-org.jikesrvm.compilers.opt.ir.operand.Operand-">getIndex</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getLabel-org.jikesrvm.compilers.opt.ir.operand.Operand-">getLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getMM_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">getMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getReg-org.jikesrvm.compilers.opt.ir.operand.Operand-">getReg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getScale-org.jikesrvm.compilers.opt.ir.operand.Operand-">getScale</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getXMM_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">getXMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isAbs-org.jikesrvm.compilers.opt.ir.operand.Operand-">isAbs</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isByte-org.jikesrvm.compilers.opt.ir.Instruction-">isByte</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isCond-org.jikesrvm.compilers.opt.ir.operand.Operand-">isCond</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isFPR_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">isFPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isGPR_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">isGPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isHotCode--">isHotCode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isImm-org.jikesrvm.compilers.opt.ir.operand.Operand-">isImm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isImmOrLabel-org.jikesrvm.compilers.opt.ir.operand.Operand-">isImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isLabel-org.jikesrvm.compilers.opt.ir.operand.Operand-">isLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isMM_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">isMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isQuad-org.jikesrvm.compilers.opt.ir.Instruction-">isQuad</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isReg-org.jikesrvm.compilers.opt.ir.operand.Operand-">isReg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegDisp-org.jikesrvm.compilers.opt.ir.operand.Operand-">isRegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegIdx-org.jikesrvm.compilers.opt.ir.operand.Operand-">isRegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegInd-org.jikesrvm.compilers.opt.ir.operand.Operand-">isRegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegOff-org.jikesrvm.compilers.opt.ir.operand.Operand-">isRegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isWord-org.jikesrvm.compilers.opt.ir.Instruction-">isWord</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isXMM_Reg-org.jikesrvm.compilers.opt.ir.operand.Operand-">isXMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#targetIsClose-org.jikesrvm.compilers.opt.ir.Instruction-int-">targetIsClose</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="methods.inherited.from.class.org.jikesrvm.compilers.common.assembler.ia32.Assembler">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;org.jikesrvm.compilers.common.assembler.ia32.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">Assembler</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#baselineEmitLoadTIB-org.jikesrvm.architecture.MachineRegister-org.jikesrvm.architecture.MachineRegister-">baselineEmitLoadTIB</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#comment-java.lang.String-">comment</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitADC_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitADC_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitADC_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitADC_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADC_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADC_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADC_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADC_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADC_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADC_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADC_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADC_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADC_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADC_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADC_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADC_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitADD_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitADD_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitADD_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitADD_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADD_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADD_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADD_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADD_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitADD_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitADD_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitADD_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitADDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitADDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitADDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitADDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitADDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitADDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitADDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitAND_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitAND_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitAND_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitAND_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitAND_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitAND_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitAND_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitAND_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitAND_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitAND_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitAND_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitAND_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitAND_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitAND_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitAND_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitAND_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitANDNPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitANDNPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitANDNPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDNPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitANDNPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDNPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitANDNPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitANDNPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitANDNPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDNPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitANDNPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDNPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitANDPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitANDPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitANDPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitANDPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitANDPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitANDPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitANDPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitANDPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitANDPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBranchLikelyNextInstruction--">emitBranchLikelyNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBranchUnlikelyNextInstruction--">emitBranchUnlikelyNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBSWAP_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBSWAP_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBSWAP_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBSWAP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitBT_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitBT_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBT_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBT_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBT_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBT_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBT_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBT_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBT_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBT_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBT_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBT_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBT_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitBTC_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitBTC_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTC_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTC_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTC_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTC_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTC_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTC_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTC_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTC_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTC_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTC_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTC_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitBTR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitBTR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitBTS_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitBTS_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTS_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTS_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTS_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitBTS_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTS_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTS_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTS_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitBTS_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTS_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitBTS_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitBTS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Abs-org.vmmagic.unboxed.Address-">emitCALL_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Imm-int-">emitCALL_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_ImmOrLabel-int-int-">emitCALL_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Label-int-">emitCALL_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCALL_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCALL_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCALL_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCALL_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCALL_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDO--">emitCDO</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDQ--">emitCDQ</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDQE--">emitCDQE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_Abs-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCMOV_Cond_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_Reg-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMOV_Cond_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegDisp-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMOV_Cond_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegIdx-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMOV_Cond_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegInd-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMOV_Cond_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegOff-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMOV_Cond_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitCMP_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitCMP_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitCMP_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitCMP_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCMP_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCMP_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCMP_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCMP_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMP_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitCMP_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitCMP_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitCMP_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitCMP_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitCMP_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitCMP_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPEQSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPEQSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPEQSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPEQSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPEQSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPEQSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPEQSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPEQSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPEQSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPEQSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPEQSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPEQSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPLESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPLESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPLESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPLESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPLESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPLESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPLESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPLESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPLTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPLTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPLTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPLTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPLTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPLTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPLTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPLTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPLTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNLESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNLESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNLESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNLESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNLESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNLESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNLESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNLESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNLTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNLTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNLTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNLTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPNLTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPNLTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPNLTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPNLTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPNLTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPORDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPORDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPORDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPORDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPORDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPORDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPORDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPORDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPORDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPORDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPORDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPORDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPUNORDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPUNORDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPUNORDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPUNORDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPUNORDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPUNORDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCMPUNORDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCMPUNORDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPUNORDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPUNORDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPUNORDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPUNORDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_Abs-org.vmmagic.unboxed.Address-">emitCMPXCHG8B_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCMPXCHG8B_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPXCHG8B_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCMPXCHG8B_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCMPXCHG8B_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTSD2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSD2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSD2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSD2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTSD2SIQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSD2SIQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSD2SIQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SIQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSD2SIQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SIQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSD2SS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSD2SS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSD2SS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSD2SS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSD2SS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSI2SD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSI2SD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSI2SDQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SDQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSI2SDQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SDQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SDQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SDQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSI2SS_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSI2SS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SS_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SS_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSI2SS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSI2SS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitCVTSS2SD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSS2SD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSS2SD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSS2SD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTSS2SI_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTSS2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSS2SI_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTSS2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSS2SI_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTSS2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTSS2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTTSD2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTTSD2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTTSD2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSD2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTTSD2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSD2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTTSD2SIQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTTSD2SIQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTTSD2SIQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSD2SIQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTTSD2SIQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSD2SIQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTTSS2SI_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitCVTTSS2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTTSS2SI_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitCVTTSS2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTTSS2SI_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitCVTTSS2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitCVTTSS2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Byte-org.vmmagic.unboxed.Address-">emitDEC_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Quad-org.vmmagic.unboxed.Address-">emitDEC_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Word-org.vmmagic.unboxed.Address-">emitDEC_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs-org.vmmagic.unboxed.Address-">emitDEC_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDEC_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDEC_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDEC_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDEC_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDEC_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDEC_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitDIVSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitDIVSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDIVSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIVSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIVSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIVSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitDIVSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitDIVSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitDIVSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIVSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitDIVSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitDIVSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitEMMS--">emitEMMS</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitENTER_Imm-int-">emitENTER_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFADD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFADD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFADD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADDP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFADDP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCHS--">emitFCHS</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCMOV_Cond_Reg_Reg-byte-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFCMOV_Cond_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCOMI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFCOMI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCOMIP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFCOMIP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFDIVP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFDIVR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFDIVR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFDIVR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFDIVR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFDIVR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFDIVR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVRP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFDIVRP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFFREE_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFFREE_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFFREEP_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFFREEP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIADD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIADD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIDIV_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIDIV_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIDIVR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIDIVR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIDIVR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIDIVR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIDIVR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFILD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFILD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFILD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFILD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFILD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFILD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFILD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIMUL_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFIMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIMUL_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFIMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFIMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFINIT--">emitFINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFIST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFISTP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFISUB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFISUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFISUB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFISUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFISUBR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFISUBR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFISUBR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFISUBR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFISUBR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFLD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFLD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFLD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFLD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD1_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLD1_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_Abs-org.vmmagic.unboxed.Address-">emitFLDCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFLDCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLDCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFLDCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFLDCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDL2E_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDL2E_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDL2T_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDL2T_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDLG2_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDLG2_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDLN2_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDLN2_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDPI_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDPI_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDZ_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFLDZ_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFMUL_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFMUL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFMUL_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMULP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFMULP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNINIT--">emitFNINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_Abs-org.vmmagic.unboxed.Address-">emitFNSAVE_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFNSAVE_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSAVE_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFNSAVE_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSAVE_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_Abs-org.vmmagic.unboxed.Address-">emitFNSTCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFNSTCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSTCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFNSTCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSTCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_Abs-org.vmmagic.unboxed.Address-">emitFNSTSW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFNSTSW_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFNSTSW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSTSW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFNSTSW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFNSTSW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW--">emitFNSTSW</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFPREM--">emitFPREM</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_Abs-org.vmmagic.unboxed.Address-">emitFRSTOR_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFRSTOR_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFRSTOR_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFRSTOR_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFRSTOR_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_Abs-org.vmmagic.unboxed.Address-">emitFSAVE_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSAVE_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSAVE_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSAVE_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSAVE_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_Abs-org.vmmagic.unboxed.Address-">emitFSTCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSTCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSTCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSTCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSTCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSTP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_Abs-org.vmmagic.unboxed.Address-">emitFSTSW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSTSW_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSTSW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSTSW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSTSW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTSW_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSTSW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFSUB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFSUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSUB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSUB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSUBP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFSUBR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.FPR-org.vmmagic.unboxed.Address-">emitFSUBR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSUBR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSUBR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitFSUBR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitFSUBR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBRP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFSUBRP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMI_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFUCOMI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMIP_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFUCOMIP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMPP--">emitFUCOMPP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFXCH_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.FPR-org.jikesrvm.ia32.RegisterConstants.FPR-">emitFXCH_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIDIV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIMUL1_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIMUL1_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL1_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL1_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL1_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL1_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL1_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIMUL2_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitIMUL2_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitIMUL2_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitIMUL2_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL2_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL2_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL2_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitIMUL2_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitIMUL2_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Byte-org.vmmagic.unboxed.Address-">emitINC_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Quad-org.vmmagic.unboxed.Address-">emitINC_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Word-org.vmmagic.unboxed.Address-">emitINC_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs-org.vmmagic.unboxed.Address-">emitINC_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitINC_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitINC_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitINC_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitINC_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitINC_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitINC_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINT_Imm-int-">emitINT_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_Imm-byte-int-">emitJCC_Cond_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_ImmOrLabel-byte-int-int-">emitJCC_Cond_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_Label-byte-int-">emitJCC_Cond_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Abs-org.vmmagic.unboxed.Address-">emitJMP_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Imm-int-">emitJMP_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_ImmOrLabel-int-int-">emitJMP_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Label-int-">emitJMP_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitJMP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitJMP_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitJMP_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitJMP_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitJMP_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitLEA_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitLEA_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitLEA_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitLEA_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitLEA_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLockNextInstruction--">emitLockNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMETHODSTART_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMETHODSTART_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMFENCE--">emitMFENCE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitMOV_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitMOV_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitMOV_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitMOV_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOV_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOV_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-long-">emitMOV_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitMOV_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitMOV_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitMOV_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitMOV_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitMOV_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitMOV_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitMOV_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitMOV_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitMOV_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitMOV_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOV_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVAPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVAPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVAPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVAPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVAPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVAPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVAPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVAPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVAPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVAPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVAPS_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVAPS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.MM-org.vmmagic.unboxed.Address-">emitMOVD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVLPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVLPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVLPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVLPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVLPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVLPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVLPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVLPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVLPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVLPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVLPS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.MM-org.vmmagic.unboxed.Address-">emitMOVQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.MM-">emitMOVQ_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVQ_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMOVSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMOVSS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVSX_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVSX_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSX_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSX_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSX_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSX_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSX_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVSXDQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXDQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSXDQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXDQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXDQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXDQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXDQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVSXQ_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVSXQ_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXQ_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXQ_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXQ_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVSXQ_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVSXQ_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVZX_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVZX_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZX_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZX_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZX_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZX_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZX_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVZXQ_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMOVZXQ_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZXQ_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZXQ_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZXQ_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMOVZXQ_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMOVZXQ_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMUL_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMUL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMUL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMUL_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMULSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMULSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMULSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMULSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMULSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMULSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitMULSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitMULSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitMULSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMULSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitMULSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitMULSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Byte-org.vmmagic.unboxed.Address-">emitNEG_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Quad-org.vmmagic.unboxed.Address-">emitNEG_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Word-org.vmmagic.unboxed.Address-">emitNEG_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs-org.vmmagic.unboxed.Address-">emitNEG_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNEG_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNEG_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNEG_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNEG_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNEG_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNEG_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOP-int-">emitNOP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Byte-org.vmmagic.unboxed.Address-">emitNOT_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Quad-org.vmmagic.unboxed.Address-">emitNOT_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Word-org.vmmagic.unboxed.Address-">emitNOT_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs-org.vmmagic.unboxed.Address-">emitNOT_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNOT_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNOT_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNOT_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitNOT_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitNOT_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitNOT_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOFFSET_Imm_ImmOrLabel-int-int-int-">emitOFFSET_Imm_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitOR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitOR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitOR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitOR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitOR_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitOR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitOR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitOR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitOR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitOR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitOR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitOR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitOR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitOR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitOR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitOR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitORPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitORPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitORPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitORPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitORPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitORPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitORPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitORPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitORPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitORPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitORPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitORPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPatchPoint--">emitPatchPoint</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPAUSE--">emitPAUSE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_Abs-org.vmmagic.unboxed.Address-">emitPOP_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPOP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPOP_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPOP_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPOP_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPOP_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPREFETCHNTA_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPREFETCHNTA_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.MM-org.vmmagic.unboxed.Address-">emitPSLLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitPSLLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.MM-">emitPSLLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitPSLLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPSLLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPSLLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSLLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.MM-org.vmmagic.unboxed.Address-">emitPSRLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitPSRLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.MM-">emitPSRLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitPSRLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPSRLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPSRLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.MM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPSRLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Abs-org.vmmagic.unboxed.Address-">emitPUSH_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Imm-int-">emitPUSH_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPUSH_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitPUSH_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPUSH_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-">emitPUSH_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitPUSH_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitRCL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitRCL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitRCL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitRCL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitRCR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitRCR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitRCR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitRCR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitRCR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitRCR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitRCR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitRCR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRDTSC--">emitRDTSC</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRET_Imm-int-">emitRET_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRET--">emitRET</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitROL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitROL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitROL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitROL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitROR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitROR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitROR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitROR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitROR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitROR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitROR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitROR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAHF--">emitSAHF</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSAL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSAL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSAL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSAL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSAR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSAR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSAR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSAR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSAR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSAR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSAR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSAR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSBB_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSBB_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSBB_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSBB_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSBB_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSBB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSBB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSBB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSBB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSBB_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSBB_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSBB_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSBB_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSBB_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSBB_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSBB_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_Abs_Byte-byte-org.vmmagic.unboxed.Address-">emitSET_Cond_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_Reg_Byte-byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSET_Cond_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegDisp_Byte-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSET_Cond_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegIdx_Byte-byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSET_Cond_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegInd_Byte-byte-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSET_Cond_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegOff_Byte-byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSET_Cond_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSHL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSHL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSHL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSHL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Imm_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_Abs_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Imm-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_Abs_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_Abs_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_Abs_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_Reg_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_Reg_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_Reg_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_Reg_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegDisp_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegDisp_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegDisp_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegDisp_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegIdx_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegIdx_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegIdx_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegIdx_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegInd_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegInd_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegInd_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegInd_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegOff_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHLD_RegOff_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegOff_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHLD_RegOff_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSHR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSHR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSHR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSHR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSHR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSHR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Imm_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_Abs_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Imm-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_Abs_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_Abs_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_Abs_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_Reg_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_Reg_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_Reg_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_Reg_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegDisp_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegDisp_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegDisp_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegDisp_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegIdx_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegIdx_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegIdx_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegIdx_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegInd_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegInd_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegInd_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegInd_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegOff_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSHRD_RegOff_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegOff_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSHRD_RegOff_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitSQRTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitSQRTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSQRTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSQRTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSQRTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSQRTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitSQRTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitSQRTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSQRTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSQRTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSQRTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSQRTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitSUB_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitSUB_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitSUB_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitSUB_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSUB_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSUB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSUB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitSUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSUB_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSUB_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSUB_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitSUB_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitSUB_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitSUB_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUB_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitSUBSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitSUBSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUBSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUBSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUBSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUBSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitSUBSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitSUBSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitSUBSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUBSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitSUBSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitSUBSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitTEST_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitTEST_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitTEST_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitTEST_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitTEST_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitTEST_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitTEST_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitTEST_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitTEST_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitTEST_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitTEST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitUCOMISD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitUCOMISD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitUCOMISD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitUCOMISD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitUCOMISD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitUCOMISD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitUCOMISS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitUCOMISS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitUCOMISS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitUCOMISS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitUCOMISS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitUCOMISS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Byte-org.vmmagic.unboxed.Address-int-">emitXOR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Quad-org.vmmagic.unboxed.Address-int-">emitXOR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Word-org.vmmagic.unboxed.Address-int-">emitXOR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm-org.vmmagic.unboxed.Address-int-">emitXOR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Byte-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Quad-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Word-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg-org.vmmagic.unboxed.Address-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitXOR_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitXOR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitXOR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Address-">emitXOR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXOR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitXOR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitXOR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitXOR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-int-">emitXOR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-int-">emitXOR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-int-">emitXOR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Byte-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Quad-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Word-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXOR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitXORPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitXORPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXORPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXORPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXORPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXORPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_Abs-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Address-">emitXORPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_Reg-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.XMM-">emitXORPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegDisp-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">emitXORPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegIdx-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXORPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegInd-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-">emitXORPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegOff-org.jikesrvm.ia32.RegisterConstants.XMM-org.jikesrvm.ia32.RegisterConstants.GPR-short-org.vmmagic.unboxed.Offset-">emitXORPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#flipCode-byte-">flipCode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardJcc-byte-">forwardJcc</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardJECXZ--">forwardJECXZ</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardJMP--">forwardJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCcall-org.vmmagic.unboxed.Offset-">generateJTOCcall</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCcall-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCcall</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCcmpDouble-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Offset-">generateJTOCcmpDouble</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCcmpFloat-org.jikesrvm.ia32.RegisterConstants.XMM-org.vmmagic.unboxed.Offset-">generateJTOCcmpFloat</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCcmpWord-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">generateJTOCcmpWord</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCjmp-org.vmmagic.unboxed.Offset-">generateJTOCjmp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCloadInt-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">generateJTOCloadInt</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCloadInt-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCloadInt</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCloadLong-org.jikesrvm.ia32.RegisterConstants.GPR-org.vmmagic.unboxed.Offset-">generateJTOCloadLong</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCpop-org.vmmagic.unboxed.Offset-">generateJTOCpop</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCpop-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCpop</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCpush-org.vmmagic.unboxed.Offset-">generateJTOCpush</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCpush-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCpush</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCstoreInt-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCstoreInt</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCstoreInt-org.jikesrvm.ia32.RegisterConstants.GPR-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCstoreInt</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateJTOCstoreLong-org.vmmagic.unboxed.Offset-org.jikesrvm.ia32.RegisterConstants.GPR-">generateJTOCstoreLong</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateLoadReturnAddress-int-">generateLoadReturnAddress</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generatePendingJMP-int-">generatePendingJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#getMachineCodeIndex--">getMachineCodeIndex</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#getMachineCodes--">getMachineCodes</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode-int-java.lang.String-">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchCode-org.jikesrvm.compilers.common.CodeArray-int-int-">patchCode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchConditionalBranch-int-">patchConditionalBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchLoadReturnAddress-int-">patchLoadReturnAddress</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchShortBranch-int-">patchShortBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchSwitchCase-int-">patchSwitchCase</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchSwitchTableDisplacement-int-">patchSwitchTableDisplacement</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchUnconditionalBranch-int-">patchUnconditionalBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#resolveForwardReferences-int-">resolveForwardReferences</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#setMachineCodes-int-byte-">setMachineCodes</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#writeLastInstruction-int-">writeLastInstruction</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="methods.inherited.from.class.org.jikesrvm.compilers.common.assembler.AbstractAssembler">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;org.jikesrvm.compilers.common.assembler.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html" title="class in org.jikesrvm.compilers.common.assembler">AbstractAssembler</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteBranchBytecode-int-java.lang.String-int-int-">noteBranchBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteBytecode-int-java.lang.String-int-">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteBytecode-int-java.lang.String-int-int-">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteBytecode-int-java.lang.String-long-">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteBytecode-int-java.lang.String-java.lang.Object-">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteLookupswitchBytecode-int-int-int-">noteLookupswitchBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html#noteTableswitchBytecode-int-int-int-int-">noteTableswitchBytecode</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="methods.inherited.from.class.java.lang.Object">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;java.lang.<a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true" title="class or interface in java.lang">Object</a></h3>
<code><a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#clone--" title="class or interface in java.lang">clone</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#equals-java.lang.Object-" title="class or interface in java.lang">equals</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#finalize--" title="class or interface in java.lang">finalize</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#getClass--" title="class or interface in java.lang">getClass</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#hashCode--" title="class or interface in java.lang">hashCode</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#notify--" title="class or interface in java.lang">notify</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#notifyAll--" title="class or interface in java.lang">notifyAll</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#toString--" title="class or interface in java.lang">toString</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait--" title="class or interface in java.lang">wait</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait-long-" title="class or interface in java.lang">wait</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait-long-int-" title="class or interface in java.lang">wait</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="details">
<ul class="blockList">
<li class="blockList">
<!-- ============ FIELD DETAIL =========== -->
<ul class="blockList">
<li class="blockList"><a name="field.detail">
<!--   -->
</a>
<h3>Field Detail</h3>
<a name="instructionCount">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>instructionCount</h4>
<pre>private&nbsp;int <a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17913">instructionCount</a></pre>
<div class="block">The number of instructions emitted so far</div>
</li>
</ul>
</li>
</ul>
<!-- ========= CONSTRUCTOR DETAIL ======== -->
<ul class="blockList">
<li class="blockList"><a name="constructor.detail">
<!--   -->
</a>
<h3>Constructor Detail</h3>
<a name="AssemblerOpt-int-boolean-org.jikesrvm.compilers.opt.ir.IR-">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>AssemblerOpt</h4>
<pre>public&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.37">AssemblerOpt</a>(int&nbsp;bcSize,
                    boolean&nbsp;print,
                    <a href="../../../../../../org/jikesrvm/compilers/opt/ir/IR.html" title="class in org.jikesrvm.compilers.opt.ir">IR</a>&nbsp;ir)</pre>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>bcSize</code> - initial machine code buffer size.</dd>
<dd><code>print</code> - whether to dump generated machine code.</dd>
<dd><code>ir</code> - the IR object for the opt compilation.</dd>
<dt><span class="seeLabel">See Also:</span></dt>
<dd><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32"><code>Assembler</code></a></dd>
</dl>
</li>
</ul>
</li>
</ul>
<!-- ============ METHOD DETAIL ========== -->
<ul class="blockList">
<li class="blockList"><a name="method.detail">
<!--   -->
</a>
<h3>Method Detail</h3>
<a name="doORPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doORPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.48">doORPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSD2SIQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SIQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.103">doCVTSD2SIQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SIQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSI2SS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.164">doCVTSI2SS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFUCOMIP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFUCOMIP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.268">doFUCOMIP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMIP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPEQSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPEQSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.283">doCMPEQSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCDO-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDO</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.338">doCDO</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDO operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCDQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.349">doCDQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTTSD2SIQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSD2SIQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.360">doCVTTSD2SIQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SIQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doADDSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.421">doADDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFUCOMI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFUCOMI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.476">doFUCOMI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doBSWAP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBSWAP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.491">doBSWAP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a BSWAP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPEQSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPEQSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.511">doCMPEQSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSI2SD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.566">doCVTSI2SD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSUB-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.621">doSUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUB operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doADDSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1148">doADDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFIADD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1203">doFIADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIADD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFST-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1291">doFST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FST operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1387">doCMP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a CMP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1914">doMOVSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSTP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSTP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2004">doFSTP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FSTP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCDQE-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDQE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2100">doCDQE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQE operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVLPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVLPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2111">doMOVLPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMETHODSTART-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMETHODSTART</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2201">doMETHODSTART</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a METHODSTART operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doBTC-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2214">doBTC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTC operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPOP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPOP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2404">doPOP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a POP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDLN2-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDLN2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2447">doFLDLN2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLN2 operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doORPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doORPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2460">doORPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFIDIV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2515">doFIDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPUNORDSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPUNORDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2603">doCMPUNORDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2658">doMOVSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFNINIT-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNINIT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2748">doFNINIT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FNINIT operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSUBSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUBSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2759">doSUBSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSD2SI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2814">doCVTSD2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doXOR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2869">doXOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XOR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doRCL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRCL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3396">doRCL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVSX-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSX</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3778">doMOVSX</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSX operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSUB-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3888">doFSUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUB operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVLPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVLPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3984">doMOVLPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4074">doFLD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FLD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPUSH-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPUSH</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4170">doPUSH</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a PUSH operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPLTSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4219">doCMPLTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doBTS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4274">doBTS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doRCR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRCR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4464">doRCR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doBTR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4846">doBTR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCALL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCALL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5036">doCALL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Call instruction
 and has a CALL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doANDPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5097">doANDPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSET-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5152">doSET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Set instruction
 and has a SET operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFIST-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5214">doFIST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FIST operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFFREE-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFFREE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5302">doFFREE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREE operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDPI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDPI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5315">doFLDPI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDPI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPORDSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPORDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5328">doCMPORDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFDIV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5383">doFDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNESS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5479">doCMPNESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSQRTSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSQRTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5534">doSQRTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPAUSE-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPAUSE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5589">doPAUSE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a PAUSE operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVZX-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVZX</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5600">doMOVZX</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZX operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doBT-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5710">doBT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BT operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSS2SI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSS2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5900">doCVTSS2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNLESD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6004">doCMPNLESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doANDPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6059">doANDPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVSXDQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSXDQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6114">doMOVSXDQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXDQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSS2SD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSS2SD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6169">doCVTSS2SD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doOFFSET-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doOFFSET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6224">doOFFSET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CaseLabel instruction
 and has a OFFSET operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFADD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6239">doFADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFILD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFILD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6335">doFILD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FILD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNESD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6464">doCMPNESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSI2SDQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SDQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6519">doCVTSI2SDQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SDQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPORDSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPORDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6580">doCMPORDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMULSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMULSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6635">doMULSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPSLLQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPSLLQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6690">doPSLLQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSLLQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSHRD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHRD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6788">doSHRD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHRD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doDIVSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIVSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7026">doDIVSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDL2E-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDL2E</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7081">doFLDL2E</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2E operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPXCHG-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPXCHG</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7094">doCMPXCHG</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange instruction
 and has a CMPXCHG operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVAPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVAPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7198">doMOVAPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVAPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFPREM-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFPREM</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7288">doFPREM</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FPREM operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doDIV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7299">doDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a DIV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doNEG-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doNEG</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7403">doNEG</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NEG operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doDIVSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIVSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7558">doDIVSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDL2T-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDL2T</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7613">doFLDL2T</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2T operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVAPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVAPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7626">doMOVAPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVAPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSUBP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7716">doFSUBP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSUBR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7731">doFSUBR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTTSS2SI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSS2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7827">doCVTTSS2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSS2SI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doRET-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7931">doRET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Return instruction
 and has a RET operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doADC-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7948">doADC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADC operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doADD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.8475">doADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPLESD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9002">doCMPLESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFISUB-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9057">doFISUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUB operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doXORPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXORPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9145">doXORPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMFENCE-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMFENCE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9200">doMFENCE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a MFENCE operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFCOMIP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCOMIP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9211">doFCOMIP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMIP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFMULP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFMULP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9226">doFMULP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMULP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPLESS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9241">doCMPLESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFISTP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISTP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9296">doFISTP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FISTP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doRDTSC-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRDTSC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9425">doRDTSC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_RDTSC instruction
 and has a RDTSC operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMULSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMULSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9436">doMULSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doXORPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXORPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9491">doXORPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLD1-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLD1</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9546">doFLD1</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLD1 operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFXCH-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFXCH</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9559">doFXCH</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_XChng instruction
 and has a FXCH operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSHL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9574">doSHL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSHR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9956">doSHR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNLESS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10338">doCMPNLESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFNSAVE-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNSAVE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10393">doFNSAVE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FNSAVE operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMUL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10430">doMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a MUL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFCHS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCHS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10534">doFCHS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a FCHS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFINIT-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFINIT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10545">doFINIT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FINIT operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doIDIV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10556">doIDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a IDIV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSHLD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHLD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10660">doSHLD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHLD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFFREEP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFFREEP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10898">doFFREEP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREEP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doUCOMISD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doUCOMISD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10911">doUCOMISD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doROL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doROL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10966">doROL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doNOT-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doNOT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11348">doNOT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NOT operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doROR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doROR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11503">doROR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFCOMI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCOMI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11885">doFCOMI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doTEST-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doTEST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11900">doTEST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a TEST operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doAND-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doAND</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12282">doAND</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a AND operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFNSTCW-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNSTCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12809">doFNSTCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FNSTCW operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVZXQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVZXQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12846">doMOVZXQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZXQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFDIVRP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVRP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12956">doFDIVRP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVRP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFDIVR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12971">doFDIVR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSQRTSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSQRTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13067">doSQRTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doUCOMISS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doUCOMISS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13122">doUCOMISS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFMUL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13177">doFMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMUL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doINC-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doINC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13273">doINC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a INC operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSAL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSAL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13428">doSAL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFDIVP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13810">doFDIVP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPUNORDSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPUNORDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13825">doCMPUNORDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSAR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSAR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13880">doSAR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPXCHG8B-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPXCHG8B</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14262">doCMPXCHG8B</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange8B instruction
 and has a CMPXCHG8B operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSUBSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUBSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14299">doSUBSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSTSW-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSTSW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14354">doFSTSW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a FSTSW operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFADDP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFADDP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14397">doFADDP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADDP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDCW-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14412">doFLDCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FLDCW operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFRSTOR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFRSTOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14449">doFRSTOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FRSTOR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMOV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14486">doCMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a CMOV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doINT-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doINT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14553">doINT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Trap instruction
 and has a INT operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPLTSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14566">doCMPLTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTSD2SS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14621">doCVTSD2SS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doSBB-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSBB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14676">doSBB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SBB operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFIDIVR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIDIVR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15203">doFIDIVR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIVR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSTCW-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSTCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15291">doFSTCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FSTCW operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDLG2-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDLG2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15328">doFLDLG2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLG2 operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPREFETCHNTA-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPREFETCHNTA</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15341">doPREFETCHNTA</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CacheOp instruction
 and has a PREFETCHNTA operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNLTSD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15354">doCMPNLTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doOR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15409">doOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a OR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doDEC-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDEC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15936">doDEC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a DEC operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCVTTSD2SI-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSD2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16091">doCVTTSD2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SI operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doLEA-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doLEA</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16146">doLEA</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Lea instruction
 and has a LEA operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFISUBR-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISUBR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16234">doFISUBR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUBR operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doANDNPS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDNPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16322">doANDNPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFCMOV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16377">doFCMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a FCMOV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doCMPNLTSS-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16394">doCMPNLTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSS operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16449">doMOVD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFSUBRP-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBRP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16633">doFSUBRP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBRP operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOV-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16648">doMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOV operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17160">doMOVQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doPSRLQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPSRLQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17329">doPSRLQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSRLQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFLDZ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDZ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17427">doFLDZ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDZ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doANDNPD-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDNPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17440">doANDNPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPD operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doFIMUL-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17495">doFIMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIMUL operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doIMUL1-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIMUL1</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17583">doIMUL1</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a IMUL1 operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doMOVSXQ-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSXQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17687">doMOVSXQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXQ operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doIMUL2-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIMUL2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17797">doIMUL2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a IMUL2 operator</div>
<dl>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
<a name="doInst-org.jikesrvm.compilers.opt.ir.Instruction-">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>doInst</h4>
<pre>public&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17916">doInst</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block"><span class="descfrmTypeLabel">Description copied from class:&nbsp;<code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doInst-org.jikesrvm.compilers.opt.ir.Instruction-">AssemblerBase</a></code></span></div>
<div class="block">Assembles the given instruction.</div>
<dl>
<dt><span class="overrideSpecifyLabel">Specified by:</span></dt>
<dd><code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doInst-org.jikesrvm.compilers.opt.ir.Instruction-">doInst</a></code>&nbsp;in class&nbsp;<code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></code></dd>
<dt><span class="paramLabel">Parameters:</span></dt>
<dd><code>inst</code> - the instruction to assemble</dd>
</dl>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>
<!-- ========= END OF CLASS DATA ========= -->
<!-- ======= START OF BOTTOM NAVBAR ====== -->
<div class="bottomNav"><a name="navbar.bottom">
<!--   -->
</a>
<div class="skipNav"><a href="#skip.navbar.bottom" title="Skip navigation links">Skip navigation links</a></div>
<a name="navbar.bottom.firstrow">
<!--   -->
</a>
<ul class="navList" title="Navigation">
<li><a href="../../../../../../overview-summary.html">Overview</a></li>
<li><a href="package-summary.html">Package</a></li>
<li class="navBarCell1Rev">Class</li>
<li><a href="class-use/AssemblerOpt.html">Use</a></li>
<li><a href="package-tree.html">Tree</a></li>
<li><a href="../../../../../../deprecated-list.html">Deprecated</a></li>
<li><a href="../../../../../../index-all.html">Index</a></li>
<li><a href="../../../../../../help-doc.html">Help</a></li>
</ul>
</div>
<div class="subNav">
<ul class="navList">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="typeNameLink">Prev&nbsp;Class</span></a></li>
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/FinalMIRExpansion.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="typeNameLink">Next&nbsp;Class</span></a></li>
</ul>
<ul class="navList">
<li><a href="../../../../../../index.html?org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html" target="_top">Frames</a></li>
<li><a href="AssemblerOpt.html" target="_top">No&nbsp;Frames</a></li>
</ul>
<ul class="navList" id="allclasses_navbar_bottom">
<li><a href="../../../../../../allclasses-noframe.html">All&nbsp;Classes</a></li>
</ul>
<div>
<script type="text/javascript"><!--
  allClassesLink = document.getElementById("allclasses_navbar_bottom");
  if(window==top) {
    allClassesLink.style.display = "block";
  }
  else {
    allClassesLink.style.display = "none";
  }
  //-->
</script>
</div>
<div>
<ul class="subNavList">
<li>Summary:&nbsp;</li>
<li>Nested&nbsp;|&nbsp;</li>
<li><a href="#field.summary">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor.summary">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method.summary">Method</a></li>
</ul>
<ul class="subNavList">
<li>Detail:&nbsp;</li>
<li><a href="#field.detail">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor.detail">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method.detail">Method</a></li>
</ul>
</div>
<a name="skip.navbar.bottom">
<!--   -->
</a></div>
<!-- ======== END OF BOTTOM NAVBAR ======= -->
</body>
</html>
