                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
set top_module SYS_TOP_dft
SYS_TOP_dft
define_design_lib work -path ./work
1
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Labs/SYSTEM/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM/std_cells
lappend search_path /home/IC/Labs/SYSTEM/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM/std_cells /home/IC/Labs/SYSTEM/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set_svf SYSTEM_TOP_dft.svf
1
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format [glob  /home/IC/Labs/SYSTEM/rtl/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM/rtl/PULSE_GEN.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/parity_calc.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/uart_tx_fsm.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/BIT_SYNC.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/par_chk.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/Serializer.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/ALU.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART_RX.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/Async_fifo.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/mux2X1.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/fifo_wr.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/fifo_rd.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/CLK_GATE.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/fifo_mem.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/CLKDIV_MUX.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/stp_chk.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/mux.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART_TX.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/RegFile.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/data_sampling.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/UART.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/edge_bit_counter.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/strt_chk.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/uart_rx_fsm.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/SYS_CTRL.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/deserializer.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/RST_SYNC.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/ClkDiv.v
Compiling source file /home/IC/Labs/SYSTEM/rtl/SYS_TOP_dft.v
Presto compilation completed successfully.
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work SYS_TOP_dft
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP_dft'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 20 in file
		'/home/IC/Labs/SYSTEM/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP_dft' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 30 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 45 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 68 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 82 in file
		'/home/IC/Labs/SYSTEM/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Async_fifo' instantiated from design 'SYS_TOP_dft' with
	the parameters "D_SIZE=8,P_SIZE=4,F_DEPTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Labs/SYSTEM/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Labs/SYSTEM/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Labs/SYSTEM/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 64 in file
	'/home/IC/Labs/SYSTEM/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 164 in file
	'/home/IC/Labs/SYSTEM/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           176            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 43 in file
		'/home/IC/Labs/SYSTEM/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile'. (HDL-193)

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Labs/SYSTEM/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'/home/IC/Labs/SYSTEM/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 21 in file
		'/home/IC/Labs/SYSTEM/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 17 in file
		'/home/IC/Labs/SYSTEM/rtl/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_mem' instantiated from design 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4' with
	the parameters "F_DEPTH=8,D_SIZE=8,P_SIZE=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4 line 25 in file
		'/home/IC/Labs/SYSTEM/rtl/fifo_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================
|           block name/line            | Inputs | Outputs | # sel inputs | MB |
===============================================================================
| fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4/38 |   8    |    8    |      3       | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_rd' instantiated from design 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4' with
	the parameters "P_SIZE=4". (HDL-193)

Statistics for case statements in always block at line 41 in file
	'/home/IC/Labs/SYSTEM/rtl/fifo_rd.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_rd_P_SIZE4 line 26 in file
		'/home/IC/Labs/SYSTEM/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd_P_SIZE4 line 41 in file
		'/home/IC/Labs/SYSTEM/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 line 23 in file
		'/home/IC/Labs/SYSTEM/rtl/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_wr' instantiated from design 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4' with
	the parameters "P_SIZE=4". (HDL-193)

Statistics for case statements in always block at line 41 in file
	'/home/IC/Labs/SYSTEM/rtl/fifo_wr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_wr_P_SIZE4 line 26 in file
		'/home/IC/Labs/SYSTEM/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr_P_SIZE4 line 41 in file
		'/home/IC/Labs/SYSTEM/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_w_ptr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX' instantiated from design 'UART' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'uart_tx_fsm'. (HDL-193)

Statistics for case statements in always block at line 42 in file
	'/home/IC/Labs/SYSTEM/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Labs/SYSTEM/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Labs/SYSTEM/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 123 in file
		'/home/IC/Labs/SYSTEM/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'UART_TX_DATA_WIDTH8' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine Serializer_WIDTH8 line 19 in file
		'/home/IC/Labs/SYSTEM/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer_WIDTH8 line 37 in file
		'/home/IC/Labs/SYSTEM/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 17 in file
	'/home/IC/Labs/SYSTEM/rtl/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Labs/SYSTEM/rtl/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'UART_TX_DATA_WIDTH8' with
	the parameters "WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/Labs/SYSTEM/rtl/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc_WIDTH8 line 17 in file
		'/home/IC/Labs/SYSTEM/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc_WIDTH8 line 30 in file
		'/home/IC/Labs/SYSTEM/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart_rx_fsm' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 57 in file
	'/home/IC/Labs/SYSTEM/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'/home/IC/Labs/SYSTEM/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           157            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm_DATA_WIDTH8 line 43 in file
		'/home/IC/Labs/SYSTEM/rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 17 in file
		'/home/IC/Labs/SYSTEM/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 44 in file
		'/home/IC/Labs/SYSTEM/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'/home/IC/Labs/SYSTEM/rtl/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Labs/SYSTEM/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Labs/SYSTEM/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine deserializer_DATA_WIDTH8 line 16 in file
		'/home/IC/Labs/SYSTEM/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_chk'. (HDL-193)

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Labs/SYSTEM/rtl/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'par_chk' instantiated from design 'UART_RX' with
	the parameters "DATA_WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 18 in file
	'/home/IC/Labs/SYSTEM/rtl/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk_DATA_WIDTH8 line 32 in file
		'/home/IC/Labs/SYSTEM/rtl/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stp_chk'. (HDL-193)

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Labs/SYSTEM/rtl/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design $top_module
Current design is 'SYS_TOP_dft'.
{SYS_TOP_dft}
link

  Linking design 'SYS_TOP_dft'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Labs/SYSTEM/dft/SYS_TOP_dft.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
group_path -name INREG -from [all_inputs]
1
#group_path -name REGOUT -from [all_outputs]
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
#set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# Define Master Clocks
# REF_CLK (50 MHz)
set CLK1_NAME REF_CLK
set CLK1_PER 20   ;
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports REF_CLK]
# UART_CLK (3.686 MHz)
set CLK2_NAME UART_CLK
set CLK2_PER 271.3 ;
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports UART_CLK]
# Define Generated Clocks
# ALU_CLK (master_clk = REF_CLK, div_ratio = 1)
create_generated_clock -name ALU_CLK                        -source [get_ports REF_CLK]                        -divide_by 1                        [get_pins U0_ALU/CLK] ;
# RX_CLK (master_clk = UART_CLK, div_ratio = 1)
create_generated_clock -name RX_CLK                        -source [get_ports UART_CLK]                        -divide_by 1                        [get_pins U0_UART/RX_CLK] ;
# TX_CLK (master_clk = UART_CLK, div_ratio = 32)
create_generated_clock -name TX_CLK                        -source [get_ports UART_CLK]                        -divide_by 32                        [get_pins U0_UART/TX_CLK] ;
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
# For REF_CLK and ALU_CLK
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK1_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK1_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK1_NAME]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_clock_latency $CLK_LAT [get_clocks ALU_CLK]
# For UART_CLK, RX_CLK, and TX_CLK
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK2_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK2_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK2_NAME]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
set_clock_latency $CLK_LAT [get_clocks RX_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
set_clock_latency $CLK_LAT [get_clocks TX_CLK]
# Optionally, set clock groups if clocks are asynchronous
set_clock_group -asynchronous -group [get_clocks {REF_CLK ALU_CLK}] -group [get_clocks {UART_CLK RX_CLK TX_CLK}]
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay [expr 0.2 * $CLK1_PER]
set out1_delay [expr 0.2 * $CLK1_PER]
set in2_delay [expr 0.2 * $CLK2_PER]
set out2_delay [expr 0.2 * $CLK2_PER]
set_input_delay $in2_delay -clock UART_CLK [get_ports UART_RX_IN]
set_output_delay $out2_delay -clock UART_CLK [get_ports UART_TX_O]
set_output_delay $out2_delay -clock UART_CLK [get_ports parity_error]
set_output_delay $out2_delay -clock UART_CLK [get_ports framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_port UART_TX_O]
set_load 0.1 [get_port parity_error]
set_load 0.1 [get_port framing_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
set_case_analysis 0 [get_ports test_mode]
####################################################################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 40 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk_DATA_WIDTH8'
  Processing 'strt_chk'
  Processing 'deserializer_DATA_WIDTH8'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm_DATA_WIDTH8'
  Processing 'UART_RX'
  Processing 'parity_calc_WIDTH8'
  Processing 'mux'
  Processing 'Serializer_WIDTH8'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX_DATA_WIDTH8'
  Processing 'UART'
  Processing 'ClkDiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'fifo_wr_P_SIZE4'
  Processing 'fifo_rd_P_SIZE4'
  Processing 'fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4'
  Processing 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'mux2X1_0'
  Processing 'SYS_TOP_dft'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'deserializer_DATA_WIDTH8_DW01_cmp6_0'
  Processing 'deserializer_DATA_WIDTH8_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_1'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_cmp6_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_sub_0'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_cmp6_1'
  Processing 'uart_rx_fsm_DATA_WIDTH8_DW01_dec_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  759872.4      0.00       0.0      70.9                          
    0:00:08  759872.4      0.00       0.0      70.9                          
    0:00:08  759872.4      0.00       0.0      70.9                          
    0:00:08  759872.4      0.00       0.0      70.9                          
    0:00:08  759872.4      0.00       0.0      70.9                          
    0:00:09  735961.1     10.27      17.9      46.3                          
    0:00:09  736775.3      5.44       7.3      45.2                          
    0:00:10  736294.1      7.68      11.4      20.7                          
    0:00:10  736427.0      6.92       9.7      20.7                          
    0:00:10  736765.8      6.59       9.1      17.6                          
    0:00:10  736924.7      6.24       8.2      17.6                          
    0:00:10  736940.0      5.55       7.1      17.6                          
    0:00:10  737648.2      6.26       8.3      17.6                          
    0:00:10  737803.5      6.18       8.3      17.6                          
    0:00:11  738510.6      6.91       9.7      17.6                          
    0:00:11  738850.6      5.24       6.5      17.6                          
    0:00:11  739175.3      5.24       6.5      17.6                          
    0:00:11  739175.3      5.24       6.5      17.6                          
    0:00:11  739175.3      5.24       6.5      17.6                          
    0:00:11  739175.3      5.24       6.5      17.6                          
    0:00:11  739682.4      5.24       6.5       2.3                          
    0:00:11  740543.6      5.24       6.5       1.2                          
    0:00:11  740560.1      5.24       6.5       0.4                          
    0:00:11  740562.4      5.24       6.5       0.0                          
    0:00:11  740562.4      5.24       6.5       0.0                          
    0:00:11  740562.4      5.24       6.5       0.0                          
    0:00:11  740562.4      5.24       6.5       0.0                          
    0:00:11  742667.3      0.00       0.0       1.7                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  742667.3      0.00       0.0       1.7                          
    0:00:11  742667.3      0.00       0.0       1.7                          
    0:00:12  741774.4      0.00       0.0      18.8                          
    0:00:12  741496.7      0.00       0.0      21.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  741496.7      0.00       0.0      21.1                          
    0:00:13  744705.0      0.00       0.0       0.4 U0_ALU/n82               
    0:00:13  745272.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13  745272.0      0.00       0.0       0.0                          
    0:00:13  745272.0      0.00       0.0       0.0                          
    0:00:13  740168.5      0.07       0.1       0.0                          
    0:00:13  738862.6      0.07       0.1       0.0                          
    0:00:13  738428.4      0.07       0.1       0.0                          
    0:00:13  737993.1      0.07       0.1       0.0                          
    0:00:13  737848.4      0.07       0.1       0.0                          
    0:00:13  737848.4      0.07       0.1       0.0                          
    0:00:13  737848.4      0.00       0.0       0.0                          
    0:00:13  737223.6      3.60       3.7       0.0                          
    0:00:13  737221.2      3.60       3.6       0.0                          
    0:00:13  737188.3      3.60       3.7       0.0                          
    0:00:13  737185.9      3.60       3.7       0.0                          
    0:00:14  737185.9      3.60       3.7       0.0                          
    0:00:14  737185.9      3.60       3.7       0.0                          
    0:00:14  737185.9      3.60       3.7       0.0                          
    0:00:14  737185.9      3.60       3.7       0.0                          
    0:00:14  739075.5      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 83 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_DW01_add_1'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk_DATA_WIDTH8'
  Processing 'strt_chk'
  Processing 'deserializer_DATA_WIDTH8'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm_DATA_WIDTH8'
  Processing 'UART_RX'
  Processing 'parity_calc_WIDTH8'
  Processing 'mux'
  Processing 'Serializer_WIDTH8'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX_DATA_WIDTH8'
  Processing 'UART'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1'
  Processing 'CLKDIV_MUX'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1'
  Processing 'fifo_wr_P_SIZE4'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'fifo_rd_P_SIZE4'
  Processing 'fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4'
  Processing 'Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_1'
  Processing 'mux2X1_1'
  Processing 'mux2X1_4'
  Processing 'SYS_TOP_dft'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Warning: No scan equivalent exists for cell U0_CLK_GATE/Latch_Out_reg (TLATNX4M). (TEST-120)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  791424.3      0.00       0.0     175.1                          
    0:00:05  791424.3      0.00       0.0     175.1                          
    0:00:05  791424.3      0.00       0.0     175.1                          
    0:00:05  791424.3      0.00       0.0     175.1                          
    0:00:05  791424.3      0.00       0.0     175.1                          
    0:00:06  765612.3     11.11      24.1      57.7                          
    0:00:07  765855.9      7.45      14.2      51.0                          
    0:00:07  766614.8      3.85       7.1      48.4                          
    0:00:07  766672.4      3.99       7.4      48.4                          
    0:00:07  766959.5      3.26       5.9      48.4                          
    0:00:07  767307.7      2.65       4.7      48.4                          
    0:00:07  767485.4      2.26       4.3      48.4                          
    0:00:08  767490.1      2.20       4.2      48.4                          
    0:00:08  767491.3      2.12       4.1      48.4                          
    0:00:08  767206.6      2.10       4.0      48.4                          
    0:00:08  767206.6      2.10       4.0      48.4                          
    0:00:08  767206.6      2.10       4.0      48.4                          
    0:00:08  767206.6      2.10       4.0      48.4                          
    0:00:08  768328.9      2.10       4.0      34.2                          
    0:00:08  769112.5      2.10       2.6      22.0                          
    0:00:08  769267.8      2.11       2.6      18.7                          
    0:00:08  769419.5      2.11       2.6      16.0                          
    0:00:08  769419.5      2.11       2.6      15.7                          
    0:00:08  769419.5      2.11       2.6      15.4                          
    0:00:08  769419.5      2.11       2.6      15.4                          
    0:00:08  769419.5      2.11       2.6      15.4                          
    0:00:08  769419.5      2.11       2.6      15.4                          
    0:00:08  769780.8      0.00       0.0      21.7                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  769780.8      0.00       0.0      21.7                          
    0:00:08  769780.8      0.00       0.0      21.7                          
    0:00:09  770047.8      0.00       0.0      27.7                          
    0:00:10  769617.2      0.00       0.0      28.4                          
    0:00:11  768214.9      0.00       0.0      29.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  768214.9      0.00       0.0      29.3                          
    0:00:11  771143.1      0.00       0.0       7.6 U0_UART/U0_UART_TX/U0_Serializer/ser_count[1]
    0:00:11  772853.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  772853.7      0.00       0.0       0.0                          
    0:00:11  772853.7      0.00       0.0       0.0                          
    0:00:11  769356.0      0.06       0.1       0.0                          
    0:00:11  768636.0      0.06       0.1       0.0                          
    0:00:11  768345.4      0.06       0.1       0.0                          
    0:00:11  768200.7      0.06       0.1       0.0                          
    0:00:11  768056.0      0.06       0.1       0.0                          
    0:00:11  768056.0      0.06       0.1       0.0                          
    0:00:12  768078.4      0.00       0.0       0.0                          
    0:00:12  767206.5      2.33       3.2       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  767115.8      3.54       5.6       0.0                          
    0:00:12  768401.8      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg (TLATNX1M) is not scannable. (TEST-126)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 2

-----------------------------------------------------------------

1 MODELING VIOLATION
     1 Cell is not scannable violation (TEST-126)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 344 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/Latch_Out_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 343 cells are valid scan cells
         U0_RST_SYNC/sync_reg_reg[1]
         U0_RST_SYNC/sync_reg_reg[0]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_reg_reg[1]
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/enable_pulse_d_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_PULSE_GEN/rcv_flop_reg
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/count_reg[5]
         U0_ClkDiv/count_reg[4]
         U0_ClkDiv/count_reg[3]
         U0_ClkDiv/count_reg[6]
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/odd_edge_tog_reg
         U1_ClkDiv/div_clk_reg
         U1_ClkDiv/odd_edge_tog_reg
         U1_ClkDiv/count_reg[4]
         U1_ClkDiv/count_reg[3]
         U1_ClkDiv/count_reg[1]
         U1_ClkDiv/count_reg[6]
         U1_ClkDiv/count_reg[5]
         U1_ClkDiv/count_reg[2]
         U1_ClkDiv/count_reg[0]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[3]
         U0_SYS_CTRL/current_state_reg[2]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[2][3]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[1][7]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][0]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[0][7]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[1]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
         U1_RST_SYNC/sync_reg_reg[1]
         U1_RST_SYNC/sync_reg_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Thu Aug 15 19:51:29 2024
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      86   U0_ALU/ALU_OUT_reg[0]    (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      86   U0_RegFile/regArr_reg[5][7] (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      86   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1] (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      85   U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2] (scan_clk, 30.0, rising) 
1
insert_dft
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30  865151.6      0.00       0.0       2.1 U1_ClkDiv/n89            
    0:00:30  865151.6      0.00       0.0       2.1 U1_ClkDiv/n89            
    0:00:30  865301.0      0.00       0.0       2.1 U1_ClkDiv/n91            
    0:00:30  865301.0      0.00       0.0       2.1 U1_ClkDiv/n91            
    0:00:30  865450.4      0.00       0.0       2.1 U1_ClkDiv/count[3]       
    0:00:30  865594.0      0.00       0.0       2.0 U0_UART/U0_UART_RX/U0_edge_bit_counter/n88
    0:00:30  865594.0      0.00       0.0       2.0 U0_UART/U0_UART_RX/U0_edge_bit_counter/n88
    0:00:30  865743.4      0.00       0.0       2.0 U0_ClkDiv/div_clk        
    0:00:30  865743.4      0.00       0.0       2.0 U0_ClkDiv/div_clk        
    0:00:30  865892.8      0.00       0.0       2.0 U1_ClkDiv/div_clk        
    0:00:30  865892.8      0.00       0.0       2.0 U1_ClkDiv/div_clk        
    0:00:30  866042.2      0.00       0.0       2.0 U0_RegFile/REG3[5]       
    0:00:30  866185.7      0.00       0.0       1.9 U0_RegFile/n680          
    0:00:30  866329.3      0.00       0.0       1.8 U0_RegFile/n682          
    0:00:30  866185.7      0.00       0.0       1.7 U0_RegFile/n734          
    0:00:30  866329.3      0.00       0.0       1.6 U0_RegFile/n733          
    0:00:30  866472.8      0.00       0.0       1.5 U0_RegFile/n737          
    0:00:30  866616.3      0.00       0.0       1.4 U0_RegFile/n736          
    0:00:30  866759.9      0.00       0.0       1.3 U0_RegFile/n731          
    0:00:30  866903.4      0.00       0.0       1.2 U0_RegFile/n729          
    0:00:30  867046.9      0.00       0.0       1.1 U0_RegFile/n735          
    0:00:30  867190.4      0.00       0.0       1.0 U0_RegFile/n730          
    0:00:30  867339.9      0.00       0.0       0.9 U0_RegFile/n681          
    0:00:30  867489.3      0.00       0.0       0.9 U0_PULSE_GEN/rcv_flop    
    0:00:30  867632.8      0.00       0.0       0.8 U0_UART/U0_UART_RX/U0_uart_fsm/current_state[2]
    0:00:30  867632.8      0.00       0.0       0.8 U0_UART/U0_UART_RX/U0_uart_fsm/current_state[2]
    0:00:30  867776.3      0.00       0.0       0.7 U0_UART/U0_UART_RX/U0_uart_fsm/n68
    0:00:30  867776.3      0.00       0.0       0.7 U0_UART/U0_UART_RX/U0_uart_fsm/n68
    0:00:30  867925.8      0.00       0.0       0.6 U0_UART_FIFO/u_fifo_wr/w_addr[1]
    0:00:30  867925.8      0.00       0.0       0.6 U0_UART_FIFO/u_fifo_wr/w_addr[1]
    0:00:30  868075.2      0.00       0.0       0.5 U0_ref_sync/sync_bus[0]  
    0:00:30  868224.6      0.00       0.0       0.4 U0_UART/U0_UART_RX/U0_uart_fsm/n67
    0:00:30  868224.6      0.00       0.0       0.4 U0_UART/U0_UART_RX/U0_uart_fsm/n67
    0:00:30  868374.0      0.00       0.0       0.4 U0_ref_sync/sync_bus[4]  
    0:00:30  868517.5      0.00       0.0       0.3 U0_UART/U0_UART_TX/U0_fsm/n25
    0:00:30  868517.5      0.00       0.0       0.3 U0_UART/U0_UART_TX/U0_fsm/n25
    0:00:30  868666.9      0.00       0.0       0.2 U0_ClkDiv/count[0]       
    0:00:30  868666.9      0.00       0.0       0.2 U0_ClkDiv/count[0]       
    0:00:30  868816.4      0.00       0.0       0.2 U0_ref_sync/sync_bus[2]  
    0:00:30  868965.8      0.00       0.0       0.1 U0_ref_sync/sync_bus[5]  
    0:00:30  869115.2      0.00       0.0       0.1 U0_ref_sync/sync_bus[6]  
    0:00:30  869264.6      0.00       0.0       0.1 U0_SYS_CTRL/n93          
    0:00:30  869264.6      0.00       0.0       0.1 U0_SYS_CTRL/n93          
    0:00:30  869414.0      0.00       0.0       0.1 U0_SYS_CTRL/n87          
    0:00:30  869414.0      0.00       0.0       0.1 U0_SYS_CTRL/n87          
    0:00:30  869563.4      0.00       0.0       0.0 U0_UART/U0_UART_RX/sampled_bit


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP_dft has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  869563.4      0.00       0.0       0.0                          
    0:00:04  869563.4      0.00       0.0       0.0                          
    0:00:05  869131.7      0.00       0.0       7.0                          
    0:00:05  867836.4      0.00       0.0      10.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  867836.4      0.00       0.0      10.9                          
    0:00:05  869854.0      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/Latch_Out_reg has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 344 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/Latch_Out_reg
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 343 cells are valid scan cells
         U0_RST_SYNC/sync_reg_reg[1]
         U0_RST_SYNC/sync_reg_reg[0]
         U1_RST_SYNC/sync_reg_reg[1]
         U1_RST_SYNC/sync_reg_reg[0]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_reg_reg[1]
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_reg_reg[0]
         U0_ref_sync/enable_pulse_d_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_PULSE_GEN/rcv_flop_reg
         U0_ClkDiv/count_reg[5]
         U0_ClkDiv/count_reg[4]
         U0_ClkDiv/count_reg[3]
         U0_ClkDiv/count_reg[6]
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/odd_edge_tog_reg
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/count_reg[2]
         U1_ClkDiv/div_clk_reg
         U1_ClkDiv/odd_edge_tog_reg
         U1_ClkDiv/count_reg[4]
         U1_ClkDiv/count_reg[3]
         U1_ClkDiv/count_reg[1]
         U1_ClkDiv/count_reg[2]
         U1_ClkDiv/count_reg[0]
         U1_ClkDiv/count_reg[5]
         U1_ClkDiv/count_reg[6]
         U0_SYS_CTRL/current_state_reg[1]
         U0_SYS_CTRL/current_state_reg[0]
         U0_SYS_CTRL/current_state_reg[3]
         U0_SYS_CTRL/current_state_reg[2]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[2][3]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[1][7]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[0][7]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][0]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[5][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[1][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[7][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[3][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[2][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[0][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[6][0]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][7]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][6]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][5]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][4]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][3]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][2]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][1]
         U0_UART_FIFO/u_fifo_mem/FIFO_MEM_reg[4][0]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[0]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
         U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[2]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
         U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
         U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[0]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[1]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
         U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[2]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[1]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[0]
         U0_UART_FIFO/u_fifo_wr/w_ptr_reg[2]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
         U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16392 faults were added to fault list.
 0            7204   5029         0/0/0    67.70%      0.01
 0            1820   3206         2/0/1    79.27%      0.01
 0            1050   2151         6/0/1    85.96%      0.02
 0             533   1616         8/0/1    89.36%      0.02
 0             387   1223        12/0/1    91.85%      0.02
 0             198   1009        15/0/1    93.20%      0.03
 0             225    779        19/0/2    94.66%      0.03
 0             158    614        25/0/2    95.71%      0.03
 0             123    486        29/0/2    96.52%      0.03
 0             128    352        35/0/2    97.38%      0.03
 0              87    240        45/0/4    98.09%      0.04
 0              55    161        64/0/5    98.59%      0.05
 0              52     94        74/0/5    99.02%      0.05
 0              59     21        84/0/5    99.48%      0.06
 0              11     10        84/0/5    99.55%      0.06
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15553
 Possibly detected                PT          0
 Undetectable                     UD        769
 ATPG untestable                  AU         60
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             16392
 test coverage                            99.55%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
write_file -format verilog -hierarchy -output SYSTEM_dft.v
Writing verilog file '/home/IC/Labs/SYSTEM/dft/SYSTEM_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP_dft using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
report_area -hierarchy > Area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
#gui_start
dc_shell> 