// 2 to 1 mux

module _2_1_mux(a,b1,b2,s);
input a,b1,b2;
output reg s;
always@* 
begin 
case(a)
1'b0:s<=b1;
1'b1:s<=b2;
endcase
end
endmodule
