0.7
2020.2
Nov 14 2025
19:37:27
D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1763151256,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_base_sequence.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_cfg.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_driver_base.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_env.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_if.sv,1772149668,systemVerilog,,,,axi_if,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_info.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_agent.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_ardrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_awdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_bdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_rdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_seq_lib.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_wdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_monitor.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_pkg.sv,1772149668,systemVerilog,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_pkg.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/sv_module_top.sv,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_type.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_cfg.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_info.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_transfer.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_driver_base.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_state.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_monitor.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_sequencer.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_awdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_wdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_bdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_ardrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_rdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_agent.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_awdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_wdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_bdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_ardrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_rdrv.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_agent.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_virtual_sequencer.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_env.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_base_sequence.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_seq_lib.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_master_seq_lib.sv,axi_pkg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_sequencer.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_agent.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_ardrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_awdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_bdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_rdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_seq_lib.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_slave_wdrv.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_state.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_transfer.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_type.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/axivip/axi_virtual_sequencer.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference.autotb.v,1772149668,systemVerilog,,,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/fifo_para.vh,apatb_bgn_inference_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference.v,1772149645,systemVerilog,,,,bgn_inference,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_CTRL_s_axi.v,1772149645,systemVerilog,,,,bgn_inference_CTRL_s_axi;bgn_inference_CTRL_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1.v,1772149643,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_offset_ROM_1P_BRAM_1R.v,1772149643,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_offset_ROM_1P_BRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_scale_ROM_1P_BRAM_1R.v,1772149643,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_scale_ROM_1P_BRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_weights_l1_ROM_1P_BRAM_1R.v,1772149643,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_weights_l1_ROM_1P_BRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2.v,1772149644,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R.v,1772149644,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_bias_l2_ROM_1P_BRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R.v,1772149644,systemVerilog,,,,bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_weights_l2_ROM_1P_BRAM_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_flow_control_loop_pipe_sequential_init.v,1772149645,systemVerilog,,,,bgn_inference_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.v,1772149645,systemVerilog,,,,bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1.v,1772149643,systemVerilog,,,,bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1;bgn_inference_mac_muladd_10ns_5ns_5ns_14_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1.v,1772149643,systemVerilog,,,,bgn_inference_mac_muladd_11s_5ns_13s_16_4_1;bgn_inference_mac_muladd_11s_5ns_13s_16_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1.v,1772149644,systemVerilog,,,,bgn_inference_mac_muladd_7ns_6s_31s_31_4_1;bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_config.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_env.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_pkg_sequence_lib.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_reference_model.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_scoreboard.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_monitor.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_pkg.sv,1772149668,systemVerilog,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/sv_module_top.sv,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_config.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_reference_model.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_scoreboard.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_monitor.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_virtual_sequencer.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_pkg_sequence_lib.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_env.sv,bgn_inference_subsystem_pkg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_virtual_sequencer.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/csv_file_dump.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/dataflow_monitor.sv,1772149668,systemVerilog,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/nodf_module_interface.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/upc_loop_interface.svh,,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/dump_file_agent.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/csv_file_dump.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/sample_agent.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/loop_sample_agent.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/sample_manager.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/nodf_module_interface.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/nodf_module_monitor.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/upc_loop_interface.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/dump_file_agent.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/fifo_para.vh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_agent_pkg.sv,1772149668,systemVerilog,E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/bgn_inference_subsystem/bgn_inference_subsystem_pkg.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/sv_module_top.sv,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_read_agent.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_write_agent.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/mem_model.sv,file_agent_pkg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_read_agent.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/file_write_agent.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/file_agent/mem_model.sv,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/glbl.v,1756381829,systemVerilog,,,,glbl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/loop_sample_agent.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/nodf_module_interface.svh,1772149668,verilog,,,,nodf_module_intf,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/nodf_module_monitor.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/sample_agent.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/sample_manager.svh,1772149668,verilog,,,,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/bgn_inference_subsys_test_sequence_lib.sv,1772149668,verilog,,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/bgn_inference_test_lib.sv,1772149668,verilog,,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/misc_interface.sv,1772149668,systemVerilog,,,,misc_interface,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/sv_module_top.sv,1772149668,systemVerilog,,,D:/AMDDesignTools/2025.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/bgn_inference_subsys_test_sequence_lib.sv;E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/svtb/bgn_inference_test_lib.sv,$unit_sv_module_top_sv;sv_module_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_26;floating_point_v7_1_21;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;uvm;xil_defaultlib;xpm,./axivip;./bgn_inference_subsystem;./file_agent;./svr;./svtb,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/upc_loop_interface.svh,1772149668,verilog,,,,upc_loop_intf,,,,,,,,
E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/sim/verilog/upc_loop_monitor.svh,1772149668,verilog,,,,,,,,,,,,
