<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3755" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3755{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3755{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3755{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3755{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3755{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_3755{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3755{left:70px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_3755{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3755{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3755{left:70px;bottom:993px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tb_3755{left:70px;bottom:969px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tc_3755{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3755{left:70px;bottom:756px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#te_3755{left:70px;bottom:739px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tf_3755{left:70px;bottom:681px;letter-spacing:0.14px;}
#tg_3755{left:152px;bottom:681px;letter-spacing:0.15px;}
#th_3755{left:70px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#ti_3755{left:237px;bottom:664px;}
#tj_3755{left:253px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_3755{left:481px;bottom:664px;}
#tl_3755{left:497px;bottom:657px;letter-spacing:-0.28px;}
#tm_3755{left:531px;bottom:664px;}
#tn_3755{left:546px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3755{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3755{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3755{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3755{left:543px;bottom:606px;letter-spacing:-0.14px;}
#ts_3755{left:781px;bottom:606px;}
#tt_3755{left:70px;bottom:556px;letter-spacing:-0.09px;}
#tu_3755{left:156px;bottom:556px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tv_3755{left:70px;bottom:532px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tw_3755{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tx_3755{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3755{left:70px;bottom:482px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tz_3755{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t10_3755{left:70px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3755{left:301px;bottom:447px;}
#t12_3755{left:316px;bottom:441px;letter-spacing:-0.28px;}
#t13_3755{left:350px;bottom:447px;}
#t14_3755{left:366px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_3755{left:70px;bottom:424px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t16_3755{left:70px;bottom:365px;letter-spacing:0.14px;}
#t17_3755{left:152px;bottom:365px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t18_3755{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_3755{left:237px;bottom:348px;}
#t1a_3755{left:252px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3755{left:435px;bottom:348px;}
#t1c_3755{left:450px;bottom:341px;letter-spacing:-0.31px;}
#t1d_3755{left:484px;bottom:348px;}
#t1e_3755{left:499px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3755{left:70px;bottom:325px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t1g_3755{left:70px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_3755{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3755{left:70px;bottom:259px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#t1j_3755{left:70px;bottom:242px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1k_3755{left:70px;bottom:225px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1l_3755{left:744px;bottom:232px;}
#t1m_3755{left:758px;bottom:225px;letter-spacing:-0.26px;}
#t1n_3755{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1o_3755{left:338px;bottom:208px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#t1p_3755{left:432px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1q_3755{left:70px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1r_3755{left:467px;bottom:198px;}
#t1s_3755{left:483px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1t_3755{left:70px;bottom:175px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1u_3755{left:195px;bottom:924px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1v_3755{left:290px;bottom:924px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1w_3755{left:77px;bottom:885px;letter-spacing:-0.18px;}
#t1x_3755{left:167px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1y_3755{left:252px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1z_3755{left:416px;bottom:901px;letter-spacing:-0.13px;}
#t20_3755{left:416px;bottom:885px;letter-spacing:-0.14px;}
#t21_3755{left:508px;bottom:901px;letter-spacing:-0.12px;}
#t22_3755{left:508px;bottom:885px;letter-spacing:-0.15px;}
#t23_3755{left:599px;bottom:901px;letter-spacing:-0.11px;}
#t24_3755{left:599px;bottom:885px;letter-spacing:-0.11px;}
#t25_3755{left:690px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t26_3755{left:77px;bottom:860px;letter-spacing:-0.13px;}
#t27_3755{left:167px;bottom:860px;}
#t28_3755{left:252px;bottom:860px;}
#t29_3755{left:416px;bottom:860px;letter-spacing:-0.12px;}
#t2a_3755{left:508px;bottom:860px;letter-spacing:-0.14px;}
#t2b_3755{left:599px;bottom:860px;letter-spacing:-0.12px;}
#t2c_3755{left:690px;bottom:860px;letter-spacing:-0.14px;}
#t2d_3755{left:77px;bottom:836px;letter-spacing:-0.17px;}
#t2e_3755{left:167px;bottom:836px;}
#t2f_3755{left:252px;bottom:836px;}
#t2g_3755{left:416px;bottom:836px;letter-spacing:-0.12px;}
#t2h_3755{left:508px;bottom:836px;letter-spacing:-0.14px;}
#t2i_3755{left:599px;bottom:836px;letter-spacing:-0.13px;}
#t2j_3755{left:690px;bottom:836px;letter-spacing:-0.13px;}
#t2k_3755{left:77px;bottom:811px;letter-spacing:-0.13px;}
#t2l_3755{left:167px;bottom:811px;}
#t2m_3755{left:252px;bottom:811px;}
#t2n_3755{left:416px;bottom:811px;letter-spacing:-0.12px;}
#t2o_3755{left:508px;bottom:811px;letter-spacing:-0.13px;}
#t2p_3755{left:599px;bottom:811px;letter-spacing:-0.12px;}
#t2q_3755{left:690px;bottom:811px;letter-spacing:-0.13px;}

.s1_3755{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3755{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3755{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3755{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3755{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3755{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3755{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s8_3755{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3755{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3755{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3755" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3755Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3755" style="-webkit-user-select: none;"><object width="935" height="1210" data="3755/3755.svg" type="image/svg+xml" id="pdf3755" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3755" class="t s1_3755">Vol. 3B </span><span id="t2_3755" class="t s1_3755">20-47 </span>
<span id="t3_3755" class="t s2_3755">PERFORMANCE MONITORING </span>
<span id="t4_3755" class="t s3_3755">20.3.4.8 </span><span id="t5_3755" class="t s3_3755">Intel® Xeon® Processor E5 Family Uncore Performance Monitoring Facility </span>
<span id="t6_3755" class="t s4_3755">The uncore subsystem in the Intel Xeon processor E5-2600 product family has some similarities with those of the </span>
<span id="t7_3755" class="t s4_3755">Intel Xeon processor E7 family. Within the uncore subsystem, localized performance counter sets are provided at </span>
<span id="t8_3755" class="t s4_3755">logic control unit scope. For example, each Cbox caching agent has a set of local performance counters, and the </span>
<span id="t9_3755" class="t s4_3755">power controller unit (PCU) has its own local performance counters. Up to 8 C-Box units are supported in the </span>
<span id="ta_3755" class="t s4_3755">uncore sub-system. </span>
<span id="tb_3755" class="t s4_3755">Table 20-21 summarizes the uncore PMU facilities providing MSR interfaces. </span>
<span id="tc_3755" class="t s4_3755">Details of the uncore performance monitoring facility of Intel Xeon Processor E5 family is available in “Intel® </span>
<span id="td_3755" class="t s4_3755">Xeon® Processor E5 Uncore Performance Monitoring Programming Reference Manual”. The MSR-based uncore </span>
<span id="te_3755" class="t s4_3755">PMU interfaces are listed in Table 2-24. </span>
<span id="tf_3755" class="t s5_3755">20.3.5 </span><span id="tg_3755" class="t s5_3755">3rd Generation Intel® Core™ Processor Performance Monitoring Facility </span>
<span id="th_3755" class="t s4_3755">The 3rd generation Intel </span>
<span id="ti_3755" class="t s6_3755">® </span>
<span id="tj_3755" class="t s4_3755">Core™ processor family and Intel </span>
<span id="tk_3755" class="t s6_3755">® </span>
<span id="tl_3755" class="t s4_3755">Xeon </span>
<span id="tm_3755" class="t s6_3755">® </span>
<span id="tn_3755" class="t s4_3755">processor E3-1200v2 product family are </span>
<span id="to_3755" class="t s4_3755">based on the Ivy Bridge microarchitecture. The performance monitoring facilities in the processor core generally </span>
<span id="tp_3755" class="t s4_3755">are the same as those described in Section 20.6.3 through Section 20.3.4.5. The non-architectural performance </span>
<span id="tq_3755" class="t s4_3755">monitoring events supported by the processor core can be found at: </span><span id="tr_3755" class="t s7_3755">https://perfmon-events.intel.com/ </span><span id="ts_3755" class="t s4_3755">. </span>
<span id="tt_3755" class="t s3_3755">20.3.5.1 </span><span id="tu_3755" class="t s3_3755">Intel® Xeon® Processor E5 v2 and E7 v2 Family Uncore Performance Monitoring Facility </span>
<span id="tv_3755" class="t s4_3755">The uncore subsystem in the Intel Xeon processor E5 v2 and Intel Xeon Processor E7 v2 product families are based </span>
<span id="tw_3755" class="t s4_3755">on the Ivy Bridge-E microarchitecture. There are some similarities with those of the Intel Xeon processor E5 family </span>
<span id="tx_3755" class="t s4_3755">based on the Sandy Bridge microarchitecture. Within the uncore subsystem, localized performance counter sets </span>
<span id="ty_3755" class="t s4_3755">are provided at logic control unit scope. </span>
<span id="tz_3755" class="t s4_3755">Details of the uncore performance monitoring facility of Intel Xeon Processor E5 v2 and Intel Xeon Processor E7 v2 </span>
<span id="t10_3755" class="t s4_3755">families are available in the “Intel </span>
<span id="t11_3755" class="t s6_3755">® </span>
<span id="t12_3755" class="t s4_3755">Xeon </span>
<span id="t13_3755" class="t s6_3755">® </span>
<span id="t14_3755" class="t s4_3755">Processor E5 v2 and E7 v2 Uncore Performance Monitoring Program- </span>
<span id="t15_3755" class="t s4_3755">ming Reference Manual”. The MSR-based uncore PMU interfaces are listed in Table 2-28. </span>
<span id="t16_3755" class="t s5_3755">20.3.6 </span><span id="t17_3755" class="t s5_3755">4th Generation Intel® Core™ Processor Performance Monitoring Facility </span>
<span id="t18_3755" class="t s4_3755">The 4th generation Intel </span>
<span id="t19_3755" class="t s6_3755">® </span>
<span id="t1a_3755" class="t s4_3755">Core™ processor and Intel </span>
<span id="t1b_3755" class="t s6_3755">® </span>
<span id="t1c_3755" class="t s4_3755">Xeon </span>
<span id="t1d_3755" class="t s6_3755">® </span>
<span id="t1e_3755" class="t s4_3755">processor E3-1200 v3 product family are based on </span>
<span id="t1f_3755" class="t s4_3755">the Haswell microarchitecture. The core PMU supports architectural performance monitoring capability with version </span>
<span id="t1g_3755" class="t s4_3755">ID 3 (see Section 20.2.3) and a host of non-architectural monitoring capabilities. </span>
<span id="t1h_3755" class="t s4_3755">Architectural performance monitoring version 3 capabilities are described in Section 20.2.3. </span>
<span id="t1i_3755" class="t s4_3755">The core PMU’s capability is similar to those described in Section 20.6.3 through Section 20.3.4.5, with some differ- </span>
<span id="t1j_3755" class="t s4_3755">ences and enhancements summarized in Table 20-22. Additionally, the core PMU provides some enhancement to </span>
<span id="t1k_3755" class="t s4_3755">support performance monitoring when the target workload contains instruction streams using Intel </span>
<span id="t1l_3755" class="t s6_3755">® </span>
<span id="t1m_3755" class="t s4_3755">Transactional </span>
<span id="t1n_3755" class="t s4_3755">Synchronization Extensions (TSX), see </span><span id="t1o_3755" class="t s8_3755">Section 20.3.6.5</span><span id="t1p_3755" class="t s4_3755">. For details of Intel TSX, see Chapter 16, “Programming with </span>
<span id="t1q_3755" class="t s4_3755">Intel® Transactional Synchronization Extensions‚” of Intel </span>
<span id="t1r_3755" class="t s6_3755">® </span>
<span id="t1s_3755" class="t s4_3755">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1t_3755" class="t s4_3755">Manual, Volume 1. </span>
<span id="t1u_3755" class="t s9_3755">Table 20-21. </span><span id="t1v_3755" class="t s9_3755">Uncore PMU MSR Summary for Intel® Xeon® Processor E5 Family </span>
<span id="t1w_3755" class="t sa_3755">Box </span><span id="t1x_3755" class="t sa_3755"># of Boxes </span><span id="t1y_3755" class="t sa_3755">Counters per Box </span>
<span id="t1z_3755" class="t sa_3755">Counter </span>
<span id="t20_3755" class="t sa_3755">Width </span>
<span id="t21_3755" class="t sa_3755">General </span>
<span id="t22_3755" class="t sa_3755">Purpose </span>
<span id="t23_3755" class="t sa_3755">Global </span>
<span id="t24_3755" class="t sa_3755">Enable </span><span id="t25_3755" class="t sa_3755">Sub-control MSRs </span>
<span id="t26_3755" class="t s8_3755">C-Box </span><span id="t27_3755" class="t s8_3755">8 </span><span id="t28_3755" class="t s8_3755">4 </span><span id="t29_3755" class="t s8_3755">44 </span><span id="t2a_3755" class="t s8_3755">Yes </span><span id="t2b_3755" class="t s8_3755">per-box </span><span id="t2c_3755" class="t s8_3755">None </span>
<span id="t2d_3755" class="t s8_3755">PCU </span><span id="t2e_3755" class="t s8_3755">1 </span><span id="t2f_3755" class="t s8_3755">4 </span><span id="t2g_3755" class="t s8_3755">48 </span><span id="t2h_3755" class="t s8_3755">Yes </span><span id="t2i_3755" class="t s8_3755">per-box </span><span id="t2j_3755" class="t s8_3755">Match/Mask </span>
<span id="t2k_3755" class="t s8_3755">U-Box </span><span id="t2l_3755" class="t s8_3755">1 </span><span id="t2m_3755" class="t s8_3755">2 </span><span id="t2n_3755" class="t s8_3755">44 </span><span id="t2o_3755" class="t s8_3755">Yes </span><span id="t2p_3755" class="t s8_3755">uncore </span><span id="t2q_3755" class="t s8_3755">None </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
