<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)"
               onblur="searchBox.OnSearchFieldFocus(false)"
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('clock___s32_k1xx_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">clock_S32K1xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clock___s32_k1xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016 NXP</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY NXP &quot;AS IS&quot; AND ANY EXPRESSED OR</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#if !defined (CLOCK_S32K1xx_H)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define CLOCK_S32K1xx_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="device__registers_8h.html">device_registers.h</a>&quot;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="status_8h.html">status.h</a>&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a>[<a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>];</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* @brief TClk clock frequency. */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">   60</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_TCLK_INPUTS 3U</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a>[<a class="code" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>];      <span class="comment">/* TCLKx clocks */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* @brief EXTAL0 clock frequency. */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* @brief RTC_CLKIN clock frequency. */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* The maximum number of system clock dividers */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga59f24f5af2480745aad0ec2ffb89e6fc">   70</a></span>&#160;<span class="preprocessor">#define MAX_NO_SYS_CLOCK_DIVS 7</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">   78</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a>   = 0x0U,           <span class="comment">/* SOSCDIV1 clock          */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">   79</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a>        = 0x1U,           <span class="comment">/* 32 kHz LPO clock        */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">   80</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a>      = 0x2U,           <span class="comment">/* RTC_CLKIN clock         */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">   81</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a>   = 0x3U,           <span class="comment">/* FIRCDIV1 clock          */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">   90</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a>    = 0x0,           <span class="comment">/* 128 kHz LPO clock */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">   91</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a>    = 0x1,           <span class="comment">/* No clock */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">   92</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a>     = 0x2,           <span class="comment">/* 32 kHz LPO clock which is divided by the 128 kHz LPO clock */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">   93</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a>      = 0x3,           <span class="comment">/* 1 kHz LPO clock which is divided by the 128 kHz LPO clock */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">  101</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a>     = 0U,     </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">  102</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a>  = 2U,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">  103</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a>  = 4U,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">  104</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a>  = 6U,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">  105</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a>           = 7U,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">  106</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a>  = 8U,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">  107</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a>        = 9U,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">  108</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a>   = 10U,    </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">  109</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a>        = 12U,    </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">  110</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a>        = 14U,    </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#if defined (QuadSPI_INSTANCE_COUNT)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_SFIF_CLK_HYP   = 5U,     </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK        = 11U,    </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_SFIF   = 13U,    </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_2XSFIF = 15U     </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">  123</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">  125</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a> = 0x0U,        </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">  126</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a> = 0x1U,        </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">  127</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a> = 0x2U,        </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">  128</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a> = 0x3U,        </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">  129</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a> = 0x4U,        </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">  130</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a> = 0x5U,        </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">  131</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a> = 0x6U,        </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">  132</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a> = 0x7U,        </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  142</a></span>&#160;    <span class="keywordtype">bool</span>              <a class="code" href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;     </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">  143</a></span>&#160;    <span class="keywordtype">bool</span>              <a class="code" href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">enable</a>;         </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">  144</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a>  <a class="code" href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">source</a>;         </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">  145</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a>  <a class="code" href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">divider</a>;        </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;} <a class="code" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html">  153</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  155</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;       </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">  156</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a> <a class="code" href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">sourceRtcClk</a>;     </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">  157</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a>  <a class="code" href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">sourceLpoClk</a>;     </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">  158</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">enableLpo32k</a>;     </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">  159</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">enableLpo1k</a>;      </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;} <a class="code" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html">  166</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  168</a></span>&#160;    <span class="keywordtype">bool</span>      <a class="code" href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                         </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="structsim__tclk__config__t.html#a685618aef60924761d64a2ba4a66de08">  169</a></span>&#160;    uint32_t  tclkFreq[<a class="code" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>];    </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;} <a class="code" href="structsim__tclk__config__t.html">sim_tclk_config_t</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html">  176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  178</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;     </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">  179</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">enableMscm</a>;     </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">  180</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">enableMpu</a>;      </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">  181</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">enableDma</a>;      </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">  182</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">enableErm</a>;      </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">  183</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">enableEim</a>;      </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structsim__qspi__ref__clk__gating__t.html">  190</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">  192</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">enableQspiRefClk</a>;      </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} <a class="code" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">  202</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a>            = 0x0          </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  212</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;    </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">  213</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">divEnable</a>;     </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">  214</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a>  <a class="code" href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">source</a>;        </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">  215</a></span>&#160;    uint8_t            <a class="code" href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">divider</a>;       </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">  216</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">divFraction</a>;   </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;} <a class="code" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html">  223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">  225</a></span>&#160;    <a class="code" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a>    <a class="code" href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">clockOutConfig</a>;                 </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">  226</a></span>&#160;    <a class="code" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a>    <a class="code" href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">lpoClockConfig</a>;                 </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">  227</a></span>&#160;    <a class="code" href="structsim__tclk__config__t.html">sim_tclk_config_t</a>         <a class="code" href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">tclkConfig</a>;                     </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">  228</a></span>&#160;    <a class="code" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a>    <a class="code" href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">platGateConfig</a>;                 </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">  229</a></span>&#160;    <a class="code" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a>  <a class="code" href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">traceClockConfig</a>;               </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">  230</a></span>&#160;    <a class="code" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a> <a class="code" href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">qspiRefClkGating</a>;               </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <a class="code" href="structsim__clock__config__t.html">sim_clock_config_t</a>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">  238</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">  240</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a>  = 1U,       </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">  241</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a>     = 2U,       </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">  242</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a>     = 3U,       </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#if FEATURE_HAS_SPLL_CLK</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    SCG_SYSTEM_CLOCK_SRC_SYS_PLL  = 6U,       </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">  246</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a>     = 255U      </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">  253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{</div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">  255</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a>   = 0U,     </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">  256</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a>   = 1U,     </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">  257</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a>   = 2U,     </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">  258</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a>   = 3U,     </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">  259</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a>   = 4U,     </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">  260</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a>   = 5U,     </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">  261</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a>   = 6U,     </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">  262</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a>   = 7U,     </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">  263</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a>   = 8U,     </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">  264</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a>  = 9U,     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">  265</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a>  = 10U,    </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">  266</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a>  = 11U,    </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">  267</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a>  = 12U,    </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">  268</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a>  = 13U,    </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">  269</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a>  = 14U,    </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">  270</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a>  = 15U,    </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html">  277</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">  279</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">divSlow</a>;  </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">  280</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">divBus</a>;   </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">  281</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> <a class="code" href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">divCore</a>;  </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">  282</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a> <a class="code" href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">src</a>;      </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* @} */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;{</div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">  297</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U,   </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">  298</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a>     = 1U,   </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">  299</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a>     = 2U,   </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">  300</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a>     = 3U,   </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">  301</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a>     = 6U,   </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* @} */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">  309</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{</div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">  311</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a>   = 0U,        </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">  312</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a>  = 1U,        </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">  313</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a>  = 2U,        </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">  314</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a>  = 3U,        </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">  315</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a>  = 4U,        </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">  316</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U,        </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">  317</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U,        </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">  318</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U         </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">  328</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a> = 0U,                         </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">  329</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a>     = 1U,                         </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">  330</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a>   = 2U,                          </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">  337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">  339</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a>    = 2U,  </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">  340</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a>   = 3U,  </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">  347</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">  349</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a>    = 0x0,  <span class="comment">/* Configure crystal oscillator for low-power operation */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">  350</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a>   = 0x1,  <span class="comment">/* Configure crystal oscillator for high-gain operation */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">  357</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">  359</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a>   = 0x0,     <span class="comment">/* External reference clock requested    */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">  360</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a>   = 0x1,     <span class="comment">/* Internal oscillator of OSC requested. */</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html">  367</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;{</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">  369</a></span>&#160;    uint32_t  <a class="code" href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">freq</a>;                        </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">  371</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a> <a class="code" href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">monitorMode</a>;   </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">  373</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a> <a class="code" href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">extRef</a>;             </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">  374</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a>    <a class="code" href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">gain</a>;               </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">  376</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a>   <a class="code" href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">range</a>;              </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">  378</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;            </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  379</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;            </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  381</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                     </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  382</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;                 </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  384</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                           </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  386</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                       </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;} <a class="code" href="structscg__sosc__config__t.html">scg_sosc_config_t</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">  393</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;{</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">  395</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a> = 1U,  </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html">  402</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">  404</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a> <a class="code" href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">range</a>;         </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">  406</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;     </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  407</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;     </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  409</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  410</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;              </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  411</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;          </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  413</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                    </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;} <a class="code" href="structscg__sirc__config__t.html">scg_sirc_config_t</a>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">  420</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">  422</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a>,   </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html">  429</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">  431</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a> <a class="code" href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">range</a>;            </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">  433</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;        </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  434</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;        </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">  436</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                 </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">  437</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">enableInLowPower</a>;             </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">  438</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">regulator</a>;                    </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  439</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                       </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  441</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                   </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;} <a class="code" href="structscg__firc__config__t.html">scg_firc_config_t</a>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">  448</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">  450</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a> = 0U,                         </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">  451</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a>     = 1U,                         </div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">  452</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a>   = 2U                          </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">  460</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">  462</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U,</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">  463</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U,</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">  464</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U,</div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">  465</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U,</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">  466</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U,</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">  467</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U,</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">  468</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U,</div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">  469</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">  477</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">  479</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U,</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">  480</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U,</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">  481</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U,</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">  482</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U,</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">  483</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U,</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">  484</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U,</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">  485</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U,</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">  486</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U,</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">  487</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">  488</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U,</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">  489</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U,</div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">  490</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U,</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">  491</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U,</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">  492</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U,</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">  493</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U,</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">  494</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U,</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">  495</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U,</div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">  496</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U,</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">  497</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U,</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">  498</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U,</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">  499</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U,</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">  500</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U,</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">  501</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U,</div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">  502</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U,</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">  503</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U,</div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">  504</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U,</div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">  505</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U,</div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">  506</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U,</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">  507</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U,</div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">  508</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U,</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">  509</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U,</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">  510</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a>;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html">  517</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">  519</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a> <a class="code" href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">monitorMode</a>; </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">  521</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">prediv</a>;               </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">  522</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">mult</a>;                 </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">  523</a></span>&#160;    uint8_t        <a class="code" href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">src</a>;                  </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">  525</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">div1</a>;          </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">  526</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> <a class="code" href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">div2</a>;          </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">  528</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">enableInStop</a>;                   </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">  530</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a>;                         </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  531</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                     </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;} <a class="code" href="structscg__spll__config__t.html">scg_spll_config_t</a>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html">  538</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{</div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">  540</a></span>&#160;    uint32_t <a class="code" href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">rtcClkInFreq</a>;              </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  541</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;                    </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;} <a class="code" href="structscg__rtc__config__t.html">scg_rtc_config_t</a>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html">  548</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">  550</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">rccrConfig</a>;      </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">  551</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">vccrConfig</a>;      </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">  552</a></span>&#160;    <a class="code" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a> <a class="code" href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">hccrConfig</a>;      </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">  553</a></span>&#160;    <a class="code" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a>    <a class="code" href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">alternateClock</a>;  </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  554</a></span>&#160;    <span class="keywordtype">bool</span>                      <a class="code" href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;      </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;} <a class="code" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html">  561</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">  563</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a>        <a class="code" href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">source</a>;          </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  564</a></span>&#160;    <span class="keywordtype">bool</span>                      <a class="code" href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;      </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="structscg__clockout__config__t.html">scg_clockout_config_t</a>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="structscg__config__t.html">  571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">  573</a></span>&#160;    <a class="code" href="structscg__sirc__config__t.html">scg_sirc_config_t</a>         <a class="code" href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">sircConfig</a>;      </div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">  574</a></span>&#160;    <a class="code" href="structscg__firc__config__t.html">scg_firc_config_t</a>         <a class="code" href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">fircConfig</a>;      </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">  575</a></span>&#160;    <a class="code" href="structscg__sosc__config__t.html">scg_sosc_config_t</a>         <a class="code" href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">soscConfig</a>;      </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">  576</a></span>&#160;    <a class="code" href="structscg__spll__config__t.html">scg_spll_config_t</a>         <a class="code" href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">spllConfig</a>;      </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">  577</a></span>&#160;    <a class="code" href="structscg__rtc__config__t.html">scg_rtc_config_t</a>          <a class="code" href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">rtcConfig</a>;       </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">  578</a></span>&#160;    <a class="code" href="structscg__clockout__config__t.html">scg_clockout_config_t</a>     <a class="code" href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">clockOutConfig</a>;  </div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">  579</a></span>&#160;    <a class="code" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a>   <a class="code" href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">clockModeConfig</a>; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;} <a class="code" href="structscg__config__t.html">scg_config_t</a>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">  585</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a6b1783f94f504136d9cad384ca1559c0">  587</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_OFF          0x00U             </span><span class="comment">/* Clock is off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a1795144cd56f5ee279ea2659ebc393ae">  588</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC         0x01U             </span><span class="comment">/* OSCCLK - System Oscillator Bus Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a11751febdea8486d8e4d89db5a4399fd">  589</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC         0x02U             </span><span class="comment">/* SCGIRCLK - Slow IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a9dd017260fd5004ad7be4214f1a2206d">  590</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC         0x03U             </span><span class="comment">/* SCGFIRCLK - Fast IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aa2a6b26cfc3f94a2da87cfccd71fdc7f">  591</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL         0x06U             </span><span class="comment">/* SCGPCLK System PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a4620897a578e014c7acd666f2008e4e4">  592</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC_DIV1    0x01U             </span><span class="comment">/* OSCCLK - System Oscillator Bus Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a70d08e79d634541684618a43974047a5">  593</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC_DIV1    0x02U             </span><span class="comment">/* SCGIRCLK - Slow IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aaec7a64c70cabda2f1465e66063ecb0c">  594</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC_DIV1    0x03U             </span><span class="comment">/* SCGFIRCLK - Fast IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a5deee0416661e1388ca2b8eeca86e284">  595</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL_DIV1    0x06U             </span><span class="comment">/* SCGPCLK System PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#aafcdd98cef2a53ed37ca1d160cb9466f">  596</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SOSC_DIV2    0x01U             </span><span class="comment">/* OSCCLK - System Oscillator Bus Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a8b0c1542fa61ad588b542a7490948df3">  597</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SIRC_DIV2    0x02U             </span><span class="comment">/* SCGIRCLK - Slow IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a9db4de85012c279316638fd453c2dfcf">  598</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_FIRC_DIV2    0x03U             </span><span class="comment">/* SCGFIRCLK - Fast IRC Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#add1794a5009ef9eb42c31a07db3d90e0">  599</a></span>&#160;<span class="preprocessor">#define    CLK_SRC_SPLL_DIV2    0x06U             </span><span class="comment">/* SCGPCLK System PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">  604</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{</div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">  606</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a>   = 0x00U,             <span class="comment">/* Fractional value is zero */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">  607</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a>   = 0x01U              <span class="comment">/* Fractional value is one */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a>;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">  613</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;{</div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">  615</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a>     = 0x00U,             <span class="comment">/* Divide by 1 (pass-through, no clock divide) */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">  616</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a>     = 0x01U,             <span class="comment">/* Divide by 2 */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">  617</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a>   = 0x02U,             <span class="comment">/* Divide by 3 */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">  618</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a>    = 0x03U,             <span class="comment">/* Divide by 4 */</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">  619</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a>    = 0x04U,             <span class="comment">/* Divide by 5 */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">  620</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a>     = 0x05U,             <span class="comment">/* Divide by 6 */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">  621</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a>   = 0x06U,             <span class="comment">/* Divide by 7 */</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">  622</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a>   = 0x07U              <span class="comment">/* Divide by 8 */</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a>;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html">  628</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">/* clockName   is the name of the peripheral clock</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">     *    must be one of the following values (see the clock_names_t type from S32K1xx_clock_names.h)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">     *    PCC_DMA0_CLOCK</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">     *    PCC_MPU0_CLOCK</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">     *    ...</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">     *    PCC_LPUART3_CLOCK</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">  637</a></span>&#160;    <a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> <a class="code" href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">clockName</a>;</div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">  638</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">clkGate</a>;                                      </div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">  639</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a> <a class="code" href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">clkSrc</a>;                  </div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">  640</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a> <a class="code" href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">frac</a>;                      </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">  641</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a> <a class="code" href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">divider</a>;                </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;} <a class="code" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="structpcc__config__t.html">  647</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;{</div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">  649</a></span>&#160;    uint32_t <a class="code" href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">count</a>;                                    </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">  650</a></span>&#160;    <a class="code" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a> * <a class="code" href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">peripheralClocks</a>;       </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;} <a class="code" href="structpcc__config__t.html">pcc_config_t</a>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html">  654</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{</div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">  656</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">initialize</a>;       </div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">  657</a></span>&#160;    <span class="keywordtype">bool</span>                  <a class="code" href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">enable</a>;           </div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">  658</a></span>&#160;    int8_t                <a class="code" href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">trimValue</a>;        </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;} <a class="code" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="structpmc__config__t.html">  664</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;{</div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">  666</a></span>&#160;    <a class="code" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a> <a class="code" href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">lpoClockConfig</a>;   </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;} <a class="code" href="structpmc__config__t.html">pmc_config_t</a>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html">  673</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;{</div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">  675</a></span>&#160;    <a class="code" href="structscg__config__t.html">scg_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">scgConfig</a>;      </div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">  676</a></span>&#160;    <a class="code" href="structsim__clock__config__t.html">sim_clock_config_t</a>          <a class="code" href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">simConfig</a>;      </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">  677</a></span>&#160;    <a class="code" href="structpcc__config__t.html">pcc_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">pccConfig</a>;      </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">  678</a></span>&#160;    <a class="code" href="structpmc__config__t.html">pmc_config_t</a>                <a class="code" href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">pmcConfig</a>;      </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;} <a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a>;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">  685</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">  687</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a>       = 0U,</div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">  688</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a>      = (1U&lt;&lt;0U),</div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">  689</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a>     = (1U&lt;&lt;1U),</div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">  690</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a>    = (1U&lt;&lt;2U),</div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">  691</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a>     = (1U&lt;&lt;3U),</div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">  692</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a>     = (1U&lt;&lt;4U),</div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">  693</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a>     = 0x7FFFFFFF</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">  700</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;{</div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04">  702</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04">IRC_CLK_SRC_TYPE</a>,                  <span class="comment">/* Internal oscillator clock source type */</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece">  703</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece">XOSC_CLK_SRC_TYPE</a>,                 <span class="comment">/* External oscillator clock source type */</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3">  704</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3">PLL_CLK_SRC_TYPE</a>,                  <span class="comment">/* Phase lock loop clock source type */</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">clk_src_type_t</a>;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">  712</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{</div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c">  714</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c">NO_CLOCK</a>            = 0U,     </div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02">  715</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02">LOWEST_FREQUENCY</a>    = 1U,     </div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad">  716</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad">MEDIUM_FREQUENCY</a>    = 2U,     </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f">  717</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f">HIGHEST_FREQUENCY</a>   = 3U,     </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">  725</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">  727</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a>  = 0U,      <span class="comment">/* Internal oscillator is bypassed, external reference clock requested. */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">  728</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a>  = 1U,      <span class="comment">/* Internal oscillator of XOSC requested. */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;} <a class="code" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html">  734</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#a272cb0bd9deaec7a249c097c23a3f39a">  736</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">clk_src_type_t</a>   <a class="code" href="structmodule__clk__config__t.html#a272cb0bd9deaec7a249c097c23a3f39a">clkSrcType</a>;         </div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="structmodule__clk__config__t.html#a2bc4f51b010966a36b266342ebd683f9">  737</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a> <a class="code" href="structmodule__clk__config__t.html#a2bc4f51b010966a36b266342ebd683f9">clkSrcFreq</a>;         </div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;}<a class="code" href="structmodule__clk__config__t.html">module_clk_config_t</a>;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html">  745</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;{</div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">  747</a></span>&#160;    <a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> <a class="code" href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">src</a>;                         </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="structsys__clk__config__t.html#af1bed4b80a61e43a3b6159427d4ef0d4">  748</a></span>&#160;    uint16_t dividers[<a class="code" href="group__clock__manager__s32k1xx.html#ga59f24f5af2480745aad0ec2ffb89e6fc">MAX_NO_SYS_CLOCK_DIVS</a>];  </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;} <a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html">  755</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;{</div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">  757</a></span>&#160;    uint32_t <a class="code" href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">refFreq</a>;                    </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">  758</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a> <a class="code" href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">refClk</a>;                   </div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a2bc4f51b010966a36b266342ebd683f9">  759</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a> <a class="code" href="structclock__source__config__t.html#a2bc4f51b010966a36b266342ebd683f9">clkSrcFreq</a>;         </div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="structclock__source__config__t.html#a8f540fed153ae6aa0517402b238492a5">  760</a></span>&#160;    <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> <a class="code" href="structclock__source__config__t.html#a8f540fed153ae6aa0517402b238492a5">modes</a>;                   </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;} <a class="code" href="structclock__source__config__t.html">clock_source_config_t</a>;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * API</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#if defined (__cplusplus)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> * @brief Initialize clocking modules</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> * This function initializes clocking modules according to a provided</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> * configuration.</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * @param[out] config    Pointer to the configuration structure</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="clock___s32_k1xx_8h.html#a6e55f77aaaea4fa19fe450ff71f6e94d">CLOCK_DRV_Init</a>(<a class="code" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <span class="keyword">const</span> * config);</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * @brief Return frequency</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> * This function returns the frequency according to a provided</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> * clock.</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"> * @param[in] clockName        Clock name of the configured peripheral clock</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> * @param[out] frequency    Pointer to the clock frequency</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="clock___s32_k1xx_8h.html#aeaf7d9b43b68d17b4b5aec0bf3a946df">CLOCK_DRV_GetFreq</a>(<a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, uint32_t * frequency);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="keywordtype">void</span> <a class="code" href="clock___s32_k1xx_8h.html#aae5c28faad1214c896ce0aebd2efc4cd">CLOCK_DRV_SetModuleClock</a>(<a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, <span class="keyword">const</span> <a class="code" href="structmodule__clk__config__t.html">module_clk_config_t</a> * moduleClkConfig);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="clock___s32_k1xx_8h.html#a8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a>(<span class="keyword">const</span> <a class="code" href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> * mode,</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a> * sysClkConfig);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keywordtype">void</span> <a class="code" href="clock___s32_k1xx_8h.html#a2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a>(<a class="code" href="structsys__clk__config__t.html">sys_clk_config_t</a> *sysClkConfig);</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<a class="code" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> <a class="code" href="clock___s32_k1xx_8h.html#a8346359857421936731823140b341460">CLOCK_DRV_SetClockSource</a>(<a class="code" href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, <span class="keyword">const</span> <a class="code" href="structclock__source__config__t.html">clock_source_config_t</a> * clkSrcConfig);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#if defined (__cplusplus)</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CLOCK_S32K1xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * EOF</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga77d4098479e97a65039bd8749326a178"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a></div><div class="ttdeci">clock_trace_src_t</div><div class="ttdoc">Debug trace clock source select Implements clock_trace_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00200">clock_S32K1xx.h:200</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html"><div class="ttname"><a href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a></div><div class="ttdoc">PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00628">clock_S32K1xx.h:628</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00339">clock_S32K1xx.h:339</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a859527100f3b34cce1a8a58073fd966a"><div class="ttname"><a href="structclock__manager__user__config__t.html#a859527100f3b34cce1a8a58073fd966a">clock_manager_user_config_t::scgConfig</a></div><div class="ttdeci">scg_config_t scgConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00675">clock_S32K1xx.h:675</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a8eb9c37dac94cd018f09a94f6b1840df"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a></div><div class="ttdeci">status_t CLOCK_DRV_SetSystemClock(const pwr_modes_t *mode, const sys_clk_config_t *sysClkConfig)</div><div class="ttdoc">Configures the system clocks. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l02982">clock_S32K1xx.c:2982</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html"><div class="ttname"><a href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a></div><div class="ttdoc">SIM LPO Clocks configuration. Implements sim_lpo_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00153">clock_S32K1xx.h:153</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__spll__config__t.html#a1912bd3983c63571415794846e624525">scg_spll_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00525">clock_S32K1xx.h:525</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a02a1d1b5a1b67f81260545ffa9ec49ad">MEDIUM_FREQUENCY</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00716">clock_S32K1xx.h:716</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00451">clock_S32K1xx.h:451</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__firc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_firc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00434">clock_S32K1xx.h:434</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__sirc__config__t.html#a1912bd3983c63571415794846e624525">scg_sirc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00406">clock_S32K1xx.h:406</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga59f24f5af2480745aad0ec2ffb89e6fc"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga59f24f5af2480745aad0ec2ffb89e6fc">MAX_NO_SYS_CLOCK_DIVS</a></div><div class="ttdeci">#define MAX_NO_SYS_CLOCK_DIVS</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00070">clock_S32K1xx.h:70</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00689">clock_S32K1xx.h:689</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a55200fce9de3945c13a401f9c67010d7"><div class="ttname"><a href="structsim__clock__config__t.html#a55200fce9de3945c13a401f9c67010d7">sim_clock_config_t::tclkConfig</a></div><div class="ttdeci">sim_tclk_config_t tclkConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00227">clock_S32K1xx.h:227</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00495">clock_S32K1xx.h:495</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html"><div class="ttname"><a href="structscg__clockout__config__t.html">scg_clockout_config_t</a></div><div class="ttdoc">SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00561">clock_S32K1xx.h:561</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00241">clock_S32K1xx.h:241</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a3b647a722e160769390ac1967b22b318"><div class="ttname"><a href="structclock__source__config__t.html#a3b647a722e160769390ac1967b22b318">clock_source_config_t::refFreq</a></div><div class="ttdeci">uint32_t refFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00757">clock_S32K1xx.h:757</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00350">clock_S32K1xx.h:350</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00298">clock_S32K1xx.h:298</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00498">clock_S32K1xx.h:498</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a8f540fed153ae6aa0517402b238492a5"><div class="ttname"><a href="structclock__source__config__t.html#a8f540fed153ae6aa0517402b238492a5">clock_source_config_t::modes</a></div><div class="ttdeci">pwr_modes_t modes</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00760">clock_S32K1xx.h:760</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a3ae4a34d88763f765aab1fa01109f8bd"><div class="ttname"><a href="structclock__source__config__t.html#a3ae4a34d88763f765aab1fa01109f8bd">clock_source_config_t::refClk</a></div><div class="ttdeci">xosc_ref_t refClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00758">clock_S32K1xx.h:758</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a1454cfb13be958716aea942230fdfd02">LOWEST_FREQUENCY</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00715">clock_S32K1xx.h:715</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__sirc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_sirc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00407">clock_S32K1xx.h:407</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a046b5e909e1b99835fc723cfa115ad0f">HIGHEST_FREQUENCY</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00717">clock_S32K1xx.h:717</a></div></div>
<div class="ttc" id="structclock__source__config__t_html_a2bc4f51b010966a36b266342ebd683f9"><div class="ttname"><a href="structclock__source__config__t.html#a2bc4f51b010966a36b266342ebd683f9">clock_source_config_t::clkSrcFreq</a></div><div class="ttdeci">clk_freq_range_t clkSrcFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00759">clock_S32K1xx.h:759</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae696026afab66cf7e0a0ff105cc1f6d4"><div class="ttname"><a href="structscg__config__t.html#ae696026afab66cf7e0a0ff105cc1f6d4">scg_config_t::rtcConfig</a></div><div class="ttdeci">scg_rtc_config_t rtcConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00577">clock_S32K1xx.h:577</a></div></div>
<div class="ttc" id="device__registers_8h_html"><div class="ttname"><a href="device__registers_8h.html">device_registers.h</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a></div><div class="ttdeci">pwr_modes_t</div><div class="ttdoc">Power mode. Implements pwr_modes_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00685">clock_S32K1xx.h:685</a></div></div>
<div class="ttc" id="structclock__source__config__t_html"><div class="ttname"><a href="structclock__source__config__t.html">clock_source_config_t</a></div><div class="ttdoc">Clock source configuration. Implements clock_source_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00755">clock_S32K1xx.h:755</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00316">clock_S32K1xx.h:316</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_a2bc4f51b010966a36b266342ebd683f9"><div class="ttname"><a href="structmodule__clk__config__t.html#a2bc4f51b010966a36b266342ebd683f9">module_clk_config_t::clkSrcFreq</a></div><div class="ttdeci">clk_freq_range_t clkSrcFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00737">clock_S32K1xx.h:737</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga84e3a7e9851031c6cf640ba4836bb29c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a></div><div class="ttdeci">sim_rtc_clk_sel_src_t</div><div class="ttdoc">SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00076">clock_S32K1xx.h:76</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00329">clock_S32K1xx.h:329</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00693">clock_S32K1xx.h:693</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__spll__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_spll_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00531">clock_S32K1xx.h:531</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00501">clock_S32K1xx.h:501</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00690">clock_S32K1xx.h:690</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00450">clock_S32K1xx.h:450</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae731005c6b8fb479b87464156aff0923"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a></div><div class="ttdeci">sim_clkout_div_t</div><div class="ttdoc">SIM CLKOUT divider. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00123">clock_S32K1xx.h:123</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00106">clock_S32K1xx.h:106</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00260">clock_S32K1xx.h:260</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae778f9780a2325209728ac050ede328c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a></div><div class="ttdeci">sim_clkout_src_t</div><div class="ttdoc">SIM CLKOUT select. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00099">clock_S32K1xx.h:99</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00688">clock_S32K1xx.h:688</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__spll__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_spll_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00530">clock_S32K1xx.h:530</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aae5c28faad1214c896ce0aebd2efc4cd"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aae5c28faad1214c896ce0aebd2efc4cd">CLOCK_DRV_SetModuleClock</a></div><div class="ttdeci">void CLOCK_DRV_SetModuleClock(clock_names_t clockName, const module_clk_config_t *moduleClkConfig)</div><div class="ttdoc">Configures module clock. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l02885">clock_S32K1xx.c:2885</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00508">clock_S32K1xx.h:508</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00481">clock_S32K1xx.h:481</a></div></div>
<div class="ttc" id="structscg__config__t_html"><div class="ttname"><a href="structscg__config__t.html">scg_config_t</a></div><div class="ttdoc">SCG configure structure. Implements scg_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00571">clock_S32K1xx.h:571</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__sosc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_sosc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00381">clock_S32K1xx.h:381</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a6e002c41973939313f394410a89ff0ca"><div class="ttname"><a href="structscg__firc__config__t.html#a6e002c41973939313f394410a89ff0ca">scg_firc_config_t::range</a></div><div class="ttdeci">scg_firc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00431">clock_S32K1xx.h:431</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a56a2dd81c9a15119f1f27677282f2508"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a56a2dd81c9a15119f1f27677282f2508">sim_plat_gate_config_t::enableDma</a></div><div class="ttdeci">bool enableDma</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00181">clock_S32K1xx.h:181</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga6340d759d229acb0faf474b4b81794ad"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a></div><div class="ttdeci">sim_lpoclk_sel_src_t</div><div class="ttdoc">SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00088">clock_S32K1xx.h:88</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a9b429ea468f870f84bf115cfe531cdc0"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a9b429ea468f870f84bf115cfe531cdc0">scg_clock_mode_config_t::vccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t vccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00551">clock_S32K1xx.h:551</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a></div><div class="ttdeci">scg_async_clock_div_t</div><div class="ttdoc">SCG asynchronous clock divider value. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00309">clock_S32K1xx.h:309</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00497">clock_S32K1xx.h:497</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a132fd927eeaf90238746182a2c687517"><div class="ttname"><a href="structscg__sirc__config__t.html#a132fd927eeaf90238746182a2c687517">scg_sirc_config_t::range</a></div><div class="ttdeci">scg_sirc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00404">clock_S32K1xx.h:404</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00462">clock_S32K1xx.h:462</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00468">clock_S32K1xx.h:468</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html_a69f3b757926b0cdc4178b3e92752979e"><div class="ttname"><a href="structscg__rtc__config__t.html#a69f3b757926b0cdc4178b3e92752979e">scg_rtc_config_t::rtcClkInFreq</a></div><div class="ttdeci">uint32_t rtcClkInFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00540">clock_S32K1xx.h:540</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a8a53881c8c586445dc273e4723325e04">IRC_CLK_SRC_TYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00702">clock_S32K1xx.h:702</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_aed789bc34fa3db4d15ef79f745b3cb94"><div class="ttname"><a href="structscg__spll__config__t.html#aed789bc34fa3db4d15ef79f745b3cb94">scg_spll_config_t::monitorMode</a></div><div class="ttdeci">scg_spll_monitor_mode_t monitorMode</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00519">clock_S32K1xx.h:519</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__spll__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_spll_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00528">clock_S32K1xx.h:528</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00301">clock_S32K1xx.h:301</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__sosc__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_sosc_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00379">clock_S32K1xx.h:379</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a56e976dd637f997edac78c1089dd23b6"><div class="ttname"><a href="structscg__spll__config__t.html#a56e976dd637f997edac78c1089dd23b6">scg_spll_config_t::prediv</a></div><div class="ttdeci">uint8_t prediv</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00521">clock_S32K1xx.h:521</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__clockout__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_clockout_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00564">clock_S32K1xx.h:564</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a58c14052c0de8bf9d0360fa0afcf4b4b"><div class="ttname"><a href="structperipheral__clock__config__t.html#a58c14052c0de8bf9d0360fa0afcf4b4b">peripheral_clock_config_t::clkSrc</a></div><div class="ttdeci">peripheral_clock_source_t clkSrc</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00639">clock_S32K1xx.h:639</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_add8e195fea699911099f4f47da2a0950"><div class="ttname"><a href="structsim__plat__gate__config__t.html#add8e195fea699911099f4f47da2a0950">sim_plat_gate_config_t::enableEim</a></div><div class="ttdeci">bool enableEim</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00183">clock_S32K1xx.h:183</a></div></div>
<div class="ttc" id="structsim__qspi__ref__clk__gating__t_html"><div class="ttname"><a href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a></div><div class="ttdoc">SIM QSPI reference clock gating. Implements sim_qspi_ref_clk_gating_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00190">clock_S32K1xx.h:190</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_clock_mode_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00554">clock_S32K1xx.h:554</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00510">clock_S32K1xx.h:510</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00081">clock_S32K1xx.h:81</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00108">clock_S32K1xx.h:108</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162df"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a></div><div class="ttdeci">scg_spll_clock_multiply_t</div><div class="ttdoc">SCG system PLL multiplier. Implements scg_spll_clock_multiply_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00477">clock_S32K1xx.h:477</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a20b0fc69f1f4d971c9e0d2ba4f5ac8f5"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a20b0fc69f1f4d971c9e0d2ba4f5ac8f5">sim_trace_clock_config_t::divFraction</a></div><div class="ttdeci">bool divFraction</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00216">clock_S32K1xx.h:216</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00131">clock_S32K1xx.h:131</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html"><div class="ttname"><a href="structsim__clock__config__t.html">sim_clock_config_t</a></div><div class="ttdoc">SIM configure structure. Implements sim_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00223">clock_S32K1xx.h:223</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00622">clock_S32K1xx.h:622</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa14b5ae65912a8b0db324ef9cb9dcd22"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a></div><div class="ttdeci">scg_sosc_monitor_mode_t</div><div class="ttdoc">SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00326">clock_S32K1xx.h:326</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00467">clock_S32K1xx.h:467</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a2b47fd57dafe0bfd239879e152c83015"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a></div><div class="ttdeci">scg_firc_range_t</div><div class="ttdoc">SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00420">clock_S32K1xx.h:420</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00314">clock_S32K1xx.h:314</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00299">clock_S32K1xx.h:299</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00509">clock_S32K1xx.h:509</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00465">clock_S32K1xx.h:465</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00130">clock_S32K1xx.h:130</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00269">clock_S32K1xx.h:269</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00312">clock_S32K1xx.h:312</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00105">clock_S32K1xx.h:105</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_ac842b6c1dcb3b1f11b611620199dc55c"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">pmc_lpo_clock_config_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00657">clock_S32K1xx.h:657</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00262">clock_S32K1xx.h:262</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html"><div class="ttname"><a href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a></div><div class="ttdoc">SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class. ...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00548">clock_S32K1xx.h:548</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00128">clock_S32K1xx.h:128</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a2a4968c843742b8643255c1aaef7fdfe"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a></div><div class="ttdeci">void CLOCK_DRV_GetSystemClockSource(sys_clk_config_t *sysClkConfig)</div><div class="ttdoc">Gets the system clock source. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l03129">clock_S32K1xx.c:3129</a></div></div>
<div class="ttc" id="structscg__config__t_html_a49f6cac40b315fb9cd865aca50cbc4af"><div class="ttname"><a href="structscg__config__t.html#a49f6cac40b315fb9cd865aca50cbc4af">scg_config_t::fircConfig</a></div><div class="ttdeci">scg_firc_config_t fircConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00574">clock_S32K1xx.h:574</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_a4cd000efdc2d73a734be4a5de1d7fa74"><div class="ttname"><a href="structsim__clock__out__config__t.html#a4cd000efdc2d73a734be4a5de1d7fa74">sim_clock_out_config_t::divider</a></div><div class="ttdeci">sim_clkout_div_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00145">clock_S32K1xx.h:145</a></div></div>
<div class="ttc" id="structscg__config__t_html_a25d3da882b0eca9b953b2502d271cc7a"><div class="ttname"><a href="structscg__config__t.html#a25d3da882b0eca9b953b2502d271cc7a">scg_config_t::soscConfig</a></div><div class="ttdeci">scg_sosc_config_t soscConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00575">clock_S32K1xx.h:575</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00090">clock_S32K1xx.h:90</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a52d16cb7f9b3110d03b7a71953a62464"><div class="ttname"><a href="structperipheral__clock__config__t.html#a52d16cb7f9b3110d03b7a71953a62464">peripheral_clock_config_t::clkGate</a></div><div class="ttdeci">bool clkGate</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00638">clock_S32K1xx.h:638</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00617">clock_S32K1xx.h:617</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a48275a0d1b85a671e9c7988d58e8bc16"><div class="ttname"><a href="structscg__sosc__config__t.html#a48275a0d1b85a671e9c7988d58e8bc16">scg_sosc_config_t::extRef</a></div><div class="ttdeci">scg_sosc_ext_ref_t extRef</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00373">clock_S32K1xx.h:373</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00297">clock_S32K1xx.h:297</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00505">clock_S32K1xx.h:505</a></div></div>
<div class="ttc" id="_s32_k116__features_8h_html_a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889"><div class="ttname"><a href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a></div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116__features_8h_source.html#l00838">S32K116_features.h:838</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a></div><div class="ttdeci">scg_spll_clock_prediv_t</div><div class="ttdoc">SCG system PLL predivider. Implements scg_spll_clock_prediv_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00460">clock_S32K1xx.h:460</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00127">clock_S32K1xx.h:127</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a8402a59a4700ee5a436ea301fa5be0e3"><div class="ttname"><a href="structsim__clock__config__t.html#a8402a59a4700ee5a436ea301fa5be0e3">sim_clock_config_t::traceClockConfig</a></div><div class="ttdeci">sim_trace_clock_config_t traceClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00229">clock_S32K1xx.h:229</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a5979379e2030e33a6ed90d143558f536"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a5979379e2030e33a6ed90d143558f536">sim_trace_clock_config_t::divEnable</a></div><div class="ttdeci">bool divEnable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00213">clock_S32K1xx.h:213</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00311">clock_S32K1xx.h:311</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__sirc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_sirc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00409">clock_S32K1xx.h:409</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__clock__out__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_clock_out_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00142">clock_S32K1xx.h:142</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga3a778ea62dbd2a38bb5a54b2b79ea975"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a></div><div class="ttdeci">uint32_t g_RtcClkInFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00076">clock_S32K1xx.c:76</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a349df16933ec0c4bdc6d022857f041a8"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a349df16933ec0c4bdc6d022857f041a8">sim_lpo_clock_config_t::sourceRtcClk</a></div><div class="ttdeci">sim_rtc_clk_sel_src_t sourceRtcClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00156">clock_S32K1xx.h:156</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00255">clock_S32K1xx.h:255</a></div></div>
<div class="ttc" id="structpcc__config__t_html_aaf8d3eed0d00f34a0d3fee253303fc8a"><div class="ttname"><a href="structpcc__config__t.html#aaf8d3eed0d00f34a0d3fee253303fc8a">pcc_config_t::peripheralClocks</a></div><div class="ttdeci">peripheral_clock_config_t * peripheralClocks</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00650">clock_S32K1xx.h:650</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html"><div class="ttname"><a href="structscg__spll__config__t.html">scg_spll_config_t</a></div><div class="ttdoc">SCG system PLL configuration. Implements scg_spll_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00517">clock_S32K1xx.h:517</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07a6ab3f515945d784ac61de09828bcbece">XOSC_CLK_SRC_TYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00703">clock_S32K1xx.h:703</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html"><div class="ttname"><a href="structscg__sirc__config__t.html">scg_sirc_config_t</a></div><div class="ttdoc">SCG slow IRC clock configuration. Implements scg_sirc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00402">clock_S32K1xx.h:402</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00079">clock_S32K1xx.h:79</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00615">clock_S32K1xx.h:615</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__sirc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_sirc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00413">clock_S32K1xx.h:413</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html"><div class="ttname"><a href="structscg__firc__config__t.html">scg_firc_config_t</a></div><div class="ttdoc">SCG fast IRC clock configuration. Implements scg_firc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00429">clock_S32K1xx.h:429</a></div></div>
<div class="ttc" id="structsim__tclk__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__tclk__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_tclk_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00168">clock_S32K1xx.h:168</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aeaf7d9b43b68d17b4b5aec0bf3a946df"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aeaf7d9b43b68d17b4b5aec0bf3a946df">CLOCK_DRV_GetFreq</a></div><div class="ttdeci">status_t CLOCK_DRV_GetFreq(clock_names_t clockName, uint32_t *frequency)</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l02873">clock_S32K1xx.c:2873</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_aaf9678765a8ce2ff2b304deaf30f6793"><div class="ttname"><a href="structsim__clock__config__t.html#aaf9678765a8ce2ff2b304deaf30f6793">sim_clock_config_t::platGateConfig</a></div><div class="ttdeci">sim_plat_gate_config_t platGateConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00228">clock_S32K1xx.h:228</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__firc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_firc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00437">clock_S32K1xx.h:437</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__sosc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_sosc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00386">clock_S32K1xx.h:386</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00126">clock_S32K1xx.h:126</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_ac1c30b6cd83dc9436af8eda3524fa27f"><div class="ttname"><a href="structsim__plat__gate__config__t.html#ac1c30b6cd83dc9436af8eda3524fa27f">sim_plat_gate_config_t::enableMscm</a></div><div class="ttdeci">bool enableMscm</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00179">clock_S32K1xx.h:179</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00503">clock_S32K1xx.h:503</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00494">clock_S32K1xx.h:494</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00479">clock_S32K1xx.h:479</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00340">clock_S32K1xx.h:340</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a8346359857421936731823140b341460"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a8346359857421936731823140b341460">CLOCK_DRV_SetClockSource</a></div><div class="ttdeci">status_t CLOCK_DRV_SetClockSource(clock_names_t clockName, const clock_source_config_t *clkSrcConfig)</div><div class="ttdoc">This function configures a clock source. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l03184">clock_S32K1xx.c:3184</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__firc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_firc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00439">clock_S32K1xx.h:439</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00110">clock_S32K1xx.h:110</a></div></div>
<div class="ttc" id="structscg__config__t_html_a8bb6986e9903e3d6eeaec1135d0c6477"><div class="ttname"><a href="structscg__config__t.html#a8bb6986e9903e3d6eeaec1135d0c6477">scg_config_t::clockOutConfig</a></div><div class="ttdeci">scg_clockout_config_t clockOutConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00578">clock_S32K1xx.h:578</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00107">clock_S32K1xx.h:107</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__sirc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_sirc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00411">clock_S32K1xx.h:411</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a3bd07f27d44923d8d24450ea4ec98dff"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a></div><div class="ttdeci">peripheral_clock_frac_t</div><div class="ttdoc">PCC fractional value select Implements peripheral_clock_frac_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00604">clock_S32K1xx.h:604</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00487">clock_S32K1xx.h:487</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00691">clock_S32K1xx.h:691</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_ae06182dd571a977cb6d8c9fca7007089"><div class="ttname"><a href="structsim__clock__out__config__t.html#ae06182dd571a977cb6d8c9fca7007089">sim_clock_out_config_t::source</a></div><div class="ttdeci">sim_clkout_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00144">clock_S32K1xx.h:144</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00328">clock_S32K1xx.h:328</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0"><div class="ttname"><a href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00395">clock_S32K1xx.h:395</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gae4b70fca960d67847f025c730afb7135"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a></div><div class="ttdeci">scg_system_clock_div_t</div><div class="ttdoc">SCG system clock divider value. Implements scg_system_clock_div_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00253">clock_S32K1xx.h:253</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae048b8e4864bc65da0c65ec8e3e06fe5"><div class="ttname"><a href="structscg__config__t.html#ae048b8e4864bc65da0c65ec8e3e06fe5">scg_config_t::spllConfig</a></div><div class="ttdeci">scg_spll_config_t spllConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00576">clock_S32K1xx.h:576</a></div></div>
<div class="ttc" id="structscg__clockout__config__t_html_a883bc9d322073bdbf3de6287873f6317"><div class="ttname"><a href="structscg__clockout__config__t.html#a883bc9d322073bdbf3de6287873f6317">scg_clockout_config_t::source</a></div><div class="ttdeci">scg_clockout_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00563">clock_S32K1xx.h:563</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00493">clock_S32K1xx.h:493</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00692">clock_S32K1xx.h:692</a></div></div>
<div class="ttc" id="structscg__config__t_html_a294319abaf79f4d1be5db8f9476c2f47"><div class="ttname"><a href="structscg__config__t.html#a294319abaf79f4d1be5db8f9476c2f47">scg_config_t::clockModeConfig</a></div><div class="ttdeci">scg_clock_mode_config_t clockModeConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00579">clock_S32K1xx.h:579</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00486">clock_S32K1xx.h:486</a></div></div>
<div class="ttc" id="status_8h_html_af9bff8ff1154a04a899276af806b8586"><div class="ttname"><a href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a></div><div class="ttdeci">status_t</div><div class="ttdoc">Status return codes. Common error codes will be a unified enumeration (C enum) that will contain all ...</div><div class="ttdef"><b>Definition:</b> <a href="status_8h_source.html#l00044">status.h:44</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00463">clock_S32K1xx.h:463</a></div></div>
<div class="ttc" id="structscg__config__t_html_ae4c2333901968b69354ab624d9b18332"><div class="ttname"><a href="structscg__config__t.html#ae4c2333901968b69354ab624d9b18332">scg_config_t::sircConfig</a></div><div class="ttdeci">scg_sirc_config_t sircConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00573">clock_S32K1xx.h:573</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html"><div class="ttname"><a href="structscg__rtc__config__t.html">scg_rtc_config_t</a></div><div class="ttdoc">SCG RTC configuration. Implements scg_rtc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00538">clock_S32K1xx.h:538</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a7ddad3b3088a6ebaf6682a791326b97e"><div class="ttname"><a href="structscg__sosc__config__t.html#a7ddad3b3088a6ebaf6682a791326b97e">scg_sosc_config_t::enableInLowPower</a></div><div class="ttdeci">bool enableInLowPower</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00382">clock_S32K1xx.h:382</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_ac6f8439a53867c3c98c19242a9fba15c"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#ac6f8439a53867c3c98c19242a9fba15c">pmc_lpo_clock_config_t::trimValue</a></div><div class="ttdeci">int8_t trimValue</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00658">clock_S32K1xx.h:658</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a7a0b8be3cfc8e5b0e2b2525153677120"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a7a0b8be3cfc8e5b0e2b2525153677120">sim_plat_gate_config_t::enableErm</a></div><div class="ttdeci">bool enableErm</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00182">clock_S32K1xx.h:182</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00265">clock_S32K1xx.h:265</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a738e016ef7edc2290e8adf02771403d4"><div class="ttname"><a href="structscg__sosc__config__t.html#a738e016ef7edc2290e8adf02771403d4">scg_sosc_config_t::gain</a></div><div class="ttdeci">scg_sosc_gain_t gain</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00374">clock_S32K1xx.h:374</a></div></div>
<div class="ttc" id="structpmc__config__t_html_a37badde865b9b448fe384fe3067a4418"><div class="ttname"><a href="structpmc__config__t.html#a37badde865b9b448fe384fe3067a4418">pmc_config_t::lpoClockConfig</a></div><div class="ttdeci">pmc_lpo_clock_config_t lpoClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00666">clock_S32K1xx.h:666</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00619">clock_S32K1xx.h:619</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__firc__config__t.html#a1912bd3983c63571415794846e624525">scg_firc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00433">clock_S32K1xx.h:433</a></div></div>
<div class="ttc" id="structscg__rtc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__rtc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_rtc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00541">clock_S32K1xx.h:541</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html"><div class="ttname"><a href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a></div><div class="ttdoc">SCG system clock configuration. Implements scg_system_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00277">clock_S32K1xx.h:277</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a18a0f1e6c3d21c252b14ea6ae162e2ff"><div class="ttname"><a href="structscg__sosc__config__t.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">scg_sosc_config_t::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00384">clock_S32K1xx.h:384</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00502">clock_S32K1xx.h:502</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00263">clock_S32K1xx.h:263</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00464">clock_S32K1xx.h:464</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a334dfd744656f00023ad15e70e07c38d"><div class="ttname"><a href="structclock__manager__user__config__t.html#a334dfd744656f00023ad15e70e07c38d">clock_manager_user_config_t::pmcConfig</a></div><div class="ttdeci">pmc_config_t pmcConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00678">clock_S32K1xx.h:678</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00466">clock_S32K1xx.h:466</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_afe7386295a3df9803dfb6a27d5d02d05"><div class="ttname"><a href="clock___s32_k1xx_8h.html#afe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a></div><div class="ttdeci">scg_sirc_range_t</div><div class="ttdoc">SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00393">clock_S32K1xx.h:393</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00092">clock_S32K1xx.h:92</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00261">clock_S32K1xx.h:261</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a2191c47e25915fabbfa49760bf3ad855"><div class="ttname"><a href="structclock__manager__user__config__t.html#a2191c47e25915fabbfa49760bf3ad855">clock_manager_user_config_t::simConfig</a></div><div class="ttdeci">sim_clock_config_t simConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00676">clock_S32K1xx.h:676</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_acc7a93b8637620ae019e86004b5ccc4e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a></div><div class="ttdeci">xosc_ref_t</div><div class="ttdoc">XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00725">clock_S32K1xx.h:725</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00300">clock_S32K1xx.h:300</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00256">clock_S32K1xx.h:256</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00318">clock_S32K1xx.h:318</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00246">clock_S32K1xx.h:246</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00266">clock_S32K1xx.h:266</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a358e760ca1bf29ae492cd069162f807a"><div class="ttname"><a href="structscg__system__clock__config__t.html#a358e760ca1bf29ae492cd069162f807a">scg_system_clock_config_t::divCore</a></div><div class="ttdeci">scg_system_clock_div_t divCore</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00281">clock_S32K1xx.h:281</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html"><div class="ttname"><a href="structmodule__clk__config__t.html">module_clk_config_t</a></div><div class="ttdoc">module clock configuration. Implements module_clk_config_t_Class </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00734">clock_S32K1xx.h:734</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_abdca5461b7ff18c8cdeeb2b3c4d0695f"><div class="ttname"><a href="structscg__spll__config__t.html#abdca5461b7ff18c8cdeeb2b3c4d0695f">scg_spll_config_t::div2</a></div><div class="ttdeci">scg_async_clock_div_t div2</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00526">clock_S32K1xx.h:526</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a74a29a1d9185a4134fcecb269027c724"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a></div><div class="ttdeci">scg_clockout_src_t</div><div class="ttdoc">SCG ClockOut type. Implements scg_clockout_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00295">clock_S32K1xx.h:295</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00506">clock_S32K1xx.h:506</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a826707b0d30d08458be6cca606291a8f"><div class="ttname"><a href="structscg__system__clock__config__t.html#a826707b0d30d08458be6cca606291a8f">scg_system_clock_config_t::divSlow</a></div><div class="ttdeci">scg_system_clock_div_t divSlow</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00279">clock_S32K1xx.h:279</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00485">clock_S32K1xx.h:485</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00202">clock_S32K1xx.h:202</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga9d36597370087617b58f0996d13c4944"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a></div><div class="ttdeci">uint32_t g_TClkFreq[3U]</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00073">clock_S32K1xx.c:73</a></div></div>
<div class="ttc" id="structscg__sirc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__sirc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_sirc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00410">clock_S32K1xx.h:410</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a11e74c93da47ea15b4ddd03f5fd6a891"><div class="ttname"><a href="structscg__firc__config__t.html#a11e74c93da47ea15b4ddd03f5fd6a891">scg_firc_config_t::regulator</a></div><div class="ttdeci">bool regulator</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00438">clock_S32K1xx.h:438</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a06e8d52693a0e72f57f9f27710fcfb3d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a></div><div class="ttdeci">scg_sosc_range_t</div><div class="ttdoc">SCG OSC frequency range select Implements scg_sosc_range_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00337">clock_S32K1xx.h:337</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_af5eca485cd2b34522478907d4c8f5bc6"><div class="ttname"><a href="structscg__spll__config__t.html#af5eca485cd2b34522478907d4c8f5bc6">scg_spll_config_t::src</a></div><div class="ttdeci">uint8_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00523">clock_S32K1xx.h:523</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a9df46af81f6758df2d3b5fc24a1c5104"><div class="ttname"><a href="structsim__clock__config__t.html#a9df46af81f6758df2d3b5fc24a1c5104">sim_clock_config_t::clockOutConfig</a></div><div class="ttdeci">sim_clock_out_config_t clockOutConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00225">clock_S32K1xx.h:225</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00103">clock_S32K1xx.h:103</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00360">clock_S32K1xx.h:360</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00268">clock_S32K1xx.h:268</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gabaafdea3cf68397fd40caa0f359190d3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a></div><div class="ttdeci">#define NUMBER_OF_TCLK_INPUTS</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00060">clock_S32K1xx.h:60</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00507">clock_S32K1xx.h:507</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00492">clock_S32K1xx.h:492</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_ac5e7a825d6b61b5c4cf34666339772a1"><div class="ttname"><a href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a></div><div class="ttdeci">scg_sosc_gain_t</div><div class="ttdoc">SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00347">clock_S32K1xx.h:347</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00330">clock_S32K1xx.h:330</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00315">clock_S32K1xx.h:315</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00242">clock_S32K1xx.h:242</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00620">clock_S32K1xx.h:620</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00469">clock_S32K1xx.h:469</a></div></div>
<div class="ttc" id="status_8h_html"><div class="ttname"><a href="status_8h.html">status.h</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_a1912bd3983c63571415794846e624525"><div class="ttname"><a href="structscg__sosc__config__t.html#a1912bd3983c63571415794846e624525">scg_sosc_config_t::div1</a></div><div class="ttdeci">scg_async_clock_div_t div1</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00378">clock_S32K1xx.h:378</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00101">clock_S32K1xx.h:101</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a4060eafca71b40f4299f2f372df7373f"><div class="ttname"><a href="structscg__firc__config__t.html#a4060eafca71b40f4299f2f372df7373f">scg_firc_config_t::enableInStop</a></div><div class="ttdeci">bool enableInStop</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00436">clock_S32K1xx.h:436</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a947c3e28b49a43eed737a203d3072d36"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a947c3e28b49a43eed737a203d3072d36">sim_lpo_clock_config_t::enableLpo32k</a></div><div class="ttdeci">bool enableLpo32k</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00158">clock_S32K1xx.h:158</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00452">clock_S32K1xx.h:452</a></div></div>
<div class="ttc" id="structscg__spll__config__t_html_a0b645a73445f0deab303d4f84fdc421b"><div class="ttname"><a href="structscg__spll__config__t.html#a0b645a73445f0deab303d4f84fdc421b">scg_spll_config_t::mult</a></div><div class="ttdeci">uint8_t mult</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00522">clock_S32K1xx.h:522</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00480">clock_S32K1xx.h:480</a></div></div>
<div class="ttc" id="structpcc__config__t_html_a86988a65e0d3ece7990c032c159786d6"><div class="ttname"><a href="structpcc__config__t.html#a86988a65e0d3ece7990c032c159786d6">pcc_config_t::count</a></div><div class="ttdeci">uint32_t count</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00649">clock_S32K1xx.h:649</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00422">clock_S32K1xx.h:422</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00359">clock_S32K1xx.h:359</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_aab71a579e31bcebd7508773ec537eeb1"><div class="ttname"><a href="structscg__sosc__config__t.html#aab71a579e31bcebd7508773ec537eeb1">scg_sosc_config_t::range</a></div><div class="ttdeci">scg_sosc_range_t range</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00376">clock_S32K1xx.h:376</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00488">clock_S32K1xx.h:488</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a64adb220437d7367690769cd13acfd29"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a64adb220437d7367690769cd13acfd29">sim_plat_gate_config_t::enableMpu</a></div><div class="ttdeci">bool enableMpu</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00180">clock_S32K1xx.h:180</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00490">clock_S32K1xx.h:490</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html"><div class="ttname"><a href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a></div><div class="ttdoc">SIM Platform Gate Clock configuration. Implements sim_plat_gate_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00176">clock_S32K1xx.h:176</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00264">clock_S32K1xx.h:264</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_aafb62004538e627baf1cc7ff58188517"><div class="ttname"><a href="structsim__clock__config__t.html#aafb62004538e627baf1cc7ff58188517">sim_clock_config_t::qspiRefClkGating</a></div><div class="ttdeci">sim_qspi_ref_clk_gating_t qspiRefClkGating</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00230">clock_S32K1xx.h:230</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00091">clock_S32K1xx.h:91</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00491">clock_S32K1xx.h:491</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00093">clock_S32K1xx.h:93</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_ad8a8822a047c2bc51ebb4e9c053f6482"><div class="ttname"><a href="structscg__sosc__config__t.html#ad8a8822a047c2bc51ebb4e9c053f6482">scg_sosc_config_t::monitorMode</a></div><div class="ttdeci">scg_sosc_monitor_mode_t monitorMode</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00371">clock_S32K1xx.h:371</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a6e55f77aaaea4fa19fe450ff71f6e94d"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a6e55f77aaaea4fa19fe450ff71f6e94d">CLOCK_DRV_Init</a></div><div class="ttdeci">status_t CLOCK_DRV_Init(clock_manager_user_config_t const *config)</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l02860">clock_S32K1xx.c:2860</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html"><div class="ttname"><a href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a></div><div class="ttdoc">SIM ClockOut configuration. Implements sim_clock_out_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00140">clock_S32K1xx.h:140</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a9203d458045e48418a6d05fb75a5f159"><div class="ttname"><a href="structperipheral__clock__config__t.html#a9203d458045e48418a6d05fb75a5f159">peripheral_clock_config_t::divider</a></div><div class="ttdeci">peripheral_clock_divider_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00641">clock_S32K1xx.h:641</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00484">clock_S32K1xx.h:484</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00102">clock_S32K1xx.h:102</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html"><div class="ttname"><a href="structscg__sosc__config__t.html">scg_sosc_config_t</a></div><div class="ttdoc">SCG system OSC configuration. Implements scg_sosc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00367">clock_S32K1xx.h:367</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_ab9d2aff71015a41005810981a3760914"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#ab9d2aff71015a41005810981a3760914">sim_lpo_clock_config_t::enableLpo1k</a></div><div class="ttdeci">bool enableLpo1k</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00159">clock_S32K1xx.h:159</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a43d3ab0f23ea78a531ba41d5e0dbc534"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534">clk_freq_range_t</a></div><div class="ttdeci">clk_freq_range_t</div><div class="ttdoc">clock frequency Implements clk_freq_range_t_Class </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00712">clock_S32K1xx.h:712</a></div></div>
<div class="ttc" id="structsim__clock__config__t_html_a9aaa3354e45c4a81ff2a80c3b4f976cf"><div class="ttname"><a href="structsim__clock__config__t.html#a9aaa3354e45c4a81ff2a80c3b4f976cf">sim_clock_config_t::lpoClockConfig</a></div><div class="ttdeci">sim_lpo_clock_config_t lpoClockConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00226">clock_S32K1xx.h:226</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a5172651d090fc83d8c28dba5fff0ed09"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a></div><div class="ttdeci">scg_spll_monitor_mode_t</div><div class="ttdoc">SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00448">clock_S32K1xx.h:448</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a69b787541e43a8cfea7991dc50926b7b"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a69b787541e43a8cfea7991dc50926b7b">sim_trace_clock_config_t::divider</a></div><div class="ttdeci">uint8_t divider</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00215">clock_S32K1xx.h:215</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00078">clock_S32K1xx.h:78</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a95fba601de129d5bfcad4c5c31e3b9aa"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a95fba601de129d5bfcad4c5c31e3b9aa">sim_lpo_clock_config_t::sourceLpoClk</a></div><div class="ttdeci">sim_lpoclk_sel_src_t sourceLpoClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00157">clock_S32K1xx.h:157</a></div></div>
<div class="ttc" id="structpmc__config__t_html"><div class="ttname"><a href="structpmc__config__t.html">pmc_config_t</a></div><div class="ttdoc">PMC configure structure. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00664">clock_S32K1xx.h:664</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00618">clock_S32K1xx.h:618</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga1427c41e19c5e15edd30cc41e248a1d8"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a></div><div class="ttdeci">uint32_t g_xtal0ClkFreq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00079">clock_S32K1xx.c:79</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga620e82226e40e856ec384a0d0bb96faf"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a></div><div class="ttdeci">scg_system_clock_src_t</div><div class="ttdoc">SCG system clock source. Implements scg_system_clock_src_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00238">clock_S32K1xx.h:238</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00080">clock_S32K1xx.h:80</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00482">clock_S32K1xx.h:482</a></div></div>
<div class="ttc" id="structsim__clock__out__config__t_html_ac842b6c1dcb3b1f11b611620199dc55c"><div class="ttname"><a href="structsim__clock__out__config__t.html#ac842b6c1dcb3b1f11b611620199dc55c">sim_clock_out_config_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00143">clock_S32K1xx.h:143</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ga49ec5cfe81b5cd5821690be447f94c50"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a></div><div class="ttdeci">const uint8_t peripheralFeaturesList[CLOCK_NAME_COUNT]</div><div class="ttdoc">Peripheral features list Constant array storing the mappings between clock names of the peripherals a...</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8c_source.html#l00349">clock_S32K1xx.c:349</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00606">clock_S32K1xx.h:606</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00258">clock_S32K1xx.h:258</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_abcc559c8a127782272cec4d21ba3058b"><div class="ttname"><a href="structsim__trace__clock__config__t.html#abcc559c8a127782272cec4d21ba3058b">sim_trace_clock_config_t::source</a></div><div class="ttdeci">clock_trace_src_t source</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00214">clock_S32K1xx.h:214</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00483">clock_S32K1xx.h:483</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00621">clock_S32K1xx.h:621</a></div></div>
<div class="ttc" id="structscg__sosc__config__t_html_aacfad457f5366fa9265eb0a89e43f23b"><div class="ttname"><a href="structscg__sosc__config__t.html#aacfad457f5366fa9265eb0a89e43f23b">scg_sosc_config_t::freq</a></div><div class="ttdeci">uint32_t freq</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00369">clock_S32K1xx.h:369</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a0f81843466eb56a0b88d1e67a080f579"><div class="ttname"><a href="structperipheral__clock__config__t.html#a0f81843466eb56a0b88d1e67a080f579">peripheral_clock_config_t::clockName</a></div><div class="ttdeci">clock_names_t clockName</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00637">clock_S32K1xx.h:637</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00240">clock_S32K1xx.h:240</a></div></div>
<div class="ttc" id="structsim__lpo__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_lpo_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00155">clock_S32K1xx.h:155</a></div></div>
<div class="ttc" id="structscg__firc__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structscg__firc__config__t.html#a51d89a8c672e71d2091a843cdba679e6">scg_firc_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00441">clock_S32K1xx.h:441</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html_a566ee01be38e3d43c3aa12db0ae5bbbf"><div class="ttname"><a href="structclock__manager__user__config__t.html#a566ee01be38e3d43c3aa12db0ae5bbbf">clock_manager_user_config_t::pccConfig</a></div><div class="ttdeci">pcc_config_t pccConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00677">clock_S32K1xx.h:677</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00313">clock_S32K1xx.h:313</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a38c00d0381a3e6452faaccfce29fffd8"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a38c00d0381a3e6452faaccfce29fffd8">scg_clock_mode_config_t::rccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t rccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00550">clock_S32K1xx.h:550</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56"><div class="ttname"><a href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00728">clock_S32K1xx.h:728</a></div></div>
<div class="ttc" id="structsys__clk__config__t_html_a3e5c4cb4621fd4dc6247ad3a54df158f"><div class="ttname"><a href="structsys__clk__config__t.html#a3e5c4cb4621fd4dc6247ad3a54df158f">sys_clk_config_t::src</a></div><div class="ttdeci">clock_names_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00747">clock_S32K1xx.h:747</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00104">clock_S32K1xx.h:104</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07aada53abefc9b3836e3d9ab116a5186f3">PLL_CLK_SRC_TYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00704">clock_S32K1xx.h:704</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_abcbded7ea431076b903b38468a008695"><div class="ttname"><a href="structscg__system__clock__config__t.html#abcbded7ea431076b903b38468a008695">scg_system_clock_config_t::src</a></div><div class="ttdeci">scg_system_clock_src_t src</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00282">clock_S32K1xx.h:282</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00270">clock_S32K1xx.h:270</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_a8064c8effc7df4342e7102ecfdf56a34"><div class="ttname"><a href="structscg__clock__mode__config__t.html#a8064c8effc7df4342e7102ecfdf56a34">scg_clock_mode_config_t::alternateClock</a></div><div class="ttdeci">scg_system_clock_src_t alternateClock</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00553">clock_S32K1xx.h:553</a></div></div>
<div class="ttc" id="structclock__manager__user__config__t_html"><div class="ttname"><a href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a></div><div class="ttdoc">Clock configuration structure. Implements clock_manager_user_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00673">clock_S32K1xx.h:673</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00489">clock_S32K1xx.h:489</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00607">clock_S32K1xx.h:607</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00257">clock_S32K1xx.h:257</a></div></div>
<div class="ttc" id="structsim__tclk__config__t_html"><div class="ttname"><a href="structsim__tclk__config__t.html">sim_tclk_config_t</a></div><div class="ttdoc">SIM Platform Gate Clock configuration. Implements sim_tclk_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00166">clock_S32K1xx.h:166</a></div></div>
<div class="ttc" id="structsim__qspi__ref__clk__gating__t_html_aee788e4ddf6fbeee7756709b9f69c27c"><div class="ttname"><a href="structsim__qspi__ref__clk__gating__t.html#aee788e4ddf6fbeee7756709b9f69c27c">sim_qspi_ref_clk_gating_t::enableQspiRefClk</a></div><div class="ttdeci">bool enableQspiRefClk</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00192">clock_S32K1xx.h:192</a></div></div>
<div class="ttc" id="structperipheral__clock__config__t_html_a49aa58f360d2bd2cffb9791172251be4"><div class="ttname"><a href="structperipheral__clock__config__t.html#a49aa58f360d2bd2cffb9791172251be4">peripheral_clock_config_t::frac</a></div><div class="ttdeci">peripheral_clock_frac_t frac</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00640">clock_S32K1xx.h:640</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a></div><div class="ttdoc">PMC LPO configuration. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00654">clock_S32K1xx.h:654</a></div></div>
<div class="ttc" id="structmodule__clk__config__t_html_a272cb0bd9deaec7a249c097c23a3f39a"><div class="ttname"><a href="structmodule__clk__config__t.html#a272cb0bd9deaec7a249c097c23a3f39a">module_clk_config_t::clkSrcType</a></div><div class="ttdeci">clk_src_type_t clkSrcType</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00736">clock_S32K1xx.h:736</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00132">clock_S32K1xx.h:132</a></div></div>
<div class="ttc" id="structsim__plat__gate__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__plat__gate__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_plat_gate_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00178">clock_S32K1xx.h:178</a></div></div>
<div class="ttc" id="structpmc__lpo__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structpmc__lpo__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">pmc_lpo_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00656">clock_S32K1xx.h:656</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a65aeaa7edc55085e3d5aa18cd47f52c5"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a></div><div class="ttdeci">scg_sosc_ext_ref_t</div><div class="ttdoc">SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00357">clock_S32K1xx.h:357</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a></div><div class="ttdeci">peripheral_clock_divider_t</div><div class="ttdoc">PCC divider value select Implements peripheral_clock_divider_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00613">clock_S32K1xx.h:613</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#acc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00727">clock_S32K1xx.h:727</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00267">clock_S32K1xx.h:267</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00125">clock_S32K1xx.h:125</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a4d3b20fb8d17b463d669650301aa1c07"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a4d3b20fb8d17b463d669650301aa1c07">clk_src_type_t</a></div><div class="ttdeci">clk_src_type_t</div><div class="ttdoc">Clock source type Implements clk_src_type_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00700">clock_S32K1xx.h:700</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0"><div class="ttname"><a href="clock___s32_k1xx_8h.html#ac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00349">clock_S32K1xx.h:349</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00687">clock_S32K1xx.h:687</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00496">clock_S32K1xx.h:496</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00499">clock_S32K1xx.h:499</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95"><div class="ttname"><a href="clock___s32_k1xx_8h.html#aa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00317">clock_S32K1xx.h:317</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00504">clock_S32K1xx.h:504</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00500">clock_S32K1xx.h:500</a></div></div>
<div class="ttc" id="structscg__clock__mode__config__t_html_af955facc83472e49c444cae2f5a4a40b"><div class="ttname"><a href="structscg__clock__mode__config__t.html#af955facc83472e49c444cae2f5a4a40b">scg_clock_mode_config_t::hccrConfig</a></div><div class="ttdeci">scg_system_clock_config_t hccrConfig</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00552">clock_S32K1xx.h:552</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00259">clock_S32K1xx.h:259</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a43d3ab0f23ea78a531ba41d5e0dbc534a7cde15a9dcc26cb01ad473cdfb8e526c">NO_CLOCK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00714">clock_S32K1xx.h:714</a></div></div>
<div class="ttc" id="_s32_k116__features_8h_html_a64124f27cd745ac7c837469f9391f728"><div class="ttname"><a href="_s32_k116__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a></div><div class="ttdeci">clock_names_t</div><div class="ttdoc">Clock names. </div><div class="ttdef"><b>Definition:</b> <a href="_s32_k116__features_8h_source.html#l00772">S32K116_features.h:772</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html_a51d89a8c672e71d2091a843cdba679e6"><div class="ttname"><a href="structsim__trace__clock__config__t.html#a51d89a8c672e71d2091a843cdba679e6">sim_trace_clock_config_t::initialize</a></div><div class="ttdeci">bool initialize</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00212">clock_S32K1xx.h:212</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_a47cba394150e3e2142a7e43cce167f63"><div class="ttname"><a href="clock___s32_k1xx_8h.html#a47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></div><div class="ttdeci">uint8_t peripheral_clock_source_t</div><div class="ttdoc">PCC clock source select Implements peripheral_clock_source_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00585">clock_S32K1xx.h:585</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00109">clock_S32K1xx.h:109</a></div></div>
<div class="ttc" id="group__clock__manager__s32k1xx_html_ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d"><div class="ttname"><a href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00129">clock_S32K1xx.h:129</a></div></div>
<div class="ttc" id="structscg__system__clock__config__t_html_a0fe8ce6fa35e90ee50681bbb766260de"><div class="ttname"><a href="structscg__system__clock__config__t.html#a0fe8ce6fa35e90ee50681bbb766260de">scg_system_clock_config_t::divBus</a></div><div class="ttdeci">scg_system_clock_div_t divBus</div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00280">clock_S32K1xx.h:280</a></div></div>
<div class="ttc" id="structsim__trace__clock__config__t_html"><div class="ttname"><a href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a></div><div class="ttdoc">SIM Debug Trace clock configuration. Implements sim_trace_clock_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00210">clock_S32K1xx.h:210</a></div></div>
<div class="ttc" id="clock___s32_k1xx_8h_html_af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7"><div class="ttname"><a href="clock___s32_k1xx_8h.html#af3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a></div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00616">clock_S32K1xx.h:616</a></div></div>
<div class="ttc" id="structsys__clk__config__t_html"><div class="ttname"><a href="structsys__clk__config__t.html">sys_clk_config_t</a></div><div class="ttdoc">System clock configuration. Implements sys_clk_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00745">clock_S32K1xx.h:745</a></div></div>
<div class="ttc" id="structpcc__config__t_html"><div class="ttname"><a href="structpcc__config__t.html">pcc_config_t</a></div><div class="ttdoc">PCC configuration. Implements pcc_config_t_Class. </div><div class="ttdef"><b>Definition:</b> <a href="clock___s32_k1xx_8h_source.html#l00647">clock_S32K1xx.h:647</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_83c4f67939b2e50b6dc50fe3fc259b2d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0d0886e2fcbb253e2697226899070bee.html">src</a></li><li class="navelem"><a class="el" href="dir_fabe7cef5eb596f3f4eb5b80b53a4eaa.html">clock</a></li><li class="navelem"><a class="el" href="dir_6d94145b06899adf2babfc5a0f9ab6ac.html">S32K1xx</a></li><li class="navelem"><a class="el" href="clock___s32_k1xx_8h.html">clock_S32K1xx.h</a></li>
    <li class="footer">Generated on Thu Feb 8 2018 15:07:04 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
