{"top":"global.resnet3_1",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},{
              "type":["Record",[
                ["en","BitIn"],
                ["reset","BitIn"],
                ["out",["Array",32,"Bit"]],
                ["overflow","Bit"]
              ]],
              "instances":{
                "add":{
                  "genref":"coreir.add",
                  "genargs":{"width":["Int",32]}
                },
                "and$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "and$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
                },
                "count$c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "count$clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
                },
                "inc":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000001"]}
                },
                "max":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
                },
                "resetOr$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "resetOr$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
                },
                "ult":{
                  "genref":"coreir.ult",
                  "genargs":{"width":["Int",32]}
                }
              },
              "connections":[
                ["count$reg0.out","add.in0"],
                ["inc.out","add.in1"],
                ["count$enMux.in1","add.out"],
                ["ult.in1","add.out"],
                ["and$lut$lut.bit.in.2","and$c0.out"],
                ["ult.out","and$lut$lut.bit.in.0"],
                ["self.en","and$lut$lut.bit.in.1"],
                ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
                ["self.overflow","and$lut$lut.bit.out"],
                ["count$clrMux.in1","count$c0.out"],
                ["count$enMux.out","count$clrMux.in0"],
                ["count$reg0.in","count$clrMux.out"],
                ["resetOr$lut$lut.bit.out","count$clrMux.sel"],
                ["count$reg0.out","count$enMux.in0"],
                ["self.en","count$enMux.sel"],
                ["self.out","count$reg0.out"],
                ["ult.in0","max.out"],
                ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
                ["self.reset","resetOr$lut$lut.bit.in.1"]
              ]
            }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",32,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000658"]}
          },
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006920"]}
          },
          "_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U123$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U126$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U129$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U132$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U135$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U138$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U141$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U144$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U123$reg0.in","_U124.out"],
          ["coeff_U126$reg0.in","_U127.out"],
          ["coeff_U129$reg0.in","_U130.out"],
          ["coeff_U132$reg0.in","_U133.out"],
          ["coeff_U135$reg0.in","_U136.out"],
          ["coeff_U138$reg0.in","_U139.out"],
          ["coeff_U141$reg0.in","_U142.out"],
          ["coeff_U144$reg0.in","_U145.out"],
          ["mul_d0__U122.out","add_all__U147.in0"],
          ["mul_d1__U125.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["mul_d2__U128.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d3__U131.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["mul_d4__U134.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d5__U137.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d6__U140.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d7__U143.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["const_term_U146.out","add_all__U154.in1"],
          ["self.out","add_all__U154.out"],
          ["self.clk","coeff_U123$reg0.clk"],
          ["mul_d0__U122.in0","coeff_U123$reg0.out"],
          ["self.clk","coeff_U126$reg0.clk"],
          ["mul_d1__U125.in0","coeff_U126$reg0.out"],
          ["self.clk","coeff_U129$reg0.clk"],
          ["mul_d2__U128.in0","coeff_U129$reg0.out"],
          ["self.clk","coeff_U132$reg0.clk"],
          ["mul_d3__U131.in0","coeff_U132$reg0.out"],
          ["self.clk","coeff_U135$reg0.clk"],
          ["mul_d4__U134.in0","coeff_U135$reg0.out"],
          ["self.clk","coeff_U138$reg0.clk"],
          ["mul_d5__U137.in0","coeff_U138$reg0.out"],
          ["self.clk","coeff_U141$reg0.clk"],
          ["mul_d6__U140.in0","coeff_U141$reg0.out"],
          ["self.clk","coeff_U144$reg0.clk"],
          ["mul_d7__U143.in0","coeff_U144$reg0.out"],
          ["self.d.0","mul_d0__U122.in1"],
          ["self.d.1","mul_d1__U125.in1"],
          ["self.d.2","mul_d2__U128.in1"],
          ["self.d.3","mul_d3__U131.in1"],
          ["self.d.4","mul_d4__U134.in1"],
          ["self.d.5","mul_d5__U137.in1"],
          ["self.d.6","mul_d6__U140.in1"],
          ["self.d.7","mul_d7__U143.in1"]
        ]
      },
      "aff__U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U224$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U227$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U230$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U233$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U236$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U224$reg0.in","_U225.out"],
          ["coeff_U227$reg0.in","_U228.out"],
          ["coeff_U230$reg0.in","_U231.out"],
          ["coeff_U233$reg0.in","_U234.out"],
          ["coeff_U236$reg0.in","_U237.out"],
          ["mul_d0__U223.out","add_all__U239.in0"],
          ["mul_d1__U226.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["mul_d2__U229.out","add_all__U240.in1"],
          ["add_all__U241.in0","add_all__U240.out"],
          ["mul_d3__U232.out","add_all__U241.in1"],
          ["add_all__U242.in0","add_all__U241.out"],
          ["mul_d4__U235.out","add_all__U242.in1"],
          ["add_all__U243.in0","add_all__U242.out"],
          ["const_term_U238.out","add_all__U243.in1"],
          ["self.out","add_all__U243.out"],
          ["self.clk","coeff_U224$reg0.clk"],
          ["mul_d0__U223.in0","coeff_U224$reg0.out"],
          ["self.clk","coeff_U227$reg0.clk"],
          ["mul_d1__U226.in0","coeff_U227$reg0.out"],
          ["self.clk","coeff_U230$reg0.clk"],
          ["mul_d2__U229.in0","coeff_U230$reg0.out"],
          ["self.clk","coeff_U233$reg0.clk"],
          ["mul_d3__U232.in0","coeff_U233$reg0.out"],
          ["self.clk","coeff_U236$reg0.clk"],
          ["mul_d4__U235.in0","coeff_U236$reg0.out"],
          ["self.d.0","mul_d0__U223.in1"],
          ["self.d.1","mul_d1__U226.in1"],
          ["self.d.2","mul_d2__U229.in1"],
          ["self.d.3","mul_d3__U232.in1"],
          ["self.d.4","mul_d4__U235.in1"]
        ]
      },
      "aff__U257":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U259$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U262$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U265$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U268$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U271$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U259$reg0.in","_U260.out"],
          ["coeff_U262$reg0.in","_U263.out"],
          ["coeff_U265$reg0.in","_U266.out"],
          ["coeff_U268$reg0.in","_U269.out"],
          ["coeff_U271$reg0.in","_U272.out"],
          ["mul_d0__U258.out","add_all__U274.in0"],
          ["mul_d1__U261.out","add_all__U274.in1"],
          ["add_all__U275.in0","add_all__U274.out"],
          ["mul_d2__U264.out","add_all__U275.in1"],
          ["add_all__U276.in0","add_all__U275.out"],
          ["mul_d3__U267.out","add_all__U276.in1"],
          ["add_all__U277.in0","add_all__U276.out"],
          ["mul_d4__U270.out","add_all__U277.in1"],
          ["add_all__U278.in0","add_all__U277.out"],
          ["const_term_U273.out","add_all__U278.in1"],
          ["self.out","add_all__U278.out"],
          ["self.clk","coeff_U259$reg0.clk"],
          ["mul_d0__U258.in0","coeff_U259$reg0.out"],
          ["self.clk","coeff_U262$reg0.clk"],
          ["mul_d1__U261.in0","coeff_U262$reg0.out"],
          ["self.clk","coeff_U265$reg0.clk"],
          ["mul_d2__U264.in0","coeff_U265$reg0.out"],
          ["self.clk","coeff_U268$reg0.clk"],
          ["mul_d3__U267.in0","coeff_U268$reg0.out"],
          ["self.clk","coeff_U271$reg0.clk"],
          ["mul_d4__U270.in0","coeff_U271$reg0.out"],
          ["self.d.0","mul_d0__U258.in1"],
          ["self.d.1","mul_d1__U261.in1"],
          ["self.d.2","mul_d2__U264.in1"],
          ["self.d.3","mul_d3__U267.in1"],
          ["self.d.4","mul_d4__U270.in1"]
        ]
      },
      "aff__U281":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",10,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U283$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U286$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U289$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U292$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U295$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U298$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U301$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U304$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U307$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U310$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d9__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U283$reg0.in","_U284.out"],
          ["coeff_U286$reg0.in","_U287.out"],
          ["coeff_U289$reg0.in","_U290.out"],
          ["coeff_U292$reg0.in","_U293.out"],
          ["coeff_U295$reg0.in","_U296.out"],
          ["coeff_U298$reg0.in","_U299.out"],
          ["coeff_U301$reg0.in","_U302.out"],
          ["coeff_U304$reg0.in","_U305.out"],
          ["coeff_U307$reg0.in","_U308.out"],
          ["coeff_U310$reg0.in","_U311.out"],
          ["mul_d0__U282.out","add_all__U313.in0"],
          ["mul_d1__U285.out","add_all__U313.in1"],
          ["add_all__U314.in0","add_all__U313.out"],
          ["mul_d2__U288.out","add_all__U314.in1"],
          ["add_all__U315.in0","add_all__U314.out"],
          ["mul_d3__U291.out","add_all__U315.in1"],
          ["add_all__U316.in0","add_all__U315.out"],
          ["mul_d4__U294.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["mul_d5__U297.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["mul_d6__U300.out","add_all__U318.in1"],
          ["add_all__U319.in0","add_all__U318.out"],
          ["mul_d7__U303.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["mul_d8__U306.out","add_all__U320.in1"],
          ["add_all__U321.in0","add_all__U320.out"],
          ["mul_d9__U309.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["const_term_U312.out","add_all__U322.in1"],
          ["self.out","add_all__U322.out"],
          ["self.clk","coeff_U283$reg0.clk"],
          ["mul_d0__U282.in0","coeff_U283$reg0.out"],
          ["self.clk","coeff_U286$reg0.clk"],
          ["mul_d1__U285.in0","coeff_U286$reg0.out"],
          ["self.clk","coeff_U289$reg0.clk"],
          ["mul_d2__U288.in0","coeff_U289$reg0.out"],
          ["self.clk","coeff_U292$reg0.clk"],
          ["mul_d3__U291.in0","coeff_U292$reg0.out"],
          ["self.clk","coeff_U295$reg0.clk"],
          ["mul_d4__U294.in0","coeff_U295$reg0.out"],
          ["self.clk","coeff_U298$reg0.clk"],
          ["mul_d5__U297.in0","coeff_U298$reg0.out"],
          ["self.clk","coeff_U301$reg0.clk"],
          ["mul_d6__U300.in0","coeff_U301$reg0.out"],
          ["self.clk","coeff_U304$reg0.clk"],
          ["mul_d7__U303.in0","coeff_U304$reg0.out"],
          ["self.clk","coeff_U307$reg0.clk"],
          ["mul_d8__U306.in0","coeff_U307$reg0.out"],
          ["self.clk","coeff_U310$reg0.clk"],
          ["mul_d9__U309.in0","coeff_U310$reg0.out"],
          ["self.d.0","mul_d0__U282.in1"],
          ["self.d.1","mul_d1__U285.in1"],
          ["self.d.2","mul_d2__U288.in1"],
          ["self.d.3","mul_d3__U291.in1"],
          ["self.d.4","mul_d4__U294.in1"],
          ["self.d.5","mul_d5__U297.in1"],
          ["self.d.6","mul_d6__U300.in1"],
          ["self.d.7","mul_d7__U303.in1"],
          ["self.d.8","mul_d8__U306.in1"],
          ["self.d.9","mul_d9__U309.in1"]
        ]
      },
      "aff__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U38$reg0.in","_U39.out"],
          ["coeff_U41$reg0.in","_U42.out"],
          ["coeff_U44$reg0.in","_U45.out"],
          ["coeff_U47$reg0.in","_U48.out"],
          ["mul_d0__U37.out","add_all__U50.in0"],
          ["mul_d1__U40.out","add_all__U50.in1"],
          ["add_all__U51.in0","add_all__U50.out"],
          ["mul_d2__U43.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d3__U46.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["const_term_U49.out","add_all__U53.in1"],
          ["self.out","add_all__U53.out"],
          ["self.clk","coeff_U38$reg0.clk"],
          ["mul_d0__U37.in0","coeff_U38$reg0.out"],
          ["self.clk","coeff_U41$reg0.clk"],
          ["mul_d1__U40.in0","coeff_U41$reg0.out"],
          ["self.clk","coeff_U44$reg0.clk"],
          ["mul_d2__U43.in0","coeff_U44$reg0.out"],
          ["self.clk","coeff_U47$reg0.clk"],
          ["mul_d3__U46.in0","coeff_U47$reg0.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U40.in1"],
          ["self.d.2","mul_d2__U43.in1"],
          ["self.d.3","mul_d3__U46.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",10,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U373$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U376$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U379$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U382$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U385$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U388$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U391$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U394$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U397$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U400$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d9__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U373$reg0.in","_U374.out"],
          ["coeff_U376$reg0.in","_U377.out"],
          ["coeff_U379$reg0.in","_U380.out"],
          ["coeff_U382$reg0.in","_U383.out"],
          ["coeff_U385$reg0.in","_U386.out"],
          ["coeff_U388$reg0.in","_U389.out"],
          ["coeff_U391$reg0.in","_U392.out"],
          ["coeff_U394$reg0.in","_U395.out"],
          ["coeff_U397$reg0.in","_U398.out"],
          ["coeff_U400$reg0.in","_U401.out"],
          ["mul_d0__U372.out","add_all__U403.in0"],
          ["mul_d1__U375.out","add_all__U403.in1"],
          ["add_all__U404.in0","add_all__U403.out"],
          ["mul_d2__U378.out","add_all__U404.in1"],
          ["add_all__U405.in0","add_all__U404.out"],
          ["mul_d3__U381.out","add_all__U405.in1"],
          ["add_all__U406.in0","add_all__U405.out"],
          ["mul_d4__U384.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["mul_d5__U387.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["mul_d6__U390.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["mul_d7__U393.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d8__U396.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d9__U399.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["const_term_U402.out","add_all__U412.in1"],
          ["self.out","add_all__U412.out"],
          ["self.clk","coeff_U373$reg0.clk"],
          ["mul_d0__U372.in0","coeff_U373$reg0.out"],
          ["self.clk","coeff_U376$reg0.clk"],
          ["mul_d1__U375.in0","coeff_U376$reg0.out"],
          ["self.clk","coeff_U379$reg0.clk"],
          ["mul_d2__U378.in0","coeff_U379$reg0.out"],
          ["self.clk","coeff_U382$reg0.clk"],
          ["mul_d3__U381.in0","coeff_U382$reg0.out"],
          ["self.clk","coeff_U385$reg0.clk"],
          ["mul_d4__U384.in0","coeff_U385$reg0.out"],
          ["self.clk","coeff_U388$reg0.clk"],
          ["mul_d5__U387.in0","coeff_U388$reg0.out"],
          ["self.clk","coeff_U391$reg0.clk"],
          ["mul_d6__U390.in0","coeff_U391$reg0.out"],
          ["self.clk","coeff_U394$reg0.clk"],
          ["mul_d7__U393.in0","coeff_U394$reg0.out"],
          ["self.clk","coeff_U397$reg0.clk"],
          ["mul_d8__U396.in0","coeff_U397$reg0.out"],
          ["self.clk","coeff_U400$reg0.clk"],
          ["mul_d9__U399.in0","coeff_U400$reg0.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U375.in1"],
          ["self.d.2","mul_d2__U378.in1"],
          ["self.d.3","mul_d3__U381.in1"],
          ["self.d.4","mul_d4__U384.in1"],
          ["self.d.5","mul_d5__U387.in1"],
          ["self.d.6","mul_d6__U390.in1"],
          ["self.d.7","mul_d7__U393.in1"],
          ["self.d.8","mul_d8__U396.in1"],
          ["self.d.9","mul_d9__U399.in1"]
        ]
      },
      "aff__U417":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U419$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U422$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U419$reg0.in","_U420.out"],
          ["coeff_U422$reg0.in","_U423.out"],
          ["mul_d0__U418.out","add_all__U425.in0"],
          ["mul_d1__U421.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["const_term_U424.out","add_all__U426.in1"],
          ["self.out","add_all__U426.out"],
          ["self.clk","coeff_U419$reg0.clk"],
          ["mul_d0__U418.in0","coeff_U419$reg0.out"],
          ["self.clk","coeff_U422$reg0.clk"],
          ["mul_d1__U421.in0","coeff_U422$reg0.out"],
          ["self.d.0","mul_d0__U418.in1"],
          ["self.d.1","mul_d1__U421.in1"]
        ]
      },
      "aff__U433":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U435$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U438$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U435$reg0.in","_U436.out"],
          ["coeff_U438$reg0.in","_U439.out"],
          ["mul_d0__U434.out","add_all__U441.in0"],
          ["mul_d1__U437.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["const_term_U440.out","add_all__U442.in1"],
          ["self.out","add_all__U442.out"],
          ["self.clk","coeff_U435$reg0.clk"],
          ["mul_d0__U434.in0","coeff_U435$reg0.out"],
          ["self.clk","coeff_U438$reg0.clk"],
          ["mul_d1__U437.in0","coeff_U438$reg0.out"],
          ["self.d.0","mul_d0__U434.in1"],
          ["self.d.1","mul_d1__U437.in1"]
        ]
      },
      "aff__U449":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U451$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U454$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U451$reg0.in","_U452.out"],
          ["coeff_U454$reg0.in","_U455.out"],
          ["mul_d0__U450.out","add_all__U457.in0"],
          ["mul_d1__U453.out","add_all__U457.in1"],
          ["add_all__U458.in0","add_all__U457.out"],
          ["const_term_U456.out","add_all__U458.in1"],
          ["self.out","add_all__U458.out"],
          ["self.clk","coeff_U451$reg0.clk"],
          ["mul_d0__U450.in0","coeff_U451$reg0.out"],
          ["self.clk","coeff_U454$reg0.clk"],
          ["mul_d1__U453.in0","coeff_U454$reg0.out"],
          ["self.d.0","mul_d0__U450.in1"],
          ["self.d.1","mul_d1__U453.in1"]
        ]
      },
      "aff__U465":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U467$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U470$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U467$reg0.in","_U468.out"],
          ["coeff_U470$reg0.in","_U471.out"],
          ["mul_d0__U466.out","add_all__U473.in0"],
          ["mul_d1__U469.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["const_term_U472.out","add_all__U474.in1"],
          ["self.out","add_all__U474.out"],
          ["self.clk","coeff_U467$reg0.clk"],
          ["mul_d0__U466.in0","coeff_U467$reg0.out"],
          ["self.clk","coeff_U470$reg0.clk"],
          ["mul_d1__U469.in0","coeff_U470$reg0.out"],
          ["self.d.0","mul_d0__U466.in1"],
          ["self.d.1","mul_d1__U469.in1"]
        ]
      },
      "aff__U481":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U483$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U486$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U483$reg0.in","_U484.out"],
          ["coeff_U486$reg0.in","_U487.out"],
          ["mul_d0__U482.out","add_all__U489.in0"],
          ["mul_d1__U485.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["const_term_U488.out","add_all__U490.in1"],
          ["self.out","add_all__U490.out"],
          ["self.clk","coeff_U483$reg0.clk"],
          ["mul_d0__U482.in0","coeff_U483$reg0.out"],
          ["self.clk","coeff_U486$reg0.clk"],
          ["mul_d1__U485.in0","coeff_U486$reg0.out"],
          ["self.d.0","mul_d0__U482.in1"],
          ["self.d.1","mul_d1__U485.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U499$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U502$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U499$reg0.in","_U500.out"],
          ["coeff_U502$reg0.in","_U503.out"],
          ["mul_d0__U498.out","add_all__U505.in0"],
          ["mul_d1__U501.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["const_term_U504.out","add_all__U506.in1"],
          ["self.out","add_all__U506.out"],
          ["self.clk","coeff_U499$reg0.clk"],
          ["mul_d0__U498.in0","coeff_U499$reg0.out"],
          ["self.clk","coeff_U502$reg0.clk"],
          ["mul_d1__U501.in0","coeff_U502$reg0.out"],
          ["self.d.0","mul_d0__U498.in1"],
          ["self.d.1","mul_d1__U501.in1"]
        ]
      },
      "aff__U513":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U515$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U518$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U515$reg0.in","_U516.out"],
          ["coeff_U518$reg0.in","_U519.out"],
          ["mul_d0__U514.out","add_all__U521.in0"],
          ["mul_d1__U517.out","add_all__U521.in1"],
          ["add_all__U522.in0","add_all__U521.out"],
          ["const_term_U520.out","add_all__U522.in1"],
          ["self.out","add_all__U522.out"],
          ["self.clk","coeff_U515$reg0.clk"],
          ["mul_d0__U514.in0","coeff_U515$reg0.out"],
          ["self.clk","coeff_U518$reg0.clk"],
          ["mul_d1__U517.in0","coeff_U518$reg0.out"],
          ["self.d.0","mul_d0__U514.in1"],
          ["self.d.1","mul_d1__U517.in1"]
        ]
      },
      "aff__U529":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U531$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U534$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U531$reg0.in","_U532.out"],
          ["coeff_U534$reg0.in","_U535.out"],
          ["mul_d0__U530.out","add_all__U537.in0"],
          ["mul_d1__U533.out","add_all__U537.in1"],
          ["add_all__U538.in0","add_all__U537.out"],
          ["const_term_U536.out","add_all__U538.in1"],
          ["self.out","add_all__U538.out"],
          ["self.clk","coeff_U531$reg0.clk"],
          ["mul_d0__U530.in0","coeff_U531$reg0.out"],
          ["self.clk","coeff_U534$reg0.clk"],
          ["mul_d1__U533.in0","coeff_U534$reg0.out"],
          ["self.d.0","mul_d0__U530.in1"],
          ["self.d.1","mul_d1__U533.in1"]
        ]
      },
      "aff__U544":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U546$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U549$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U552$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U555$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U558$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U561$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U564$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U567$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012d68"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U546$reg0.in","_U547.out"],
          ["coeff_U549$reg0.in","_U550.out"],
          ["coeff_U552$reg0.in","_U553.out"],
          ["coeff_U555$reg0.in","_U556.out"],
          ["coeff_U558$reg0.in","_U559.out"],
          ["coeff_U561$reg0.in","_U562.out"],
          ["coeff_U564$reg0.in","_U565.out"],
          ["coeff_U567$reg0.in","_U568.out"],
          ["mul_d0__U545.out","add_all__U570.in0"],
          ["mul_d1__U548.out","add_all__U570.in1"],
          ["add_all__U571.in0","add_all__U570.out"],
          ["mul_d2__U551.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["mul_d3__U554.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d4__U557.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d5__U560.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d6__U563.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["mul_d7__U566.out","add_all__U576.in1"],
          ["add_all__U577.in0","add_all__U576.out"],
          ["const_term_U569.out","add_all__U577.in1"],
          ["self.out","add_all__U577.out"],
          ["self.clk","coeff_U546$reg0.clk"],
          ["mul_d0__U545.in0","coeff_U546$reg0.out"],
          ["self.clk","coeff_U549$reg0.clk"],
          ["mul_d1__U548.in0","coeff_U549$reg0.out"],
          ["self.clk","coeff_U552$reg0.clk"],
          ["mul_d2__U551.in0","coeff_U552$reg0.out"],
          ["self.clk","coeff_U555$reg0.clk"],
          ["mul_d3__U554.in0","coeff_U555$reg0.out"],
          ["self.clk","coeff_U558$reg0.clk"],
          ["mul_d4__U557.in0","coeff_U558$reg0.out"],
          ["self.clk","coeff_U561$reg0.clk"],
          ["mul_d5__U560.in0","coeff_U561$reg0.out"],
          ["self.clk","coeff_U564$reg0.clk"],
          ["mul_d6__U563.in0","coeff_U564$reg0.out"],
          ["self.clk","coeff_U567$reg0.clk"],
          ["mul_d7__U566.in0","coeff_U567$reg0.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U548.in1"],
          ["self.d.2","mul_d2__U551.in1"],
          ["self.d.3","mul_d3__U554.in1"],
          ["self.d.4","mul_d4__U557.in1"],
          ["self.d.5","mul_d5__U560.in1"],
          ["self.d.6","mul_d6__U563.in1"],
          ["self.d.7","mul_d7__U566.in1"]
        ]
      },
      "aff__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000f0"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U58$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U61$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U76$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U79$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U58$reg0.in","_U59.out"],
          ["coeff_U61$reg0.in","_U62.out"],
          ["coeff_U64$reg0.in","_U65.out"],
          ["coeff_U67$reg0.in","_U68.out"],
          ["coeff_U70$reg0.in","_U71.out"],
          ["coeff_U73$reg0.in","_U74.out"],
          ["coeff_U76$reg0.in","_U77.out"],
          ["coeff_U79$reg0.in","_U80.out"],
          ["mul_d0__U57.out","add_all__U82.in0"],
          ["mul_d1__U60.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U63.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["mul_d3__U66.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d4__U69.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["mul_d5__U72.out","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["mul_d6__U75.out","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["mul_d7__U78.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["const_term_U81.out","add_all__U89.in1"],
          ["self.out","add_all__U89.out"],
          ["self.clk","coeff_U58$reg0.clk"],
          ["mul_d0__U57.in0","coeff_U58$reg0.out"],
          ["self.clk","coeff_U61$reg0.clk"],
          ["mul_d1__U60.in0","coeff_U61$reg0.out"],
          ["self.clk","coeff_U64$reg0.clk"],
          ["mul_d2__U63.in0","coeff_U64$reg0.out"],
          ["self.clk","coeff_U67$reg0.clk"],
          ["mul_d3__U66.in0","coeff_U67$reg0.out"],
          ["self.clk","coeff_U70$reg0.clk"],
          ["mul_d4__U69.in0","coeff_U70$reg0.out"],
          ["self.clk","coeff_U73$reg0.clk"],
          ["mul_d5__U72.in0","coeff_U73$reg0.out"],
          ["self.clk","coeff_U76$reg0.clk"],
          ["mul_d6__U75.in0","coeff_U76$reg0.out"],
          ["self.clk","coeff_U79$reg0.clk"],
          ["mul_d7__U78.in0","coeff_U79$reg0.out"],
          ["self.d.0","mul_d0__U57.in1"],
          ["self.d.1","mul_d1__U60.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U66.in1"],
          ["self.d.4","mul_d4__U69.in1"],
          ["self.d.5","mul_d5__U72.in1"],
          ["self.d.6","mul_d6__U75.in1"],
          ["self.d.7","mul_d7__U78.in1"]
        ]
      },
      "aff__U609":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U611$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U614$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U617$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U620$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U623$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U626$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U629$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U632$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U611$reg0.in","_U612.out"],
          ["coeff_U614$reg0.in","_U615.out"],
          ["coeff_U617$reg0.in","_U618.out"],
          ["coeff_U620$reg0.in","_U621.out"],
          ["coeff_U623$reg0.in","_U624.out"],
          ["coeff_U626$reg0.in","_U627.out"],
          ["coeff_U629$reg0.in","_U630.out"],
          ["coeff_U632$reg0.in","_U633.out"],
          ["mul_d0__U610.out","add_all__U635.in0"],
          ["mul_d1__U613.out","add_all__U635.in1"],
          ["add_all__U636.in0","add_all__U635.out"],
          ["mul_d2__U616.out","add_all__U636.in1"],
          ["add_all__U637.in0","add_all__U636.out"],
          ["mul_d3__U619.out","add_all__U637.in1"],
          ["add_all__U638.in0","add_all__U637.out"],
          ["mul_d4__U622.out","add_all__U638.in1"],
          ["add_all__U639.in0","add_all__U638.out"],
          ["mul_d5__U625.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d6__U628.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d7__U631.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["const_term_U634.out","add_all__U642.in1"],
          ["self.out","add_all__U642.out"],
          ["self.clk","coeff_U611$reg0.clk"],
          ["mul_d0__U610.in0","coeff_U611$reg0.out"],
          ["self.clk","coeff_U614$reg0.clk"],
          ["mul_d1__U613.in0","coeff_U614$reg0.out"],
          ["self.clk","coeff_U617$reg0.clk"],
          ["mul_d2__U616.in0","coeff_U617$reg0.out"],
          ["self.clk","coeff_U620$reg0.clk"],
          ["mul_d3__U619.in0","coeff_U620$reg0.out"],
          ["self.clk","coeff_U623$reg0.clk"],
          ["mul_d4__U622.in0","coeff_U623$reg0.out"],
          ["self.clk","coeff_U626$reg0.clk"],
          ["mul_d5__U625.in0","coeff_U626$reg0.out"],
          ["self.clk","coeff_U629$reg0.clk"],
          ["mul_d6__U628.in0","coeff_U629$reg0.out"],
          ["self.clk","coeff_U632$reg0.clk"],
          ["mul_d7__U631.in0","coeff_U632$reg0.out"],
          ["self.d.0","mul_d0__U610.in1"],
          ["self.d.1","mul_d1__U613.in1"],
          ["self.d.2","mul_d2__U616.in1"],
          ["self.d.3","mul_d3__U619.in1"],
          ["self.d.4","mul_d4__U622.in1"],
          ["self.d.5","mul_d5__U625.in1"],
          ["self.d.6","mul_d6__U628.in1"],
          ["self.d.7","mul_d7__U631.in1"]
        ]
      },
      "aff__U645":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U647$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U650$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U653$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U656$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff57"]}
          },
          "mul_d0__U646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U647$reg0.in","_U648.out"],
          ["coeff_U650$reg0.in","_U651.out"],
          ["coeff_U653$reg0.in","_U654.out"],
          ["coeff_U656$reg0.in","_U657.out"],
          ["mul_d0__U646.out","add_all__U659.in0"],
          ["mul_d1__U649.out","add_all__U659.in1"],
          ["add_all__U660.in0","add_all__U659.out"],
          ["mul_d2__U652.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["mul_d3__U655.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["const_term_U658.out","add_all__U662.in1"],
          ["self.out","add_all__U662.out"],
          ["self.clk","coeff_U647$reg0.clk"],
          ["mul_d0__U646.in0","coeff_U647$reg0.out"],
          ["self.clk","coeff_U650$reg0.clk"],
          ["mul_d1__U649.in0","coeff_U650$reg0.out"],
          ["self.clk","coeff_U653$reg0.clk"],
          ["mul_d2__U652.in0","coeff_U653$reg0.out"],
          ["self.clk","coeff_U656$reg0.clk"],
          ["mul_d3__U655.in0","coeff_U656$reg0.out"],
          ["self.d.0","mul_d0__U646.in1"],
          ["self.d.1","mul_d1__U649.in1"],
          ["self.d.2","mul_d2__U652.in1"],
          ["self.d.3","mul_d3__U655.in1"]
        ]
      },
      "aff__U672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U674$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U677$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U680$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U683$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U674$reg0.in","_U675.out"],
          ["coeff_U677$reg0.in","_U678.out"],
          ["coeff_U680$reg0.in","_U681.out"],
          ["coeff_U683$reg0.in","_U684.out"],
          ["mul_d0__U673.out","add_all__U686.in0"],
          ["mul_d1__U676.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["mul_d2__U679.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["mul_d3__U682.out","add_all__U688.in1"],
          ["add_all__U689.in0","add_all__U688.out"],
          ["const_term_U685.out","add_all__U689.in1"],
          ["self.out","add_all__U689.out"],
          ["self.clk","coeff_U674$reg0.clk"],
          ["mul_d0__U673.in0","coeff_U674$reg0.out"],
          ["self.clk","coeff_U677$reg0.clk"],
          ["mul_d1__U676.in0","coeff_U677$reg0.out"],
          ["self.clk","coeff_U680$reg0.clk"],
          ["mul_d2__U679.in0","coeff_U680$reg0.out"],
          ["self.clk","coeff_U683$reg0.clk"],
          ["mul_d3__U682.in0","coeff_U683$reg0.out"],
          ["self.d.0","mul_d0__U673.in1"],
          ["self.d.1","mul_d1__U676.in1"],
          ["self.d.2","mul_d2__U679.in1"],
          ["self.d.3","mul_d3__U682.in1"]
        ]
      },
      "aff__U693":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U695$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U698$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U701$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U704$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff58"]}
          },
          "mul_d0__U694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U695$reg0.in","_U696.out"],
          ["coeff_U698$reg0.in","_U699.out"],
          ["coeff_U701$reg0.in","_U702.out"],
          ["coeff_U704$reg0.in","_U705.out"],
          ["mul_d0__U694.out","add_all__U707.in0"],
          ["mul_d1__U697.out","add_all__U707.in1"],
          ["add_all__U708.in0","add_all__U707.out"],
          ["mul_d2__U700.out","add_all__U708.in1"],
          ["add_all__U709.in0","add_all__U708.out"],
          ["mul_d3__U703.out","add_all__U709.in1"],
          ["add_all__U710.in0","add_all__U709.out"],
          ["const_term_U706.out","add_all__U710.in1"],
          ["self.out","add_all__U710.out"],
          ["self.clk","coeff_U695$reg0.clk"],
          ["mul_d0__U694.in0","coeff_U695$reg0.out"],
          ["self.clk","coeff_U698$reg0.clk"],
          ["mul_d1__U697.in0","coeff_U698$reg0.out"],
          ["self.clk","coeff_U701$reg0.clk"],
          ["mul_d2__U700.in0","coeff_U701$reg0.out"],
          ["self.clk","coeff_U704$reg0.clk"],
          ["mul_d3__U703.in0","coeff_U704$reg0.out"],
          ["self.d.0","mul_d0__U694.in1"],
          ["self.d.1","mul_d1__U697.in1"],
          ["self.d.2","mul_d2__U700.in1"],
          ["self.d.3","mul_d3__U703.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000003a0"]}
          },
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U11$reg0.in","_U12.out"],
          ["coeff_U14$reg0.in","_U15.out"],
          ["coeff_U17$reg0.in","_U18.out"],
          ["coeff_U20$reg0.in","_U21.out"],
          ["mul_d0__U10.out","add_all__U23.in0"],
          ["mul_d1__U13.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["mul_d2__U16.out","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["mul_d3__U19.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U22.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["self.clk","coeff_U11$reg0.clk"],
          ["mul_d0__U10.in0","coeff_U11$reg0.out"],
          ["self.clk","coeff_U14$reg0.clk"],
          ["mul_d1__U13.in0","coeff_U14$reg0.out"],
          ["self.clk","coeff_U17$reg0.clk"],
          ["mul_d2__U16.in0","coeff_U17$reg0.out"],
          ["self.clk","coeff_U20$reg0.clk"],
          ["mul_d3__U19.in0","coeff_U20$reg0.out"],
          ["self.d.0","mul_d0__U10.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U16.in1"],
          ["self.d.3","mul_d3__U19.in1"]
        ]
      },
      "affine_controller__U221":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "affine_func$_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "affine_func$_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "affine_func$_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U224$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U227$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U230$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U233$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U236$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U246$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U246$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U247$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U247$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U248$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U248$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U249$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U249$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U250$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U250$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U251$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U251$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U252$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U252$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U253$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U253$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U254$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U254$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U255$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U255$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U244.out"],
          ["d_1_inc.in1","_U2441.out"],
          ["d_2_inc.in1","_U2442.out"],
          ["d_3_inc.in1","_U2443.out"],
          ["d_4_inc.in1","_U2444.out"],
          ["cmp_time.in1","_U245.out"],
          ["affine_func$coeff_U224$reg0.in","affine_func$_U225.out"],
          ["affine_func$coeff_U227$reg0.in","affine_func$_U228.out"],
          ["affine_func$coeff_U230$reg0.in","affine_func$_U231.out"],
          ["affine_func$coeff_U233$reg0.in","affine_func$_U234.out"],
          ["affine_func$coeff_U236$reg0.in","affine_func$_U237.out"],
          ["affine_func$mul_d0__U223.out","affine_func$add_all__U239.in0"],
          ["affine_func$mul_d1__U226.out","affine_func$add_all__U239.in1"],
          ["affine_func$add_all__U240.in0","affine_func$add_all__U239.out"],
          ["affine_func$mul_d2__U229.out","affine_func$add_all__U240.in1"],
          ["affine_func$add_all__U241.in0","affine_func$add_all__U240.out"],
          ["affine_func$mul_d3__U232.out","affine_func$add_all__U241.in1"],
          ["affine_func$add_all__U242.in0","affine_func$add_all__U241.out"],
          ["affine_func$mul_d4__U235.out","affine_func$add_all__U242.in1"],
          ["affine_func$add_all__U243.in0","affine_func$add_all__U242.out"],
          ["affine_func$const_term_U238.out","affine_func$add_all__U243.in1"],
          ["time_diff.in0","affine_func$add_all__U243.out"],
          ["self.clk","affine_func$coeff_U224$reg0.clk"],
          ["affine_func$mul_d0__U223.in0","affine_func$coeff_U224$reg0.out"],
          ["self.clk","affine_func$coeff_U227$reg0.clk"],
          ["affine_func$mul_d1__U226.in0","affine_func$coeff_U227$reg0.out"],
          ["self.clk","affine_func$coeff_U230$reg0.clk"],
          ["affine_func$mul_d2__U229.in0","affine_func$coeff_U230$reg0.out"],
          ["self.clk","affine_func$coeff_U233$reg0.clk"],
          ["affine_func$mul_d3__U232.in0","affine_func$coeff_U233$reg0.out"],
          ["self.clk","affine_func$coeff_U236$reg0.clk"],
          ["affine_func$mul_d4__U235.in0","affine_func$coeff_U236$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U223.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U226.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U229.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U232.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U235.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true6_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true5_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U246$lut$lut.bit.in.2","d_0_am__U246$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U246$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U246$lut$lut.bit.in.1"],
          ["d_0_am__U247$lut$lut.bit.in.0","d_0_am__U246$lut$lut.bit.out"],
          ["d_0_am__U247$lut$lut.bit.in.2","d_0_am__U247$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U247$lut$lut.bit.in.1"],
          ["d_0_am__U248$lut$lut.bit.in.0","d_0_am__U247$lut$lut.bit.out"],
          ["d_0_am__U248$lut$lut.bit.in.2","d_0_am__U248$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U248$lut$lut.bit.in.1"],
          ["d_0_am__U249$lut$lut.bit.in.0","d_0_am__U248$lut$lut.bit.out"],
          ["d_0_am__U249$lut$lut.bit.in.2","d_0_am__U249$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U249$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U249$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U250$lut$lut.bit.in.2","d_1_am__U250$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U250$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U250$lut$lut.bit.in.1"],
          ["d_1_am__U251$lut$lut.bit.in.0","d_1_am__U250$lut$lut.bit.out"],
          ["d_1_am__U251$lut$lut.bit.in.2","d_1_am__U251$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U251$lut$lut.bit.in.1"],
          ["d_1_am__U252$lut$lut.bit.in.0","d_1_am__U251$lut$lut.bit.out"],
          ["d_1_am__U252$lut$lut.bit.in.2","d_1_am__U252$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U252$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U252$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U253$lut$lut.bit.in.2","d_2_am__U253$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U253$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U253$lut$lut.bit.in.1"],
          ["d_2_am__U254$lut$lut.bit.in.0","d_2_am__U253$lut$lut.bit.out"],
          ["d_2_am__U254$lut$lut.bit.in.2","d_2_am__U254$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U254$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U254$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U255$lut$lut.bit.in.2","d_3_am__U255$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U255$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U255$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U255$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["true_lutcnst.bit.out","d_4_next_value.sel"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"]
        ]
      },
      "affine_controller__U280":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",10,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "affine_func$_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "affine_func$_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "affine_func$_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "affine_func$_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "affine_func$_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U283$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U286$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U289$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U292$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U295$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U298$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U301$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U304$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U307$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U310$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "affine_func$mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d7__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d8__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d9__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U325$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U325$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U326$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U326$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U327$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U327$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U328$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U328$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U329$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U329$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U330$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U330$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U331$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U331$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U332$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U332$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U333$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U333$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U334$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U334$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U335$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U335$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U336$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U336$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U337$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U337$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U338$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U338$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U339$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U339$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U340$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U340$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U341$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U341$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U342$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U342$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U343$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U343$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U344$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U344$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U345$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U345$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U346$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U346$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U347$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U347$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U348$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U348$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U349$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U349$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U350$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U350$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U351$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U351$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U352$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U352$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U353$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U353$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U354$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U354$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U355$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U355$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U356$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U356$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U357$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U357$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U358$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U358$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U359$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U359$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U360$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U360$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U361$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U361$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U362$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U362$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U363$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U363$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U364$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U364$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_am__U365$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U365$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_am__U366$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U366$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_am__U367$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_7_am__U367$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_7_am__U368$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_7_am__U368$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_am__U369$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_8_am__U369$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_8_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_8_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_8_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_8_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_9_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_9_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_9_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_9_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_9_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_9_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true10_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true11_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true9_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U323.out"],
          ["d_1_inc.in1","_U3231.out"],
          ["d_2_inc.in1","_U3232.out"],
          ["d_3_inc.in1","_U3233.out"],
          ["d_4_inc.in1","_U3234.out"],
          ["d_5_inc.in1","_U3235.out"],
          ["d_6_inc.in1","_U3236.out"],
          ["d_7_inc.in1","_U3237.out"],
          ["d_8_inc.in1","_U3238.out"],
          ["d_9_inc.in1","_U3239.out"],
          ["cmp_time.in1","_U324.out"],
          ["affine_func$coeff_U283$reg0.in","affine_func$_U284.out"],
          ["affine_func$coeff_U286$reg0.in","affine_func$_U287.out"],
          ["affine_func$coeff_U289$reg0.in","affine_func$_U290.out"],
          ["affine_func$coeff_U292$reg0.in","affine_func$_U293.out"],
          ["affine_func$coeff_U295$reg0.in","affine_func$_U296.out"],
          ["affine_func$coeff_U298$reg0.in","affine_func$_U299.out"],
          ["affine_func$coeff_U301$reg0.in","affine_func$_U302.out"],
          ["affine_func$coeff_U304$reg0.in","affine_func$_U305.out"],
          ["affine_func$coeff_U307$reg0.in","affine_func$_U308.out"],
          ["affine_func$coeff_U310$reg0.in","affine_func$_U311.out"],
          ["affine_func$mul_d0__U282.out","affine_func$add_all__U313.in0"],
          ["affine_func$mul_d1__U285.out","affine_func$add_all__U313.in1"],
          ["affine_func$add_all__U314.in0","affine_func$add_all__U313.out"],
          ["affine_func$mul_d2__U288.out","affine_func$add_all__U314.in1"],
          ["affine_func$add_all__U315.in0","affine_func$add_all__U314.out"],
          ["affine_func$mul_d3__U291.out","affine_func$add_all__U315.in1"],
          ["affine_func$add_all__U316.in0","affine_func$add_all__U315.out"],
          ["affine_func$mul_d4__U294.out","affine_func$add_all__U316.in1"],
          ["affine_func$add_all__U317.in0","affine_func$add_all__U316.out"],
          ["affine_func$mul_d5__U297.out","affine_func$add_all__U317.in1"],
          ["affine_func$add_all__U318.in0","affine_func$add_all__U317.out"],
          ["affine_func$mul_d6__U300.out","affine_func$add_all__U318.in1"],
          ["affine_func$add_all__U319.in0","affine_func$add_all__U318.out"],
          ["affine_func$mul_d7__U303.out","affine_func$add_all__U319.in1"],
          ["affine_func$add_all__U320.in0","affine_func$add_all__U319.out"],
          ["affine_func$mul_d8__U306.out","affine_func$add_all__U320.in1"],
          ["affine_func$add_all__U321.in0","affine_func$add_all__U320.out"],
          ["affine_func$mul_d9__U309.out","affine_func$add_all__U321.in1"],
          ["affine_func$add_all__U322.in0","affine_func$add_all__U321.out"],
          ["affine_func$const_term_U312.out","affine_func$add_all__U322.in1"],
          ["time_diff.in0","affine_func$add_all__U322.out"],
          ["self.clk","affine_func$coeff_U283$reg0.clk"],
          ["affine_func$mul_d0__U282.in0","affine_func$coeff_U283$reg0.out"],
          ["self.clk","affine_func$coeff_U286$reg0.clk"],
          ["affine_func$mul_d1__U285.in0","affine_func$coeff_U286$reg0.out"],
          ["self.clk","affine_func$coeff_U289$reg0.clk"],
          ["affine_func$mul_d2__U288.in0","affine_func$coeff_U289$reg0.out"],
          ["self.clk","affine_func$coeff_U292$reg0.clk"],
          ["affine_func$mul_d3__U291.in0","affine_func$coeff_U292$reg0.out"],
          ["self.clk","affine_func$coeff_U295$reg0.clk"],
          ["affine_func$mul_d4__U294.in0","affine_func$coeff_U295$reg0.out"],
          ["self.clk","affine_func$coeff_U298$reg0.clk"],
          ["affine_func$mul_d5__U297.in0","affine_func$coeff_U298$reg0.out"],
          ["self.clk","affine_func$coeff_U301$reg0.clk"],
          ["affine_func$mul_d6__U300.in0","affine_func$coeff_U301$reg0.out"],
          ["self.clk","affine_func$coeff_U304$reg0.clk"],
          ["affine_func$mul_d7__U303.in0","affine_func$coeff_U304$reg0.out"],
          ["self.clk","affine_func$coeff_U307$reg0.clk"],
          ["affine_func$mul_d8__U306.in0","affine_func$coeff_U307$reg0.out"],
          ["self.clk","affine_func$coeff_U310$reg0.clk"],
          ["affine_func$mul_d9__U309.in0","affine_func$coeff_U310$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U282.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U285.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U288.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U291.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U294.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U297.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U300.in1"],
          ["d_7_reg$reg0.out","affine_func$mul_d7__U303.in1"],
          ["d_8_reg$reg0.out","affine_func$mul_d8__U306.in1"],
          ["d_9_reg$reg0.out","affine_func$mul_d9__U309.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["d_7_reg$enMux.sel","cmp_time.out"],
          ["d_8_reg$enMux.sel","cmp_time.out"],
          ["d_9_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true11_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true10_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U325$lut$lut.bit.in.2","d_0_am__U325$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U325$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U325$lut$lut.bit.in.1"],
          ["d_0_am__U326$lut$lut.bit.in.0","d_0_am__U325$lut$lut.bit.out"],
          ["d_0_am__U326$lut$lut.bit.in.2","d_0_am__U326$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U326$lut$lut.bit.in.1"],
          ["d_0_am__U327$lut$lut.bit.in.0","d_0_am__U326$lut$lut.bit.out"],
          ["d_0_am__U327$lut$lut.bit.in.2","d_0_am__U327$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U327$lut$lut.bit.in.1"],
          ["d_0_am__U328$lut$lut.bit.in.0","d_0_am__U327$lut$lut.bit.out"],
          ["d_0_am__U328$lut$lut.bit.in.2","d_0_am__U328$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U328$lut$lut.bit.in.1"],
          ["d_0_am__U329$lut$lut.bit.in.0","d_0_am__U328$lut$lut.bit.out"],
          ["d_0_am__U329$lut$lut.bit.in.2","d_0_am__U329$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U329$lut$lut.bit.in.1"],
          ["d_0_am__U330$lut$lut.bit.in.0","d_0_am__U329$lut$lut.bit.out"],
          ["d_0_am__U330$lut$lut.bit.in.2","d_0_am__U330$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U330$lut$lut.bit.in.1"],
          ["d_0_am__U331$lut$lut.bit.in.0","d_0_am__U330$lut$lut.bit.out"],
          ["d_0_am__U331$lut$lut.bit.in.2","d_0_am__U331$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_0_am__U331$lut$lut.bit.in.1"],
          ["d_0_am__U332$lut$lut.bit.in.0","d_0_am__U331$lut$lut.bit.out"],
          ["d_0_am__U332$lut$lut.bit.in.2","d_0_am__U332$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_0_am__U332$lut$lut.bit.in.1"],
          ["d_0_am__U333$lut$lut.bit.in.0","d_0_am__U332$lut$lut.bit.out"],
          ["d_0_am__U333$lut$lut.bit.in.2","d_0_am__U333$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_0_am__U333$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U333$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U334$lut$lut.bit.in.2","d_1_am__U334$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U334$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U334$lut$lut.bit.in.1"],
          ["d_1_am__U335$lut$lut.bit.in.0","d_1_am__U334$lut$lut.bit.out"],
          ["d_1_am__U335$lut$lut.bit.in.2","d_1_am__U335$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U335$lut$lut.bit.in.1"],
          ["d_1_am__U336$lut$lut.bit.in.0","d_1_am__U335$lut$lut.bit.out"],
          ["d_1_am__U336$lut$lut.bit.in.2","d_1_am__U336$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U336$lut$lut.bit.in.1"],
          ["d_1_am__U337$lut$lut.bit.in.0","d_1_am__U336$lut$lut.bit.out"],
          ["d_1_am__U337$lut$lut.bit.in.2","d_1_am__U337$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U337$lut$lut.bit.in.1"],
          ["d_1_am__U338$lut$lut.bit.in.0","d_1_am__U337$lut$lut.bit.out"],
          ["d_1_am__U338$lut$lut.bit.in.2","d_1_am__U338$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U338$lut$lut.bit.in.1"],
          ["d_1_am__U339$lut$lut.bit.in.0","d_1_am__U338$lut$lut.bit.out"],
          ["d_1_am__U339$lut$lut.bit.in.2","d_1_am__U339$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_1_am__U339$lut$lut.bit.in.1"],
          ["d_1_am__U340$lut$lut.bit.in.0","d_1_am__U339$lut$lut.bit.out"],
          ["d_1_am__U340$lut$lut.bit.in.2","d_1_am__U340$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_1_am__U340$lut$lut.bit.in.1"],
          ["d_1_am__U341$lut$lut.bit.in.0","d_1_am__U340$lut$lut.bit.out"],
          ["d_1_am__U341$lut$lut.bit.in.2","d_1_am__U341$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_1_am__U341$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U341$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U342$lut$lut.bit.in.2","d_2_am__U342$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U342$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U342$lut$lut.bit.in.1"],
          ["d_2_am__U343$lut$lut.bit.in.0","d_2_am__U342$lut$lut.bit.out"],
          ["d_2_am__U343$lut$lut.bit.in.2","d_2_am__U343$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U343$lut$lut.bit.in.1"],
          ["d_2_am__U344$lut$lut.bit.in.0","d_2_am__U343$lut$lut.bit.out"],
          ["d_2_am__U344$lut$lut.bit.in.2","d_2_am__U344$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U344$lut$lut.bit.in.1"],
          ["d_2_am__U345$lut$lut.bit.in.0","d_2_am__U344$lut$lut.bit.out"],
          ["d_2_am__U345$lut$lut.bit.in.2","d_2_am__U345$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U345$lut$lut.bit.in.1"],
          ["d_2_am__U346$lut$lut.bit.in.0","d_2_am__U345$lut$lut.bit.out"],
          ["d_2_am__U346$lut$lut.bit.in.2","d_2_am__U346$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_2_am__U346$lut$lut.bit.in.1"],
          ["d_2_am__U347$lut$lut.bit.in.0","d_2_am__U346$lut$lut.bit.out"],
          ["d_2_am__U347$lut$lut.bit.in.2","d_2_am__U347$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_2_am__U347$lut$lut.bit.in.1"],
          ["d_2_am__U348$lut$lut.bit.in.0","d_2_am__U347$lut$lut.bit.out"],
          ["d_2_am__U348$lut$lut.bit.in.2","d_2_am__U348$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_2_am__U348$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U348$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U349$lut$lut.bit.in.2","d_3_am__U349$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U349$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U349$lut$lut.bit.in.1"],
          ["d_3_am__U350$lut$lut.bit.in.0","d_3_am__U349$lut$lut.bit.out"],
          ["d_3_am__U350$lut$lut.bit.in.2","d_3_am__U350$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U350$lut$lut.bit.in.1"],
          ["d_3_am__U351$lut$lut.bit.in.0","d_3_am__U350$lut$lut.bit.out"],
          ["d_3_am__U351$lut$lut.bit.in.2","d_3_am__U351$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U351$lut$lut.bit.in.1"],
          ["d_3_am__U352$lut$lut.bit.in.0","d_3_am__U351$lut$lut.bit.out"],
          ["d_3_am__U352$lut$lut.bit.in.2","d_3_am__U352$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_3_am__U352$lut$lut.bit.in.1"],
          ["d_3_am__U353$lut$lut.bit.in.0","d_3_am__U352$lut$lut.bit.out"],
          ["d_3_am__U353$lut$lut.bit.in.2","d_3_am__U353$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_3_am__U353$lut$lut.bit.in.1"],
          ["d_3_am__U354$lut$lut.bit.in.0","d_3_am__U353$lut$lut.bit.out"],
          ["d_3_am__U354$lut$lut.bit.in.2","d_3_am__U354$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_3_am__U354$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U354$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U355$lut$lut.bit.in.2","d_4_am__U355$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U355$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U355$lut$lut.bit.in.1"],
          ["d_4_am__U356$lut$lut.bit.in.0","d_4_am__U355$lut$lut.bit.out"],
          ["d_4_am__U356$lut$lut.bit.in.2","d_4_am__U356$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U356$lut$lut.bit.in.1"],
          ["d_4_am__U357$lut$lut.bit.in.0","d_4_am__U356$lut$lut.bit.out"],
          ["d_4_am__U357$lut$lut.bit.in.2","d_4_am__U357$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_4_am__U357$lut$lut.bit.in.1"],
          ["d_4_am__U358$lut$lut.bit.in.0","d_4_am__U357$lut$lut.bit.out"],
          ["d_4_am__U358$lut$lut.bit.in.2","d_4_am__U358$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_4_am__U358$lut$lut.bit.in.1"],
          ["d_4_am__U359$lut$lut.bit.in.0","d_4_am__U358$lut$lut.bit.out"],
          ["d_4_am__U359$lut$lut.bit.in.2","d_4_am__U359$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_4_am__U359$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U359$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U360$lut$lut.bit.in.2","d_5_am__U360$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U360$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U360$lut$lut.bit.in.1"],
          ["d_5_am__U361$lut$lut.bit.in.0","d_5_am__U360$lut$lut.bit.out"],
          ["d_5_am__U361$lut$lut.bit.in.2","d_5_am__U361$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_5_am__U361$lut$lut.bit.in.1"],
          ["d_5_am__U362$lut$lut.bit.in.0","d_5_am__U361$lut$lut.bit.out"],
          ["d_5_am__U362$lut$lut.bit.in.2","d_5_am__U362$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_5_am__U362$lut$lut.bit.in.1"],
          ["d_5_am__U363$lut$lut.bit.in.0","d_5_am__U362$lut$lut.bit.out"],
          ["d_5_am__U363$lut$lut.bit.in.2","d_5_am__U363$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_5_am__U363$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U363$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_am__U364$lut$lut.bit.in.2","d_6_am__U364$c0_lutcnst.bit.out"],
          ["true7_lutcnst.bit.out","d_6_am__U364$lut$lut.bit.in.0"],
          ["d_7_at_max.out","d_6_am__U364$lut$lut.bit.in.1"],
          ["d_6_am__U365$lut$lut.bit.in.0","d_6_am__U364$lut$lut.bit.out"],
          ["d_6_am__U365$lut$lut.bit.in.2","d_6_am__U365$c0_lutcnst.bit.out"],
          ["d_8_at_max.out","d_6_am__U365$lut$lut.bit.in.1"],
          ["d_6_am__U366$lut$lut.bit.in.0","d_6_am__U365$lut$lut.bit.out"],
          ["d_6_am__U366$lut$lut.bit.in.2","d_6_am__U366$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_6_am__U366$lut$lut.bit.in.1"],
          ["d_6_next_value.sel","d_6_am__U366$lut$lut.bit.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"],
          ["d_7_am__U367$lut$lut.bit.in.2","d_7_am__U367$c0_lutcnst.bit.out"],
          ["true8_lutcnst.bit.out","d_7_am__U367$lut$lut.bit.in.0"],
          ["d_8_at_max.out","d_7_am__U367$lut$lut.bit.in.1"],
          ["d_7_am__U368$lut$lut.bit.in.0","d_7_am__U367$lut$lut.bit.out"],
          ["d_7_am__U368$lut$lut.bit.in.2","d_7_am__U368$c0_lutcnst.bit.out"],
          ["d_9_at_max.out","d_7_am__U368$lut$lut.bit.in.1"],
          ["d_7_next_value.sel","d_7_am__U368$lut$lut.bit.out"],
          ["d_7_reg$reg0.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg$reg0.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg$reg0.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg$enMux.in1","d_7_next_value.out"],
          ["d_7_reg$clrMux.in1","d_7_reg$c0.out"],
          ["d_7_reg$enMux.out","d_7_reg$clrMux.in0"],
          ["d_7_reg$reg0.in","d_7_reg$clrMux.out"],
          ["self.rst_n","d_7_reg$clrMux.sel"],
          ["d_7_reg$reg0.out","d_7_reg$enMux.in0"],
          ["self.clk","d_7_reg$reg0.clk"],
          ["self.d.7","d_7_reg$reg0.out"],
          ["d_8_am__U369$lut$lut.bit.in.2","d_8_am__U369$c0_lutcnst.bit.out"],
          ["true9_lutcnst.bit.out","d_8_am__U369$lut$lut.bit.in.0"],
          ["d_9_at_max.out","d_8_am__U369$lut$lut.bit.in.1"],
          ["d_8_next_value.sel","d_8_am__U369$lut$lut.bit.out"],
          ["d_8_reg$reg0.out","d_8_at_max.in0"],
          ["d_8_max.out","d_8_at_max.in1"],
          ["d_8_next_value_at_max.sel","d_8_at_max.out"],
          ["d_8_reg$reg0.out","d_8_inc.in0"],
          ["d_8_next_value_at_max.in0","d_8_inc.out"],
          ["d_8_next_value_at_max.in1","d_8_min.out"],
          ["d_8_reg$reg0.out","d_8_next_value.in0"],
          ["d_8_next_value_at_max.out","d_8_next_value.in1"],
          ["d_8_reg$enMux.in1","d_8_next_value.out"],
          ["d_8_reg$clrMux.in1","d_8_reg$c0.out"],
          ["d_8_reg$enMux.out","d_8_reg$clrMux.in0"],
          ["d_8_reg$reg0.in","d_8_reg$clrMux.out"],
          ["self.rst_n","d_8_reg$clrMux.sel"],
          ["d_8_reg$reg0.out","d_8_reg$enMux.in0"],
          ["self.clk","d_8_reg$reg0.clk"],
          ["self.d.8","d_8_reg$reg0.out"],
          ["d_9_reg$reg0.out","d_9_at_max.in0"],
          ["d_9_max.out","d_9_at_max.in1"],
          ["d_9_next_value_at_max.sel","d_9_at_max.out"],
          ["d_9_reg$reg0.out","d_9_inc.in0"],
          ["d_9_next_value_at_max.in0","d_9_inc.out"],
          ["d_9_next_value_at_max.in1","d_9_min.out"],
          ["d_9_reg$reg0.out","d_9_next_value.in0"],
          ["d_9_next_value_at_max.out","d_9_next_value.in1"],
          ["d_9_reg$enMux.in1","d_9_next_value.out"],
          ["true_lutcnst.bit.out","d_9_next_value.sel"],
          ["d_9_reg$clrMux.in1","d_9_reg$c0.out"],
          ["d_9_reg$enMux.out","d_9_reg$clrMux.in0"],
          ["d_9_reg$reg0.in","d_9_reg$clrMux.out"],
          ["self.rst_n","d_9_reg$clrMux.sel"],
          ["d_9_reg$reg0.out","d_9_reg$enMux.in0"],
          ["self.clk","d_9_reg$reg0.clk"],
          ["self.d.9","d_9_reg$reg0.out"]
        ]
      },
      "affine_controller__U416":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U419$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U422$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U429$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U429$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U427.out"],
          ["d_1_inc.in1","_U4271.out"],
          ["cmp_time.in1","_U428.out"],
          ["affine_func$coeff_U419$reg0.in","affine_func$_U420.out"],
          ["affine_func$coeff_U422$reg0.in","affine_func$_U423.out"],
          ["affine_func$mul_d0__U418.out","affine_func$add_all__U425.in0"],
          ["affine_func$mul_d1__U421.out","affine_func$add_all__U425.in1"],
          ["affine_func$add_all__U426.in0","affine_func$add_all__U425.out"],
          ["affine_func$const_term_U424.out","affine_func$add_all__U426.in1"],
          ["time_diff.in0","affine_func$add_all__U426.out"],
          ["self.clk","affine_func$coeff_U419$reg0.clk"],
          ["affine_func$mul_d0__U418.in0","affine_func$coeff_U419$reg0.out"],
          ["self.clk","affine_func$coeff_U422$reg0.clk"],
          ["affine_func$mul_d1__U421.in0","affine_func$coeff_U422$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U418.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U421.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U429$lut$lut.bit.in.2","d_0_am__U429$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U429$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U429$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U429$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U435$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U438$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U445$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U445$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U443.out"],
          ["d_1_inc.in1","_U4431.out"],
          ["cmp_time.in1","_U444.out"],
          ["affine_func$coeff_U435$reg0.in","affine_func$_U436.out"],
          ["affine_func$coeff_U438$reg0.in","affine_func$_U439.out"],
          ["affine_func$mul_d0__U434.out","affine_func$add_all__U441.in0"],
          ["affine_func$mul_d1__U437.out","affine_func$add_all__U441.in1"],
          ["affine_func$add_all__U442.in0","affine_func$add_all__U441.out"],
          ["affine_func$const_term_U440.out","affine_func$add_all__U442.in1"],
          ["time_diff.in0","affine_func$add_all__U442.out"],
          ["self.clk","affine_func$coeff_U435$reg0.clk"],
          ["affine_func$mul_d0__U434.in0","affine_func$coeff_U435$reg0.out"],
          ["self.clk","affine_func$coeff_U438$reg0.clk"],
          ["affine_func$mul_d1__U437.in0","affine_func$coeff_U438$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U434.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U437.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U445$lut$lut.bit.in.2","d_0_am__U445$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U445$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U445$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U445$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U448":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U451$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U454$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U461$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U461$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U459.out"],
          ["d_1_inc.in1","_U4591.out"],
          ["cmp_time.in1","_U460.out"],
          ["affine_func$coeff_U451$reg0.in","affine_func$_U452.out"],
          ["affine_func$coeff_U454$reg0.in","affine_func$_U455.out"],
          ["affine_func$mul_d0__U450.out","affine_func$add_all__U457.in0"],
          ["affine_func$mul_d1__U453.out","affine_func$add_all__U457.in1"],
          ["affine_func$add_all__U458.in0","affine_func$add_all__U457.out"],
          ["affine_func$const_term_U456.out","affine_func$add_all__U458.in1"],
          ["time_diff.in0","affine_func$add_all__U458.out"],
          ["self.clk","affine_func$coeff_U451$reg0.clk"],
          ["affine_func$mul_d0__U450.in0","affine_func$coeff_U451$reg0.out"],
          ["self.clk","affine_func$coeff_U454$reg0.clk"],
          ["affine_func$mul_d1__U453.in0","affine_func$coeff_U454$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U450.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U453.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U461$lut$lut.bit.in.2","d_0_am__U461$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U461$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U461$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U461$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U464":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U467$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U470$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U477$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U477$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U475.out"],
          ["d_1_inc.in1","_U4751.out"],
          ["cmp_time.in1","_U476.out"],
          ["affine_func$coeff_U467$reg0.in","affine_func$_U468.out"],
          ["affine_func$coeff_U470$reg0.in","affine_func$_U471.out"],
          ["affine_func$mul_d0__U466.out","affine_func$add_all__U473.in0"],
          ["affine_func$mul_d1__U469.out","affine_func$add_all__U473.in1"],
          ["affine_func$add_all__U474.in0","affine_func$add_all__U473.out"],
          ["affine_func$const_term_U472.out","affine_func$add_all__U474.in1"],
          ["time_diff.in0","affine_func$add_all__U474.out"],
          ["self.clk","affine_func$coeff_U467$reg0.clk"],
          ["affine_func$mul_d0__U466.in0","affine_func$coeff_U467$reg0.out"],
          ["self.clk","affine_func$coeff_U470$reg0.clk"],
          ["affine_func$mul_d1__U469.in0","affine_func$coeff_U470$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U466.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U469.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U477$lut$lut.bit.in.2","d_0_am__U477$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U477$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U477$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U477$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U480":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U4911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U483$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U486$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U493$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U493$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U491.out"],
          ["d_1_inc.in1","_U4911.out"],
          ["cmp_time.in1","_U492.out"],
          ["affine_func$coeff_U483$reg0.in","affine_func$_U484.out"],
          ["affine_func$coeff_U486$reg0.in","affine_func$_U487.out"],
          ["affine_func$mul_d0__U482.out","affine_func$add_all__U489.in0"],
          ["affine_func$mul_d1__U485.out","affine_func$add_all__U489.in1"],
          ["affine_func$add_all__U490.in0","affine_func$add_all__U489.out"],
          ["affine_func$const_term_U488.out","affine_func$add_all__U490.in1"],
          ["time_diff.in0","affine_func$add_all__U490.out"],
          ["self.clk","affine_func$coeff_U483$reg0.clk"],
          ["affine_func$mul_d0__U482.in0","affine_func$coeff_U483$reg0.out"],
          ["self.clk","affine_func$coeff_U486$reg0.clk"],
          ["affine_func$mul_d1__U485.in0","affine_func$coeff_U486$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U482.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U485.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U493$lut$lut.bit.in.2","d_0_am__U493$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U493$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U493$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U493$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U496":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U499$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U502$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U509$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U509$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U507.out"],
          ["d_1_inc.in1","_U5071.out"],
          ["cmp_time.in1","_U508.out"],
          ["affine_func$coeff_U499$reg0.in","affine_func$_U500.out"],
          ["affine_func$coeff_U502$reg0.in","affine_func$_U503.out"],
          ["affine_func$mul_d0__U498.out","affine_func$add_all__U505.in0"],
          ["affine_func$mul_d1__U501.out","affine_func$add_all__U505.in1"],
          ["affine_func$add_all__U506.in0","affine_func$add_all__U505.out"],
          ["affine_func$const_term_U504.out","affine_func$add_all__U506.in1"],
          ["time_diff.in0","affine_func$add_all__U506.out"],
          ["self.clk","affine_func$coeff_U499$reg0.clk"],
          ["affine_func$mul_d0__U498.in0","affine_func$coeff_U499$reg0.out"],
          ["self.clk","affine_func$coeff_U502$reg0.clk"],
          ["affine_func$mul_d1__U501.in0","affine_func$coeff_U502$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U498.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U501.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U509$lut$lut.bit.in.2","d_0_am__U509$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U509$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U509$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U509$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U512":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U515$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U518$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U525$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U525$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U523.out"],
          ["d_1_inc.in1","_U5231.out"],
          ["cmp_time.in1","_U524.out"],
          ["affine_func$coeff_U515$reg0.in","affine_func$_U516.out"],
          ["affine_func$coeff_U518$reg0.in","affine_func$_U519.out"],
          ["affine_func$mul_d0__U514.out","affine_func$add_all__U521.in0"],
          ["affine_func$mul_d1__U517.out","affine_func$add_all__U521.in1"],
          ["affine_func$add_all__U522.in0","affine_func$add_all__U521.out"],
          ["affine_func$const_term_U520.out","affine_func$add_all__U522.in1"],
          ["time_diff.in0","affine_func$add_all__U522.out"],
          ["self.clk","affine_func$coeff_U515$reg0.clk"],
          ["affine_func$mul_d0__U514.in0","affine_func$coeff_U515$reg0.out"],
          ["self.clk","affine_func$coeff_U518$reg0.clk"],
          ["affine_func$mul_d1__U517.in0","affine_func$coeff_U518$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U514.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U517.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U525$lut$lut.bit.in.2","d_0_am__U525$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U525$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U525$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U525$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U528":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U531$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U534$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "affine_func$mul_d0__U530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U541$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U541$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U539.out"],
          ["d_1_inc.in1","_U5391.out"],
          ["cmp_time.in1","_U540.out"],
          ["affine_func$coeff_U531$reg0.in","affine_func$_U532.out"],
          ["affine_func$coeff_U534$reg0.in","affine_func$_U535.out"],
          ["affine_func$mul_d0__U530.out","affine_func$add_all__U537.in0"],
          ["affine_func$mul_d1__U533.out","affine_func$add_all__U537.in1"],
          ["affine_func$add_all__U538.in0","affine_func$add_all__U537.out"],
          ["affine_func$const_term_U536.out","affine_func$add_all__U538.in1"],
          ["time_diff.in0","affine_func$add_all__U538.out"],
          ["self.clk","affine_func$coeff_U531$reg0.clk"],
          ["affine_func$mul_d0__U530.in0","affine_func$coeff_U531$reg0.out"],
          ["self.clk","affine_func$coeff_U534$reg0.clk"],
          ["affine_func$mul_d1__U533.in0","affine_func$coeff_U534$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U530.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U533.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U541$lut$lut.bit.in.2","d_0_am__U541$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U541$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U541$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U541$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U543":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5785":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U5787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "affine_func$_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "affine_func$_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "affine_func$_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "affine_func$_U565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U546$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U549$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U552$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U555$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U558$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U561$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U564$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U567$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012d68"]}
          },
          "affine_func$mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d7__U566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U580$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U580$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U581$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U581$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U582$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U582$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U583$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U583$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U584$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U584$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U585$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U585$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U586$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U586$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U587$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U587$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U588$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U588$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U589$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U589$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U590$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U590$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U591$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U591$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U592$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U592$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U593$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U593$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U594$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U594$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U595$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U595$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U596$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U596$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U597$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U597$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U598$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U598$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U599$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U599$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U600$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U600$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U601$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U601$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U602$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U602$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U603$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U603$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U604$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U604$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U605$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U605$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U606$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U606$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U607$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U607$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true9_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U578.out"],
          ["d_1_inc.in1","_U5781.out"],
          ["d_2_inc.in1","_U5782.out"],
          ["d_3_inc.in1","_U5783.out"],
          ["d_4_inc.in1","_U5784.out"],
          ["d_5_inc.in1","_U5785.out"],
          ["d_6_inc.in1","_U5786.out"],
          ["d_7_inc.in1","_U5787.out"],
          ["cmp_time.in1","_U579.out"],
          ["affine_func$coeff_U546$reg0.in","affine_func$_U547.out"],
          ["affine_func$coeff_U549$reg0.in","affine_func$_U550.out"],
          ["affine_func$coeff_U552$reg0.in","affine_func$_U553.out"],
          ["affine_func$coeff_U555$reg0.in","affine_func$_U556.out"],
          ["affine_func$coeff_U558$reg0.in","affine_func$_U559.out"],
          ["affine_func$coeff_U561$reg0.in","affine_func$_U562.out"],
          ["affine_func$coeff_U564$reg0.in","affine_func$_U565.out"],
          ["affine_func$coeff_U567$reg0.in","affine_func$_U568.out"],
          ["affine_func$mul_d0__U545.out","affine_func$add_all__U570.in0"],
          ["affine_func$mul_d1__U548.out","affine_func$add_all__U570.in1"],
          ["affine_func$add_all__U571.in0","affine_func$add_all__U570.out"],
          ["affine_func$mul_d2__U551.out","affine_func$add_all__U571.in1"],
          ["affine_func$add_all__U572.in0","affine_func$add_all__U571.out"],
          ["affine_func$mul_d3__U554.out","affine_func$add_all__U572.in1"],
          ["affine_func$add_all__U573.in0","affine_func$add_all__U572.out"],
          ["affine_func$mul_d4__U557.out","affine_func$add_all__U573.in1"],
          ["affine_func$add_all__U574.in0","affine_func$add_all__U573.out"],
          ["affine_func$mul_d5__U560.out","affine_func$add_all__U574.in1"],
          ["affine_func$add_all__U575.in0","affine_func$add_all__U574.out"],
          ["affine_func$mul_d6__U563.out","affine_func$add_all__U575.in1"],
          ["affine_func$add_all__U576.in0","affine_func$add_all__U575.out"],
          ["affine_func$mul_d7__U566.out","affine_func$add_all__U576.in1"],
          ["affine_func$add_all__U577.in0","affine_func$add_all__U576.out"],
          ["affine_func$const_term_U569.out","affine_func$add_all__U577.in1"],
          ["time_diff.in0","affine_func$add_all__U577.out"],
          ["self.clk","affine_func$coeff_U546$reg0.clk"],
          ["affine_func$mul_d0__U545.in0","affine_func$coeff_U546$reg0.out"],
          ["self.clk","affine_func$coeff_U549$reg0.clk"],
          ["affine_func$mul_d1__U548.in0","affine_func$coeff_U549$reg0.out"],
          ["self.clk","affine_func$coeff_U552$reg0.clk"],
          ["affine_func$mul_d2__U551.in0","affine_func$coeff_U552$reg0.out"],
          ["self.clk","affine_func$coeff_U555$reg0.clk"],
          ["affine_func$mul_d3__U554.in0","affine_func$coeff_U555$reg0.out"],
          ["self.clk","affine_func$coeff_U558$reg0.clk"],
          ["affine_func$mul_d4__U557.in0","affine_func$coeff_U558$reg0.out"],
          ["self.clk","affine_func$coeff_U561$reg0.clk"],
          ["affine_func$mul_d5__U560.in0","affine_func$coeff_U561$reg0.out"],
          ["self.clk","affine_func$coeff_U564$reg0.clk"],
          ["affine_func$mul_d6__U563.in0","affine_func$coeff_U564$reg0.out"],
          ["self.clk","affine_func$coeff_U567$reg0.clk"],
          ["affine_func$mul_d7__U566.in0","affine_func$coeff_U567$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U545.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U548.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U551.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U554.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U557.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U560.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U563.in1"],
          ["d_7_reg$reg0.out","affine_func$mul_d7__U566.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["d_7_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true9_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true8_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U580$lut$lut.bit.in.2","d_0_am__U580$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U580$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U580$lut$lut.bit.in.1"],
          ["d_0_am__U581$lut$lut.bit.in.0","d_0_am__U580$lut$lut.bit.out"],
          ["d_0_am__U581$lut$lut.bit.in.2","d_0_am__U581$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U581$lut$lut.bit.in.1"],
          ["d_0_am__U582$lut$lut.bit.in.0","d_0_am__U581$lut$lut.bit.out"],
          ["d_0_am__U582$lut$lut.bit.in.2","d_0_am__U582$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U582$lut$lut.bit.in.1"],
          ["d_0_am__U583$lut$lut.bit.in.0","d_0_am__U582$lut$lut.bit.out"],
          ["d_0_am__U583$lut$lut.bit.in.2","d_0_am__U583$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U583$lut$lut.bit.in.1"],
          ["d_0_am__U584$lut$lut.bit.in.0","d_0_am__U583$lut$lut.bit.out"],
          ["d_0_am__U584$lut$lut.bit.in.2","d_0_am__U584$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U584$lut$lut.bit.in.1"],
          ["d_0_am__U585$lut$lut.bit.in.0","d_0_am__U584$lut$lut.bit.out"],
          ["d_0_am__U585$lut$lut.bit.in.2","d_0_am__U585$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U585$lut$lut.bit.in.1"],
          ["d_0_am__U586$lut$lut.bit.in.0","d_0_am__U585$lut$lut.bit.out"],
          ["d_0_am__U586$lut$lut.bit.in.2","d_0_am__U586$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_0_am__U586$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U586$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U587$lut$lut.bit.in.2","d_1_am__U587$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U587$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U587$lut$lut.bit.in.1"],
          ["d_1_am__U588$lut$lut.bit.in.0","d_1_am__U587$lut$lut.bit.out"],
          ["d_1_am__U588$lut$lut.bit.in.2","d_1_am__U588$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U588$lut$lut.bit.in.1"],
          ["d_1_am__U589$lut$lut.bit.in.0","d_1_am__U588$lut$lut.bit.out"],
          ["d_1_am__U589$lut$lut.bit.in.2","d_1_am__U589$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U589$lut$lut.bit.in.1"],
          ["d_1_am__U590$lut$lut.bit.in.0","d_1_am__U589$lut$lut.bit.out"],
          ["d_1_am__U590$lut$lut.bit.in.2","d_1_am__U590$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U590$lut$lut.bit.in.1"],
          ["d_1_am__U591$lut$lut.bit.in.0","d_1_am__U590$lut$lut.bit.out"],
          ["d_1_am__U591$lut$lut.bit.in.2","d_1_am__U591$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U591$lut$lut.bit.in.1"],
          ["d_1_am__U592$lut$lut.bit.in.0","d_1_am__U591$lut$lut.bit.out"],
          ["d_1_am__U592$lut$lut.bit.in.2","d_1_am__U592$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_1_am__U592$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U592$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U593$lut$lut.bit.in.2","d_2_am__U593$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U593$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U593$lut$lut.bit.in.1"],
          ["d_2_am__U594$lut$lut.bit.in.0","d_2_am__U593$lut$lut.bit.out"],
          ["d_2_am__U594$lut$lut.bit.in.2","d_2_am__U594$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U594$lut$lut.bit.in.1"],
          ["d_2_am__U595$lut$lut.bit.in.0","d_2_am__U594$lut$lut.bit.out"],
          ["d_2_am__U595$lut$lut.bit.in.2","d_2_am__U595$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U595$lut$lut.bit.in.1"],
          ["d_2_am__U596$lut$lut.bit.in.0","d_2_am__U595$lut$lut.bit.out"],
          ["d_2_am__U596$lut$lut.bit.in.2","d_2_am__U596$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U596$lut$lut.bit.in.1"],
          ["d_2_am__U597$lut$lut.bit.in.0","d_2_am__U596$lut$lut.bit.out"],
          ["d_2_am__U597$lut$lut.bit.in.2","d_2_am__U597$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_2_am__U597$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U597$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U598$lut$lut.bit.in.2","d_3_am__U598$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U598$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U598$lut$lut.bit.in.1"],
          ["d_3_am__U599$lut$lut.bit.in.0","d_3_am__U598$lut$lut.bit.out"],
          ["d_3_am__U599$lut$lut.bit.in.2","d_3_am__U599$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U599$lut$lut.bit.in.1"],
          ["d_3_am__U600$lut$lut.bit.in.0","d_3_am__U599$lut$lut.bit.out"],
          ["d_3_am__U600$lut$lut.bit.in.2","d_3_am__U600$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U600$lut$lut.bit.in.1"],
          ["d_3_am__U601$lut$lut.bit.in.0","d_3_am__U600$lut$lut.bit.out"],
          ["d_3_am__U601$lut$lut.bit.in.2","d_3_am__U601$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_3_am__U601$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U601$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U602$lut$lut.bit.in.2","d_4_am__U602$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U602$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U602$lut$lut.bit.in.1"],
          ["d_4_am__U603$lut$lut.bit.in.0","d_4_am__U602$lut$lut.bit.out"],
          ["d_4_am__U603$lut$lut.bit.in.2","d_4_am__U603$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U603$lut$lut.bit.in.1"],
          ["d_4_am__U604$lut$lut.bit.in.0","d_4_am__U603$lut$lut.bit.out"],
          ["d_4_am__U604$lut$lut.bit.in.2","d_4_am__U604$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_4_am__U604$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U604$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U605$lut$lut.bit.in.2","d_5_am__U605$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U605$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U605$lut$lut.bit.in.1"],
          ["d_5_am__U606$lut$lut.bit.in.0","d_5_am__U605$lut$lut.bit.out"],
          ["d_5_am__U606$lut$lut.bit.in.2","d_5_am__U606$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_5_am__U606$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U606$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_am__U607$lut$lut.bit.in.2","d_6_am__U607$c0_lutcnst.bit.out"],
          ["true7_lutcnst.bit.out","d_6_am__U607$lut$lut.bit.in.0"],
          ["d_7_at_max.out","d_6_am__U607$lut$lut.bit.in.1"],
          ["d_6_next_value.sel","d_6_am__U607$lut$lut.bit.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"],
          ["d_7_reg$reg0.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg$reg0.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg$reg0.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg$enMux.in1","d_7_next_value.out"],
          ["true_lutcnst.bit.out","d_7_next_value.sel"],
          ["d_7_reg$clrMux.in1","d_7_reg$c0.out"],
          ["d_7_reg$enMux.out","d_7_reg$clrMux.in0"],
          ["d_7_reg$reg0.in","d_7_reg$clrMux.out"],
          ["self.rst_n","d_7_reg$clrMux.sel"],
          ["d_7_reg$reg0.out","d_7_reg$enMux.in0"],
          ["self.clk","d_7_reg$reg0.clk"],
          ["self.d.7","d_7_reg$reg0.out"]
        ]
      },
      "affine_controller__U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "affine_func$_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "affine_func$_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "affine_func$_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "affine_func$_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000f0"]}
          },
          "affine_func$_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U58$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U61$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U76$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U79$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "affine_func$mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d6__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d7__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U92$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U92$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U93$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U93$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U95$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U95$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U96$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U96$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U97$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U97$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U98$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U98$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U100$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U100$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U101$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U101$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U102$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U102$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U103$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U103$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U104$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U104$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U99$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U99$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U105$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U105$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U106$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U106$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U107$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U107$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U108$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U108$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U109$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U109$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U110$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U110$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U111$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U111$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U112$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U112$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_am__U113$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U113$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U114$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U114$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U115$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U115$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_am__U116$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_4_am__U116$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U117$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U117$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_am__U118$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_5_am__U118$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U119$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_6_am__U119$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true7_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true8_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true9_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U90.out"],
          ["d_1_inc.in1","_U901.out"],
          ["d_2_inc.in1","_U902.out"],
          ["d_3_inc.in1","_U903.out"],
          ["d_4_inc.in1","_U904.out"],
          ["d_5_inc.in1","_U905.out"],
          ["d_6_inc.in1","_U906.out"],
          ["d_7_inc.in1","_U907.out"],
          ["cmp_time.in1","_U91.out"],
          ["affine_func$coeff_U58$reg0.in","affine_func$_U59.out"],
          ["affine_func$coeff_U61$reg0.in","affine_func$_U62.out"],
          ["affine_func$coeff_U64$reg0.in","affine_func$_U65.out"],
          ["affine_func$coeff_U67$reg0.in","affine_func$_U68.out"],
          ["affine_func$coeff_U70$reg0.in","affine_func$_U71.out"],
          ["affine_func$coeff_U73$reg0.in","affine_func$_U74.out"],
          ["affine_func$coeff_U76$reg0.in","affine_func$_U77.out"],
          ["affine_func$coeff_U79$reg0.in","affine_func$_U80.out"],
          ["affine_func$mul_d0__U57.out","affine_func$add_all__U82.in0"],
          ["affine_func$mul_d1__U60.out","affine_func$add_all__U82.in1"],
          ["affine_func$add_all__U83.in0","affine_func$add_all__U82.out"],
          ["affine_func$mul_d2__U63.out","affine_func$add_all__U83.in1"],
          ["affine_func$add_all__U84.in0","affine_func$add_all__U83.out"],
          ["affine_func$mul_d3__U66.out","affine_func$add_all__U84.in1"],
          ["affine_func$add_all__U85.in0","affine_func$add_all__U84.out"],
          ["affine_func$mul_d4__U69.out","affine_func$add_all__U85.in1"],
          ["affine_func$add_all__U86.in0","affine_func$add_all__U85.out"],
          ["affine_func$mul_d5__U72.out","affine_func$add_all__U86.in1"],
          ["affine_func$add_all__U87.in0","affine_func$add_all__U86.out"],
          ["affine_func$mul_d6__U75.out","affine_func$add_all__U87.in1"],
          ["affine_func$add_all__U88.in0","affine_func$add_all__U87.out"],
          ["affine_func$mul_d7__U78.out","affine_func$add_all__U88.in1"],
          ["affine_func$add_all__U89.in0","affine_func$add_all__U88.out"],
          ["affine_func$const_term_U81.out","affine_func$add_all__U89.in1"],
          ["time_diff.in0","affine_func$add_all__U89.out"],
          ["self.clk","affine_func$coeff_U58$reg0.clk"],
          ["affine_func$mul_d0__U57.in0","affine_func$coeff_U58$reg0.out"],
          ["self.clk","affine_func$coeff_U61$reg0.clk"],
          ["affine_func$mul_d1__U60.in0","affine_func$coeff_U61$reg0.out"],
          ["self.clk","affine_func$coeff_U64$reg0.clk"],
          ["affine_func$mul_d2__U63.in0","affine_func$coeff_U64$reg0.out"],
          ["self.clk","affine_func$coeff_U67$reg0.clk"],
          ["affine_func$mul_d3__U66.in0","affine_func$coeff_U67$reg0.out"],
          ["self.clk","affine_func$coeff_U70$reg0.clk"],
          ["affine_func$mul_d4__U69.in0","affine_func$coeff_U70$reg0.out"],
          ["self.clk","affine_func$coeff_U73$reg0.clk"],
          ["affine_func$mul_d5__U72.in0","affine_func$coeff_U73$reg0.out"],
          ["self.clk","affine_func$coeff_U76$reg0.clk"],
          ["affine_func$mul_d6__U75.in0","affine_func$coeff_U76$reg0.out"],
          ["self.clk","affine_func$coeff_U79$reg0.clk"],
          ["affine_func$mul_d7__U78.in0","affine_func$coeff_U79$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U57.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U60.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U63.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U66.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U69.in1"],
          ["d_5_reg$reg0.out","affine_func$mul_d5__U72.in1"],
          ["d_6_reg$reg0.out","affine_func$mul_d6__U75.in1"],
          ["d_7_reg$reg0.out","affine_func$mul_d7__U78.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["d_5_reg$enMux.sel","cmp_time.out"],
          ["d_6_reg$enMux.sel","cmp_time.out"],
          ["d_7_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true9_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true8_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U92$lut$lut.bit.in.2","d_0_am__U92$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U92$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U92$lut$lut.bit.in.1"],
          ["d_0_am__U93$lut$lut.bit.in.0","d_0_am__U92$lut$lut.bit.out"],
          ["d_0_am__U93$lut$lut.bit.in.2","d_0_am__U93$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U93$lut$lut.bit.in.1"],
          ["d_0_am__U94$lut$lut.bit.in.0","d_0_am__U93$lut$lut.bit.out"],
          ["d_0_am__U94$lut$lut.bit.in.2","d_0_am__U94$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U94$lut$lut.bit.in.1"],
          ["d_0_am__U95$lut$lut.bit.in.0","d_0_am__U94$lut$lut.bit.out"],
          ["d_0_am__U95$lut$lut.bit.in.2","d_0_am__U95$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U95$lut$lut.bit.in.1"],
          ["d_0_am__U96$lut$lut.bit.in.0","d_0_am__U95$lut$lut.bit.out"],
          ["d_0_am__U96$lut$lut.bit.in.2","d_0_am__U96$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_0_am__U96$lut$lut.bit.in.1"],
          ["d_0_am__U97$lut$lut.bit.in.0","d_0_am__U96$lut$lut.bit.out"],
          ["d_0_am__U97$lut$lut.bit.in.2","d_0_am__U97$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_0_am__U97$lut$lut.bit.in.1"],
          ["d_0_am__U98$lut$lut.bit.in.0","d_0_am__U97$lut$lut.bit.out"],
          ["d_0_am__U98$lut$lut.bit.in.2","d_0_am__U98$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_0_am__U98$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U98$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U100$lut$lut.bit.in.2","d_1_am__U100$c0_lutcnst.bit.out"],
          ["d_1_am__U99$lut$lut.bit.out","d_1_am__U100$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_1_am__U100$lut$lut.bit.in.1"],
          ["d_1_am__U101$lut$lut.bit.in.0","d_1_am__U100$lut$lut.bit.out"],
          ["d_1_am__U101$lut$lut.bit.in.2","d_1_am__U101$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U101$lut$lut.bit.in.1"],
          ["d_1_am__U102$lut$lut.bit.in.0","d_1_am__U101$lut$lut.bit.out"],
          ["d_1_am__U102$lut$lut.bit.in.2","d_1_am__U102$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_1_am__U102$lut$lut.bit.in.1"],
          ["d_1_am__U103$lut$lut.bit.in.0","d_1_am__U102$lut$lut.bit.out"],
          ["d_1_am__U103$lut$lut.bit.in.2","d_1_am__U103$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_1_am__U103$lut$lut.bit.in.1"],
          ["d_1_am__U104$lut$lut.bit.in.0","d_1_am__U103$lut$lut.bit.out"],
          ["d_1_am__U104$lut$lut.bit.in.2","d_1_am__U104$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_1_am__U104$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U104$lut$lut.bit.out"],
          ["d_1_am__U99$lut$lut.bit.in.2","d_1_am__U99$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U99$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U99$lut$lut.bit.in.1"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U105$lut$lut.bit.in.2","d_2_am__U105$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U105$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U105$lut$lut.bit.in.1"],
          ["d_2_am__U106$lut$lut.bit.in.0","d_2_am__U105$lut$lut.bit.out"],
          ["d_2_am__U106$lut$lut.bit.in.2","d_2_am__U106$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U106$lut$lut.bit.in.1"],
          ["d_2_am__U107$lut$lut.bit.in.0","d_2_am__U106$lut$lut.bit.out"],
          ["d_2_am__U107$lut$lut.bit.in.2","d_2_am__U107$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_2_am__U107$lut$lut.bit.in.1"],
          ["d_2_am__U108$lut$lut.bit.in.0","d_2_am__U107$lut$lut.bit.out"],
          ["d_2_am__U108$lut$lut.bit.in.2","d_2_am__U108$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_2_am__U108$lut$lut.bit.in.1"],
          ["d_2_am__U109$lut$lut.bit.in.0","d_2_am__U108$lut$lut.bit.out"],
          ["d_2_am__U109$lut$lut.bit.in.2","d_2_am__U109$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_2_am__U109$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U109$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U110$lut$lut.bit.in.2","d_3_am__U110$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U110$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U110$lut$lut.bit.in.1"],
          ["d_3_am__U111$lut$lut.bit.in.0","d_3_am__U110$lut$lut.bit.out"],
          ["d_3_am__U111$lut$lut.bit.in.2","d_3_am__U111$c0_lutcnst.bit.out"],
          ["d_5_at_max.out","d_3_am__U111$lut$lut.bit.in.1"],
          ["d_3_am__U112$lut$lut.bit.in.0","d_3_am__U111$lut$lut.bit.out"],
          ["d_3_am__U112$lut$lut.bit.in.2","d_3_am__U112$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_3_am__U112$lut$lut.bit.in.1"],
          ["d_3_am__U113$lut$lut.bit.in.0","d_3_am__U112$lut$lut.bit.out"],
          ["d_3_am__U113$lut$lut.bit.in.2","d_3_am__U113$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_3_am__U113$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U113$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_am__U114$lut$lut.bit.in.2","d_4_am__U114$c0_lutcnst.bit.out"],
          ["true5_lutcnst.bit.out","d_4_am__U114$lut$lut.bit.in.0"],
          ["d_5_at_max.out","d_4_am__U114$lut$lut.bit.in.1"],
          ["d_4_am__U115$lut$lut.bit.in.0","d_4_am__U114$lut$lut.bit.out"],
          ["d_4_am__U115$lut$lut.bit.in.2","d_4_am__U115$c0_lutcnst.bit.out"],
          ["d_6_at_max.out","d_4_am__U115$lut$lut.bit.in.1"],
          ["d_4_am__U116$lut$lut.bit.in.0","d_4_am__U115$lut$lut.bit.out"],
          ["d_4_am__U116$lut$lut.bit.in.2","d_4_am__U116$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_4_am__U116$lut$lut.bit.in.1"],
          ["d_4_next_value.sel","d_4_am__U116$lut$lut.bit.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"],
          ["d_5_am__U117$lut$lut.bit.in.2","d_5_am__U117$c0_lutcnst.bit.out"],
          ["true6_lutcnst.bit.out","d_5_am__U117$lut$lut.bit.in.0"],
          ["d_6_at_max.out","d_5_am__U117$lut$lut.bit.in.1"],
          ["d_5_am__U118$lut$lut.bit.in.0","d_5_am__U117$lut$lut.bit.out"],
          ["d_5_am__U118$lut$lut.bit.in.2","d_5_am__U118$c0_lutcnst.bit.out"],
          ["d_7_at_max.out","d_5_am__U118$lut$lut.bit.in.1"],
          ["d_5_next_value.sel","d_5_am__U118$lut$lut.bit.out"],
          ["d_5_reg$reg0.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg$reg0.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg$reg0.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg$enMux.in1","d_5_next_value.out"],
          ["d_5_reg$clrMux.in1","d_5_reg$c0.out"],
          ["d_5_reg$enMux.out","d_5_reg$clrMux.in0"],
          ["d_5_reg$reg0.in","d_5_reg$clrMux.out"],
          ["self.rst_n","d_5_reg$clrMux.sel"],
          ["d_5_reg$reg0.out","d_5_reg$enMux.in0"],
          ["self.clk","d_5_reg$reg0.clk"],
          ["self.d.5","d_5_reg$reg0.out"],
          ["d_6_am__U119$lut$lut.bit.in.2","d_6_am__U119$c0_lutcnst.bit.out"],
          ["true7_lutcnst.bit.out","d_6_am__U119$lut$lut.bit.in.0"],
          ["d_7_at_max.out","d_6_am__U119$lut$lut.bit.in.1"],
          ["d_6_next_value.sel","d_6_am__U119$lut$lut.bit.out"],
          ["d_6_reg$reg0.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg$reg0.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg$reg0.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg$enMux.in1","d_6_next_value.out"],
          ["d_6_reg$clrMux.in1","d_6_reg$c0.out"],
          ["d_6_reg$enMux.out","d_6_reg$clrMux.in0"],
          ["d_6_reg$reg0.in","d_6_reg$clrMux.out"],
          ["self.rst_n","d_6_reg$clrMux.sel"],
          ["d_6_reg$reg0.out","d_6_reg$enMux.in0"],
          ["self.clk","d_6_reg$reg0.clk"],
          ["self.d.6","d_6_reg$reg0.out"],
          ["d_7_reg$reg0.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg$reg0.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg$reg0.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg$enMux.in1","d_7_next_value.out"],
          ["true_lutcnst.bit.out","d_7_next_value.sel"],
          ["d_7_reg$clrMux.in1","d_7_reg$c0.out"],
          ["d_7_reg$enMux.out","d_7_reg$clrMux.in0"],
          ["d_7_reg$reg0.in","d_7_reg$clrMux.out"],
          ["self.rst_n","d_7_reg$clrMux.sel"],
          ["d_7_reg$reg0.out","d_7_reg$enMux.in0"],
          ["self.clk","d_7_reg$reg0.clk"],
          ["self.d.7","d_7_reg$reg0.out"]
        ]
      },
      "affine_controller__U644":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U6631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U6632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U6633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "affine_func$_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U647$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U650$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U653$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U656$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff57"]}
          },
          "affine_func$mul_d0__U646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U665$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U665$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U666$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U666$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U667$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U667$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U668$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U668$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U669$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U669$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U670$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U670$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U663.out"],
          ["d_1_inc.in1","_U6631.out"],
          ["d_2_inc.in1","_U6632.out"],
          ["d_3_inc.in1","_U6633.out"],
          ["cmp_time.in1","_U664.out"],
          ["affine_func$coeff_U647$reg0.in","affine_func$_U648.out"],
          ["affine_func$coeff_U650$reg0.in","affine_func$_U651.out"],
          ["affine_func$coeff_U653$reg0.in","affine_func$_U654.out"],
          ["affine_func$coeff_U656$reg0.in","affine_func$_U657.out"],
          ["affine_func$mul_d0__U646.out","affine_func$add_all__U659.in0"],
          ["affine_func$mul_d1__U649.out","affine_func$add_all__U659.in1"],
          ["affine_func$add_all__U660.in0","affine_func$add_all__U659.out"],
          ["affine_func$mul_d2__U652.out","affine_func$add_all__U660.in1"],
          ["affine_func$add_all__U661.in0","affine_func$add_all__U660.out"],
          ["affine_func$mul_d3__U655.out","affine_func$add_all__U661.in1"],
          ["affine_func$add_all__U662.in0","affine_func$add_all__U661.out"],
          ["affine_func$const_term_U658.out","affine_func$add_all__U662.in1"],
          ["time_diff.in0","affine_func$add_all__U662.out"],
          ["self.clk","affine_func$coeff_U647$reg0.clk"],
          ["affine_func$mul_d0__U646.in0","affine_func$coeff_U647$reg0.out"],
          ["self.clk","affine_func$coeff_U650$reg0.clk"],
          ["affine_func$mul_d1__U649.in0","affine_func$coeff_U650$reg0.out"],
          ["self.clk","affine_func$coeff_U653$reg0.clk"],
          ["affine_func$mul_d2__U652.in0","affine_func$coeff_U653$reg0.out"],
          ["self.clk","affine_func$coeff_U656$reg0.clk"],
          ["affine_func$mul_d3__U655.in0","affine_func$coeff_U656$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U646.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U649.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U652.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U655.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U665$lut$lut.bit.in.2","d_0_am__U665$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U665$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U665$lut$lut.bit.in.1"],
          ["d_0_am__U666$lut$lut.bit.in.0","d_0_am__U665$lut$lut.bit.out"],
          ["d_0_am__U666$lut$lut.bit.in.2","d_0_am__U666$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U666$lut$lut.bit.in.1"],
          ["d_0_am__U667$lut$lut.bit.in.0","d_0_am__U666$lut$lut.bit.out"],
          ["d_0_am__U667$lut$lut.bit.in.2","d_0_am__U667$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U667$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U667$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U668$lut$lut.bit.in.2","d_1_am__U668$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U668$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U668$lut$lut.bit.in.1"],
          ["d_1_am__U669$lut$lut.bit.in.0","d_1_am__U668$lut$lut.bit.out"],
          ["d_1_am__U669$lut$lut.bit.in.2","d_1_am__U669$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U669$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U669$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U670$lut$lut.bit.in.2","d_2_am__U670$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U670$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U670$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U670$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U692":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U711":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U7111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U7112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U7113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "affine_func$_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "affine_func$_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U695$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U698$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U701$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U704$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff58"]}
          },
          "affine_func$mul_d0__U694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U713$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U713$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U714$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U714$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U715$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U715$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U716$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U716$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U717$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U717$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U718$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U718$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U711.out"],
          ["d_1_inc.in1","_U7111.out"],
          ["d_2_inc.in1","_U7112.out"],
          ["d_3_inc.in1","_U7113.out"],
          ["cmp_time.in1","_U712.out"],
          ["affine_func$coeff_U695$reg0.in","affine_func$_U696.out"],
          ["affine_func$coeff_U698$reg0.in","affine_func$_U699.out"],
          ["affine_func$coeff_U701$reg0.in","affine_func$_U702.out"],
          ["affine_func$coeff_U704$reg0.in","affine_func$_U705.out"],
          ["affine_func$mul_d0__U694.out","affine_func$add_all__U707.in0"],
          ["affine_func$mul_d1__U697.out","affine_func$add_all__U707.in1"],
          ["affine_func$add_all__U708.in0","affine_func$add_all__U707.out"],
          ["affine_func$mul_d2__U700.out","affine_func$add_all__U708.in1"],
          ["affine_func$add_all__U709.in0","affine_func$add_all__U708.out"],
          ["affine_func$mul_d3__U703.out","affine_func$add_all__U709.in1"],
          ["affine_func$add_all__U710.in0","affine_func$add_all__U709.out"],
          ["affine_func$const_term_U706.out","affine_func$add_all__U710.in1"],
          ["time_diff.in0","affine_func$add_all__U710.out"],
          ["self.clk","affine_func$coeff_U695$reg0.clk"],
          ["affine_func$mul_d0__U694.in0","affine_func$coeff_U695$reg0.out"],
          ["self.clk","affine_func$coeff_U698$reg0.clk"],
          ["affine_func$mul_d1__U697.in0","affine_func$coeff_U698$reg0.out"],
          ["self.clk","affine_func$coeff_U701$reg0.clk"],
          ["affine_func$mul_d2__U700.in0","affine_func$coeff_U701$reg0.out"],
          ["self.clk","affine_func$coeff_U704$reg0.clk"],
          ["affine_func$mul_d3__U703.in0","affine_func$coeff_U704$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U694.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U697.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U700.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U703.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U713$lut$lut.bit.in.2","d_0_am__U713$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U713$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U713$lut$lut.bit.in.1"],
          ["d_0_am__U714$lut$lut.bit.in.0","d_0_am__U713$lut$lut.bit.out"],
          ["d_0_am__U714$lut$lut.bit.in.2","d_0_am__U714$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U714$lut$lut.bit.in.1"],
          ["d_0_am__U715$lut$lut.bit.in.0","d_0_am__U714$lut$lut.bit.out"],
          ["d_0_am__U715$lut$lut.bit.in.2","d_0_am__U715$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U715$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U715$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U716$lut$lut.bit.in.2","d_1_am__U716$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U716$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U716$lut$lut.bit.in.1"],
          ["d_1_am__U717$lut$lut.bit.in.0","d_1_am__U716$lut$lut.bit.out"],
          ["d_1_am__U717$lut$lut.bit.in.2","d_1_am__U717$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U717$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U717$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U718$lut$lut.bit.in.2","d_2_am__U718$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U718$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U718$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U718$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000003a0"]}
          },
          "affine_func$_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "affine_func$_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U29$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U29$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U30$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U30$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U31$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U31$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U32$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U32$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U33$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U33$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U34$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U34$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U271.out"],
          ["d_2_inc.in1","_U272.out"],
          ["d_3_inc.in1","_U273.out"],
          ["cmp_time.in1","_U28.out"],
          ["affine_func$coeff_U11$reg0.in","affine_func$_U12.out"],
          ["affine_func$coeff_U14$reg0.in","affine_func$_U15.out"],
          ["affine_func$coeff_U17$reg0.in","affine_func$_U18.out"],
          ["affine_func$coeff_U20$reg0.in","affine_func$_U21.out"],
          ["affine_func$mul_d0__U10.out","affine_func$add_all__U23.in0"],
          ["affine_func$mul_d1__U13.out","affine_func$add_all__U23.in1"],
          ["affine_func$add_all__U24.in0","affine_func$add_all__U23.out"],
          ["affine_func$mul_d2__U16.out","affine_func$add_all__U24.in1"],
          ["affine_func$add_all__U25.in0","affine_func$add_all__U24.out"],
          ["affine_func$mul_d3__U19.out","affine_func$add_all__U25.in1"],
          ["affine_func$add_all__U26.in0","affine_func$add_all__U25.out"],
          ["affine_func$const_term_U22.out","affine_func$add_all__U26.in1"],
          ["time_diff.in0","affine_func$add_all__U26.out"],
          ["self.clk","affine_func$coeff_U11$reg0.clk"],
          ["affine_func$mul_d0__U10.in0","affine_func$coeff_U11$reg0.out"],
          ["self.clk","affine_func$coeff_U14$reg0.clk"],
          ["affine_func$mul_d1__U13.in0","affine_func$coeff_U14$reg0.out"],
          ["self.clk","affine_func$coeff_U17$reg0.clk"],
          ["affine_func$mul_d2__U16.in0","affine_func$coeff_U17$reg0.out"],
          ["self.clk","affine_func$coeff_U20$reg0.clk"],
          ["affine_func$mul_d3__U19.in0","affine_func$coeff_U20$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U10.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U13.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U16.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U19.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U29$lut$lut.bit.in.2","d_0_am__U29$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U29$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U29$lut$lut.bit.in.1"],
          ["d_0_am__U30$lut$lut.bit.in.0","d_0_am__U29$lut$lut.bit.out"],
          ["d_0_am__U30$lut$lut.bit.in.2","d_0_am__U30$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U30$lut$lut.bit.in.1"],
          ["d_0_am__U31$lut$lut.bit.in.0","d_0_am__U30$lut$lut.bit.out"],
          ["d_0_am__U31$lut$lut.bit.in.2","d_0_am__U31$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U31$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U31$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U32$lut$lut.bit.in.2","d_1_am__U32$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U32$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U32$lut$lut.bit.in.1"],
          ["d_1_am__U33$lut$lut.bit.in.0","d_1_am__U32$lut$lut.bit.out"],
          ["d_1_am__U33$lut$lut.bit.in.2","d_1_am__U33$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U33$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U33$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U34$lut$lut.bit.in.2","d_2_am__U34$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U34$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U34$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U34$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U738":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U736.out","PE_init_U738.data.in.0"],
          ["_U737.out","PE_init_U738.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","PE_init_U738.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U741":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U739.out","PE_init_U741.data.in.0"],
          ["_U740.out","PE_init_U741.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","PE_init_U741.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_953_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_954_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_955_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_957_962_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_958_961_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_959_960_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_3_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.out","inner_compute$add_953_967_968$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_3_966_967$binop.data.out","inner_compute$add_953_967_968$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$add_953_967_968$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.out","inner_compute$add_954_965_966$binop.data.in.0"],
          ["inner_compute$add_955_964_965$binop.data.out","inner_compute$add_954_965_966$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_3_966_967$binop.data.in.1","inner_compute$add_954_965_966$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.out","inner_compute$add_955_964_965$binop.data.in.0"],
          ["inner_compute$add_956_963_964$binop.data.out","inner_compute$add_955_964_965$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.out","inner_compute$add_956_963_964$binop.data.in.0"],
          ["inner_compute$add_957_962_963$binop.data.out","inner_compute$add_956_963_964$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.out","inner_compute$add_957_962_963$binop.data.in.0"],
          ["inner_compute$add_958_961_962$binop.data.out","inner_compute$add_957_962_963$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.out","inner_compute$add_958_961_962$binop.data.in.0"],
          ["inner_compute$add_959_960_961$binop.data.out","inner_compute$add_958_961_962$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.out","inner_compute$add_959_960_961$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.out","inner_compute$add_959_960_961$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$add_output_cgra_stencil_3_966_967$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","inner_compute$add_1032_1046_1047$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.out","inner_compute$add_1032_1046_1047$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$add_1032_1046_1047$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","inner_compute$add_1033_1044_1045$binop.data.in.0"],
          ["inner_compute$add_1034_1043_1044$binop.data.out","inner_compute$add_1033_1044_1045$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.1","inner_compute$add_1033_1044_1045$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","inner_compute$add_1034_1043_1044$binop.data.in.0"],
          ["inner_compute$add_1035_1042_1043$binop.data.out","inner_compute$add_1034_1043_1044$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","inner_compute$add_1035_1042_1043$binop.data.in.0"],
          ["inner_compute$add_1036_1041_1042$binop.data.out","inner_compute$add_1035_1042_1043$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","inner_compute$add_1036_1041_1042$binop.data.in.0"],
          ["inner_compute$add_1037_1040_1041$binop.data.out","inner_compute$add_1036_1041_1042$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","inner_compute$add_1037_1040_1041$binop.data.in.0"],
          ["inner_compute$add_1038_1039_1040$binop.data.out","inner_compute$add_1037_1040_1041$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","inner_compute$add_1038_1039_1040$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","inner_compute$add_1038_1039_1040$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1111_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1112_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1113_1122_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1114_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1115_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1116_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1117_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_5_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.out","inner_compute$add_1111_1125_1126$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.out","inner_compute$add_1111_1125_1126$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$add_1111_1125_1126$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.out","inner_compute$add_1112_1123_1124$binop.data.in.0"],
          ["inner_compute$add_1113_1122_1123$binop.data.out","inner_compute$add_1112_1123_1124$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.in.1","inner_compute$add_1112_1123_1124$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.out","inner_compute$add_1113_1122_1123$binop.data.in.0"],
          ["inner_compute$add_1114_1121_1122$binop.data.out","inner_compute$add_1113_1122_1123$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.out","inner_compute$add_1114_1121_1122$binop.data.in.0"],
          ["inner_compute$add_1115_1120_1121$binop.data.out","inner_compute$add_1114_1121_1122$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.out","inner_compute$add_1115_1120_1121$binop.data.in.0"],
          ["inner_compute$add_1116_1119_1120$binop.data.out","inner_compute$add_1115_1120_1121$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.out","inner_compute$add_1116_1119_1120$binop.data.in.0"],
          ["inner_compute$add_1117_1118_1119$binop.data.out","inner_compute$add_1116_1119_1120$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.out","inner_compute$add_1117_1118_1119$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.out","inner_compute$add_1117_1118_1119$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1190_1204_1205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1191_1202_1203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1192_1201_1202$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1193_1200_1201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1194_1199_1200$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1195_1198_1199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1196_1197_1198$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_6_1203_1204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.out","inner_compute$add_1190_1204_1205$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.out","inner_compute$add_1190_1204_1205$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$add_1190_1204_1205$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.out","inner_compute$add_1191_1202_1203$binop.data.in.0"],
          ["inner_compute$add_1192_1201_1202$binop.data.out","inner_compute$add_1191_1202_1203$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.in.1","inner_compute$add_1191_1202_1203$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.out","inner_compute$add_1192_1201_1202$binop.data.in.0"],
          ["inner_compute$add_1193_1200_1201$binop.data.out","inner_compute$add_1192_1201_1202$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.out","inner_compute$add_1193_1200_1201$binop.data.in.0"],
          ["inner_compute$add_1194_1199_1200$binop.data.out","inner_compute$add_1193_1200_1201$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.out","inner_compute$add_1194_1199_1200$binop.data.in.0"],
          ["inner_compute$add_1195_1198_1199$binop.data.out","inner_compute$add_1194_1199_1200$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.out","inner_compute$add_1195_1198_1199$binop.data.in.0"],
          ["inner_compute$add_1196_1197_1198$binop.data.out","inner_compute$add_1195_1198_1199$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.out","inner_compute$add_1196_1197_1198$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.out","inner_compute$add_1196_1197_1198$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1269_1283_1284$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1270_1281_1282$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1271_1280_1281$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1272_1279_1280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1273_1278_1279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1274_1277_1278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1275_1276_1277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_7_1282_1283$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.out","inner_compute$add_1269_1283_1284$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.out","inner_compute$add_1269_1283_1284$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$add_1269_1283_1284$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.out","inner_compute$add_1270_1281_1282$binop.data.in.0"],
          ["inner_compute$add_1271_1280_1281$binop.data.out","inner_compute$add_1270_1281_1282$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.in.1","inner_compute$add_1270_1281_1282$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.out","inner_compute$add_1271_1280_1281$binop.data.in.0"],
          ["inner_compute$add_1272_1279_1280$binop.data.out","inner_compute$add_1271_1280_1281$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.out","inner_compute$add_1272_1279_1280$binop.data.in.0"],
          ["inner_compute$add_1273_1278_1279$binop.data.out","inner_compute$add_1272_1279_1280$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.out","inner_compute$add_1273_1278_1279$binop.data.in.0"],
          ["inner_compute$add_1274_1277_1278$binop.data.out","inner_compute$add_1273_1278_1279$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.out","inner_compute$add_1274_1277_1278$binop.data.in.0"],
          ["inner_compute$add_1275_1276_1277$binop.data.out","inner_compute$add_1274_1277_1278$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.out","inner_compute$add_1275_1276_1277$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.out","inner_compute$add_1275_1276_1277$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1348_1362_1363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1349_1360_1361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1350_1359_1360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1351_1358_1359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1352_1357_1358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1353_1356_1357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1354_1355_1356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_8_1361_1362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.out","inner_compute$add_1348_1362_1363$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.out","inner_compute$add_1348_1362_1363$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$add_1348_1362_1363$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.out","inner_compute$add_1349_1360_1361$binop.data.in.0"],
          ["inner_compute$add_1350_1359_1360$binop.data.out","inner_compute$add_1349_1360_1361$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.in.1","inner_compute$add_1349_1360_1361$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.out","inner_compute$add_1350_1359_1360$binop.data.in.0"],
          ["inner_compute$add_1351_1358_1359$binop.data.out","inner_compute$add_1350_1359_1360$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.out","inner_compute$add_1351_1358_1359$binop.data.in.0"],
          ["inner_compute$add_1352_1357_1358$binop.data.out","inner_compute$add_1351_1358_1359$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.out","inner_compute$add_1352_1357_1358$binop.data.in.0"],
          ["inner_compute$add_1353_1356_1357$binop.data.out","inner_compute$add_1352_1357_1358$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.out","inner_compute$add_1353_1356_1357$binop.data.in.0"],
          ["inner_compute$add_1354_1355_1356$binop.data.out","inner_compute$add_1353_1356_1357$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.out","inner_compute$add_1354_1355_1356$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.out","inner_compute$add_1354_1355_1356$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U744":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U742.out","PE_init_U744.data.in.0"],
          ["_U743.out","PE_init_U744.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","PE_init_U744.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U747":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U745.out","PE_init_U747.data.in.0"],
          ["_U746.out","PE_init_U747.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","PE_init_U747.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U750":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U748.out","PE_init_U750.data.in.0"],
          ["_U749.out","PE_init_U750.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","PE_init_U750.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U753":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U751.out","PE_init_U753.data.in.0"],
          ["_U752.out","PE_init_U753.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","PE_init_U753.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U756":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U754.out","PE_init_U756.data.in.0"],
          ["_U755.out","PE_init_U756.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","PE_init_U756.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U759":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U757.out","PE_init_U759.data.in.0"],
          ["_U758.out","PE_init_U759.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","PE_init_U759.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_795_809_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_796_807_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_797_806_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_798_805_806$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_799_804_805$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_800_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_801_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_1_808_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.out","inner_compute$add_795_809_810$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_1_808_809$binop.data.out","inner_compute$add_795_809_810$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_795_809_810$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.out","inner_compute$add_796_807_808$binop.data.in.0"],
          ["inner_compute$add_797_806_807$binop.data.out","inner_compute$add_796_807_808$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_1_808_809$binop.data.in.1","inner_compute$add_796_807_808$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.out","inner_compute$add_797_806_807$binop.data.in.0"],
          ["inner_compute$add_798_805_806$binop.data.out","inner_compute$add_797_806_807$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.out","inner_compute$add_798_805_806$binop.data.in.0"],
          ["inner_compute$add_799_804_805$binop.data.out","inner_compute$add_798_805_806$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.out","inner_compute$add_799_804_805$binop.data.in.0"],
          ["inner_compute$add_800_803_804$binop.data.out","inner_compute$add_799_804_805$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.out","inner_compute$add_800_803_804$binop.data.in.0"],
          ["inner_compute$add_801_802_803$binop.data.out","inner_compute$add_800_803_804$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.out","inner_compute$add_801_802_803$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.out","inner_compute$add_801_802_803$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_1_808_809$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_874_888_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_875_886_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_876_885_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_877_884_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_878_883_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_879_882_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_880_881_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_output_cgra_stencil_2_887_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.out","inner_compute$add_874_888_889$binop.data.in.0"],
          ["inner_compute$add_output_cgra_stencil_2_887_888$binop.data.out","inner_compute$add_874_888_889$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$add_874_888_889$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.out","inner_compute$add_875_886_887$binop.data.in.0"],
          ["inner_compute$add_876_885_886$binop.data.out","inner_compute$add_875_886_887$binop.data.in.1"],
          ["inner_compute$add_output_cgra_stencil_2_887_888$binop.data.in.1","inner_compute$add_875_886_887$binop.data.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.out","inner_compute$add_876_885_886$binop.data.in.0"],
          ["inner_compute$add_877_884_885$binop.data.out","inner_compute$add_876_885_886$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.out","inner_compute$add_877_884_885$binop.data.in.0"],
          ["inner_compute$add_878_883_884$binop.data.out","inner_compute$add_877_884_885$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.out","inner_compute$add_878_883_884$binop.data.in.0"],
          ["inner_compute$add_879_882_883$binop.data.out","inner_compute$add_878_883_884$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.out","inner_compute$add_879_882_883$binop.data.in.0"],
          ["inner_compute$add_880_881_882$binop.data.out","inner_compute$add_879_882_883$binop.data.in.1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.out","inner_compute$add_880_881_882$binop.data.in.0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.out","inner_compute$add_880_881_882$binop.data.in.1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$add_output_cgra_stencil_2_887_888$binop.data.in.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U762":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U760.out","PE_init_U762.data.in.0"],
          ["_U761.out","PE_init_U762.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U762.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U765":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U763.out","PE_init_U765.data.in.0"],
          ["_U764.out","PE_init_U765.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U765.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_953_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_954_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_955_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_957_962_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_958_961_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_959_960_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_3_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.out","add_953_967_968$binop.data.in.0"],
          ["add_output_cgra_stencil_3_966_967$binop.data.out","add_953_967_968$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_953_967_968$binop.data.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.out","add_954_965_966$binop.data.in.0"],
          ["add_955_964_965$binop.data.out","add_954_965_966$binop.data.in.1"],
          ["add_output_cgra_stencil_3_966_967$binop.data.in.1","add_954_965_966$binop.data.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.out","add_955_964_965$binop.data.in.0"],
          ["add_956_963_964$binop.data.out","add_955_964_965$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.out","add_956_963_964$binop.data.in.0"],
          ["add_957_962_963$binop.data.out","add_956_963_964$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.out","add_957_962_963$binop.data.in.0"],
          ["add_958_961_962$binop.data.out","add_957_962_963$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.out","add_958_961_962$binop.data.in.0"],
          ["add_959_960_961$binop.data.out","add_958_961_962$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.out","add_959_960_961$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.out","add_959_960_961$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_966_967$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","add_1032_1046_1047$binop.data.in.0"],
          ["add_output_cgra_stencil_4_1045_1046$binop.data.out","add_1032_1046_1047$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047$binop.data.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","add_1033_1044_1045$binop.data.in.0"],
          ["add_1034_1043_1044$binop.data.out","add_1033_1044_1045$binop.data.in.1"],
          ["add_output_cgra_stencil_4_1045_1046$binop.data.in.1","add_1033_1044_1045$binop.data.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","add_1034_1043_1044$binop.data.in.0"],
          ["add_1035_1042_1043$binop.data.out","add_1034_1043_1044$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","add_1035_1042_1043$binop.data.in.0"],
          ["add_1036_1041_1042$binop.data.out","add_1035_1042_1043$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","add_1036_1041_1042$binop.data.in.0"],
          ["add_1037_1040_1041$binop.data.out","add_1036_1041_1042$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","add_1037_1040_1041$binop.data.in.0"],
          ["add_1038_1039_1040$binop.data.out","add_1037_1040_1041$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","add_1038_1039_1040$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","add_1038_1039_1040$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1111_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1112_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1113_1122_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1114_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1115_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1116_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1117_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_5_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.out","add_1111_1125_1126$binop.data.in.0"],
          ["add_output_cgra_stencil_5_1124_1125$binop.data.out","add_1111_1125_1126$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1111_1125_1126$binop.data.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.out","add_1112_1123_1124$binop.data.in.0"],
          ["add_1113_1122_1123$binop.data.out","add_1112_1123_1124$binop.data.in.1"],
          ["add_output_cgra_stencil_5_1124_1125$binop.data.in.1","add_1112_1123_1124$binop.data.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.out","add_1113_1122_1123$binop.data.in.0"],
          ["add_1114_1121_1122$binop.data.out","add_1113_1122_1123$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.out","add_1114_1121_1122$binop.data.in.0"],
          ["add_1115_1120_1121$binop.data.out","add_1114_1121_1122$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.out","add_1115_1120_1121$binop.data.in.0"],
          ["add_1116_1119_1120$binop.data.out","add_1115_1120_1121$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.out","add_1116_1119_1120$binop.data.in.0"],
          ["add_1117_1118_1119$binop.data.out","add_1116_1119_1120$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.out","add_1117_1118_1119$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.out","add_1117_1118_1119$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1124_1125$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1190_1204_1205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1191_1202_1203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1192_1201_1202$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1193_1200_1201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1194_1199_1200$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1195_1198_1199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1196_1197_1198$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_6_1203_1204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.out","add_1190_1204_1205$binop.data.in.0"],
          ["add_output_cgra_stencil_6_1203_1204$binop.data.out","add_1190_1204_1205$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1190_1204_1205$binop.data.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.out","add_1191_1202_1203$binop.data.in.0"],
          ["add_1192_1201_1202$binop.data.out","add_1191_1202_1203$binop.data.in.1"],
          ["add_output_cgra_stencil_6_1203_1204$binop.data.in.1","add_1191_1202_1203$binop.data.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.out","add_1192_1201_1202$binop.data.in.0"],
          ["add_1193_1200_1201$binop.data.out","add_1192_1201_1202$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.out","add_1193_1200_1201$binop.data.in.0"],
          ["add_1194_1199_1200$binop.data.out","add_1193_1200_1201$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.out","add_1194_1199_1200$binop.data.in.0"],
          ["add_1195_1198_1199$binop.data.out","add_1194_1199_1200$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.out","add_1195_1198_1199$binop.data.in.0"],
          ["add_1196_1197_1198$binop.data.out","add_1195_1198_1199$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.out","add_1196_1197_1198$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.out","add_1196_1197_1198$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1203_1204$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1269_1283_1284$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1270_1281_1282$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1271_1280_1281$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1272_1279_1280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1273_1278_1279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1274_1277_1278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1275_1276_1277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_7_1282_1283$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.out","add_1269_1283_1284$binop.data.in.0"],
          ["add_output_cgra_stencil_7_1282_1283$binop.data.out","add_1269_1283_1284$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1269_1283_1284$binop.data.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.out","add_1270_1281_1282$binop.data.in.0"],
          ["add_1271_1280_1281$binop.data.out","add_1270_1281_1282$binop.data.in.1"],
          ["add_output_cgra_stencil_7_1282_1283$binop.data.in.1","add_1270_1281_1282$binop.data.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.out","add_1271_1280_1281$binop.data.in.0"],
          ["add_1272_1279_1280$binop.data.out","add_1271_1280_1281$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.out","add_1272_1279_1280$binop.data.in.0"],
          ["add_1273_1278_1279$binop.data.out","add_1272_1279_1280$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.out","add_1273_1278_1279$binop.data.in.0"],
          ["add_1274_1277_1278$binop.data.out","add_1273_1278_1279$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.out","add_1274_1277_1278$binop.data.in.0"],
          ["add_1275_1276_1277$binop.data.out","add_1274_1277_1278$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.out","add_1275_1276_1277$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.out","add_1275_1276_1277$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1282_1283$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1348_1362_1363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1349_1360_1361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1350_1359_1360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1351_1358_1359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1352_1357_1358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1353_1356_1357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1354_1355_1356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_8_1361_1362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.out","add_1348_1362_1363$binop.data.in.0"],
          ["add_output_cgra_stencil_8_1361_1362$binop.data.out","add_1348_1362_1363$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_1348_1362_1363$binop.data.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.out","add_1349_1360_1361$binop.data.in.0"],
          ["add_1350_1359_1360$binop.data.out","add_1349_1360_1361$binop.data.in.1"],
          ["add_output_cgra_stencil_8_1361_1362$binop.data.in.1","add_1349_1360_1361$binop.data.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.out","add_1350_1359_1360$binop.data.in.0"],
          ["add_1351_1358_1359$binop.data.out","add_1350_1359_1360$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.out","add_1351_1358_1359$binop.data.in.0"],
          ["add_1352_1357_1358$binop.data.out","add_1351_1358_1359$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.out","add_1352_1357_1358$binop.data.in.0"],
          ["add_1353_1356_1357$binop.data.out","add_1352_1357_1358$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.out","add_1353_1356_1357$binop.data.in.0"],
          ["add_1354_1355_1356$binop.data.out","add_1353_1356_1357$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.out","add_1354_1355_1356$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.out","add_1354_1355_1356$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1361_1362$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U768":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U766.out","PE_init_U768.data.in.0"],
          ["_U767.out","PE_init_U768.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U768.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U771":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U769.out","PE_init_U771.data.in.0"],
          ["_U770.out","PE_init_U771.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U771.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U774":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U772.out","PE_init_U774.data.in.0"],
          ["_U773.out","PE_init_U774.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U774.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U777":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U775.out","PE_init_U777.data.in.0"],
          ["_U776.out","PE_init_U777.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U777.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U780":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U778.out","PE_init_U780.data.in.0"],
          ["_U779.out","PE_init_U780.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U780.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U783":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U781.out","PE_init_U783.data.in.0"],
          ["_U782.out","PE_init_U783.data.in.1"],
          ["self.out_output_cgra_stencil","PE_init_U783.data.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_795_809_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_796_807_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_797_806_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_798_805_806$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_799_804_805$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_800_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_801_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_1_808_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.out","add_795_809_810$binop.data.in.0"],
          ["add_output_cgra_stencil_1_808_809$binop.data.out","add_795_809_810$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_795_809_810$binop.data.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.out","add_796_807_808$binop.data.in.0"],
          ["add_797_806_807$binop.data.out","add_796_807_808$binop.data.in.1"],
          ["add_output_cgra_stencil_1_808_809$binop.data.in.1","add_796_807_808$binop.data.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.out","add_797_806_807$binop.data.in.0"],
          ["add_798_805_806$binop.data.out","add_797_806_807$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.out","add_798_805_806$binop.data.in.0"],
          ["add_799_804_805$binop.data.out","add_798_805_806$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.out","add_799_804_805$binop.data.in.0"],
          ["add_800_803_804$binop.data.out","add_799_804_805$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.out","add_800_803_804$binop.data.in.0"],
          ["add_801_802_803$binop.data.out","add_800_803_804$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.out","add_801_802_803$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.out","add_801_802_803$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_808_809$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_874_888_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_875_886_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_876_885_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_877_884_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_878_883_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_879_882_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_880_881_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_output_cgra_stencil_2_887_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.out","add_874_888_889$binop.data.in.0"],
          ["add_output_cgra_stencil_2_887_888$binop.data.out","add_874_888_889$binop.data.in.1"],
          ["self.out_output_cgra_stencil","add_874_888_889$binop.data.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.out","add_875_886_887$binop.data.in.0"],
          ["add_876_885_886$binop.data.out","add_875_886_887$binop.data.in.1"],
          ["add_output_cgra_stencil_2_887_888$binop.data.in.1","add_875_886_887$binop.data.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.out","add_876_885_886$binop.data.in.0"],
          ["add_877_884_885$binop.data.out","add_876_885_886$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.out","add_877_884_885$binop.data.in.0"],
          ["add_878_883_884$binop.data.out","add_877_884_885$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.out","add_878_883_884$binop.data.in.0"],
          ["add_879_882_883$binop.data.out","add_878_883_884$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.out","add_879_882_883$binop.data.in.0"],
          ["add_880_881_882$binop.data.out","add_879_882_883$binop.data.in.1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.out","add_880_881_882$binop.data.in.0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.out","add_880_881_882$binop.data.in.1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_887_888$binop.data.in.0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[25],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[26],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7201],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[27],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[28],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[29],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[30],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[31],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[32],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0_garnet.clk_en","ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_1_garnet.clk_en","ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_2_garnet.clk_en","ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_3_garnet.clk_en","ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_4_garnet.clk_en","ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_5_garnet.clk_en","ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_6_garnet.clk_en","ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_input_cgra_stencil_BANK_7_garnet.clk_en","ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000658"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006920"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U124.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U127.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U130.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U133.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U136.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U139.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U142.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U145.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$const_term_U146.out","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143.in0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49.out","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.in0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.out"],
          ["self.op_hcompute_input_glb_stencil_write.0","self.op_hcompute_input_cgra_stencil_read.0"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[193],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[210],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[218],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[25],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[226],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[33],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[234],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[41],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[242],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[49],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[250],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[57],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[195],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[203],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[211],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[219],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[26],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[201],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[227],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[34],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[235],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[42],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[243],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[50],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[251],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[58],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[196],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[204],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[212],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[220],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[27],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[228],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[35],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[236],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[43],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[209],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[244],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[51],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[252],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[59],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[197],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[205],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[213],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[221],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[28],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[229],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[36],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[237],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[44],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[245],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[52],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[253],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[60],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[217],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[24],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[198],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[206],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[214],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[222],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[29],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[230],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[37],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[238],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[45],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[246],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[254],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[61],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[199],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[207],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[225],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[215],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[223],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[231],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[38],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[239],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[46],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[247],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[54],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[255],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[62],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[200],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[208],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[216],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[224],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[31],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[233],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[40],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[232],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[39],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[240],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[47],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[248],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[55],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[256],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[63],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[241],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[48],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[249],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[56],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[194],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[202],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$const_term_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$const_term_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U374.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U377.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U380.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U383.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U386.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U389.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U392.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U395.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U398.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U401.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.in0"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$const_term_U402.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412.in1"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U260.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U263.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U266.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U269.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0.in","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U272.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.in0"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.in1"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.out"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$const_term_U273.out","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278.in1"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0.clk"],
          ["addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270.in0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0.out"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","self.op_hcompute_kernel_cgra_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U722":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U721":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U720":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U719":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U724":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U723":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U732":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U731":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U733":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U727":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U726":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U728":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U415"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23332],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23336],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U431"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23335],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23337],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U447"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23338],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U463"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23339],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U479"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23340],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U495"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23339],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23341],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U511"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23342],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U527"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23343],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0_garnet.clk_en","ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_1_garnet.data_out_1","ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_garnet.clk_en","ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_2_garnet.data_out_1","ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_garnet.clk_en","ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_3_garnet.data_out_1","ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_garnet.clk_en","ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_4_garnet.data_out_1","ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_garnet.clk_en","ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_5_garnet.data_out_1","ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_garnet.clk_en","ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_6_garnet.data_out_1","ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_garnet.clk_en","ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_output_cgra_stencil_BANK_7_garnet.data_out_1","ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_7_garnet.clk_en","ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$const_term_U685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$const_term_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U675.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U678.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U681.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U684.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$const_term_U685.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U612.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U615.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U618.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U621.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U624.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U627.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U630.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U633.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$const_term_U634.out","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631.in0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0.out"],
          ["self.op_hcompute_output_glb_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "resnet3_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "PE_init_U786":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U789":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U792":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U795":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U798":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U801":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U804":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "PE_init_U807":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U785":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[25],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[26],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7201],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[27],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[28],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[29],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[30],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[31],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[32],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000658"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006920"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[23336],"cycle_stride":[1,32,448,16144,32288,64576],"dimensionality":6,"extent":[32,14,14,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,1792,32,896,25088]}}
          },
          "io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,240,8072,16144,32288,64576],"dimensionality":7,"extent":[8,30,30,2,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,928,8,0,448,25984]}}
          },
          "io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,256,8072,16144,32288],"dimensionality":6,"extent":[8,32,9,2,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,16,1024,8,512,0]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[193],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[210],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[17],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[218],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[25],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[226],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[33],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[234],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[41],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[242],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[49],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[250],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[57],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[195],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[203],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[211],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[18],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[219],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[26],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[201],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[227],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[34],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[235],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[42],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[243],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[50],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[251],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[58],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[196],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[204],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[212],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[19],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[220],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[27],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[228],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[35],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[236],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[43],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[209],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[16],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[244],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[51],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[252],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[59],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[197],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[205],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[213],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[20],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[221],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[28],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[229],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[36],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[237],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[44],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[245],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[52],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[253],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[60],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[217],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[24],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[198],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[206],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[214],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[21],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[222],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[29],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[230],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[37],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[238],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[45],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[246],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[254],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[61],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[199],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[207],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[225],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[215],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[22],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[223],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[30],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[231],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[38],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[239],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[46],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[247],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[54],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[255],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[62],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[200],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[208],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[15],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[216],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[23],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[224],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[31],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[233],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[40],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[232],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[39],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[240],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[47],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[248],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[55],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[256],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[63],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[241],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[48],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[249],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[56],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[194],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[202],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[7205],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$const_term_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$const_term_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_lake_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U735"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[142616],"cycle_stride":[1,64,1792],"dimensionality":3,"extent":[64,28,28]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_953_967_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_954_965_966$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_955_964_965$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_957_962_963$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_958_961_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_959_960_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_966_967$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1122_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1114_1121_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1115_1120_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1116_1119_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_1117_1118_1119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1190_1204_1205$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1191_1202_1203$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1192_1201_1202$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1193_1200_1201$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1194_1199_1200$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1195_1198_1199$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_1196_1197_1198$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1203_1204$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1269_1283_1284$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1270_1281_1282$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1271_1280_1281$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1272_1279_1280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1273_1278_1279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1274_1277_1278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_1275_1276_1277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1282_1283$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1348_1362_1363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1349_1360_1361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1350_1359_1360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1351_1358_1359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1352_1357_1358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1353_1356_1357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_1354_1355_1356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1361_1362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_795_809_810$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_796_807_808$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_797_806_807$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_798_805_806$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_799_804_805$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_800_803_804$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_801_802_803$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_808_809$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_874_888_889$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_875_886_887$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_876_885_886$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_877_884_885$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_878_883_884$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_879_882_883$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_880_881_882$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_887_888$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U415"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23332],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23336],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U431"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23335],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23337],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U447"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23338],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U463"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23339],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U479"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23340],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U495"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23339],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23341],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U511"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23342],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U527"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23343],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$const_term_U685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$const_term_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["_U784.out","PE_init_U786.data.in.0"],
          ["_U785.out","PE_init_U786.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_0","PE_init_U786.data.out"],
          ["_U787.out","PE_init_U789.data.in.0"],
          ["_U788.out","PE_init_U789.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_0","PE_init_U789.data.out"],
          ["_U790.out","PE_init_U792.data.in.0"],
          ["_U791.out","PE_init_U792.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_0","PE_init_U792.data.out"],
          ["_U793.out","PE_init_U795.data.in.0"],
          ["_U794.out","PE_init_U795.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_0","PE_init_U795.data.out"],
          ["_U796.out","PE_init_U798.data.in.0"],
          ["_U797.out","PE_init_U798.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_0","PE_init_U798.data.out"],
          ["_U799.out","PE_init_U801.data.in.0"],
          ["_U800.out","PE_init_U801.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_0","PE_init_U801.data.out"],
          ["_U802.out","PE_init_U804.data.in.0"],
          ["_U803.out","PE_init_U804.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_0","PE_init_U804.data.out"],
          ["_U805.out","PE_init_U807.data.in.0"],
          ["_U806.out","PE_init_U807.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_0","PE_init_U807.data.out"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.clk_en","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_glb_stencil_read_0.out","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_in_0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.1","input_cgra_stencil$ub_input_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U124.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U127.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U130.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U133.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U136.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U139.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U142.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$_U145.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U147.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U148.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U149.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U150.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U151.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U152.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U153.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$const_term_U146.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$add_all__U154.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d0__U122.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U123$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d1__U125.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U126$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d2__U128.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U129$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d3__U131.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U132$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d4__U134.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U135$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d5__U137.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U138$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d6__U140.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U141$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$mul_d7__U143.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155$coeff_U144$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U39.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U42.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U45.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$_U48.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U50.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U51.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U52.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$const_term_U49.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$add_all__U53.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d0__U37.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U38$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d1__U40.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U41$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d2__U43.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U44$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$mul_d3__U46.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54$coeff_U47$reg0.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_1","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_in_0","io16in_kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_0_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_10_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_11_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_12_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_13_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_14_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_15_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_16_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_17_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_18_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_19_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_1_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_20_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_21_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_22_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_23_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_24_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_25_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_26_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_27_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_28_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_29_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_2_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_30_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_31_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_32_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_33_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_34_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_35_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_36_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_37_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_38_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_39_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_3_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_40_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_41_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_42_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_43_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_44_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_45_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_46_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_47_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_48_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_49_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_4_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_50_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_51_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_52_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_53_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_54_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_55_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_56_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_57_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_58_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_59_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_5_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_60_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_61_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_62_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_63_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_6_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_7_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_8_garnet.data_out_0"],
          ["kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.clk_en","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.in.0","kernel_cgra_stencil$ub_kernel_cgra_stencil_BANK_9_garnet.data_out_0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U374.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U377.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U380.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U383.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U386.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U389.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U392.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U395.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U398.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$_U401.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.in0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U403.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U404.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U405.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U406.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U407.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U408.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U409.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U410.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U411.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$const_term_U402.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$add_all__U412.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d0__U372.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U373$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d1__U375.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U376$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d2__U378.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U379$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d3__U381.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U382$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d4__U384.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U385$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d5__U387.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U388$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d6__U390.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U391$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d7__U393.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U394$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d8__U396.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U397$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$mul_d9__U399.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413$coeff_U400$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U260.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U263.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U266.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U269.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0.in","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$_U272.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.in0"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U274.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U275.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U276.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U277.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$const_term_U273.out","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$add_all__U278.in1"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d0__U258.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U259$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d1__U261.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U262$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d2__U264.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U265$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d3__U267.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U268$reg0.out"],
          ["kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$mul_d4__U270.in0","kernel_glb_stencil$addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279$coeff_U271$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_953_967_968$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_966_967$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_953_967_968$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_in_1","op_hcompute_output_cgra_stencil_10$inner_compute$add_953_967_968$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_954_965_966$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_955_964_965$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_954_965_966$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_966_967$binop.data.in.1","op_hcompute_output_cgra_stencil_10$inner_compute$add_954_965_966$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_955_964_965$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_956_963_964$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_955_964_965$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_956_963_964$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_957_962_963$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_956_963_964$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_957_962_963$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_958_961_962$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_957_962_963$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_958_961_962$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$add_959_960_961$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_958_961_962$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_959_960_961$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_10$inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960$binop.data.out","op_hcompute_output_cgra_stencil_10$inner_compute$add_959_960_961$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_0","op_hcompute_output_cgra_stencil_10$inner_compute$add_output_cgra_stencil_3_966_967$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_in_1","op_hcompute_output_cgra_stencil_11$inner_compute$add_1032_1046_1047$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.1","op_hcompute_output_cgra_stencil_11$inner_compute$add_1033_1044_1045$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1034_1043_1044$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1035_1042_1043$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1036_1041_1042$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1037_1040_1041$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_11$inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039$binop.data.out","op_hcompute_output_cgra_stencil_11$inner_compute$add_1038_1039_1040$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_0","op_hcompute_output_cgra_stencil_11$inner_compute$add_output_cgra_stencil_4_1045_1046$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1125_1126$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1125_1126$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_in_1","op_hcompute_output_cgra_stencil_12$inner_compute$add_1111_1125_1126$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1123_1124$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1122_1123$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1123_1124$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.in.1","op_hcompute_output_cgra_stencil_12$inner_compute$add_1112_1123_1124$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1122_1123$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1114_1121_1122$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1113_1122_1123$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1114_1121_1122$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1115_1120_1121$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1114_1121_1122$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1115_1120_1121$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1116_1119_1120$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1115_1120_1121$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1116_1119_1120$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$add_1117_1118_1119$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1116_1119_1120$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1117_1118_1119$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_12$inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118$binop.data.out","op_hcompute_output_cgra_stencil_12$inner_compute$add_1117_1118_1119$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_0","op_hcompute_output_cgra_stencil_12$inner_compute$add_output_cgra_stencil_5_1124_1125$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1190_1204_1205$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1190_1204_1205$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_in_1","op_hcompute_output_cgra_stencil_13$inner_compute$add_1190_1204_1205$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1191_1202_1203$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1192_1201_1202$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1191_1202_1203$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.in.1","op_hcompute_output_cgra_stencil_13$inner_compute$add_1191_1202_1203$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1192_1201_1202$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1193_1200_1201$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1192_1201_1202$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1193_1200_1201$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1194_1199_1200$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1193_1200_1201$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1194_1199_1200$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1195_1198_1199$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1194_1199_1200$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1195_1198_1199$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$add_1196_1197_1198$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1195_1198_1199$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1196_1197_1198$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_13$inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197$binop.data.out","op_hcompute_output_cgra_stencil_13$inner_compute$add_1196_1197_1198$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_0","op_hcompute_output_cgra_stencil_13$inner_compute$add_output_cgra_stencil_6_1203_1204$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1269_1283_1284$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1269_1283_1284$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_in_1","op_hcompute_output_cgra_stencil_14$inner_compute$add_1269_1283_1284$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1270_1281_1282$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1271_1280_1281$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1270_1281_1282$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.in.1","op_hcompute_output_cgra_stencil_14$inner_compute$add_1270_1281_1282$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1271_1280_1281$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1272_1279_1280$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1271_1280_1281$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1272_1279_1280$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1273_1278_1279$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1272_1279_1280$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1273_1278_1279$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1274_1277_1278$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1273_1278_1279$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1274_1277_1278$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$add_1275_1276_1277$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1274_1277_1278$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1275_1276_1277$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_14$inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276$binop.data.out","op_hcompute_output_cgra_stencil_14$inner_compute$add_1275_1276_1277$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_0","op_hcompute_output_cgra_stencil_14$inner_compute$add_output_cgra_stencil_7_1282_1283$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1348_1362_1363$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1348_1362_1363$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_in_1","op_hcompute_output_cgra_stencil_15$inner_compute$add_1348_1362_1363$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1349_1360_1361$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1350_1359_1360$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1349_1360_1361$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.in.1","op_hcompute_output_cgra_stencil_15$inner_compute$add_1349_1360_1361$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1350_1359_1360$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1351_1358_1359$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1350_1359_1360$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1351_1358_1359$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1352_1357_1358$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1351_1358_1359$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1352_1357_1358$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1353_1356_1357$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1352_1357_1358$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1353_1356_1357$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$add_1354_1355_1356$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1353_1356_1357$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1354_1355_1356$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_15$inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355$binop.data.out","op_hcompute_output_cgra_stencil_15$inner_compute$add_1354_1355_1356$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_0","op_hcompute_output_cgra_stencil_15$inner_compute$add_output_cgra_stencil_8_1361_1362$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_795_809_810$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_808_809$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_795_809_810$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_in_1","op_hcompute_output_cgra_stencil_8$inner_compute$add_795_809_810$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_796_807_808$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_797_806_807$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_796_807_808$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_808_809$binop.data.in.1","op_hcompute_output_cgra_stencil_8$inner_compute$add_796_807_808$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_797_806_807$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_798_805_806$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_797_806_807$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_798_805_806$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_799_804_805$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_798_805_806$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_799_804_805$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_800_803_804$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_799_804_805$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_800_803_804$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$add_801_802_803$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_800_803_804$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_801_802_803$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_8$inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802$binop.data.out","op_hcompute_output_cgra_stencil_8$inner_compute$add_801_802_803$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.data_out_0","op_hcompute_output_cgra_stencil_8$inner_compute$add_output_cgra_stencil_1_808_809$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_874_888_889$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_887_888$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_874_888_889$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_in_1","op_hcompute_output_cgra_stencil_9$inner_compute$add_874_888_889$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_875_886_887$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_876_885_886$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_875_886_887$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_887_888$binop.data.in.1","op_hcompute_output_cgra_stencil_9$inner_compute$add_875_886_887$binop.data.out"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_876_885_886$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_877_884_885$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_876_885_886$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_877_884_885$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_878_883_884$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_877_884_885$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_878_883_884$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_879_882_883$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_878_883_884$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_879_882_883$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$add_880_881_882$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_879_882_883$binop.data.in.1"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_880_881_882$binop.data.in.0"],
          ["op_hcompute_output_cgra_stencil_9$inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881$binop.data.out","op_hcompute_output_cgra_stencil_9$inner_compute$add_880_881_882$binop.data.in.1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_0","op_hcompute_output_cgra_stencil_9$inner_compute$add_output_cgra_stencil_2_887_888$binop.data.in.0"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_0_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_1_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_2_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_3_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_4_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_5_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.data_out_1","output_cgra_stencil$ub_output_cgra_stencil_BANK_6_garnet.chain_data_in_1"],
          ["output_cgra_stencil$ub_output_cgra_stencil_BANK_7_garnet.clk_en","output_cgra_stencil$ub_output_cgra_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U675.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U678.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U681.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$_U684.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U686.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U687.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U688.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$const_term_U685.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$add_all__U689.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d0__U673.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U674$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d1__U676.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U677$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d2__U679.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U680$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$mul_d3__U682.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690$coeff_U683$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U612.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U615.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U618.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U621.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U624.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U627.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U630.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$_U633.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U635.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U636.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U637.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U638.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U639.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U640.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U641.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$const_term_U634.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$add_all__U642.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d0__U610.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U611$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d1__U613.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U614$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d2__U616.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U617$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d3__U619.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U620$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d4__U622.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U623$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d5__U625.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U626$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d6__U628.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U629$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$mul_d7__U631.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643$coeff_U632$reg0.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]],
                ["en","BitIn"],
                ["clr","BitIn"]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["clrMux.in1","c0.out"],
                ["enMux.out","clrMux.in0"],
                ["reg0.in","clrMux.out"],
                ["self.clr","clrMux.sel"],
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
