# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity antitokens
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of selector.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd(45): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd(9): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd(13): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd(8): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_5
# -- Compiling architecture arch of handshake_cmpi_5
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd(41): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture behavioral of gcd
# ** Error: (vcom-11) Could not find work.fork_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(678): (vcom-1195) Cannot find expanded name "work.fork_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(678): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(698): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(698): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(716): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(716): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(734): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(734): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(742): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(742): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(753): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(753): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(768): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(768): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(780): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(780): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(798): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(798): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(813): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(813): Unknown expanded name.
# -- Loading entity selector
# ** Error: (vcom-11) Could not find work.handshake_cmpi_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(846): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(846): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(861): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(861): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(876): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(876): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(894): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(894): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(912): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(912): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(921): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(921): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(933): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(933): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(944): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(944): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(959): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(959): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(971): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(971): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(989): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(989): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1001): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1001): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1013): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1013): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1028): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1028): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1043): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1043): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1055): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1055): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1073): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1073): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1091): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1091): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1103): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1103): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1115): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1115): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1130): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1130): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1148): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1148): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1156): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1156): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1167): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1167): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1175): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1175): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1186): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1186): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.ori.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1198): (vcom-1195) Cannot find expanded name "work.ori".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1198): Unknown expanded name.
# -- Loading entity trunci
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1225): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1225): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_2.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1240): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_2".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1240): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1255): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1255): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1276): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1276): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1288): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1288): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1300): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1300): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1318): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1318): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1336): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1336): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1354): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1354): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1362): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1362): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1373): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1373): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1385): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1385): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shrsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1403): (vcom-1195) Cannot find expanded name "work.shrsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1403): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shrsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1418): (vcom-1195) Cannot find expanded name "work.shrsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1418): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1433): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1433): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1448): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1448): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1459): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1459): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1471): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1471): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1489): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1489): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1501): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1501): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1513): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1513): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1543): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1543): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1558): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1558): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1566): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1566): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1577): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1577): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1585): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1585): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1596): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1596): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1611): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1611): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1623): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1623): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_3.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1635): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_3".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1635): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1650): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1650): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_2.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1665): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_2".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1665): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1680): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1680): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1695): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1695): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1710): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1710): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1728): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1728): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1736): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1736): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1747): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1747): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shrsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1759): (vcom-1195) Cannot find expanded name "work.shrsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1759): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1774): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1774): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1785): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1785): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1797): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1797): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1815): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1815): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1827): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1827): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1839): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1839): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1869): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1869): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1884): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1884): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1892): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1892): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1903): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1903): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1911): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1911): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1922): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1922): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1937): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1937): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1949): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1949): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_3.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1961): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_3".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1961): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1976): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1976): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_2.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1991): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_2".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(1991): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2006): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2006): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2021): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2021): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2036): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2036): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2054): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2054): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2062): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2062): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2073): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2073): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shrsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2085): (vcom-1195) Cannot find expanded name "work.shrsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2085): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2100): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2100): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2111): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2111): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2129): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2129): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2141): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2141): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2153): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2153): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2168): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2168): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2183): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2183): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2195): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2195): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2210): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2210): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2228): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2228): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2236): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2236): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2247): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2247): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2259): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2259): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2274): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2274): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2292): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2292): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2310): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2310): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2319): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2319): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2337): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2337): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2349): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2349): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2361): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2361): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2379): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2379): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2397): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2397): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2405): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2405): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2416): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2416): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2428): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2428): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.subi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2443): (vcom-1195) Cannot find expanded name "work.subi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2443): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2458): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2458): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_4.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2476): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_4".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2476): Unknown expanded name.
# -- Loading entity handshake_cmpi_5
# ** Error: (vcom-11) Could not find work.subi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2524): (vcom-1195) Cannot find expanded name "work.subi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2524): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2557): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2557): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2568): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2568): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2580): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2580): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2598): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2598): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2610): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2610): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2622): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2622): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2652): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2652): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2667): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2667): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2675): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2675): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2686): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2686): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2694): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2694): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2705): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2705): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2720): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2720): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2732): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2732): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_3.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2744): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_3".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2744): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2759): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2759): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_2.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2774): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_2".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2774): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.andi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2789): (vcom-1195) Cannot find expanded name "work.andi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2789): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2804): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2804): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2819): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2819): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2837): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2837): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2845): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2845): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2856): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2856): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shrsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2868): (vcom-1195) Cannot find expanded name "work.shrsi".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2868): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.shli.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2883): (vcom-1195) Cannot find expanded name "work.shli".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2883): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2898): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2898): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2916): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2916): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2925): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2925): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2943): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2943): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2955): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2955): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd(2967): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 477, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(41): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd(41): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ori
# -- Compiling architecture arch of ori
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd(41): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(41): VHDL Compiler exiting
# End time: 17:28:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of source.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shrsi
# -- Compiling architecture arch of shrsi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity andi
# -- Compiling architecture arch of andi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_3
# -- Compiling architecture arch of handshake_cmpi_3
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd(28): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd(60): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shli
# -- Compiling architecture arch of shli
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_4
# -- Compiling architecture arch of handshake_cmpi_4
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_wrapper
# -- Compiling architecture behavioral of gcd_wrapper
# -- Loading entity gcd
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of gcd_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd(41): VHDL Compiler exiting
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/merge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gcd_wrapper_tb
# -- Compiling architecture behav of gcd_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity gcd_wrapper
# -- Loading entity single_argument
# -- Loading entity tb_join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_gcd_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_5
# -- Compiling architecture arch of handshake_cmpi_5
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_5.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture behavioral of gcd
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity handshake_fork
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_cmpi_1
# -- Loading entity selector
# -- Loading entity andi
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity merge
# -- Loading entity handshake_constant_1
# -- Loading entity ori
# -- Loading entity trunci
# -- Loading entity handshake_cmpi_2
# -- Loading entity shrsi
# -- Loading entity addi
# -- Loading entity handshake_cmpi_3
# -- Loading entity subi
# -- Loading entity handshake_cmpi_4
# -- Loading entity handshake_cmpi_5
# -- Loading entity shli
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of gcd.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ori
# -- Compiling architecture arch of ori
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of ori.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shrsi
# -- Compiling architecture arch of shrsi
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of shrsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity andi
# -- Compiling architecture arch of andi
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of andi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_3
# -- Compiling architecture arch of handshake_cmpi_3
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shli
# -- Compiling architecture arch of shli
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of shli.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_4
# -- Compiling architecture arch of handshake_cmpi_4
# -- Loading entity join
# End time: 17:28:48 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_4.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:28:48 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# -- Loading entity join
# End time: 17:28:49 on Jan 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of subi.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/selector.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity antitokens
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/source.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_wrapper
# -- Compiling architecture behavioral of gcd_wrapper
# -- Loading entity gcd
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/merge.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity gcd_wrapper_tb
# -- Compiling architecture behav of gcd_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd(66): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity gcd_wrapper
# -- Loading entity single_argument
# -- Loading entity tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_5.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_5
# -- Compiling architecture arch of handshake_cmpi_5
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/gcd.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture behavioral of gcd
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity handshake_fork
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading entity handshake_cmpi_0
# -- Loading entity handshake_cmpi_1
# -- Loading entity selector
# -- Loading entity andi
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity merge
# -- Loading entity handshake_constant_1
# -- Loading entity ori
# -- Loading entity trunci
# -- Loading entity handshake_cmpi_2
# -- Loading entity shrsi
# -- Loading entity addi
# -- Loading entity handshake_cmpi_3
# -- Loading entity subi
# -- Loading entity handshake_cmpi_4
# -- Loading entity handshake_cmpi_5
# -- Loading entity shli
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/ori.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ori
# -- Compiling architecture arch of ori
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shrsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shrsi
# -- Compiling architecture arch of shrsi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/andi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity andi
# -- Compiling architecture arch of andi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_3
# -- Compiling architecture arch of handshake_cmpi_3
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/shli.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shli
# -- Compiling architecture arch of shli
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/handshake_cmpi_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_4
# -- Compiling architecture arch of handshake_cmpi_4
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/subi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# -- Loading entity join
# 40 compiles, 0 failed with no errors.
# vsim gcd_wrapper_tb 
# Start time: 17:28:50 on Jan 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.gcd_wrapper_tb(behav)
# Loading work.gcd_wrapper(behavioral)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.gcd(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.handshake_fork(arch)
# Loading work.source(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.extsi(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.handshake_cmpi_1(arch)
# Loading work.selector(arch)
# Loading work.antitokens(arch)
# Loading work.andi(arch)
# Loading work.cond_br(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.sink(arch)
# Loading work.mux(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.oehb(arch)
# Loading work.oehb_dataless(arch)
# Loading work.merge(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.ori(arch)
# Loading work.trunci(arch)
# Loading work.handshake_cmpi_2(arch)
# Loading work.shrsi(arch)
# Loading work.addi(arch)
# Loading work.handshake_cmpi_3(arch)
# Loading work.subi(arch)
# Loading work.handshake_cmpi_4(arch)
# Loading work.handshake_cmpi_5(arch)
# Loading work.shli(arch)
# Loading work.single_argument(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 18231 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux8
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shli0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shrsi4
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi10
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi9
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux5
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shrsi3
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shrsi2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shrsi1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/shrsi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi11
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi10
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi6
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/mux6
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 5  Instance: /gcd_wrapper_tb/duv/gcd_wrapped/cmpi9
# ** Note: simulation done!
#    Time: 334 ns  Iteration: 1  Instance: /gcd_wrapper_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 334 ns  Iteration: 1  Process: /gcd_wrapper_tb/generate_sim_done_proc File: /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd
# Break in Process generate_sim_done_proc at /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd line 201
# Stopped at /home/giacomo/dynamatic/integration-test/gcd/out/sim/VHDL_SRC/hls_verify_gcd_tb.vhd line 201
# End time: 17:28:50 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 114
