Analysis & Synthesis report for msx_multicore2
Thu Jul 16 16:53:35 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |multicore2_top|keyboard:keyb|keymap_seq_s
 12. State Machine - |multicore2_top|ssdram256Mb:ram|SdrRoutine_v
 13. State Machine - |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated
 22. Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated
 23. Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated
 24. Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated
 25. Source assignments for msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated
 26. Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated
 27. Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated
 28. Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_cjh1:auto_generated
 29. Source assignments for OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated
 30. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated
 31. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated
 32. Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated
 33. Source assignments for OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_2md1:auto_generated
 34. Source assignments for OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated
 35. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_k081:auto_generated
 36. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_b6m1:auto_generated
 37. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_aq71:auto_generated
 38. Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f311:auto_generated
 39. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3r11:auto_generated
 40. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4r11:auto_generated
 41. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d011:auto_generated
 42. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e011:auto_generated
 43. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2
 44. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2
 45. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2
 46. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2
 47. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2
 48. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2
 49. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4
 50. Parameter Settings for User Entity Instance: pll1:pll|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: msx:the_msx
 53. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu
 54. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0
 55. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode
 56. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu
 57. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp
 58. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a
 59. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b
 60. Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo
 61. Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem
 62. Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl
 63. Parameter Settings for User Entity Instance: ssdram256Mb:ram
 64. Parameter Settings for User Entity Instance: spram:vram
 65. Parameter Settings for User Entity Instance: dac:audiol
 66. Parameter Settings for User Entity Instance: dac:audior
 67. Parameter Settings for User Entity Instance: audio_out:i2s_audio_out
 68. Parameter Settings for User Entity Instance: audio_out:i2s_audio_out|i2s:i2s
 69. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A
 70. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B
 71. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo
 72. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
 73. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
 74. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
 75. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
 76. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
 77. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
 78. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
 79. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
 80. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
 81. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
 82. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
 83. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
 84. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
 85. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
 86. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
 87. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg
 88. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh
 89. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh
 90. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg
 91. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding
 92. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh
 93. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh
 94. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh
 95. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh
 96. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh
 97. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh
 98. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer
 99. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer
100. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer
101. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh
102. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding
103. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit
104. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
105. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc
106. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr
107. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
108. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0
109. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2
110. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5
111. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8
112. Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0
113. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0
114. Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0
115. Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0
116. Parameter Settings for Inferred Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0
117. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0
118. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1
119. Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0
120. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0
121. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0
122. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1
123. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0
124. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0
125. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0
126. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0
127. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0
128. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0
129. Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0
130. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0
131. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0
132. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0
133. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0
134. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0
135. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0
136. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0
137. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0
138. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0
139. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0
140. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0
141. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0
142. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1
143. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0
144. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0
145. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0
146. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult5
147. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult6
148. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0
149. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult4
150. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult3
151. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult2
152. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult0
153. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult1
154. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0
155. altpll Parameter Settings by Entity Instance
156. altsyncram Parameter Settings by Entity Instance
157. altshift_taps Parameter Settings by Entity Instance
158. lpm_mult Parameter Settings by Entity Instance
159. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"
160. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op"
161. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B"
162. Port Connectivity Checks: "jt51_wrapper:jt51"
163. Port Connectivity Checks: "audio_out:i2s_audio_out"
164. Port Connectivity Checks: "dac:audior"
165. Port Connectivity Checks: "dac:audiol"
166. Port Connectivity Checks: "mixeru:mixer"
167. Port Connectivity Checks: "keyboard:keyb|keymap:keymap"
168. Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port"
169. Port Connectivity Checks: "keyboard:keyb"
170. Port Connectivity Checks: "ssdram256Mb:ram"
171. Port Connectivity Checks: "msx:the_msx|memoryctl:memctl"
172. Port Connectivity Checks: "msx:the_msx|escci:escci"
173. Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"
174. Port Connectivity Checks: "msx:the_msx|swioports:swiop"
175. Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"
176. Port Connectivity Checks: "msx:the_msx|YM2149:psg"
177. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b"
178. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a"
179. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl"
180. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette"
181. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"
182. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"
183. Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"
184. Port Connectivity Checks: "msx:the_msx|T80a:cpu"
185. Port Connectivity Checks: "msx:the_msx"
186. Port Connectivity Checks: "clocks:clks"
187. Port Connectivity Checks: "pll2:pll2"
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 16 16:53:35 2020      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; msx_multicore2                             ;
; Top-level Entity Name              ; multicore2_top                             ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 14,010                                     ;
;     Total combinational functions  ; 11,590                                     ;
;     Dedicated logic registers      ; 5,232                                      ;
; Total registers                    ; 5232                                       ;
; Total pins                         ; 90                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 221,485                                    ;
; Embedded Multiplier 9-bit elements ; 21                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; multicore2_top     ; msx_multicore2     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; i2s.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/i2s.v                                               ;         ;
; audio_out.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/audio_out.v                                         ;         ;
; ../../src/syn-multicore2/multicore2_top.vhd                   ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd                             ;         ;
; ../../src/syn-multicore2/pll1.vhd                             ; yes             ; User Wizard-Generated File                            ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/pll1.vhd                                       ;         ;
; ../../src/syn-multicore2/pll2.vhd                             ; yes             ; User Wizard-Generated File                            ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/pll2.vhd                                       ;         ;
; ../../src/msx_pack.vhd                                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/msx_pack.vhd                                                  ;         ;
; ../../src/msx.vhd                                             ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/msx.vhd                                                       ;         ;
; ../../src/clocks.vhd                                          ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd                                                    ;         ;
; ../../src/cpu/t80a.vhd                                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80a.vhd                                                  ;         ;
; ../../src/cpu/t80_reg.vhd                                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80_reg.vhd                                               ;         ;
; ../../src/cpu/t80_pack.vhd                                    ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80_pack.vhd                                              ;         ;
; ../../src/cpu/t80_mcode.vhd                                   ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80_mcode.vhd                                             ;         ;
; ../../src/cpu/t80_alu.vhd                                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80_alu.vhd                                               ;         ;
; ../../src/cpu/t80.vhd                                         ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd                                                   ;         ;
; ../../src/rom/ipl_rom.vhd                                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/rom/ipl_rom.vhd                                               ;         ;
; ../../src/ram/spram.vhd                                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/ram/spram.vhd                                                 ;         ;
; ../../src/ram/dpram.vhd                                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/ram/dpram.vhd                                                 ;         ;
; ../../src/ram/ssdram256Mb.vhd                                 ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/ram/ssdram256Mb.vhd                                           ;         ;
; ../../src/audio/YM2149.vhd                                    ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd                                              ;         ;
; ../../src/audio/mixeru.vhd                                    ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/mixeru.vhd                                              ;         ;
; ../../src/audio/dac.vhd                                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/dac.vhd                                                 ;         ;
; ../../src/video/vdp18/vdp18_core.vhd                          ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_core.vhd                                    ;         ;
; ../../src/video/vdp18/vdp18_pack-p.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_pack-p.vhd                                  ;         ;
; ../../src/video/vdp18/vdp18_sprite.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_sprite.vhd                                  ;         ;
; ../../src/video/vdp18/vdp18_pattern.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_pattern.vhd                                 ;         ;
; ../../src/video/vdp18/vdp18_hor_vert.vhd                      ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd                                ;         ;
; ../../src/video/vdp18/vdp18_ctrl.vhd                          ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_ctrl.vhd                                    ;         ;
; ../../src/video/vdp18/vdp18_cpuio.vhd                         ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_cpuio.vhd                                   ;         ;
; ../../src/video/vdp18/vdp18_col_mux.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_col_mux.vhd                                 ;         ;
; ../../src/video/vdp18/vdp18_clk_gen.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_clk_gen.vhd                                 ;         ;
; ../../src/video/vdp18/vdp18_addr_mux.vhd                      ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_addr_mux.vhd                                ;         ;
; ../../src/video/vdp18/vdp18_palette.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd                                 ;         ;
; ../../src/video/dblscan.vhd                                   ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/dblscan.vhd                                             ;         ;
; ../../src/shared/fifo.vhd                                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/shared/fifo.vhd                                               ;         ;
; ../../src/peripheral/memoryctl.vhd                            ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/memoryctl.vhd                                      ;         ;
; ../../src/peripheral/keyboard.vhd                             ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/keyboard.vhd                                       ;         ;
; ../../src/peripheral/keymap.vhd                               ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/keymap.vhd                                         ;         ;
; ../../src/peripheral/ps2_iobase.vhd                           ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/ps2_iobase.vhd                                     ;         ;
; ../../src/peripheral/pio.vhd                                  ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd                                            ;         ;
; ../../src/peripheral/spi.vhd                                  ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/spi.vhd                                            ;         ;
; ../../src/peripheral/swioports.vhd                            ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/swioports.vhd                                      ;         ;
; ../../src/peripheral/exp_slot.vhd                             ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/exp_slot.vhd                                       ;         ;
; ../../src/peripheral/romnextor.vhd                            ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/romnextor.vhd                                      ;         ;
; ../../src/peripheral/escci/escci.vhd                          ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/escci/escci.vhd                                    ;         ;
; ../../src/peripheral/escci/scc_wave.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/escci/scc_wave.vhd                                 ;         ;
; ../../src/audio/jt51/jt51_wrapper.vhd                         ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_wrapper.vhd                                   ;         ;
; ../../src/audio/jt51/jt51_timers.v                            ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_timers.v                                      ;         ;
; ../../src/audio/jt51/jt51_sh.v                                ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_sh.v                                          ;         ;
; ../../src/audio/jt51/jt51_reg.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_reg.v                                         ;         ;
; ../../src/audio/jt51/jt51_pm.v                                ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_pm.v                                          ;         ;
; ../../src/audio/jt51/jt51_phrom.v                             ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_phrom.v                                       ;         ;
; ../../src/audio/jt51/jt51_phinc_rom.v                         ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_phinc_rom.v                                   ;         ;
; ../../src/audio/jt51/jt51_pg.v                                ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_pg.v                                          ;         ;
; ../../src/audio/jt51/jt51_op.v                                ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_op.v                                          ;         ;
; ../../src/audio/jt51/jt51_noise_lfsr.v                        ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_noise_lfsr.v                                  ;         ;
; ../../src/audio/jt51/jt51_noise.v                             ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_noise.v                                       ;         ;
; ../../src/audio/jt51/jt51_mod.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_mod.v                                         ;         ;
; ../../src/audio/jt51/jt51_mmr.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_mmr.v                                         ;         ;
; ../../src/audio/jt51/jt51_lin2exp.v                           ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_lin2exp.v                                     ;         ;
; ../../src/audio/jt51/jt51_lfo_lfsr.v                          ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_lfo_lfsr.v                                    ;         ;
; ../../src/audio/jt51/jt51_lfo.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_lfo.v                                         ;         ;
; ../../src/audio/jt51/jt51_kon.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_kon.v                                         ;         ;
; ../../src/audio/jt51/jt51_exprom.v                            ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_exprom.v                                      ;         ;
; ../../src/audio/jt51/jt51_exp2lin.v                           ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_exp2lin.v                                     ;         ;
; ../../src/audio/jt51/jt51_eg.v                                ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_eg.v                                          ;         ;
; ../../src/audio/jt51/jt51_acc.v                               ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51_acc.v                                         ;         ;
; ../../src/audio/jt51/jt51.v                                   ; yes             ; User Verilog HDL File                                 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51.v                                             ;         ;
; ../../src/audio/vm2413/OPLL.vhd                               ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/OPLL.vhd                                         ;         ;
; ../../src/audio/vm2413/VoiceRom.vhd                           ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/VoiceRom.vhd                                     ;         ;
; ../../src/audio/vm2413/VoiceMemory.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/VoiceMemory.vhd                                  ;         ;
; ../../src/audio/vm2413/vm2413.vhd                             ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/vm2413.vhd                                       ;         ;
; ../../src/audio/vm2413/SumMixer.vhd                           ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/SumMixer.vhd                                     ;         ;
; ../../src/audio/vm2413/SlotCounter.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/SlotCounter.vhd                                  ;         ;
; ../../src/audio/vm2413/SineTable.vhd                          ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/SineTable.vhd                                    ;         ;
; ../../src/audio/vm2413/RegisterMemory.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/RegisterMemory.vhd                               ;         ;
; ../../src/audio/vm2413/PhaseMemory.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/PhaseMemory.vhd                                  ;         ;
; ../../src/audio/vm2413/PhaseGenerator.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/PhaseGenerator.vhd                               ;         ;
; ../../src/audio/vm2413/OutputMemory.vhd                       ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/OutputMemory.vhd                                 ;         ;
; ../../src/audio/vm2413/OutputGenerator.vhd                    ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/OutputGenerator.vhd                              ;         ;
; ../../src/audio/vm2413/Operator.vhd                           ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/Operator.vhd                                     ;         ;
; ../../src/audio/vm2413/LinearTableMul.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/LinearTableMul.vhd                               ;         ;
; ../../src/audio/vm2413/LinearTable.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/LinearTable.vhd                                  ;         ;
; ../../src/audio/vm2413/InterpolateMul.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/InterpolateMul.vhd                               ;         ;
; ../../src/audio/vm2413/FeedbackMemory.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/FeedbackMemory.vhd                               ;         ;
; ../../src/audio/vm2413/EnvelopeMemory.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/EnvelopeMemory.vhd                               ;         ;
; ../../src/audio/vm2413/EnvelopeGenerator.vhd                  ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/EnvelopeGenerator.vhd                            ;         ;
; ../../src/audio/vm2413/Controller.vhd                         ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/Controller.vhd                                   ;         ;
; ../../src/audio/vm2413/AttackTableMul.vhd                     ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/AttackTableMul.vhd                               ;         ;
; ../../src/audio/vm2413/AttackTable.vhd                        ; yes             ; User VHDL File                                        ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/vm2413/AttackTable.vhd                                  ;         ;
; /cores/portando4/msx1fpga-unamiga/src/audio/jt51/phinc_lut.vh ; yes             ; Auto-Found Unspecified File                           ; /cores/portando4/msx1fpga-unamiga/src/audio/jt51/phinc_lut.vh                                         ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                             ;         ;
; aglobal131.inc                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                         ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;         ;
; db/pll1_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v                                    ;         ;
; db/pll2_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll2_altpll.v                                    ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                                                    ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_li41.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_li41.tdf                              ;         ;
; db/decode_jsa.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/decode_jsa.tdf                                   ;         ;
; db/decode_c8a.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/decode_c8a.tdf                                   ;         ;
; db/mux_3nb.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mux_3nb.tdf                                      ;         ;
; db/altsyncram_edu1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_edu1.tdf                              ;         ;
; db/altsyncram_qsg1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_qsg1.tdf                              ;         ;
; db/altsyncram_mpg1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_mpg1.tdf                              ;         ;
; db/altsyncram_nbi1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_nbi1.tdf                              ;         ;
; db/altsyncram_cjh1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_cjh1.tdf                              ;         ;
; db/msx_multicore2.ram0_keymap_db786545.hdl.mif                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/msx_multicore2.ram0_keymap_db786545.hdl.mif      ;         ;
; db/altsyncram_cmd1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_cmd1.tdf                              ;         ;
; db/altsyncram_4tg1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_4tg1.tdf                              ;         ;
; db/altsyncram_1ci1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_1ci1.tdf                              ;         ;
; db/altsyncram_2md1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_2md1.tdf                              ;         ;
; db/altsyncram_kpd1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_kpd1.tdf                              ;         ;
; db/altsyncram_k081.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_k081.tdf                              ;         ;
; db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;         ;
; db/altsyncram_b6m1.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_b6m1.tdf                              ;         ;
; db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif    ;         ;
; db/altsyncram_aq71.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_aq71.tdf                              ;         ;
; db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif  ;         ;
; db/altsyncram_f311.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_f311.tdf                              ;         ;
; db/altsyncram_3r11.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_3r11.tdf                              ;         ;
; db/altsyncram_4r11.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_4r11.tdf                              ;         ;
; db/altsyncram_d011.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_d011.tdf                              ;         ;
; db/altsyncram_e011.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_e011.tdf                              ;         ;
; altshift_taps.tdf                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                                      ;         ;
; lpm_counter.inc                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                        ;         ;
; lpm_compare.inc                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                        ;         ;
; lpm_constant.inc                                              ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                       ;         ;
; db/shift_taps_r7m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_r7m.tdf                               ;         ;
; db/altsyncram_2h81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_2h81.tdf                              ;         ;
; db/cntr_pqf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_pqf.tdf                                     ;         ;
; db/cmpr_rgc.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cmpr_rgc.tdf                                     ;         ;
; db/shift_taps_u7m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_u7m.tdf                               ;         ;
; db/altsyncram_8h81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_8h81.tdf                              ;         ;
; db/cntr_vqf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_vqf.tdf                                     ;         ;
; db/shift_taps_e6m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_e6m.tdf                               ;         ;
; db/altsyncram_8e81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_8e81.tdf                              ;         ;
; db/cntr_uqf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_uqf.tdf                                     ;         ;
; db/shift_taps_s7m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_s7m.tdf                               ;         ;
; db/altsyncram_4h81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_4h81.tdf                              ;         ;
; db/cntr_tqf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_tqf.tdf                                     ;         ;
; db/shift_taps_o6m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_o6m.tdf                               ;         ;
; db/altsyncram_oe81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_oe81.tdf                              ;         ;
; db/cntr_apf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_apf.tdf                                     ;         ;
; db/cmpr_pgc.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cmpr_pgc.tdf                                     ;         ;
; db/shift_taps_86m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_86m.tdf                               ;         ;
; db/altsyncram_kd81.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_kd81.tdf                              ;         ;
; db/cntr_4pf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_4pf.tdf                                     ;         ;
; db/shift_taps_c6m.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/shift_taps_c6m.tdf                               ;         ;
; db/altsyncram_3l31.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/altsyncram_3l31.tdf                              ;         ;
; db/add_sub_24e.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/add_sub_24e.tdf                                  ;         ;
; db/cntr_6pf.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cntr_6pf.tdf                                     ;         ;
; db/cmpr_ogc.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/cmpr_ogc.tdf                                     ;         ;
; lpm_mult.tdf                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;         ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;         ;
; multcore.inc                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                           ;         ;
; bypassff.inc                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                           ;         ;
; altshift.inc                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                           ;         ;
; db/mult_6at.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_6at.tdf                                     ;         ;
; lpm_add_sub.tdf                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;         ;
; addcore.inc                                                   ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                            ;         ;
; look_add.inc                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                           ;         ;
; alt_stratix_add_sub.inc                                       ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;         ;
; db/add_sub_tvi.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/add_sub_tvi.tdf                                  ;         ;
; db/mult_h4t.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_h4t.tdf                                     ;         ;
; db/mult_fbt.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_fbt.tdf                                     ;         ;
; db/mult_p5t.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_p5t.tdf                                     ;         ;
; db/mult_mbt.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_mbt.tdf                                     ;         ;
; db/mult_93t.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_93t.tdf                                     ;         ;
; db/mult_kbt.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_kbt.tdf                                     ;         ;
; db/mult_13t.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/mult_13t.tdf                                     ;         ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 14,010                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 11590                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 5699                                                                         ;
;     -- 3 input functions                    ; 3501                                                                         ;
;     -- <=2 input functions                  ; 2390                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 8785                                                                         ;
;     -- arithmetic mode                      ; 2805                                                                         ;
;                                             ;                                                                              ;
; Total registers                             ; 5232                                                                         ;
;     -- Dedicated logic registers            ; 5232                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 90                                                                           ;
; Total memory bits                           ; 221485                                                                       ;
; Embedded Multiplier 9-bit elements          ; 21                                                                           ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2243                                                                         ;
; Total fan-out                               ; 60681                                                                        ;
; Average fan-out                             ; 3.45                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |multicore2_top                                    ; 11590 (38)        ; 5232 (8)     ; 221485      ; 21           ; 3       ; 9         ; 90   ; 0            ; |multicore2_top                                                                                                                                                      ; work         ;
;    |OPLL:opll1|                                    ; 1716 (7)          ; 831 (17)     ; 9298        ; 6            ; 2       ; 2         ; 0    ; 0            ; |multicore2_top|OPLL:opll1                                                                                                                                           ; work         ;
;       |EnvelopeGenerator:eg|                       ; 644 (430)         ; 265 (138)    ; 450         ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg                                                                                                                      ; work         ;
;          |AttackTable:u_attack_table|              ; 146 (146)         ; 35 (35)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table                                                                                           ; work         ;
;             |AttackTableMul:u_attack_table_mul|    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul                                                         ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0                                          ; work         ;
;                   |mult_93t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0|mult_93t:auto_generated                  ; work         ;
;          |EnvelopeMemory:u_envelope_memory|        ; 68 (68)           ; 92 (92)      ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory                                                                                     ; work         ;
;             |altsyncram:egdata_set_rtl_0|          ; 0 (0)             ; 0 (0)        ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0                                                         ; work         ;
;                |altsyncram_1ci1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated                          ; work         ;
;       |Operator:op|                                ; 192 (143)         ; 74 (49)      ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op                                                                                                                               ; work         ;
;          |SineTable:u_sine_table|                  ; 49 (49)           ; 25 (25)      ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table                                                                                                        ; work         ;
;             |InterpolateMul:u_interpolate_mul|     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul                                                                       ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0                                                        ; work         ;
;                   |mult_p5t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0|mult_p5t:auto_generated                                ; work         ;
;             |altsyncram:Mux10_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                                                                                 ; work         ;
;                |altsyncram_4r11:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4r11:auto_generated                                                  ; work         ;
;             |altsyncram:Mux21_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                                                                                 ; work         ;
;                |altsyncram_3r11:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3r11:auto_generated                                                  ; work         ;
;       |OutputGenerator:og|                         ; 170 (64)          ; 125 (31)     ; 2774        ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og                                                                                                                        ; work         ;
;          |FeedbackMemory:Fmem|                     ; 19 (19)           ; 4 (4)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem                                                                                                    ; work         ;
;             |altsyncram:data_array_rtl_0|          ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                                                                        ; work         ;
;                |altsyncram_2md1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_2md1:auto_generated                                         ; work         ;
;          |LinearTable:Ltbl|                        ; 35 (35)           ; 17 (17)      ; 2304        ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl                                                                                                       ; work         ;
;             |LinearTableMul:u_linear_table_mul|    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul                                                                     ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0                                                      ; work         ;
;                   |mult_h4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0|mult_h4t:auto_generated                              ; work         ;
;             |altsyncram:Mux17_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                                                                                ; work         ;
;                |altsyncram_d011:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d011:auto_generated                                                 ; work         ;
;             |altsyncram:Mux8_rtl_0|                ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                                                                                 ; work         ;
;                |altsyncram_e011:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e011:auto_generated                                                  ; work         ;
;          |OutputMemory:Mmem|                       ; 52 (52)           ; 73 (73)      ; 380         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem                                                                                                      ; work         ;
;             |altsyncram:data_array_rtl_0|          ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                                                                          ; work         ;
;                |altsyncram_nbi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated                                           ; work         ;
;             |altsyncram:data_array_rtl_1|          ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                                                                          ; work         ;
;                |altsyncram_nbi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated                                           ; work         ;
;       |PhaseGenerator:pg|                          ; 160 (93)          ; 53 (53)      ; 324         ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg                                                                                                                         ; work         ;
;          |PhaseMemory:MEM|                         ; 19 (19)           ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM                                                                                                         ; work         ;
;             |altsyncram:phase_array_rtl_0|         ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                                                                            ; work         ;
;                |altsyncram_kpd1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated                                             ; work         ;
;          |lpm_add_sub:Add1|                        ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1                                                                                                        ; work         ;
;             |add_sub_tvi:auto_generated|           ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1|add_sub_tvi:auto_generated                                                                             ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                                                          ; work         ;
;             |mult_6at:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0|mult_6at:auto_generated                                                                                  ; work         ;
;       |SlotCounter:s0|                             ; 13 (13)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|SlotCounter:s0                                                                                                                            ; work         ;
;       |SlotCounter:s2|                             ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|SlotCounter:s2                                                                                                                            ; work         ;
;       |SlotCounter:s5|                             ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|SlotCounter:s5                                                                                                                            ; work         ;
;       |SlotCounter:s8|                             ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|SlotCounter:s8                                                                                                                            ; work         ;
;       |SumMixer:sm|                                ; 90 (90)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|SumMixer:sm                                                                                                                               ; work         ;
;       |controller:ct|                              ; 400 (212)         ; 214 (164)    ; 2934        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct                                                                                                                             ; work         ;
;          |RegisterMemory:u_register_memory|        ; 28 (28)           ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory                                                                                            ; work         ;
;             |altsyncram:regs_array_rtl_0|          ; 0 (0)             ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0                                                                ; work         ;
;                |altsyncram_cmd1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated                                 ; work         ;
;          |VoiceMemory:vmem|                        ; 160 (53)          ; 50 (15)      ; 2736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem                                                                                                            ; work         ;
;             |VoiceRom:ROM2413|                     ; 107 (107)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413                                                                                           ; work         ;
;             |altsyncram:voices_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                                                                                    ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated                                                     ; work         ;
;             |altsyncram:voices_rtl_1|              ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                                                                                    ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated                                                     ; work         ;
;    |audio_out:i2s_audio_out|                       ; 1244 (119)        ; 1098 (62)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|audio_out:i2s_audio_out                                                                                                                              ; work         ;
;       |i2s:i2s|                                    ; 41 (41)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|audio_out:i2s_audio_out|i2s:i2s                                                                                                                      ; work         ;
;       |lpf_aud:lpf_l|                              ; 542 (542)         ; 496 (496)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|audio_out:i2s_audio_out|lpf_aud:lpf_l                                                                                                                ; work         ;
;       |lpf_aud:lpf_r|                              ; 542 (542)         ; 496 (496)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|audio_out:i2s_audio_out|lpf_aud:lpf_r                                                                                                                ; work         ;
;    |clocks:clks|                                   ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|clocks:clks                                                                                                                                          ; work         ;
;    |dac:audiol|                                    ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|dac:audiol                                                                                                                                           ; work         ;
;    |dac:audior|                                    ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|dac:audior                                                                                                                                           ; work         ;
;    |jt51_wrapper:jt51|                             ; 3044 (3)          ; 1162 (0)     ; 5723        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51                                                                                                                                    ; work         ;
;       |jt51:jt51_inst|                             ; 3041 (15)         ; 1162 (28)    ; 5723        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst                                                                                                                     ; work         ;
;          |jt51_acc:u_acc|                          ; 144 (136)         ; 66 (63)      ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc                                                                                                      ; work         ;
;             |jt51_sh:u_acc|                        ; 8 (0)             ; 3 (0)        ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc                                                                                        ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 8 (0)             ; 3 (0)        ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0                                                               ; work         ;
;                   |shift_taps_o6m:auto_generated|  ; 8 (0)             ; 3 (0)        ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated                                 ; work         ;
;                      |altsyncram_oe81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 408         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2     ; work         ;
;                      |cntr_apf:cntr1|              ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1                  ; work         ;
;          |jt51_eg:u_eg|                            ; 395 (358)         ; 94 (64)      ; 714         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg                                                                                                        ; work         ;
;             |altshift_taps:eg_VIII_rtl_0|          ; 1 (0)             ; 1 (0)        ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0                                                                            ; work         ;
;                |shift_taps_86m:auto_generated|     ; 1 (0)             ; 1 (0)        ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated                                              ; work         ;
;                   |altsyncram_kd81:altsyncram2|    ; 0 (0)             ; 0 (0)        ; 22          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2                  ; work         ;
;                   |cntr_4pf:cntr1|                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|cntr_4pf:cntr1                               ; work         ;
;             |jt51_sh:u_cntsh|                      ; 12 (0)            ; 5 (0)        ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh                                                                                        ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)            ; 5 (0)        ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0                                                               ; work         ;
;                   |shift_taps_r7m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated                                 ; work         ;
;                      |altsyncram_2h81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 390         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2     ; work         ;
;                      |cntr_pqf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1                  ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr4   ; work         ;
;             |jt51_sh:u_eg1sh|                      ; 12 (0)            ; 5 (0)        ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh                                                                                        ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)            ; 5 (0)        ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0                                                               ; work         ;
;                   |shift_taps_s7m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated                                 ; work         ;
;                      |altsyncram_4h81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 250         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2     ; work         ;
;                      |cntr_tqf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1                  ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|cmpr_rgc:cmpr4   ; work         ;
;             |jt51_sh:u_eg2sh|                      ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh                                                                                        ; work         ;
;             |jt51_sh:u_statesh|                    ; 12 (0)            ; 9 (4)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh                                                                                      ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)            ; 5 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0                                                             ; work         ;
;                   |shift_taps_e6m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated                               ; work         ;
;                      |altsyncram_8e81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2   ; work         ;
;                      |cntr_uqf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1                ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|cmpr_rgc:cmpr4 ; work         ;
;          |jt51_lfo:u_lfo|                          ; 640 (337)         ; 353 (67)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo                                                                                                      ; work         ;
;             |jt51_lfo_lfsr:amnoise[0].u_noise_am|  ; 23 (23)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[1].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[2].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[3].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[4].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[5].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:amnoise[6].u_noise_am|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[0].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[1].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[2].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[3].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[4].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[5].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[6].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm                                                                  ; work         ;
;             |jt51_lfo_lfsr:pmnoise[7].u_noise_pm|  ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm                                                                  ; work         ;
;          |jt51_mmr:u_mmr|                          ; 341 (61)          ; 328 (84)     ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr                                                                                                      ; work         ;
;             |jt51_reg:u_reg|                       ; 280 (265)         ; 244 (243)    ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg                                                                                       ; work         ;
;                |altsyncram:reg_op_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0                                                               ; work         ;
;                   |altsyncram_b6m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_b6m1:auto_generated                                ; work         ;
;                |jt51_kon:u_kon|                    ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon                                                                        ; work         ;
;                |jt51_mod:u_mod|                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod                                                                        ; work         ;
;          |jt51_noise:u_noise|                      ; 36 (18)           ; 33 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise                                                                                                  ; work         ;
;             |jt51_noise_lfsr:u_lfsr|               ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr                                                                           ; work         ;
;          |jt51_op:u_op|                            ; 326 (305)         ; 60 (39)      ; 2987        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op                                                                                                        ; work         ;
;             |jt51_exprom:u_exprom|                 ; 0 (0)             ; 0 (0)        ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom                                                                                   ; work         ;
;                |altsyncram:explut_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0                                                           ; work         ;
;                   |altsyncram_k081:auto_generated| ; 0 (0)             ; 0 (0)        ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_k081:auto_generated                            ; work         ;
;             |jt51_phrom:u_phrom|                   ; 0 (0)             ; 0 (0)        ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom                                                                                     ; work         ;
;                |altsyncram:sinetable_rtl_0|        ; 0 (0)             ; 0 (0)        ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0                                                          ; work         ;
;                   |altsyncram_aq71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_aq71:auto_generated                           ; work         ;
;             |jt51_sh:out_padding|                  ; 21 (14)           ; 18 (14)      ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding                                                                                    ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 7 (0)             ; 4 (0)        ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0                                                           ; work         ;
;                   |shift_taps_c6m:auto_generated|  ; 7 (2)             ; 4 (2)        ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated                             ; work         ;
;                      |altsyncram_3l31:altsyncram4| ; 0 (0)             ; 0 (0)        ; 75          ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ; work         ;
;                      |cntr_6pf:cntr1|              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1              ; work         ;
;             |jt51_sh:shsignbit|                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit                                                                                      ; work         ;
;          |jt51_pg:u_pg|                            ; 1068 (320)        ; 162 (153)    ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg                                                                                                        ; work         ;
;             |jt51_phinc_rom:u_phinctable|          ; 485 (485)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable                                                                            ; work         ;
;             |jt51_pm:u_pm|                         ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm                                                                                           ; work         ;
;             |jt51_sh:u_pgrstsh|                    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh                                                                                      ; work         ;
;             |jt51_sh:u_phsh|                       ; 12 (0)            ; 5 (0)        ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh                                                                                         ; work         ;
;                |altshift_taps:bits_rtl_0|          ; 12 (0)            ; 5 (0)        ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0                                                                ; work         ;
;                   |shift_taps_u7m:auto_generated|  ; 12 (0)            ; 5 (0)        ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated                                  ; work         ;
;                      |altsyncram_8h81:altsyncram2| ; 0 (0)             ; 0 (0)        ; 270         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2      ; work         ;
;                      |cntr_vqf:cntr1|              ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1                   ; work         ;
;                         |cmpr_rgc:cmpr4|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|cmpr_rgc:cmpr4    ; work         ;
;             |lpm_mult:Mult0|                       ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                                                         ; work         ;
;                |mult_fbt:auto_generated|           ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated                                                                 ; work         ;
;          |jt51_timers:timers|                      ; 76 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers                                                                                                  ; work         ;
;             |jt51_timer:timer_A|                   ; 36 (36)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A                                                                               ; work         ;
;             |jt51_timer:timer_B|                   ; 40 (40)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B                                                                               ; work         ;
;    |keyboard:keyb|                                 ; 441 (319)         ; 286 (180)    ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|keyboard:keyb                                                                                                                                        ; work         ;
;       |keymap:keymap|                              ; 20 (20)           ; 33 (33)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|keyboard:keyb|keymap:keymap                                                                                                                          ; work         ;
;          |altsyncram:ram_q_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                                                                                   ; work         ;
;             |altsyncram_cjh1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_cjh1:auto_generated                                                                    ; work         ;
;       |ps2_iobase:ps2_port|                        ; 102 (102)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|keyboard:keyb|ps2_iobase:ps2_port                                                                                                                    ; work         ;
;    |mixeru:mixer|                                  ; 105 (105)         ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |multicore2_top|mixeru:mixer                                                                                                                                         ; work         ;
;       |lpm_mult:Mult0|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult0                                                                                                                          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult0|mult_kbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult1|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult1                                                                                                                          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult1|mult_kbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult2|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult2                                                                                                                          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult3|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult3                                                                                                                          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult3|mult_mbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult4|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult4                                                                                                                          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult4|mult_mbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult5|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult5                                                                                                                          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult5|mult_mbt:auto_generated                                                                                                  ; work         ;
;       |lpm_mult:Mult6|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult6                                                                                                                          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |multicore2_top|mixeru:mixer|lpm_mult:Mult6|mult_mbt:auto_generated                                                                                                  ; work         ;
;    |msx:the_msx|                                   ; 4751 (223)        ; 1621 (43)    ; 71808       ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx                                                                                                                                          ; work         ;
;       |PIO:pio|                                    ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|PIO:pio                                                                                                                                  ; work         ;
;       |T80a:cpu|                                   ; 2209 (17)         ; 359 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|T80a:cpu                                                                                                                                 ; work         ;
;          |T80:u0|                                  ; 2192 (904)        ; 343 (215)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0                                                                                                                          ; work         ;
;             |T80_ALU:alu|                          ; 523 (523)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu                                                                                                              ; work         ;
;             |T80_MCode:mcode|                      ; 508 (508)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode                                                                                                          ; work         ;
;             |T80_Reg:Regs|                         ; 257 (257)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs                                                                                                             ; work         ;
;       |YM2149:psg|                                 ; 431 (431)         ; 215 (215)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|YM2149:psg                                                                                                                               ; work         ;
;       |escci:escci|                                ; 328 (94)          ; 259 (38)     ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci                                                                                                                              ; work         ;
;          |scc_wave:SccWave|                        ; 234 (234)         ; 221 (221)    ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave                                                                                                             ; work         ;
;             |dpram:wavemem|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem                                                                                               ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                                                                        ; work         ;
;                   |altsyncram_edu1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated                                         ; work         ;
;             |scc_wave_mul:u_mul|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul                                                                                          ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                                                           ; work         ;
;                   |mult_13t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_13t:auto_generated                                                   ; work         ;
;       |exp_slot:exp1|                              ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|exp_slot:exp1                                                                                                                            ; work         ;
;       |exp_slot:exp3|                              ; 28 (28)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|exp_slot:exp3                                                                                                                            ; work         ;
;       |ipl_rom:ipl|                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|ipl_rom:ipl                                                                                                                              ; work         ;
;          |altsyncram:Mux7_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                                                                        ; work         ;
;             |altsyncram_f311:auto_generated|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f311:auto_generated                                                                         ; work         ;
;       |memoryctl:memctl|                           ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|memoryctl:memctl                                                                                                                         ; work         ;
;       |romnextor:nxt|                              ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|romnextor:nxt                                                                                                                            ; work         ;
;       |spi:spi|                                    ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|spi:spi                                                                                                                                  ; work         ;
;       |swioports:swiop|                            ; 329 (279)         ; 147 (111)    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|swioports:swiop                                                                                                                          ; work         ;
;          |fifo:ps2fifo|                            ; 50 (50)           ; 36 (36)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo                                                                                                             ; work         ;
;             |altsyncram:\fifo_proc:memory_v_rtl_0| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0                                                                        ; work         ;
;                |altsyncram_mpg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated                                         ; work         ;
;       |vdp18_core:vdp|                             ; 1033 (22)         ; 540 (9)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp                                                                                                                           ; work         ;
;          |dblscan:\vo1_2:scandbl|                  ; 45 (45)           ; 36 (36)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl                                                                                                    ; work         ;
;             |dpram:u_ram_a|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a                                                                                      ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0                                                               ; work         ;
;                   |altsyncram_qsg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated                                ; work         ;
;             |dpram:u_ram_b|                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b                                                                                      ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0                                                               ; work         ;
;                   |altsyncram_qsg1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated                                ; work         ;
;          |vdp18_addr_mux:addr_mux_b|               ; 87 (87)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b                                                                                                 ; work         ;
;          |vdp18_clk_gen:clk_gen_b|                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b                                                                                                   ; work         ;
;          |vdp18_col_mux:col_mux_b|                 ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b                                                                                                   ; work         ;
;          |vdp18_cpuio:cpu_io_b|                    ; 117 (117)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b                                                                                                      ; work         ;
;          |vdp18_ctrl:ctrl_b|                       ; 137 (137)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b                                                                                                         ; work         ;
;          |vdp18_hor_vert:hor_vert_b|               ; 63 (63)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b                                                                                                 ; work         ;
;          |vdp18_palette:\von3:palette|             ; 193 (193)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette                                                                                               ; work         ;
;          |vdp18_pattern:pattern_b|                 ; 69 (69)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b                                                                                                   ; work         ;
;          |vdp18_sprite:sprite_b|                   ; 268 (268)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b                                                                                                     ; work         ;
;    |pll1:pll|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|pll1:pll                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|pll1:pll|altpll:altpll_component                                                                                                                     ; work         ;
;          |pll1_altpll:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated                                                                                          ; work         ;
;    |spram:vram|                                    ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|spram:vram                                                                                                                                           ; work         ;
;       |altsyncram:ram_q_rtl_0|                     ; 10 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|spram:vram|altsyncram:ram_q_rtl_0                                                                                                                    ; work         ;
;          |altsyncram_li41:auto_generated|          ; 10 (0)            ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated                                                                                     ; work         ;
;             |decode_jsa:decode3|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|decode_jsa:decode3                                                                  ; work         ;
;             |mux_3nb:mux2|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|mux_3nb:mux2                                                                        ; work         ;
;    |ssdram256Mb:ram|                               ; 192 (192)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicore2_top|ssdram256Mb:ram                                                                                                                                      ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 18           ; 25           ; 18           ; 25           ; 450    ; None                                                ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4r11:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_multicore2.multicore2_top2.rtl.mif              ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3r11:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_multicore2.multicore2_top1.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_2md1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 9            ; 10           ; 9            ; 10           ; 90     ; None                                                ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d011:auto_generated|ALTSYNCRAM                                                 ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_multicore2.multicore2_top3.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e011:auto_generated|ALTSYNCRAM                                                  ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_multicore2.multicore2_top4.rtl.mif              ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                                ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190    ; None                                                ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 18           ; 18           ; 18           ; 18           ; 324    ; None                                                ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 9            ; 24           ; 9            ; 24           ; 216    ; None                                                ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                                ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 6            ; 68           ; 6            ; 68           ; 408    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 2            ; 11           ; 2            ; 11           ; 22     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 30           ; 13           ; 30           ; 13           ; 390    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 25           ; 10           ; 25           ; 10           ; 250    ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 26           ; 2            ; 26           ; 2            ; 52     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_b6m1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32           ; 42           ; 32           ; 42           ; 1344   ; db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_k081:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 32           ; 45           ; --           ; --           ; 1440   ; db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_aq71:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 32           ; 46           ; --           ; --           ; 1472   ; db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 25           ; 3            ; 25           ; 75     ; None                                                ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 27           ; 10           ; 27           ; 10           ; 270    ; None                                                ;
; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_cjh1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; db/msx_multicore2.ram0_keymap_db786545.hdl.mif      ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                                                ;
; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f311:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; msx_multicore2.multicore2_top0.rtl.mif              ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 512          ; 4            ; 512          ; 4            ; 2048   ; None                                                ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 512          ; 4            ; 512          ; 4            ; 2048   ; None                                                ;
; spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 21          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |multicore2_top|pll1:pll  ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/pll1.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |multicore2_top|pll2:pll2 ; D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/pll2.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |multicore2_top|keyboard:keyb|keymap_seq_s                               ;
+----------------------+---------------------+----------------------+----------------------+
; Name                 ; keymap_seq_s.KM_END ; keymap_seq_s.KM_READ ; keymap_seq_s.KM_IDLE ;
+----------------------+---------------------+----------------------+----------------------+
; keymap_seq_s.KM_IDLE ; 0                   ; 0                    ; 0                    ;
; keymap_seq_s.KM_READ ; 0                   ; 1                    ; 1                    ;
; keymap_seq_s.KM_END  ; 1                   ; 0                    ; 1                    ;
+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore2_top|ssdram256Mb:ram|SdrRoutine_v                                                                                                                                                                              ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; Name                               ; SdrRoutine_v.SdrRoutine_WriteOne ; SdrRoutine_v.SdrRoutine_ReadOne ; SdrRoutine_v.SdrRoutine_RefreshAll ; SdrRoutine_v.SdrRoutine_Idle ; SdrRoutine_v.SdrRoutine_Init ; SdrRoutine_v.SdrRoutine_Null ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; SdrRoutine_v.SdrRoutine_Null       ; 0                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 0                            ;
; SdrRoutine_v.SdrRoutine_Init       ; 0                                ; 0                               ; 0                                  ; 0                            ; 1                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_Idle       ; 0                                ; 0                               ; 0                                  ; 1                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_RefreshAll ; 0                                ; 0                               ; 1                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_ReadOne    ; 0                                ; 1                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_WriteOne   ; 1                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                                                                                                                                                                                               ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; Name                           ; state_q.ST_WR_PALETTE ; state_q.ST_WR_MODE1_2ND_RWRITE ; state_q.ST_WR_MODE1_2ND_VWRITE ; state_q.ST_WR_MODE1_2ND_VREAD ; state_q.ST_WR_MODE1_1ST_IDLE ; state_q.ST_WR_MODE1_1ST ; state_q.ST_RD_MODE1 ; state_q.ST_WR_MODE0 ; state_q.ST_RD_MODE0 ; state_q.ST_IDLE ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; state_q.ST_IDLE                ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 0               ;
; state_q.ST_RD_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 1                   ; 1               ;
; state_q.ST_WR_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 1                   ; 0                   ; 1               ;
; state_q.ST_RD_MODE1            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 1                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST        ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 1                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST_IDLE   ; 0                     ; 0                              ; 0                              ; 0                             ; 1                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VREAD  ; 0                     ; 0                              ; 0                              ; 1                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VWRITE ; 0                     ; 0                              ; 1                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_RWRITE ; 0                     ; 1                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_PALETTE          ; 1                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413|data.ML[3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                    ;
; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[0,16,32,48,64,80,96,112,128,144,160,176,192,208,224,240,256,272,288,304,320,336,352,368,384,400,416,432,448,464,480,496] ; Stuck at GND due to stuck port data_in                                                                    ;
; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[0,16,32,48,64,80,96,112,128,144,160,176,192,208,224,240,256,272,288,304,320,336,352,368,384,400,416,432,448,464,480,496] ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_clk_io~reg0                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|OldNMI_n                                                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|BusAck                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_q                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_s                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|ram_addr_s[23,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrAddress_v[23,24]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMI_s                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMICycle                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_B                                                                                                             ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_B                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_A                                                                                                             ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_A                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][0]                                                                                         ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[0]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][0]                                                                                         ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[1]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[1]                                                                                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[1]                                                                                                       ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[0]                                                                                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[0]                                                                                                       ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[0]                                                                                                       ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[8]                                                                                                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[1]                                                                                                       ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[9]                                                                                                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[0]                                                                                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[2]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[1]                                                                                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[3]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[2]                                                                                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[4]                                  ;
; audio_out:i2s_audio_out|cnt[1..4]                                                                                                                                  ; Merged with audio_out:i2s_audio_out|cnt[0]                                                                ;
; dac:audiol|SigmaLatch_q[0]                                                                                                                                         ; Merged with dac:audior|SigmaLatch_q[0]                                                                    ;
; ssdram256Mb:ram|SdrBa_s[1]                                                                                                                                         ; Merged with ssdram256Mb:ram|SdrBa_s[0]                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[5,7]                                                                                                                     ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[3]                                                  ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[6]                                                                                                                       ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[0]                                                  ;
; keyboard:keyb|d_to_send_s[5,7]                                                                                                                                     ; Merged with keyboard:keyb|d_to_send_s[3]                                                                  ;
; keyboard:keyb|d_to_send_s[6]                                                                                                                                       ; Merged with keyboard:keyb|d_to_send_s[0]                                                                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]                                                                                                         ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[3]                                                                                                          ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]                                                                                                         ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]                                                                                                          ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]                                                                                                         ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[0]                                                                                                          ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4]                                                                                                         ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[4]                                                                                                          ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1]                                                                                                         ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[1]                                                                                                          ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|controller:ct|kflag                                                                                                                                     ; Merged with OPLL:opll1|controller:ct|key                                                                  ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[17]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[17]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[16]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[16]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[15]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[15]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[14]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[14]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[13]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[13]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[12]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[12]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[11]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[11]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[10]                                                                                                                           ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[10]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[9]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[9]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[8]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[8]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[7]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[7]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[6]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[6]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[5]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[5]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[4]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[4]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[3]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[3]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[2]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[2]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[1]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[1]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[0]                                                                                                                            ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[0]                                                    ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[2]                                                                                            ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[1]                                                                                            ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[3]                                                                                            ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[0]                                                                                            ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0]                                  ;
; OPLL:opll1|controller:ct|vindex[0]                                                                                                                                 ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; OPLL:opll1|controller:ct|user_voice_addr[2..5]                                                                                                                     ; Merged with OPLL:opll1|controller:ct|user_voice_addr[1]                                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|last_base                                                                      ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; audio_out:i2s_audio_out|cnt[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; dac:audior|SigmaLatch_q[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|d_to_send_s[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][12]                                                                                               ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][12]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[3]                                                                                                   ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][0]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][0]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[15]                                                                                                  ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][8]                                                                                                ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][8]                                                                                                 ; Lost fanout                                                                                               ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[7]                                                                                                   ; Lost fanout                                                                                               ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33,34]                                                                                                              ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|user_voice_addr[1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrBa_s[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrCmd_s[3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|refreshDelayCounter_v[23]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[17]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|swioports:swiop|maker_id_s[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                    ;
; clocks:clks|clk1_cnt_q[0]                                                                                                                                          ; Merged with clocks:clks|clock_vdp_s                                                                       ;
; OPLL:opll1|controller:ct|slot_voice_addr[0]                                                                                                                        ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[18]                                                                                                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[19]                               ;
; OPLL:opll1|SlotCounter:s8|ff_count[0]                                                                                                                              ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[0]                                                         ;
; OPLL:opll1|SlotCounter:s2|ff_count[0]                                                                                                                              ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[0]                                                         ;
; OPLL:opll1|EnvelopeGenerator:eg|amphase[0]                                                                                                                         ; Merged with OPLL:opll1|SlotCounter:s5|ff_count[0]                                                         ;
; audio_out:i2s_audio_out|div[0]                                                                                                                                     ; Merged with audio_out:i2s_audio_out|div                                                                   ;
; OPLL:opll1|SlotCounter:s8|ff_count[1]                                                                                                                              ; Merged with OPLL:opll1|SlotCounter:s0|ff_count[1]                                                         ;
; OPLL:opll1|SlotCounter:s0|ff_count[2]                                                                                                                              ; Merged with OPLL:opll1|SlotCounter:s8|ff_count[2]                                                         ;
; msx:the_msx|m1_wait_ff_s[0]                                                                                                                                        ; Merged with msx:the_msx|m1_wait_ff_s[1]                                                                   ;
; msx:the_msx|swioports:swiop|keymap_data_q[7]                                                                                                                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|regs_wdata[14,15]                                                                                                                         ; Lost fanout                                                                                               ;
; Total Number of Removed Registers = 233                                                                                                                            ;                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                            ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[0]                         ; Stuck at GND              ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[16],                    ;
;                                                                      ; due to stuck port data_in ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[32],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[48],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[64],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[80],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[96],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[112],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[128],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[144],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[160],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[176],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[192],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[208],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[224],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[240],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[256],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[272],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[288],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[304],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[320],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[336],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[352],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[368],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[384],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[400],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[416],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[432],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[448],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[464],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[480],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_r|acc[496]                    ;
; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[0]                         ; Stuck at GND              ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[16],                    ;
;                                                                      ; due to stuck port data_in ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[32],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[48],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[64],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[80],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[96],                    ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[112],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[128],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[144],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[160],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[176],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[192],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[208],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[224],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[240],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[256],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[272],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[288],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[304],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[320],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[336],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[352],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[368],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[384],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[400],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[416],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[432],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[448],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[464],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[480],                   ;
;                                                                      ;                           ; audio_out:i2s_audio_out|lpf_aud:lpf_l|acc[496]                    ;
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s                                 ; Stuck at GND              ; msx:the_msx|T80a:cpu|T80:u0|BusAck, msx:the_msx|spi:spi|sd_chg_q, ;
;                                                                      ; due to stuck port data_in ; msx:the_msx|spi:spi|sd_chg_s                                      ;
; ssdram256Mb:ram|ram_addr_s[23]                                       ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[23], ssdram256Mb:ram|SdrBa_s[0]      ;
;                                                                      ; due to stuck port data_in ;                                                                   ;
; ssdram256Mb:ram|ram_addr_s[24]                                       ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[24]                                  ;
;                                                                      ; due to stuck port data_in ;                                                                   ;
; keyboard:keyb|d_to_send_s[1]                                         ; Stuck at GND              ; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                      ;
;                                                                      ; due to stuck port data_in ;                                                                   ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][12] ; Lost Fanouts              ; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[3]  ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][0]  ; Lost Fanouts              ; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[15] ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][8]  ; Lost Fanouts              ; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_val_s[7]  ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33]                   ; Lost Fanouts              ; msx:the_msx|swioports:swiop|keymap_data_q[7]                      ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5232  ;
; Number of registers using Synchronous Clear  ; 332   ;
; Number of registers using Synchronous Load   ; 287   ;
; Number of registers using Asynchronous Clear ; 1819  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4126  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1]    ; 28      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[0]    ; 34      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4]    ; 31      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5]    ; 27      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7]    ; 39      ;
; dac:audiol|SigmaLatch_q[16]                                          ; 1       ;
; dac:audior|SigmaLatch_q[16]                                          ; 1       ;
; msx:the_msx|spi:spi|spi_cs_n_o[0]                                    ; 2       ;
; msx:the_msx|spi:spi|shift_r[8]                                       ; 2       ;
; msx:the_msx|PIO:pio|portc_r[5]                                       ; 3       ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|hsync_n_o       ; 5       ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|vsync_n_o       ; 19      ;
; msx:the_msx|T80a:cpu|iorq_n_s                                        ; 10      ;
; msx:the_msx|T80a:cpu|T80:u0|M1_n                                     ; 5       ;
; msx:the_msx|T80a:cpu|wr_n_s                                          ; 37      ;
; msx:the_msx|spi:spi|counter_s[0]                                     ; 5       ;
; msx:the_msx|spi:spi|shift_r[7]                                       ; 2       ;
; msx:the_msx|spi:spi|counter_s[3]                                     ; 2       ;
; msx:the_msx|spi:spi|counter_s[2]                                     ; 3       ;
; msx:the_msx|spi:spi|counter_s[1]                                     ; 3       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][13]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][13] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][15]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][15] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][14]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][14] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][1]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][1]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][1]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][3]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][2]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][9]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][9]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][9]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][9]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][9]   ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][9]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][9]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][9]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][11]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][11] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][10]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][10] ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[5]   ; 9       ;
; Total number of inverted registers = 309*                            ;         ;
+----------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+
; Register Name                                                                                                ; Megafunction                                                                      ; Type       ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+
; spram:vram|read_addr_q[0..13]                                                                                ; spram:vram|ram_q_rtl_0                                                            ; RAM        ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_a_o[0..7]                                        ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM        ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_b_o[0..7]                                        ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM        ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|data_b_o[0..3]                               ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|ram_q_rtl_0       ; RAM        ;
; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|data_b_o[0..3]                               ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|ram_q_rtl_0       ; RAM        ;
; keyboard:keyb|keymap:keymap|read_addr_q[0..8]                                                                ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ; RAM        ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[0..23]                                       ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0        ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.RR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.SL[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.DR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AR[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.FB[0..2]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.WF                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.TL[0..5]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KL[0,1]                                                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.ML[0..3]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KR                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.EG                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.PM                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AM                                                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.RR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.SL[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.DR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AR[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.FB[0..2]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.WF                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.TL[0..5]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KL[0,1]                                                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.ML[0..3]                                                    ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KR                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.EG                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.PM                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AM                                                          ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM        ;
; OPLL:opll1|EnvelopeGenerator:eg|rslot[0..4]                                                                  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ; RAM        ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|rdata.value[0..8]                                          ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ; RAM        ;
; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|rdata.sign                                                 ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0                ; RAM        ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|memout[0..17]                                                   ; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0                    ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|exp[0..44]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0   ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_out[0..41]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_op_rtl_0       ; RAM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|ph[0..45]                                   ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0  ; RAM        ;
; msx:the_msx|ipl_rom:ipl|data[0..7]                                                                           ; msx:the_msx|ipl_rom:ipl|Mux7_rtl_0                                                ; ROM        ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data1[0..10]                                                ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0                         ; ROM        ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data0[0..10]                                                ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0                         ; ROM        ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data1[0..8]                                                ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0                        ; ROM        ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data0[0..8]                                                ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0                         ; ROM        ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits[0][0..31]                                 ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits[0..9][0..28]                               ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[0..9]                                                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[0..9]                                                    ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[0..9]                                                  ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh|bits[0][0..31]                                 ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch|bits[0][0..31] ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits[10..19][0..28]                             ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0           ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0,1][3..30]                             ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits_rtl_0        ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits[0..9][0..26]                              ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits[0..15][0..7]                              ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[0..9][0..7]                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer|bits[0..13][0..7]                         ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer|bits[0..13][0..7]                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer|bits[0..13][0..7]                         ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0          ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding|bits[0..9][0..2]                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII[0..9]                                                  ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh|bits[0][0..3]                                ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0                       ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[0..13][1..3]                          ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[0..9][1..3]                               ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_V[2]                                                       ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_IV[2]                                                      ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_III[2]                                                     ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0      ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register Name                                                                                ; RAM Name                                                                          ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[0]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[1]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[2]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[3]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[4]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[5]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[6]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[7]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[8]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[9]                 ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[10]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[11]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[12]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[13]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[14]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[15]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc_memory_v_rtl_0_bypass[16]                ; msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0                ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[0]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[1]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[2]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[3]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[4]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[5]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[6]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[7]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[8]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[9]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[10]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[11]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[12]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[13]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[14]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[15]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[16]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[17]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[18]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[19]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0_bypass[20]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[0]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[1]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[2]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[3]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[4]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[5]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[6]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[7]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[8]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[9]                   ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[10]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[11]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[12]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[13]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[14]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[15]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[16]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[17]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[18]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[19]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[20]                  ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1                  ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[0]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[1]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[2]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[3]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[4]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[5]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[6]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[7]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[8]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[9]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[10]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[11]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[12]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[13]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[14]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[15]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[16]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[17]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[18]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[19]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[20]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[21]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[22]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[23]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[24]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[25]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[26]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[27]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[28]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[29]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[30]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[31]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[32]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[34]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[0]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[1]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[2]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[3]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[4]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[5]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[6]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[7]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[8]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[9]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[10] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[11] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[12] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[13] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[14] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[15] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[16] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[17] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[18] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[19] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[20] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[21] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[22] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[23] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[24] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[25] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[26] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[27] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[28] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[29] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[30] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[31] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[32] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[33] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[34] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[35] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|rgb_r_o[1]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|rgb_g_o[1]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|rgb_b_o[1]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|ALU_Op_r[2]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrC[1]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|Read_To_Reg_r[3]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|SumMixer:sm|sum_ro_s[6]                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|SumMixer:sm|sum_mo_s[7]                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[5]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[2]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[4]                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[2]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[0]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[8]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[3]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[6]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[2]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[6]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[0]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[7]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[2]                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[7]                                   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egphase[0]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|tl[6]                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[13]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|rom_addr[3]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[8][0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[7][0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[6][0]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[5][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[4][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[3][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[2][3]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[1][1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|inst_cache[0][0]                                                 ;
; 3:1                ; 285 bits  ; 570 LEs       ; 285 LEs              ; 285 LEs                ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[3]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|XY_State[0]                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore2_top|keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[0]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|rdata2.value[2]                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|rdata.phase[22]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[3]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|keyboard:keyb|ps2_iobase:ps2_port|timeout_q[12]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|YM2149:psg|A[4]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|YM2149:psg|B[1]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|YM2149:psg|C[3]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|MCycle[2]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[0]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[0]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|keyboard:keyb|d_to_send_s[4]                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[8]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[3]             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[1]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[6]             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|Operator:op|addr[0]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[1]                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[3]                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[13]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt_base[0]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|rks[1]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|vs_cnt_s[0]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|TState[0]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[7]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[4]                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egout[10]                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|rflag[4]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[7]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[1]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[7]                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[0]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|swioports:swiop|keymap_addr_q[7]                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|audio_out:i2s_audio_out|i2s:i2s|bit_cnt[5]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|data_o[2]                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|YM2149:psg|env_vol[1]                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrRefreshCounter_v[7]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|R[6]                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|IR[6]                                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|slot_voice_addr[1]                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |multicore2_top|keyboard:keyb|ps2_iobase:ps2_port|count_v[0]                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_w[0]                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[2]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_run_A                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[3]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[1]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[9]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.FB[0]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[15]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[13]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[11]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|swioports:swiop|index_v[4]                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.SL[2]                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.AR[0]                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.ML[0]                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.TL[5]                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|DO[2]                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|ISet[1]                                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|BusB[0]                                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|BusA[0]                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[7]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|user_voice_wdata.KL[1]                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[2]                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[5]                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[14]                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |multicore2_top|keyboard:keyb|skip_count_v[0]                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[0]                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[1]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|rr[0]                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[6]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[4]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|regs_wdata[14]                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[3]                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|SccBank2[2]                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|SccBank3[2]                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|SccBank0[6]                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|escci:escci|SccBank1[4]                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][5]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][7]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][2]                      ;
; 9:1                ; 13 bits   ; 78 LEs        ; 13 LEs               ; 65 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|ram_addr_s[2]                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][4]                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][5]                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][2]                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][6]                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|regs_wdata[4]                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|regs_wdata[13]                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |multicore2_top|OPLL:opll1|controller:ct|regs_wdata[16]                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrAdr_s[9]                                                               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrAdr_s[4]                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrLdq_s                                                                  ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[1]                           ;
; 11:1               ; 10 bits   ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[9]                           ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|PC[7]                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|PC[9]                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|ssdram256Mb:ram|ram_addr_s[20]                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][8]                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][13]                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][14]                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][10]                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[1]                          ;
; 17:1               ; 7 bits    ; 77 LEs        ; 42 LEs               ; 35 LEs                 ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[8]                                   ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|A[1]                                                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|A[12]                                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|swioports:swiop|mapper_q[0]                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrCmd_s[1]                                                               ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|ssdram256Mb:ram|ram_addr_s[17]                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |multicore2_top|ssdram256Mb:ram|ram_addr_s[16]                                                            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |multicore2_top|ssdram256Mb:ram|SdrRoutineSeq_v[7]                                                        ;
; 275:1              ; 3 bits    ; 549 LEs       ; 42 LEs               ; 507 LEs                ; Yes        ; |multicore2_top|msx:the_msx|swioports:swiop|reg_data_s[4]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|spi:spi|counter_s[2]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[5]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[9]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |multicore2_top|soft_rst_cnt_s[0]                                                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |multicore2_top|msx:the_msx|spi:spi|shift_r[7]                                                            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |multicore2_top|keyboard:keyb|cols_o[7]                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|SP[7]                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|SP[8]                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|ACC[0]                                                        ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|F[3]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |multicore2_top|ssdram256Mb:ram|ram_ack_s                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|Mux6                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|exp_slot:exp3|Mux0                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|access_type_s.AC_SPTH                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_o[0]                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|Mux13                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|Mux3                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egstate                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux54                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux48                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|ShiftLeft0                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux28                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux10                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux13                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux17                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|stg[4]                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|ar_sum_VI[1]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux2                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|Save_Mux[3]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |multicore2_top|OPLL:opll1|controller:ct|tll                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|controller:ct|tll                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egtmp                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |multicore2_top|OPLL:opll1|controller:ct|kll                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|controller:ct|kll                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |multicore2_top|msx:the_msx|exp_slot:exp3|expsltsl_n_o[3]                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux36                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux14                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[7]                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|RegDIH[4]                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux29                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux2                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|Mux96                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[3]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|tail_v                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|head_v                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux38                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[9]                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux53                                       ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |multicore2_top|OPLL:opll1|PhaseGenerator:pg|dphase                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux13                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|opsum[13]                                 ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|opsum[9]                                  ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|Mux5                               ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux32                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[6]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[6]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux23                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[3]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|Mux65                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phasemod_II[0]                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |multicore2_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[6]                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux33                                             ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |multicore2_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b|Selector18                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b|col_o[3]                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |multicore2_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |multicore2_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |multicore2_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |multicore2_top|OPLL:opll1|Operator:op|Add0                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |multicore2_top|msx:the_msx|T80a:cpu|T80:u0|RegWEH                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |multicore2_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; No         ; |multicore2_top|ssdram256Mb:ram|Selector6                                                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |multicore2_top|ssdram256Mb:ram|Selector9                                                                 ;
; 48:1               ; 2 bits    ; 64 LEs        ; 50 LEs               ; 14 LEs                 ; No         ; |multicore2_top|msx:the_msx|d_to_cpu_s[3]                                                                 ;
; 49:1               ; 2 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |multicore2_top|msx:the_msx|d_to_cpu_s[1]                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_nbi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_nbi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_cjh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0|altsyncram_2md1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0|altsyncram_kpd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_k081:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_b6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_aq71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_f311:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_3r11:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_4r11:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_d011:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_e011:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------+
; Parameter Name                ; Value                  ; Type                 ;
+-------------------------------+------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped              ;
; PLL_TYPE                      ; AUTO                   ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped              ;
; SCAN_CHAIN                    ; LONG                   ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped              ;
; LOCK_HIGH                     ; 1                      ; Untyped              ;
; LOCK_LOW                      ; 1                      ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped              ;
; SKIP_VCO                      ; OFF                    ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped              ;
; BANDWIDTH                     ; 0                      ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped              ;
; DOWN_SPREAD                   ; 0                      ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK2_DIVIDE_BY                ; 12500                  ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 12500                  ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 50000                  ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK2_PHASE_SHIFT              ; -2910                  ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped              ;
; DPA_DIVIDER                   ; 0                      ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped              ;
; VCO_MIN                       ; 0                      ; Untyped              ;
; VCO_MAX                       ; 0                      ; Untyped              ;
; VCO_CENTER                    ; 0                      ; Untyped              ;
; PFD_MIN                       ; 0                      ; Untyped              ;
; PFD_MAX                       ; 0                      ; Untyped              ;
; M_INITIAL                     ; 0                      ; Untyped              ;
; M                             ; 0                      ; Untyped              ;
; N                             ; 1                      ; Untyped              ;
; M2                            ; 1                      ; Untyped              ;
; N2                            ; 1                      ; Untyped              ;
; SS                            ; 1                      ; Untyped              ;
; C0_HIGH                       ; 0                      ; Untyped              ;
; C1_HIGH                       ; 0                      ; Untyped              ;
; C2_HIGH                       ; 0                      ; Untyped              ;
; C3_HIGH                       ; 0                      ; Untyped              ;
; C4_HIGH                       ; 0                      ; Untyped              ;
; C5_HIGH                       ; 0                      ; Untyped              ;
; C6_HIGH                       ; 0                      ; Untyped              ;
; C7_HIGH                       ; 0                      ; Untyped              ;
; C8_HIGH                       ; 0                      ; Untyped              ;
; C9_HIGH                       ; 0                      ; Untyped              ;
; C0_LOW                        ; 0                      ; Untyped              ;
; C1_LOW                        ; 0                      ; Untyped              ;
; C2_LOW                        ; 0                      ; Untyped              ;
; C3_LOW                        ; 0                      ; Untyped              ;
; C4_LOW                        ; 0                      ; Untyped              ;
; C5_LOW                        ; 0                      ; Untyped              ;
; C6_LOW                        ; 0                      ; Untyped              ;
; C7_LOW                        ; 0                      ; Untyped              ;
; C8_LOW                        ; 0                      ; Untyped              ;
; C9_LOW                        ; 0                      ; Untyped              ;
; C0_INITIAL                    ; 0                      ; Untyped              ;
; C1_INITIAL                    ; 0                      ; Untyped              ;
; C2_INITIAL                    ; 0                      ; Untyped              ;
; C3_INITIAL                    ; 0                      ; Untyped              ;
; C4_INITIAL                    ; 0                      ; Untyped              ;
; C5_INITIAL                    ; 0                      ; Untyped              ;
; C6_INITIAL                    ; 0                      ; Untyped              ;
; C7_INITIAL                    ; 0                      ; Untyped              ;
; C8_INITIAL                    ; 0                      ; Untyped              ;
; C9_INITIAL                    ; 0                      ; Untyped              ;
; C0_MODE                       ; BYPASS                 ; Untyped              ;
; C1_MODE                       ; BYPASS                 ; Untyped              ;
; C2_MODE                       ; BYPASS                 ; Untyped              ;
; C3_MODE                       ; BYPASS                 ; Untyped              ;
; C4_MODE                       ; BYPASS                 ; Untyped              ;
; C5_MODE                       ; BYPASS                 ; Untyped              ;
; C6_MODE                       ; BYPASS                 ; Untyped              ;
; C7_MODE                       ; BYPASS                 ; Untyped              ;
; C8_MODE                       ; BYPASS                 ; Untyped              ;
; C9_MODE                       ; BYPASS                 ; Untyped              ;
; C0_PH                         ; 0                      ; Untyped              ;
; C1_PH                         ; 0                      ; Untyped              ;
; C2_PH                         ; 0                      ; Untyped              ;
; C3_PH                         ; 0                      ; Untyped              ;
; C4_PH                         ; 0                      ; Untyped              ;
; C5_PH                         ; 0                      ; Untyped              ;
; C6_PH                         ; 0                      ; Untyped              ;
; C7_PH                         ; 0                      ; Untyped              ;
; C8_PH                         ; 0                      ; Untyped              ;
; C9_PH                         ; 0                      ; Untyped              ;
; L0_HIGH                       ; 1                      ; Untyped              ;
; L1_HIGH                       ; 1                      ; Untyped              ;
; G0_HIGH                       ; 1                      ; Untyped              ;
; G1_HIGH                       ; 1                      ; Untyped              ;
; G2_HIGH                       ; 1                      ; Untyped              ;
; G3_HIGH                       ; 1                      ; Untyped              ;
; E0_HIGH                       ; 1                      ; Untyped              ;
; E1_HIGH                       ; 1                      ; Untyped              ;
; E2_HIGH                       ; 1                      ; Untyped              ;
; E3_HIGH                       ; 1                      ; Untyped              ;
; L0_LOW                        ; 1                      ; Untyped              ;
; L1_LOW                        ; 1                      ; Untyped              ;
; G0_LOW                        ; 1                      ; Untyped              ;
; G1_LOW                        ; 1                      ; Untyped              ;
; G2_LOW                        ; 1                      ; Untyped              ;
; G3_LOW                        ; 1                      ; Untyped              ;
; E0_LOW                        ; 1                      ; Untyped              ;
; E1_LOW                        ; 1                      ; Untyped              ;
; E2_LOW                        ; 1                      ; Untyped              ;
; E3_LOW                        ; 1                      ; Untyped              ;
; L0_INITIAL                    ; 1                      ; Untyped              ;
; L1_INITIAL                    ; 1                      ; Untyped              ;
; G0_INITIAL                    ; 1                      ; Untyped              ;
; G1_INITIAL                    ; 1                      ; Untyped              ;
; G2_INITIAL                    ; 1                      ; Untyped              ;
; G3_INITIAL                    ; 1                      ; Untyped              ;
; E0_INITIAL                    ; 1                      ; Untyped              ;
; E1_INITIAL                    ; 1                      ; Untyped              ;
; E2_INITIAL                    ; 1                      ; Untyped              ;
; E3_INITIAL                    ; 1                      ; Untyped              ;
; L0_MODE                       ; BYPASS                 ; Untyped              ;
; L1_MODE                       ; BYPASS                 ; Untyped              ;
; G0_MODE                       ; BYPASS                 ; Untyped              ;
; G1_MODE                       ; BYPASS                 ; Untyped              ;
; G2_MODE                       ; BYPASS                 ; Untyped              ;
; G3_MODE                       ; BYPASS                 ; Untyped              ;
; E0_MODE                       ; BYPASS                 ; Untyped              ;
; E1_MODE                       ; BYPASS                 ; Untyped              ;
; E2_MODE                       ; BYPASS                 ; Untyped              ;
; E3_MODE                       ; BYPASS                 ; Untyped              ;
; L0_PH                         ; 0                      ; Untyped              ;
; L1_PH                         ; 0                      ; Untyped              ;
; G0_PH                         ; 0                      ; Untyped              ;
; G1_PH                         ; 0                      ; Untyped              ;
; G2_PH                         ; 0                      ; Untyped              ;
; G3_PH                         ; 0                      ; Untyped              ;
; E0_PH                         ; 0                      ; Untyped              ;
; E1_PH                         ; 0                      ; Untyped              ;
; E2_PH                         ; 0                      ; Untyped              ;
; E3_PH                         ; 0                      ; Untyped              ;
; M_PH                          ; 0                      ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped              ;
; CLK0_COUNTER                  ; G0                     ; Untyped              ;
; CLK1_COUNTER                  ; G0                     ; Untyped              ;
; CLK2_COUNTER                  ; G0                     ; Untyped              ;
; CLK3_COUNTER                  ; G0                     ; Untyped              ;
; CLK4_COUNTER                  ; G0                     ; Untyped              ;
; CLK5_COUNTER                  ; G0                     ; Untyped              ;
; CLK6_COUNTER                  ; E0                     ; Untyped              ;
; CLK7_COUNTER                  ; E1                     ; Untyped              ;
; CLK8_COUNTER                  ; E2                     ; Untyped              ;
; CLK9_COUNTER                  ; E3                     ; Untyped              ;
; L0_TIME_DELAY                 ; 0                      ; Untyped              ;
; L1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G0_TIME_DELAY                 ; 0                      ; Untyped              ;
; G1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G2_TIME_DELAY                 ; 0                      ; Untyped              ;
; G3_TIME_DELAY                 ; 0                      ; Untyped              ;
; E0_TIME_DELAY                 ; 0                      ; Untyped              ;
; E1_TIME_DELAY                 ; 0                      ; Untyped              ;
; E2_TIME_DELAY                 ; 0                      ; Untyped              ;
; E3_TIME_DELAY                 ; 0                      ; Untyped              ;
; M_TIME_DELAY                  ; 0                      ; Untyped              ;
; N_TIME_DELAY                  ; 0                      ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped              ;
; ENABLE0_COUNTER               ; L0                     ; Untyped              ;
; ENABLE1_COUNTER               ; L0                     ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped              ;
; LOOP_FILTER_C                 ; 5                      ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped              ;
; VCO_POST_SCALE                ; 0                      ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK0                     ; PORT_USED              ; Untyped              ;
; PORT_CLK1                     ; PORT_USED              ; Untyped              ;
; PORT_CLK2                     ; PORT_USED              ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped              ;
; M_TEST_SOURCE                 ; 5                      ; Untyped              ;
; C0_TEST_SOURCE                ; 5                      ; Untyped              ;
; C1_TEST_SOURCE                ; 5                      ; Untyped              ;
; C2_TEST_SOURCE                ; 5                      ; Untyped              ;
; C3_TEST_SOURCE                ; 5                      ; Untyped              ;
; C4_TEST_SOURCE                ; 5                      ; Untyped              ;
; C5_TEST_SOURCE                ; 5                      ; Untyped              ;
; C6_TEST_SOURCE                ; 5                      ; Untyped              ;
; C7_TEST_SOURCE                ; 5                      ; Untyped              ;
; C8_TEST_SOURCE                ; 5                      ; Untyped              ;
; C9_TEST_SOURCE                ; 5                      ; Untyped              ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped              ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE       ;
+-------------------------------+------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 63                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 63                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 25                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 125                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx ;
+----------------+---------------+-------------------------+
; Parameter Name ; Value         ; Type                    ;
+----------------+---------------+-------------------------+
; hw_id_g        ; 8             ; Signed Integer          ;
; hw_txt_g       ; unamiga Board ; String                  ;
; hw_version_g   ; 00010011      ; Unsigned Binary         ;
; video_opt_g    ; 1             ; Signed Integer          ;
; ramsize_g      ; 8192          ; Signed Integer          ;
; hw_hashwds_g   ; '0'           ; Enumerated              ;
+----------------+---------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; mode_g         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; mode           ; 0     ; Signed Integer                                  ;
; iowait         ; 1     ; Signed Integer                                  ;
; flag_c         ; 0     ; Signed Integer                                  ;
; flag_n         ; 1     ; Signed Integer                                  ;
; flag_p         ; 2     ; Signed Integer                                  ;
; flag_x         ; 3     ; Signed Integer                                  ;
; flag_h         ; 4     ; Signed Integer                                  ;
; flag_y         ; 5     ; Signed Integer                                  ;
; flag_z         ; 6     ; Signed Integer                                  ;
; flag_s         ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                  ;
; flag_c         ; 0     ; Signed Integer                                                  ;
; flag_n         ; 1     ; Signed Integer                                                  ;
; flag_p         ; 2     ; Signed Integer                                                  ;
; flag_x         ; 3     ; Signed Integer                                                  ;
; flag_h         ; 4     ; Signed Integer                                                  ;
; flag_y         ; 5     ; Signed Integer                                                  ;
; flag_z         ; 6     ; Signed Integer                                                  ;
; flag_s         ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                              ;
; flag_c         ; 0     ; Signed Integer                                              ;
; flag_n         ; 1     ; Signed Integer                                              ;
; flag_p         ; 2     ; Signed Integer                                              ;
; flag_x         ; 3     ; Signed Integer                                              ;
; flag_h         ; 4     ; Signed Integer                                              ;
; flag_y         ; 5     ; Signed Integer                                              ;
; flag_z         ; 6     ; Signed Integer                                              ;
; flag_s         ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; video_opt_g    ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; addr_width_g   ; 9     ; Signed Integer                                                                      ;
; data_width_g   ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; addr_width_g   ; 9     ; Signed Integer                                                                      ;
; data_width_g   ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width_g   ; 8     ; Signed Integer                                               ;
; fifo_depth_g   ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; addr_width_g   ; 8     ; Signed Integer                                                             ;
; data_width_g   ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ramsize_g      ; 8192  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssdram256Mb:ram ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; freq_g         ; 85    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: spram:vram ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width_g   ; 14    ; Signed Integer                 ;
; data_width_g   ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:audiol ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; nbits_g        ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:audior ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; nbits_g        ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:i2s_audio_out ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; CLK_RATE       ; 500000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:i2s_audio_out|i2s:i2s ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 10    ; Signed Integer                                                                             ;
; mult_width     ; 6     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 8     ; Signed Integer                                                                             ;
; mult_width     ; 10    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; b0             ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 20    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 30    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 42    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 40    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 50    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 67    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 92    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 125   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 166   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 215   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; dt2_lim2       ; 01001011 ; Unsigned Binary                                                ;
; dt2_lim3       ; 01011111 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                   ;
; stages         ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; ATTACK         ; 00    ; Unsigned Binary                                                   ;
; DECAY1         ; 01    ; Unsigned Binary                                                   ;
; DECAY2         ; 10    ; Unsigned Binary                                                   ;
; RELEASE        ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 27    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                      ;
; stages         ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                             ;
; stages         ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                        ;
; stages         ; 4     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; init           ; 90    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                    ;
; stages         ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; REG_TEST       ; 00000001 ; Unsigned Binary                                                  ;
; REG_TEST2      ; 00000010 ; Unsigned Binary                                                  ;
; REG_KON        ; 00001000 ; Unsigned Binary                                                  ;
; REG_NOISE      ; 00001111 ; Unsigned Binary                                                  ;
; REG_CLKA1      ; 00010000 ; Unsigned Binary                                                  ;
; REG_CLKA2      ; 00010001 ; Unsigned Binary                                                  ;
; REG_CLKB       ; 00010010 ; Unsigned Binary                                                  ;
; REG_TIMER      ; 00010100 ; Unsigned Binary                                                  ;
; REG_LFRQ       ; 00011000 ; Unsigned Binary                                                  ;
; REG_PMDAMD     ; 00011001 ; Unsigned Binary                                                  ;
; REG_CTW        ; 00011011 ; Unsigned Binary                                                  ;
; REG_DUMP       ; 00011111 ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; stages         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 14                   ; Untyped                ;
; NUMWORDS_A                         ; 16384                ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_li41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_edu1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 4                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_nbi1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 10                   ; Untyped                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_nbi1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0  ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Untyped        ;
; WIDTHAD_A                          ; 9                                              ; Untyped        ;
; NUMWORDS_A                         ; 512                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 8                                              ; Untyped        ;
; WIDTHAD_B                          ; 9                                              ; Untyped        ;
; NUMWORDS_B                         ; 512                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/msx_multicore2.ram0_keymap_db786545.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_cjh1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_cmd1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1ci1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 10                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 10                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2md1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kpd1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0 ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                             ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                          ;
; WIDTH_A                            ; 45                                                  ; Untyped                                          ;
; WIDTHAD_A                          ; 5                                                   ; Untyped                                          ;
; NUMWORDS_A                         ; 32                                                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                          ;
; WIDTH_B                            ; 1                                                   ; Untyped                                          ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                          ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                          ;
; INIT_FILE                          ; db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_k081                                     ; Untyped                                          ;
+------------------------------------+-----------------------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                            ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                         ;
; WIDTH_A                            ; 42                                               ; Untyped                                         ;
; WIDTHAD_A                          ; 5                                                ; Untyped                                         ;
; NUMWORDS_A                         ; 32                                               ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WIDTH_B                            ; 42                                               ; Untyped                                         ;
; WIDTHAD_B                          ; 5                                                ; Untyped                                         ;
; NUMWORDS_B                         ; 32                                               ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; INIT_FILE                          ; db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_b6m1                                  ; Untyped                                         ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                               ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                            ;
; WIDTH_A                            ; 46                                                 ; Untyped                                            ;
; WIDTHAD_A                          ; 5                                                  ; Untyped                                            ;
; NUMWORDS_A                         ; 32                                                 ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                            ;
; WIDTH_B                            ; 1                                                  ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                            ;
; INIT_FILE                          ; db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_aq71                                    ; Untyped                                            ;
+------------------------------------+----------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------------------------+------------------+
; Parameter Name                     ; Value                                  ; Type             ;
+------------------------------------+----------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped          ;
; OPERATION_MODE                     ; ROM                                    ; Untyped          ;
; WIDTH_A                            ; 8                                      ; Untyped          ;
; WIDTHAD_A                          ; 13                                     ; Untyped          ;
; NUMWORDS_A                         ; 8192                                   ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped          ;
; WIDTH_B                            ; 1                                      ; Untyped          ;
; WIDTHAD_B                          ; 1                                      ; Untyped          ;
; NUMWORDS_B                         ; 1                                      ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped          ;
; BYTE_SIZE                          ; 8                                      ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped          ;
; INIT_FILE                          ; msx_multicore2.multicore2_top0.rtl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_f311                        ; Untyped          ;
+------------------------------------+----------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 11                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_multicore2.multicore2_top1.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_3r11                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 11                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_multicore2.multicore2_top2.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4r11                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0 ;
+------------------------------------+----------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                     ;
+------------------------------------+----------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                  ;
; WIDTH_A                            ; 9                                      ; Untyped                                  ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                  ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WIDTH_B                            ; 1                                      ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; INIT_FILE                          ; msx_multicore2.multicore2_top3.rtl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_d011                        ; Untyped                                  ;
+------------------------------------+----------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 9                                      ; Untyped                                 ;
; WIDTHAD_A                          ; 7                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 128                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; msx_multicore2.multicore2_top4.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e011                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 32             ; Untyped                                                                                               ;
; WIDTH          ; 13             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_r7m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                              ;
; TAP_DISTANCE   ; 29             ; Untyped                                                                                              ;
; WIDTH          ; 10             ; Untyped                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                              ;
; CBXI_PARAMETER ; shift_taps_u7m ; Untyped                                                                                              ;
+----------------+----------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                    ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                 ;
; TAP_DISTANCE   ; 28             ; Untyped                                                                                                 ;
; WIDTH          ; 2              ; Untyped                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 27             ; Untyped                                                                                               ;
; WIDTH          ; 10             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_s7m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                               ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                               ;
; WIDTH          ; 68             ; Untyped                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                               ;
; CBXI_PARAMETER ; shift_taps_o6m ; Untyped                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                  ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                  ;
; WIDTH          ; 11             ; Untyped                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_86m ; Untyped                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                   ;
; WIDTH          ; 25             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1 ;
+------------------------+--------------+--------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                   ;
+------------------------+--------------+--------------------------------------------------------+
; LPM_WIDTH              ; 18           ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                ;
; USE_WYS                ; OFF          ; Untyped                                                ;
; STYLE                  ; FAST         ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_tvi  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                         ;
+------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                             ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                          ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                          ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                          ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                          ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                          ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                       ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_fbt     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult5        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult6        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                         ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_93t     ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                      ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult4        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult3        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_13t     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 2                                 ;
; Entity Instance               ; pll1:pll|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; pll2:pll2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 22                                                                                           ;
; Entity Instance                           ; spram:vram|altsyncram:ram_q_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 4                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|altsyncram:ram_q_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 4                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 19                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 19                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_1                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 19                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 19                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                           ;
;     -- NUMWORDS_A                         ; 9                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 24                                                                                           ;
;     -- NUMWORDS_B                         ; 9                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                           ;
;     -- NUMWORDS_A                         ; 18                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                           ;
;     -- NUMWORDS_B                         ; 18                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 10                                                                                           ;
;     -- NUMWORDS_A                         ; 9                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 10                                                                                           ;
;     -- NUMWORDS_B                         ; 9                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 18                                                                                           ;
;     -- NUMWORDS_A                         ; 18                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 18                                                                                           ;
;     -- NUMWORDS_B                         ; 18                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 45                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 42                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 42                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 46                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 7                                                                                          ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 32                                                                                         ;
;     -- WIDTH               ; 13                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 29                                                                                         ;
;     -- WIDTH               ; 10                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 28                                                                                         ;
;     -- WIDTH               ; 2                                                                                          ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 27                                                                                         ;
;     -- WIDTH               ; 10                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 8                                                                                          ;
;     -- WIDTH               ; 68                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0                  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 4                                                                                          ;
;     -- WIDTH               ; 11                                                                                         ;
; Entity Instance            ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                          ;
;     -- TAP_DISTANCE        ; 3                                                                                          ;
;     -- WIDTH               ; 25                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 13                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 7                                                                                                           ;
;     -- LPM_WIDTHB                     ; 10                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                ;
;     -- LPM_WIDTHA                     ; 20                                                                                                          ;
;     -- LPM_WIDTHB                     ; 4                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 10                                                                                                          ;
;     -- LPM_WIDTHB                     ; 12                                                                                                          ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult5                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult6                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult4                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult3                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult2                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult0                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult1                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 13                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cur_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; test_214 ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B" ;
+----------+--------+----------+---------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                             ;
+----------+--------+----------+---------------------------------------------------------------------+
; overflow ; Output ; Info     ; Explicitly unconnected                                              ;
+----------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ct1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacleft_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacright_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "audio_out:i2s_audio_out" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; sample_rate ; Input ; Info     ; Stuck at GND       ;
; left_in[0]  ; Input ; Info     ; Stuck at GND       ;
; right_in[0] ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+--------------------------------------------+
; Port Connectivity Checks: "dac:audior"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dac_i[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "dac:audiol"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dac_i[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixeru:mixer"                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_mix_l_o[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_mix_r_o[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|keymap:keymap"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; enable_i ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb"                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_core_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ssdram256Mb:ram"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; refresh_i      ; Input ; Info     ; Stuck at VCC ;
; addr_i[24..23] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|memoryctl:memctl" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; use_rom_in_ram_i ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|escci:escci"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ram_oe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_we_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; hw_id_i[7..4]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[2..0]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[3]         ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[1..0] ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[7..5] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[3..2] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[4]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[6..3] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[1..0] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[7]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[2]    ; Input ; Info     ; Stuck at VCC    ;
; hw_hashwds_i       ; Input ; Info     ; Stuck at GND    ;
+--------------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_en_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; expsltsl_n_o[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|YM2149:psg"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sel_n_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ayymmode_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; a9_l_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a8_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bc2_i        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; port_a_i[6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_b_o[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_b_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_c_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl"                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hblank_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[8..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cd_oe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_ev_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_16k_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_en_3m58_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_en_2m68_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_en_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busrq_n_i  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busak_n_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opt_nextor_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; opt_mr_type_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; opt_vga_on_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rom_addr_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_ce_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_oe_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_addr_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_mreq_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl1_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl2_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_wait_n_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_nmi_n_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_int_n_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vram_ce_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vram_oe_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k7_motor_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_out_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_hor_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cnt_ver_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_r_o[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_g_o[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_b_o[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ntsc_pal_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scanline_en_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flspi_cs_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi2_cs_n_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sd_pres_n_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; sd_wp_i           ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_wait_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_slots_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_ipl_en_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:clks"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_5m_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2:pll2"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 16 16:52:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msx_multicore2 -c msx_multicore2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file i2s.v
    Info (12023): Found entity 1: i2s
Info (12021): Found 2 design units, including 2 entities, in source file audio_out.v
    Info (12023): Found entity 1: audio_out
    Info (12023): Found entity 2: lpf_aud
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/i2s_transmitter.vhd
    Info (12022): Found design unit 1: i2s_transmitter-rtl
    Info (12023): Found entity 1: i2s_transmitter
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd
    Info (12022): Found design unit 1: multicore2_top-behavior
    Info (12023): Found entity 1: multicore2_top
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/syn-multicore2/pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: pll1
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/syn-multicore2/pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN
    Info (12023): Found entity 1: pll2
Info (12021): Found 1 design units, including 0 entities, in source file /cores/portando4/msx1fpga-unamiga/src/msx_pack.vhd
    Info (12022): Found design unit 1: msx_pack
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/msx.vhd
    Info (12022): Found design unit 1: msx-Behavior
    Info (12023): Found entity 1: msx
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/clocks.vhd
    Info (12022): Found design unit 1: clocks-rtl
    Info (12023): Found entity 1: clocks
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80a.vhd
    Info (12022): Found design unit 1: T80a-rtl
    Info (12023): Found entity 1: T80a
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/cpu/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/rom/ipl_rom.vhd
    Info (12022): Found design unit 1: ipl_rom-rtl
    Info (12023): Found entity 1: ipl_rom
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/ram/spram.vhd
    Info (12022): Found design unit 1: spram-rtl
    Info (12023): Found entity 1: spram
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/ram/dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl
    Info (12023): Found entity 1: dpram
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/ram/ssdram256mb.vhd
    Info (12022): Found design unit 1: ssdram256Mb-Behavior
    Info (12023): Found entity 1: ssdram256Mb
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/ym2149.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/mixeru.vhd
    Info (12022): Found design unit 1: mixeru-Behavioral
    Info (12023): Found entity 1: mixeru
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/dac.vhd
    Info (12022): Found design unit 1: dac-rtl
    Info (12023): Found entity 1: dac
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_core.vhd
    Info (12022): Found design unit 1: vdp18_core-struct
    Info (12023): Found entity 1: vdp18_core
Info (12021): Found 2 design units, including 0 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_pack-p.vhd
    Info (12022): Found design unit 1: vdp18_pack
    Info (12022): Found design unit 2: vdp18_pack-body
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_sprite.vhd
    Info (12022): Found design unit 1: vdp18_sprite-rtl
    Info (12023): Found entity 1: vdp18_sprite
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_pattern.vhd
    Info (12022): Found design unit 1: vdp18_pattern-rtl
    Info (12023): Found entity 1: vdp18_pattern
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd
    Info (12022): Found design unit 1: vdp18_hor_vert-rtl
    Info (12023): Found entity 1: vdp18_hor_vert
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_ctrl.vhd
    Info (12022): Found design unit 1: vdp18_ctrl-rtl
    Info (12023): Found entity 1: vdp18_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_cpuio.vhd
    Info (12022): Found design unit 1: vdp18_cpuio-rtl
    Info (12023): Found entity 1: vdp18_cpuio
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_col_mux.vhd
    Info (12022): Found design unit 1: vdp18_col_mux-rtl
    Info (12023): Found entity 1: vdp18_col_mux
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_clk_gen.vhd
    Info (12022): Found design unit 1: vdp18_clk_gen-rtl
    Info (12023): Found entity 1: vdp18_clk_gen
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_addr_mux.vhd
    Info (12022): Found design unit 1: vdp18_addr_mux-rtl
    Info (12023): Found entity 1: vdp18_addr_mux
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd
    Info (12022): Found design unit 1: vdp18_palette-Memory
    Info (12023): Found entity 1: vdp18_palette
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/dblscan.vhd
    Info (12022): Found design unit 1: dblscan-rtl
    Info (12023): Found entity 1: dblscan
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/vga.vhd
    Info (12022): Found design unit 1: vga-rtl
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/video/framebuffer.vhd
    Info (12022): Found design unit 1: framebuffer-SYN
    Info (12023): Found entity 1: framebuffer
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/shared/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/shared/fifo.vhd
    Info (12022): Found design unit 1: fifo-Behavioral
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/memoryctl.vhd
    Info (12022): Found design unit 1: memoryctl-Behavior
    Info (12023): Found entity 1: memoryctl
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-Behavior
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/keymap.vhd
    Info (12022): Found design unit 1: keymap-RTL
    Info (12023): Found entity 1: keymap
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl
    Info (12023): Found entity 1: ps2_iobase
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/pio.vhd
    Info (12022): Found design unit 1: PIO-Behavior
    Info (12023): Found entity 1: PIO
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/spi.vhd
    Info (12022): Found design unit 1: spi-rtl
    Info (12023): Found entity 1: spi
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/swioports.vhd
    Info (12022): Found design unit 1: swioports-Behavior
    Info (12023): Found entity 1: swioports
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/exp_slot.vhd
    Info (12022): Found design unit 1: exp_slot-rtl
    Info (12023): Found entity 1: exp_slot
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/romnextor.vhd
    Info (12022): Found design unit 1: romnextor-Behavior
    Info (12023): Found entity 1: romnextor
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/escci/escci.vhd
    Info (12022): Found design unit 1: escci-Behavior
    Info (12023): Found entity 1: escci
Info (12021): Found 4 design units, including 2 entities, in source file /cores/portando4/msx1fpga-unamiga/src/peripheral/escci/scc_wave.vhd
    Info (12022): Found design unit 1: scc_wave_mul-rtl
    Info (12022): Found design unit 2: scc_wave-Behavior
    Info (12023): Found entity 1: scc_wave_mul
    Info (12023): Found entity 2: scc_wave
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_wrapper.vhd
    Info (12022): Found design unit 1: jt51_wrapper-rtl
    Info (12023): Found entity 1: jt51_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_timers.v
    Info (12023): Found entity 1: jt51_timers
    Info (12023): Found entity 2: jt51_timer
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_sh.v
    Info (12023): Found entity 1: jt51_sh
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_reg.v
    Info (12023): Found entity 1: jt51_reg
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_pm.v
    Info (12023): Found entity 1: jt51_pm
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_phrom.v
    Info (12023): Found entity 1: jt51_phrom
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_phinc_rom.v
    Info (12023): Found entity 1: jt51_phinc_rom
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_pg.v
    Info (12023): Found entity 1: jt51_pg
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_op.v
    Info (12023): Found entity 1: jt51_op
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_noise_lfsr.v
    Info (12023): Found entity 1: jt51_noise_lfsr
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_noise.v
    Info (12023): Found entity 1: jt51_noise
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_mod.v
    Info (12023): Found entity 1: jt51_mod
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_mmr.v
    Info (12023): Found entity 1: jt51_mmr
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_lin2exp.v
    Info (12023): Found entity 1: jt51_lin2exp
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_lfo_lfsr.v
    Info (12023): Found entity 1: jt51_lfo_lfsr
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_lfo.v
    Info (12023): Found entity 1: jt51_lfo
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_kon.v
    Info (12023): Found entity 1: jt51_kon
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_exprom.v
    Info (12023): Found entity 1: jt51_exprom
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_exp2lin.v
    Info (12023): Found entity 1: jt51_exp2lin
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_eg.v
    Info (12023): Found entity 1: jt51_eg
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51_acc.v
    Info (12023): Found entity 1: jt51_acc
Info (12021): Found 1 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/jt51/jt51.v
    Info (12023): Found entity 1: jt51
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/opll.vhd
    Info (12022): Found design unit 1: OPLL-rtl
    Info (12023): Found entity 1: OPLL
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/voicerom.vhd
    Info (12022): Found design unit 1: VoiceRom-RTL
    Info (12023): Found entity 1: VoiceRom
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/voicememory.vhd
    Info (12022): Found design unit 1: VoiceMemory-RTL
    Info (12023): Found entity 1: VoiceMemory
Info (12021): Found 2 design units, including 0 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/vm2413.vhd
    Info (12022): Found design unit 1: VM2413
    Info (12022): Found design unit 2: VM2413-body
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/summixer.vhd
    Info (12022): Found design unit 1: SumMixer-RTL
    Info (12023): Found entity 1: SumMixer
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/slotcounter.vhd
    Info (12022): Found design unit 1: SlotCounter-rtl
    Info (12023): Found entity 1: SlotCounter
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/sinetable.vhd
    Info (12022): Found design unit 1: sinetable-rtl
    Info (12023): Found entity 1: SineTable
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/RegisterMemory.vhd(60)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/registermemory.vhd
    Info (12022): Found design unit 1: registermemory-rtl
    Info (12023): Found entity 1: RegisterMemory
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/PhaseMemory.vhd(56)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/phasememory.vhd
    Info (12022): Found design unit 1: PhaseMemory-RTL
    Info (12023): Found entity 1: PhaseMemory
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/phasegenerator.vhd
    Info (12022): Found design unit 1: PhaseGenerator-RTL
    Info (12023): Found entity 1: PhaseGenerator
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/OutputMemory.vhd(58)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/outputmemory.vhd
    Info (12022): Found design unit 1: OutputMemory-RTL
    Info (12023): Found entity 1: OutputMemory
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/outputgenerator.vhd
    Info (12022): Found design unit 1: OutputGenerator-RTL
    Info (12023): Found entity 1: OutputGenerator
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/operator.vhd
    Info (12022): Found design unit 1: Operator-rtl
    Info (12023): Found entity 1: Operator
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/lineartablemul.vhd
    Info (12022): Found design unit 1: LinearTableMul-rtl
    Info (12023): Found entity 1: LinearTableMul
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/lineartable.vhd
    Info (12022): Found design unit 1: lineartable-rtl
    Info (12023): Found entity 1: LinearTable
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/interpolatemul.vhd
    Info (12022): Found design unit 1: InterpolateMul-rtl
    Info (12023): Found entity 1: InterpolateMul
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/FeedbackMemory.vhd(62)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/feedbackmemory.vhd
    Info (12022): Found design unit 1: FeedbackMemory-RTL
    Info (12023): Found entity 1: FeedbackMemory
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/EnvelopeMemory.vhd(57)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/envelopememory.vhd
    Info (12022): Found design unit 1: EnvelopeMemory-RTL
    Info (12023): Found entity 1: EnvelopeMemory
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/envelopegenerator.vhd
    Info (12022): Found design unit 1: EnvelopeGenerator-rtl
    Info (12023): Found entity 1: EnvelopeGenerator
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/Controller.vhd(112)
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/controller.vhd
    Info (12022): Found design unit 1: controller-rtl
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/attacktablemul.vhd
    Info (12022): Found design unit 1: AttackTableMul-rtl
    Info (12023): Found entity 1: AttackTableMul
Info (12021): Found 2 design units, including 1 entities, in source file /cores/portando4/msx1fpga-unamiga/src/audio/vm2413/attacktable.vhd
    Info (12022): Found design unit 1: attacktable-rtl
    Info (12023): Found entity 1: AttackTable
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/clk_divider.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART_transmitter.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART_Receiver.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8253/timer.vhd is missing
Info (12127): Elaborating entity "multicore2_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at multicore2_top.vhd(117): used explicit default value for signal "i2s_mclk" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(179): object "clock_vga_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(180): object "clock_dvi_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(227): object "ntsc_pal_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(243): object "joy2_out_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(253): object "bus_mreq_n_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(254): object "bus_sltsl1_n_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multicore2_top.vhd(255): object "bus_sltsl2_n_s" assigned a value but never read
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll1:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll1:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "21477"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "21477"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "21477"
    Info (12134): Parameter "clk2_phase_shift" = "-2910"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll2:pll2|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll2:pll2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated"
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:clks"
Info (12128): Elaborating entity "msx" for hierarchy "msx:the_msx"
Warning (10541): VHDL Signal Declaration warning at msx.vhd(164): used implicit default value for signal "ntsc_pal_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "T80a" for hierarchy "msx:the_msx|T80a:cpu"
Info (12128): Elaborating entity "T80" for hierarchy "msx:the_msx|T80a:cpu|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "ipl_rom" for hierarchy "msx:the_msx|ipl_rom:ipl"
Info (12128): Elaborating entity "vdp18_core" for hierarchy "msx:the_msx|vdp18_core:vdp"
Info (12128): Elaborating entity "vdp18_clk_gen" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"
Info (12128): Elaborating entity "vdp18_hor_vert" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b"
Info (12128): Elaborating entity "vdp18_ctrl" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b"
Warning (10037): Verilog HDL or VHDL warning at vdp18_ctrl.vhd(152): conditional expression evaluates to a constant
Info (12128): Elaborating entity "vdp18_cpuio" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"
Info (12128): Elaborating entity "vdp18_addr_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b"
Info (12128): Elaborating entity "vdp18_pattern" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b"
Info (12128): Elaborating entity "vdp18_sprite" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b"
Info (12128): Elaborating entity "vdp18_col_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b"
Info (12128): Elaborating entity "vdp18_palette" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette"
Info (12128): Elaborating entity "dblscan" for hierarchy "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl"
Info (12128): Elaborating entity "dpram" for hierarchy "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a"
Info (12128): Elaborating entity "YM2149" for hierarchy "msx:the_msx|YM2149:psg"
Info (12128): Elaborating entity "PIO" for hierarchy "msx:the_msx|PIO:pio"
Info (12128): Elaborating entity "exp_slot" for hierarchy "msx:the_msx|exp_slot:exp1"
Info (12128): Elaborating entity "swioports" for hierarchy "msx:the_msx|swioports:swiop"
Info (12128): Elaborating entity "fifo" for hierarchy "msx:the_msx|swioports:swiop|fifo:ps2fifo"
Info (12128): Elaborating entity "spi" for hierarchy "msx:the_msx|spi:spi"
Info (12128): Elaborating entity "romnextor" for hierarchy "msx:the_msx|romnextor:nxt"
Info (12128): Elaborating entity "escci" for hierarchy "msx:the_msx|escci:escci"
Info (12128): Elaborating entity "scc_wave" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave"
Info (12128): Elaborating entity "dpram" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem"
Info (12128): Elaborating entity "scc_wave_mul" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul"
Info (12128): Elaborating entity "memoryctl" for hierarchy "msx:the_msx|memoryctl:memctl"
Info (12128): Elaborating entity "ssdram256Mb" for hierarchy "ssdram256Mb:ram"
Info (12128): Elaborating entity "spram" for hierarchy "spram:vram"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyb"
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "keyboard:keyb|ps2_iobase:ps2_port"
Info (12128): Elaborating entity "keymap" for hierarchy "keyboard:keyb|keymap:keymap"
Info (12128): Elaborating entity "mixeru" for hierarchy "mixeru:mixer"
Info (12128): Elaborating entity "dac" for hierarchy "dac:audiol"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:i2s_audio_out"
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:i2s_audio_out|i2s:i2s"
Info (12128): Elaborating entity "lpf_aud" for hierarchy "audio_out:i2s_audio_out|lpf_aud:lpf_l"
Info (12128): Elaborating entity "jt51_wrapper" for hierarchy "jt51_wrapper:jt51"
Info (12128): Elaborating entity "jt51" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst"
Info (12128): Elaborating entity "jt51_timers" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers"
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A"
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B"
Info (12128): Elaborating entity "jt51_lfo" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm"
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm"
Info (12128): Elaborating entity "jt51_pg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg"
Warning (10230): Verilog HDL assignment warning at jt51_pg.v(107): truncated value with size 6 to match size of target (5)
Info (12128): Elaborating entity "jt51_phinc_rom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable"
Info (12128): Elaborating entity "jt51_pm" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh"
Info (12128): Elaborating entity "jt51_eg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh"
Info (12128): Elaborating entity "jt51_op" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh"
Info (12128): Elaborating entity "jt51_phrom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom"
Warning (10030): Net "sinetable.data_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sinetable.waddr_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sinetable.we_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "jt51_exprom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom"
Warning (10030): Net "explut.data_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "explut.waddr_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "explut.we_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit"
Info (12128): Elaborating entity "jt51_noise" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise"
Warning (10230): Verilog HDL assignment warning at jt51_noise.v(61): truncated value with size 5 to match size of target (4)
Info (12128): Elaborating entity "jt51_noise_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr"
Info (12128): Elaborating entity "jt51_acc" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc"
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc"
Info (12128): Elaborating entity "jt51_exp2lin" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct"
Info (12128): Elaborating entity "jt51_lin2exp" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_lin2exp:left2exp"
Info (12128): Elaborating entity "jt51_mmr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"
Info (12128): Elaborating entity "jt51_reg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg"
Warning (10858): Verilog HDL warning at jt51_reg.v(87): object csm_state used but never assigned
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(90): object "csm_kon" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(91): object "csm_koff" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(143): object "update_op_IV" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(144): object "update_op_V" assigned a value but never read
Info (12128): Elaborating entity "jt51_kon" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon"
Info (12128): Elaborating entity "jt51_mod" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod"
Info (12128): Elaborating entity "OPLL" for hierarchy "OPLL:opll1"
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s0"
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s2"
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s5"
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s8"
Info (12128): Elaborating entity "controller" for hierarchy "OPLL:opll1|controller:ct"
Info (12128): Elaborating entity "RegisterMemory" for hierarchy "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory"
Info (12128): Elaborating entity "VoiceMemory" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem"
Info (12128): Elaborating entity "VoiceRom" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413"
Info (12128): Elaborating entity "EnvelopeGenerator" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg"
Info (12128): Elaborating entity "AttackTable" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table"
Info (12128): Elaborating entity "AttackTableMul" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul"
Info (12128): Elaborating entity "EnvelopeMemory" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory"
Info (12128): Elaborating entity "PhaseGenerator" for hierarchy "OPLL:opll1|PhaseGenerator:pg"
Info (12128): Elaborating entity "PhaseMemory" for hierarchy "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM"
Info (12128): Elaborating entity "Operator" for hierarchy "OPLL:opll1|Operator:op"
Info (12128): Elaborating entity "SineTable" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table"
Info (12128): Elaborating entity "InterpolateMul" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul"
Info (12128): Elaborating entity "OutputGenerator" for hierarchy "OPLL:opll1|OutputGenerator:og"
Info (12128): Elaborating entity "FeedbackMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem"
Info (12128): Elaborating entity "OutputMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem"
Info (12128): Elaborating entity "LinearTable" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl"
Info (12128): Elaborating entity "LinearTableMul" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul"
Info (12128): Elaborating entity "SumMixer" for hierarchy "OPLL:opll1|SumMixer:sm"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clocks:clks|Mux0
    Warning (19017): Found clock multiplexer msx:the_msx|Mux1
    Warning (19017): Found clock multiplexer msx:the_msx|Mux0
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux0
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux2
    Warning (19017): Found clock multiplexer clocks:clks|clock_out1_s
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|refresh_n_o" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|wr_n_o" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|rd_n_o" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|iorq_n_o" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|mreq_n_o" feeding internal logic into a wire
Warning (276020): Inferred RAM node "msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "keyboard:keyb|keymap:keymap|ram_q_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch" is uninferred due to inappropriate RAM size
Info (19000): Inferred 29 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spram:vram|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_b|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|swioports:swiop|fifo:ps2fifo|\fifo_proc:memory_v_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 19
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 19
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:keyb|keymap:keymap|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_multicore2.ram0_keymap_db786545.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 45
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_op_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 46
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|ipl_rom:ipl|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_multicore2.multicore2_top0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_multicore2.multicore2_top1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_multicore2.multicore2_top2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_multicore2.multicore2_top3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_multicore2.multicore2_top4.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 13
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 28
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 27
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 68
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VIII_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 11
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 25
Info (278001): Inferred 14 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Mult0"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Add1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|Mult0"
Info (12130): Elaborated megafunction instantiation "spram:vram|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "spram:vram|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li41.tdf
    Info (12023): Found entity 1: altsyncram_li41
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edu1.tdf
    Info (12023): Found entity 1: altsyncram_edu1
Info (12130): Elaborated megafunction instantiation "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|vdp18_core:vdp|dblscan:\vo1_2:scandbl|dpram:u_ram_a|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf
    Info (12023): Found entity 1: altsyncram_qsg1
Info (12130): Elaborated megafunction instantiation "msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|swioports:swiop|fifo:ps2fifo|altsyncram:\fifo_proc:memory_v_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf
    Info (12023): Found entity 1: altsyncram_mpg1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "19"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "19"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbi1.tdf
    Info (12023): Found entity 1: altsyncram_nbi1
Info (12130): Elaborated megafunction instantiation "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_multicore2.ram0_keymap_db786545.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjh1.tdf
    Info (12023): Found entity 1: altsyncram_cjh1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmd1.tdf
    Info (12023): Found entity 1: altsyncram_cmd1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ci1.tdf
    Info (12023): Found entity 1: altsyncram_1ci1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2md1.tdf
    Info (12023): Found entity 1: altsyncram_2md1
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|altsyncram:phase_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpd1.tdf
    Info (12023): Found entity 1: altsyncram_kpd1
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "45"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_multicore2.ram0_jt51_exprom_4ea5c1b8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k081.tdf
    Info (12023): Found entity 1: altsyncram_k081
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "42"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "42"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_multicore2.ram0_jt51_reg_c6db2313.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6m1.tdf
    Info (12023): Found entity 1: altsyncram_b6m1
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "46"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_multicore2.ram0_jt51_phrom_b981b872.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq71.tdf
    Info (12023): Found entity 1: altsyncram_aq71
Info (12130): Elaborated megafunction instantiation "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_multicore2.multicore2_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f311.tdf
    Info (12023): Found entity 1: altsyncram_f311
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_multicore2.multicore2_top1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3r11.tdf
    Info (12023): Found entity 1: altsyncram_3r11
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_multicore2.multicore2_top2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4r11.tdf
    Info (12023): Found entity 1: altsyncram_4r11
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_multicore2.multicore2_top3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d011.tdf
    Info (12023): Found entity 1: altsyncram_d011
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_multicore2.multicore2_top4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e011.tdf
    Info (12023): Found entity 1: altsyncram_e011
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_r7m.tdf
    Info (12023): Found entity 1: shift_taps_r7m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h81.tdf
    Info (12023): Found entity 1: altsyncram_2h81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf
    Info (12023): Found entity 1: cntr_pqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "29"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u7m.tdf
    Info (12023): Found entity 1: shift_taps_u7m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf
    Info (12023): Found entity 1: altsyncram_8h81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf
    Info (12023): Found entity 1: cntr_vqf
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "28"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf
    Info (12023): Found entity 1: altsyncram_8e81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf
    Info (12023): Found entity 1: cntr_uqf
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "27"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_s7m.tdf
    Info (12023): Found entity 1: shift_taps_s7m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4h81.tdf
    Info (12023): Found entity 1: altsyncram_4h81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf
    Info (12023): Found entity 1: cntr_tqf
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "68"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o6m.tdf
    Info (12023): Found entity 1: shift_taps_o6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf
    Info (12023): Found entity 1: altsyncram_oe81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf
    Info (12023): Found entity 1: shift_taps_86m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kd81.tdf
    Info (12023): Found entity 1: altsyncram_kd81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf
    Info (12023): Found entity 1: altsyncram_3l31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1"
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tvi.tdf
    Info (12023): Found entity 1: add_sub_tvi
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fbt.tdf
    Info (12023): Found entity 1: mult_fbt
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf
    Info (12023): Found entity 1: mult_mbt
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_93t.tdf
    Info (12023): Found entity 1: mult_93t
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf
    Info (12023): Found entity 1: mult_kbt
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_13t.tdf
    Info (12023): Found entity 1: mult_13t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_cjh1:auto_generated|ram_block1a7"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_cmd1:auto_generated|ram_block1a15"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[21]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[20]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[16]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[20]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[21]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[20]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[19]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[18]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[19]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[18]"
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[17]"
Info (13014): Ignored 116 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 112 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2_mouse_clk_io" has no driver
    Warning (13040): Bidir "ps2_mouse_data_io" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~1"
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5"
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5"
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5"
    Warning (13310): Register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]" is converted into an equivalent circuit using register "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~_emulated" and latch "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5"
    Warning (13310): Register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en" is converted into an equivalent circuit using register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated" and latch "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[0]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[2]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[4]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[6]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[1]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[3]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[5]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[7]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke_o" is stuck at VCC
    Warning (13410): Pin "sdram_ba_o[0]" is stuck at GND
    Warning (13410): Pin "sdram_ba_o[1]" is stuck at GND
    Warning (13410): Pin "sdram_cs_o" is stuck at GND
    Warning (13410): Pin "vga_r_o[0]" is stuck at GND
    Warning (13410): Pin "vga_r_o[1]" is stuck at GND
    Warning (13410): Pin "vga_g_o[0]" is stuck at GND
    Warning (13410): Pin "vga_g_o[1]" is stuck at GND
    Warning (13410): Pin "vga_b_o[0]" is stuck at GND
    Warning (13410): Pin "vga_b_o[1]" is stuck at GND
    Warning (13410): Pin "i2s_mclk" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clocks:clks|sw_ff_q[0] will power up to Low
    Critical Warning (18010): Register clocks:clks|sw_ff_q[1] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[0] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[7] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[6] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[5] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[4] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[3] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[2] will power up to Low
    Critical Warning (18010): Register soft_rst_cnt_s[1] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/output_files/msx_multicore2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_n_i[1]"
Info (21057): Implemented 14890 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 14244 logic cells
    Info (21064): Implemented 534 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 21 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Thu Jul 16 16:53:35 2020
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/output_files/msx_multicore2.map.smsg.


