<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/vagrant/workspace/verilogLeson/blink002/src/blink002.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.3.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun  5 13:59:46 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>179</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.834</td>
<td></td>
<td></td>
<td>clock </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>24.000(MHz)</td>
<td>90.105(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.569</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.498</td>
</tr>
<tr>
<td>2</td>
<td>30.830</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>10.237</td>
</tr>
<tr>
<td>3</td>
<td>31.088</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.979</td>
</tr>
<tr>
<td>4</td>
<td>31.143</td>
<td>counter_Z[1]/Q</td>
<td>segmentPinsOutput_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.924</td>
</tr>
<tr>
<td>5</td>
<td>31.314</td>
<td>counter_Z[1]/Q</td>
<td>segmentPinsOutput_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.753</td>
</tr>
<tr>
<td>6</td>
<td>31.490</td>
<td>counter_Z[1]/Q</td>
<td>segmentPinsOutput_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.577</td>
</tr>
<tr>
<td>7</td>
<td>31.569</td>
<td>counter_fast_Z[13]/Q</td>
<td>segmentPinsOutput_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.498</td>
</tr>
<tr>
<td>8</td>
<td>31.610</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>9.457</td>
</tr>
<tr>
<td>9</td>
<td>32.667</td>
<td>counter_fast_Z[13]/Q</td>
<td>digitPinOutput_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.400</td>
</tr>
<tr>
<td>10</td>
<td>32.901</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[6]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.523</td>
</tr>
<tr>
<td>11</td>
<td>32.901</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[7]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.523</td>
</tr>
<tr>
<td>12</td>
<td>32.949</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.475</td>
</tr>
<tr>
<td>13</td>
<td>32.949</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.475</td>
</tr>
<tr>
<td>14</td>
<td>32.952</td>
<td>counter_Z[6]/Q</td>
<td>digitPinOutput_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.471</td>
</tr>
<tr>
<td>15</td>
<td>32.952</td>
<td>counter_Z[6]/Q</td>
<td>digitPinOutput_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.471</td>
</tr>
<tr>
<td>16</td>
<td>32.983</td>
<td>counter_Z[6]/Q</td>
<td>digitPinOutput_Z[0]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>17</td>
<td>32.983</td>
<td>counter_Z[6]/Q</td>
<td>digitPinOutput_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>18</td>
<td>32.987</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[4]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.436</td>
</tr>
<tr>
<td>19</td>
<td>32.987</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[5]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.436</td>
</tr>
<tr>
<td>20</td>
<td>33.324</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>21</td>
<td>33.324</td>
<td>counter_Z[6]/Q</td>
<td>segmentPinsOutput_Z[3]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>22</td>
<td>33.796</td>
<td>counter_Z[6]/Q</td>
<td>digitPinOutput_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.271</td>
</tr>
<tr>
<td>23</td>
<td>34.158</td>
<td>counter_fast_Z[6]/Q</td>
<td>counter_Z[9]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.909</td>
</tr>
<tr>
<td>24</td>
<td>34.176</td>
<td>counter_fast_Z[6]/Q</td>
<td>counter2_Z[1]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.248</td>
</tr>
<tr>
<td>25</td>
<td>34.176</td>
<td>counter_fast_Z[6]/Q</td>
<td>counter2_Z[2]/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>7.248</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>digit3_Z[6]/Q</td>
<td>digit2_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>digit3_Z[1]/Q</td>
<td>digit2_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>digit1_Z[7]/Q</td>
<td>digit0_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>digit1_Z[6]/Q</td>
<td>digit0_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.576</td>
<td>digit1_Z[0]/Q</td>
<td>digit0_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>6</td>
<td>0.576</td>
<td>digit1_Z[5]/Q</td>
<td>digit0_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>7</td>
<td>0.576</td>
<td>digit2_Z[0]/Q</td>
<td>digit1_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>8</td>
<td>0.576</td>
<td>digit3_Z[5]/Q</td>
<td>digit2_Z[5]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>9</td>
<td>0.576</td>
<td>digit1_Z[3]/Q</td>
<td>digit0_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>10</td>
<td>0.576</td>
<td>digit2_Z[2]/Q</td>
<td>digit1_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>counter2_Z[0]/Q</td>
<td>counter2_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>counter2_Z[2]/Q</td>
<td>counter2_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.835</td>
<td>digit3_Z[4]/Q</td>
<td>digit2_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>14</td>
<td>0.835</td>
<td>digit1_Z[2]/Q</td>
<td>digit0_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>15</td>
<td>0.837</td>
<td>digit3_Z[7]/Q</td>
<td>digit2_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>16</td>
<td>0.840</td>
<td>digit2_Z[6]/Q</td>
<td>digit1_Z[6]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>17</td>
<td>0.840</td>
<td>digit2_Z[4]/Q</td>
<td>digit1_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>18</td>
<td>0.840</td>
<td>digit2_Z[3]/Q</td>
<td>digit1_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>19</td>
<td>0.840</td>
<td>digit1_Z[4]/Q</td>
<td>digit0_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>20</td>
<td>0.840</td>
<td>digit2_Z[7]/Q</td>
<td>digit1_Z[7]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>21</td>
<td>0.840</td>
<td>digit3_Z[2]/Q</td>
<td>digit2_Z[2]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>22</td>
<td>0.895</td>
<td>counter2_Z[4]/Q</td>
<td>counter2_Z[4]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>23</td>
<td>0.953</td>
<td>counter2_Z[4]/Q</td>
<td>counter2_Z[1]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>24</td>
<td>0.953</td>
<td>counter2_Z[4]/Q</td>
<td>counter2_Z[3]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>25</td>
<td>1.117</td>
<td>digit0_Z[0]/Q</td>
<td>digit3_Z[0]/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digit2_Z[2]</td>
</tr>
<tr>
<td>2</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digit2_Z[7]</td>
</tr>
<tr>
<td>3</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digit3_Z[7]</td>
</tr>
<tr>
<td>4</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digit0_Z[6]</td>
</tr>
<tr>
<td>5</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>counter_fast_Z[11]</td>
</tr>
<tr>
<td>6</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td>7</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>counter2_Z[3]</td>
</tr>
<tr>
<td>8</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>counter_fast_Z[8]</td>
</tr>
<tr>
<td>9</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td>10</td>
<td>18.920</td>
<td>20.170</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>digitPinOutput_Z[0]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>9.152</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>segmentPinsOutput_34_iv_0_cZ[2]/I3</td>
</tr>
<tr>
<td>10.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv_0_cZ[2]/F</td>
</tr>
<tr>
<td>10.256</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>segmentPinsOutput_34_iv[2]/I3</td>
</tr>
<tr>
<td>11.288</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[2]/F</td>
</tr>
<tr>
<td>13.391</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentPinsOutput_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 37.959%; route: 6.055, 57.675%; tC2Q: 0.458, 4.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>9.168</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>segmentPinsOutput_34_iv_0_cZ[3]/I3</td>
</tr>
<tr>
<td>9.990</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv_0_cZ[3]/F</td>
</tr>
<tr>
<td>9.995</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>segmentPinsOutput_34_iv[3]/I3</td>
</tr>
<tr>
<td>11.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[3]/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentPinsOutput_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.708, 36.222%; route: 6.071, 59.301%; tC2Q: 0.458, 4.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.999</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>segmentPinsOutput_34_iv_0_cZ[7]/I3</td>
</tr>
<tr>
<td>10.060</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv_0_cZ[7]/F</td>
</tr>
<tr>
<td>10.479</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>segmentPinsOutput_34_iv[7]/I3</td>
</tr>
<tr>
<td>11.105</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[7]/F</td>
</tr>
<tr>
<td>12.872</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentPinsOutput_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 35.483%; route: 5.980, 59.924%; tC2Q: 0.458, 4.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>counter_Z[1]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">counter_Z[1]/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>digitPinOutput11_6_cZ/I0</td>
</tr>
<tr>
<td>5.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_6_cZ/F</td>
</tr>
<tr>
<td>6.011</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>digitPinOutput11_cZ/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_cZ/F</td>
</tr>
<tr>
<td>8.788</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>digit1_m_cZ[0]/I1</td>
</tr>
<tr>
<td>9.610</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">digit1_m_cZ[0]/F</td>
</tr>
<tr>
<td>9.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>segmentPinsOutput_34_iv[0]/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[0]/F</td>
</tr>
<tr>
<td>12.817</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentPinsOutput_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 38.039%; route: 5.691, 57.342%; tC2Q: 0.458, 4.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>counter_Z[1]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">counter_Z[1]/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>digitPinOutput11_6_cZ/I0</td>
</tr>
<tr>
<td>5.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_6_cZ/F</td>
</tr>
<tr>
<td>6.011</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>digitPinOutput11_cZ/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_cZ/F</td>
</tr>
<tr>
<td>8.788</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>digit1_m_cZ[1]/I1</td>
</tr>
<tr>
<td>9.820</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">digit1_m_cZ[1]/F</td>
</tr>
<tr>
<td>9.825</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td>segmentPinsOutput_34_iv[1]/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[1]/F</td>
</tr>
<tr>
<td>12.645</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentPinsOutput_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 40.174%; route: 5.376, 55.127%; tC2Q: 0.458, 4.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>counter_Z[1]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">counter_Z[1]/Q</td>
</tr>
<tr>
<td>4.170</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>digitPinOutput11_6_cZ/I0</td>
</tr>
<tr>
<td>5.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_6_cZ/F</td>
</tr>
<tr>
<td>6.011</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][B]</td>
<td>digitPinOutput11_cZ/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C16[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput11_cZ/F</td>
</tr>
<tr>
<td>8.797</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>digit1_m_cZ[5]/I1</td>
</tr>
<tr>
<td>9.896</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">digit1_m_cZ[5]/F</td>
</tr>
<tr>
<td>9.901</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>segmentPinsOutput_34_iv[5]/I1</td>
</tr>
<tr>
<td>11.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[5]/F</td>
</tr>
<tr>
<td>12.470</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentPinsOutput_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 42.308%; route: 5.067, 52.907%; tC2Q: 0.458, 4.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_fast_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>counter_fast_Z[13]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">counter_fast_Z[13]/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>g0_N_3L3_cZ/I2</td>
</tr>
<tr>
<td>4.800</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">g0_N_3L3_cZ/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>g0_1_cZ/I3</td>
</tr>
<tr>
<td>6.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">g0_1_cZ/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>g0/I0</td>
</tr>
<tr>
<td>6.471</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">g0/O</td>
</tr>
<tr>
<td>8.324</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>counter11lto14_3/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">counter11lto14_3/F</td>
</tr>
<tr>
<td>10.009</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>segmentPinsOutput_34_iv[4]/I0</td>
</tr>
<tr>
<td>11.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[4]/F</td>
</tr>
<tr>
<td>12.391</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentPinsOutput_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.794, 39.945%; route: 5.246, 55.229%; tC2Q: 0.458, 4.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>9.141</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>segmentPinsOutput_34_iv_0_cZ[6]/I3</td>
</tr>
<tr>
<td>9.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv_0_cZ[6]/F</td>
</tr>
<tr>
<td>9.968</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>segmentPinsOutput_34_iv[6]/I3</td>
</tr>
<tr>
<td>11.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">segmentPinsOutput_34_iv[6]/F</td>
</tr>
<tr>
<td>12.350</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentPinsOutput_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 39.916%; route: 5.224, 55.238%; tC2Q: 0.458, 4.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_fast_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>counter_fast_Z[13]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">counter_fast_Z[13]/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>g0_N_3L3_cZ/I2</td>
</tr>
<tr>
<td>4.800</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">g0_N_3L3_cZ/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>g0_1_cZ/I3</td>
</tr>
<tr>
<td>6.322</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">g0_1_cZ/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>g0/I0</td>
</tr>
<tr>
<td>6.471</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">g0/O</td>
</tr>
<tr>
<td>8.324</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>counter11lto14_3/I1</td>
</tr>
<tr>
<td>9.146</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">counter11lto14_3/F</td>
</tr>
<tr>
<td>11.292</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitPinOutput_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[3]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitPinOutput_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.695, 32.085%; route: 5.246, 62.459%; tC2Q: 0.458, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentPinsOutput_Z[6]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>segmentPinsOutput_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.629%; route: 4.857, 56.993%; tC2Q: 0.458, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentPinsOutput_Z[7]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>segmentPinsOutput_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.629%; route: 4.857, 56.993%; tC2Q: 0.458, 5.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.368</td>
<td>1.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentPinsOutput_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>segmentPinsOutput_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.842%; route: 4.809, 56.750%; tC2Q: 0.458, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.368</td>
<td>1.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentPinsOutput_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>segmentPinsOutput_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.842%; route: 4.809, 56.750%; tC2Q: 0.458, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.364</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitPinOutput_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>digitPinOutput_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.857%; route: 4.806, 56.733%; tC2Q: 0.458, 5.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.364</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitPinOutput_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB16[B]</td>
<td>digitPinOutput_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.857%; route: 4.806, 56.733%; tC2Q: 0.458, 5.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.334</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitPinOutput_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[0]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitPinOutput_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.994%; route: 4.776, 56.576%; tC2Q: 0.458, 5.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>un1_counter11_i_1_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_1_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>un1_counter11_i_1_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_1_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.334</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitPinOutput_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>digitPinOutput_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 37.994%; route: 4.776, 56.576%; tC2Q: 0.458, 5.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.329</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentPinsOutput_Z[4]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>segmentPinsOutput_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 38.014%; route: 4.771, 56.553%; tC2Q: 0.458, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>11.329</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentPinsOutput_Z[5]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>segmentPinsOutput_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 38.014%; route: 4.771, 56.553%; tC2Q: 0.458, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>10.992</td>
<td>1.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentPinsOutput_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>segmentPinsOutput_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 39.596%; route: 4.434, 54.745%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.832</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>digitPinOutput12_9_cZ/I2</td>
</tr>
<tr>
<td>5.654</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_9_cZ/F</td>
</tr>
<tr>
<td>6.149</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>digitPinOutput12_cZ/I2</td>
</tr>
<tr>
<td>7.181</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">digitPinOutput12_cZ/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_0_cZ/I2</td>
</tr>
<tr>
<td>9.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_0_cZ/F</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>un1_counter11_i_0_cZ/I0</td>
</tr>
<tr>
<td>9.219</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">un1_counter11_i_0_cZ/O</td>
</tr>
<tr>
<td>9.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>un1_counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">un1_counter11_i_cZ/O</td>
</tr>
<tr>
<td>10.992</td>
<td>1.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">segmentPinsOutput_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentPinsOutput_Z[3]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>segmentPinsOutput_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 39.596%; route: 4.434, 54.745%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digitPinOutput_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>counter_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">counter_Z[6]/Q</td>
</tr>
<tr>
<td>4.651</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>digitPinOutput10_15_7_cZ/I0</td>
</tr>
<tr>
<td>5.712</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">digitPinOutput10_15_7_cZ/F</td>
</tr>
<tr>
<td>6.131</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>digitPinOutput10_15_cZ/I1</td>
</tr>
<tr>
<td>7.230</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">digitPinOutput10_15_cZ/F</td>
</tr>
<tr>
<td>8.067</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>digitPinOutput10_i_cZ/I1</td>
</tr>
<tr>
<td>8.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">digitPinOutput10_i_cZ/F</td>
</tr>
<tr>
<td>10.163</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">digitPinOutput_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitPinOutput_Z[0]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digitPinOutput_Z[0]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>digitPinOutput_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 38.319%; route: 4.026, 55.377%; tC2Q: 0.458, 6.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_fast_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>counter_fast_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">counter_fast_Z[6]/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>counter11lto14_c_1_cZ/I1</td>
</tr>
<tr>
<td>5.599</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">counter11lto14_c_1_cZ/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>counter11lto14_c_cZ/I0</td>
</tr>
<tr>
<td>7.051</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">counter11lto14_c_cZ/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_3_cZ[9]/I1</td>
</tr>
<tr>
<td>9.802</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">counter_3_cZ[9]/F</td>
</tr>
<tr>
<td>9.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">counter_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_Z[9]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[9]</td>
</tr>
<tr>
<td>43.960</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.756, 39.890%; route: 3.695, 53.477%; tC2Q: 0.458, 6.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_fast_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>counter_fast_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">counter_fast_Z[6]/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>counter11lto14_c_1_cZ/I1</td>
</tr>
<tr>
<td>5.599</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">counter11lto14_c_1_cZ/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>counter11lto14_c_cZ/I0</td>
</tr>
<tr>
<td>7.051</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">counter11lto14_c_cZ/F</td>
</tr>
<tr>
<td>8.385</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">counter11_i_cZ/F</td>
</tr>
<tr>
<td>10.141</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">counter2_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>counter2_Z[1]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[1]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>counter2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.683, 37.017%; route: 4.107, 56.660%; tC2Q: 0.458, 6.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_fast_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>counter_fast_Z[6]/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">counter_fast_Z[6]/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>counter11lto14_c_1_cZ/I1</td>
</tr>
<tr>
<td>5.599</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">counter11lto14_c_1_cZ/F</td>
</tr>
<tr>
<td>6.019</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>counter11lto14_c_cZ/I0</td>
</tr>
<tr>
<td>7.051</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">counter11lto14_c_cZ/F</td>
</tr>
<tr>
<td>8.385</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>counter11_i_cZ/I0</td>
</tr>
<tr>
<td>9.411</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">counter11_i_cZ/F</td>
</tr>
<tr>
<td>10.141</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">counter2_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.649</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>44.560</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_Z[2]/CLK</td>
</tr>
<tr>
<td>44.360</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td>44.316</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.683, 37.017%; route: 4.107, 56.660%; tC2Q: 0.458, 6.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>digit3_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">digit3_Z[6]/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">digit2_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>digit2_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>digit2_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>digit3_Z[1]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">digit3_Z[1]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">digit2_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>digit2_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>digit2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>digit1_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">digit1_Z[7]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">digit0_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>digit0_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>digit0_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>digit1_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">digit1_Z[6]/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">digit0_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>digit0_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>digit0_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>digit1_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">digit1_Z[0]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">digit0_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>digit0_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>digit0_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>digit1_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">digit1_Z[5]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">digit0_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>digit0_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>digit0_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>digit2_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[2][B]</td>
<td style=" font-weight:bold;">digit2_Z[0]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">digit1_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>digit1_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>digit1_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>digit3_Z[5]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">digit3_Z[5]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">digit2_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>digit2_Z[5]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[5]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>digit2_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>digit1_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">digit1_Z[3]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">digit0_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>digit0_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>digit0_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>digit2_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">digit2_Z[2]/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">digit1_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>digit1_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>digit1_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>counter2_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">counter2_Z[0]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>counter2_3_c1_i_cZ/I0</td>
</tr>
<tr>
<td>2.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">counter2_3_c1_i_cZ/F</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">counter2_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>counter2_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>counter2_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">counter2_Z[2]/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_3_axbxc2/I0</td>
</tr>
<tr>
<td>2.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">counter2_3_axbxc2/F</td>
</tr>
<tr>
<td>2.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">counter2_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>counter2_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>digit3_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">digit3_Z[4]/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">digit2_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>digit2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>digit2_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>digit1_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">digit1_Z[2]/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">digit0_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>digit0_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>digit0_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>digit3_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">digit3_Z[7]/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">digit2_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>digit2_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>digit2_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.186%; tC2Q: 0.333, 39.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>digit2_Z[6]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">digit2_Z[6]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">digit1_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>digit1_Z[6]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[6]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>digit1_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>digit2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">digit2_Z[4]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">digit1_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>digit1_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>digit1_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>digit2_Z[3]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">digit2_Z[3]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">digit1_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>digit1_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>digit1_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit1_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit0_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>digit1_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">digit1_Z[4]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">digit0_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>digit0_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit0_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>digit0_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit2_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit1_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>digit2_Z[7]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">digit2_Z[7]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">digit1_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>digit1_Z[7]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit1_Z[7]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>digit1_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit3_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit2_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>digit3_Z[2]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">digit3_Z[2]/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">digit2_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>digit2_Z[2]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit2_Z[2]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>digit2_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.303%; tC2Q: 0.333, 39.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">counter2_Z[4]/Q</td>
</tr>
<tr>
<td>2.619</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_3_axbxc4/I2</td>
</tr>
<tr>
<td>3.175</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">counter2_3_axbxc4/F</td>
</tr>
<tr>
<td>3.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">counter2_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">counter2_Z[4]/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>counter2_3_axbxc1/I2</td>
</tr>
<tr>
<td>3.233</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">counter2_3_axbxc1/F</td>
</tr>
<tr>
<td>3.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">counter2_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>counter2_Z[1]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[1]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>counter2_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.049%; route: 0.247, 25.962%; tC2Q: 0.333, 34.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter2_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter2_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>counter2_Z[4]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">counter2_Z[4]/Q</td>
</tr>
<tr>
<td>2.861</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>counter2_3_axbxc3/I2</td>
</tr>
<tr>
<td>3.233</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">counter2_3_axbxc3/F</td>
</tr>
<tr>
<td>3.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">counter2_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>counter2_Z[3]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter2_Z[3]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>counter2_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.049%; route: 0.247, 25.962%; tC2Q: 0.333, 34.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>digit0_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>digit3_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>digit0_Z[0]/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">digit0_Z[0]/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">digit3_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>IOR5[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>digit3_Z[0]/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>digit3_Z[0]</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>digit3_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digit2_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digit2_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digit2_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digit2_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digit2_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digit2_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digit3_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digit3_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digit3_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digit0_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digit0_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digit0_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_fast_Z[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>counter_fast_Z[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>counter_fast_Z[11]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter2_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>counter2_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>counter2_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter2_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>counter2_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>counter2_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_fast_Z[8]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>counter_fast_Z[8]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>counter_fast_Z[8]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter2_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>counter2_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>counter2_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.920</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.170</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>digitPinOutput_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>20.834</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>21.818</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>23.777</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>digitPinOutput_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>42.511</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>43.947</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>digitPinOutput_Z[0]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>83</td>
<td>clock_c</td>
<td>30.569</td>
<td>1.958</td>
</tr>
<tr>
<td>32</td>
<td>digit06</td>
<td>36.991</td>
<td>1.709</td>
</tr>
<tr>
<td>20</td>
<td>counter11lto14_d</td>
<td>31.223</td>
<td>1.853</td>
</tr>
<tr>
<td>18</td>
<td>counter11lto14_c</td>
<td>31.530</td>
<td>1.651</td>
</tr>
<tr>
<td>16</td>
<td>counter11lto14_3_0</td>
<td>35.626</td>
<td>1.818</td>
</tr>
<tr>
<td>16</td>
<td>digit05_iso</td>
<td>36.827</td>
<td>1.705</td>
</tr>
<tr>
<td>16</td>
<td>digit05</td>
<td>36.379</td>
<td>2.180</td>
</tr>
<tr>
<td>13</td>
<td>digitPinOutput10_15</td>
<td>31.374</td>
<td>1.960</td>
</tr>
<tr>
<td>12</td>
<td>un1_counter11_i</td>
<td>32.901</td>
<td>2.513</td>
</tr>
<tr>
<td>12</td>
<td>digitPinOutput12</td>
<td>30.569</td>
<td>1.987</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C15</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C15</td>
<td>0.514</td>
</tr>
<tr>
<td>R5C16</td>
<td>0.472</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.403</td>
</tr>
<tr>
<td>R5C14</td>
<td>0.389</td>
</tr>
<tr>
<td>R4C16</td>
<td>0.375</td>
</tr>
<tr>
<td>R4C14</td>
<td>0.333</td>
</tr>
<tr>
<td>R5C11</td>
<td>0.319</td>
</tr>
<tr>
<td>R7C11</td>
<td>0.278</td>
</tr>
<tr>
<td>R7C9</td>
<td>0.264</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock -period 41.667 -waveform {0 20.834} [get_ports {clock}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
