

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_264_22'
================================================================
* Date:           Thu May  2 22:09:56 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.745 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  0.952 us|  0.952 us|  119|  119|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_22  |      117|      117|        10|          4|          1|    28|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   16|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    1872|     16|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|    1495|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   32|    3367|    373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   14|       3|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |mul_24s_18s_40_3_1_U790  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U791  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U792  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U793  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U794  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U795  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U796  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U797  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U798  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U799  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U800  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U801  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U802  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U803  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U804  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    |mul_24s_18s_40_3_1_U805  |mul_24s_18s_40_3_1  |        0|   1|  117|   1|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |Total                    |                    |        0|  16| 1872|  16|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_24s_18s_40s_40_4_1_U807  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U808  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U810  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U811  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U814  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U815  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U818  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_muladd_24s_18s_40s_40_4_1_U821  |mac_muladd_24s_18s_40s_40_4_1  |  i0 + i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U806  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U809  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U812  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U813  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U816  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U817  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U819  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    |mac_mulsub_24s_18s_40s_40_4_1_U820  |mac_mulsub_24s_18s_40s_40_4_1  |  i0 - i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln264_1_fu_556_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln264_2_fu_567_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln264_3_fu_596_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln264_4_fu_607_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln264_5_fu_643_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln264_6_fu_654_p2  |         +|   0|  0|  15|           8|           3|
    |add_ln264_7_fu_706_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln264_fu_544_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln270_fu_701_p2    |         +|   0|  0|  14|          13|           9|
    |icmp_ln264_fu_519_p2   |      icmp|   0|  0|  15|           8|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 151|          86|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_1              |   9|          2|    8|         16|
    |i_fu_112                          |   9|          2|   13|         26|
    |j_fu_108                          |   9|          2|    8|         16|
    |matched_I_12_address0             |  25|          5|    8|         40|
    |matched_I_12_address1             |  25|          5|    8|         40|
    |matched_Q_12_address0             |  25|          5|    8|         40|
    |matched_Q_12_address1             |  25|          5|    8|         40|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 206|         43|   80|        259|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_fu_112                           |  13|   0|   13|          0|
    |i_load_reg_1120                    |  13|   0|   13|          0|
    |icmp_ln264_reg_1116                |   1|   0|    1|          0|
    |icmp_ln264_reg_1116_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_1_reg_1110                       |   8|   0|    8|          0|
    |j_fu_108                           |   8|   0|    8|          0|
    |lshr_ln263_1_reg_1125              |   8|   0|    8|          0|
    |mul_ln268_14_reg_1402              |  40|   0|   40|          0|
    |mul_ln268_reg_1268                 |  40|   0|   40|          0|
    |mul_ln269_10_reg_1339              |  40|   0|   40|          0|
    |mul_ln269_11_reg_1382              |  40|   0|   40|          0|
    |mul_ln269_12_reg_1387              |  40|   0|   40|          0|
    |mul_ln269_13_reg_1397              |  40|   0|   40|          0|
    |mul_ln269_15_reg_1407              |  40|   0|   40|          0|
    |mul_ln269_1_reg_1273               |  40|   0|   40|          0|
    |mul_ln269_2_reg_1278               |  40|   0|   40|          0|
    |mul_ln269_3_reg_1312               |  40|   0|   40|          0|
    |mul_ln269_4_reg_1317               |  40|   0|   40|          0|
    |mul_ln269_5_reg_1372               |  40|   0|   40|          0|
    |mul_ln269_6_reg_1377               |  40|   0|   40|          0|
    |mul_ln269_7_reg_1392               |  40|   0|   40|          0|
    |mul_ln269_8_reg_1295               |  40|   0|   40|          0|
    |mul_ln269_9_reg_1334               |  40|   0|   40|          0|
    |reg_482                            |  18|   0|   18|          0|
    |reg_486                            |  18|   0|   18|          0|
    |reg_490                            |  18|   0|   18|          0|
    |reg_494                            |  18|   0|   18|          0|
    |sext_ln268_10_reg_1328             |  40|   0|   40|          0|
    |sext_ln268_11_reg_1213             |  40|   0|   40|          0|
    |sext_ln268_12_reg_1256             |  40|   0|   40|          0|
    |sext_ln268_13_reg_1262             |  40|   0|   40|          0|
    |sext_ln268_14_reg_1300             |  40|   0|   40|          0|
    |sext_ln268_15_reg_1306             |  40|   0|   40|          0|
    |sext_ln268_16_reg_1344             |  40|   0|   40|          0|
    |sext_ln268_17_reg_1350             |  40|   0|   40|          0|
    |sext_ln268_1_reg_1175              |  40|   0|   40|          0|
    |sext_ln268_2_cast_reg_1070         |  40|   0|   40|          0|
    |sext_ln268_3_reg_1181              |  40|   0|   40|          0|
    |sext_ln268_4_reg_1207              |  40|   0|   40|          0|
    |sext_ln268_5_reg_1239              |  40|   0|   40|          0|
    |sext_ln268_6_reg_1245              |  40|   0|   40|          0|
    |sext_ln268_7_reg_1283              |  40|   0|   40|          0|
    |sext_ln268_8_reg_1289              |  40|   0|   40|          0|
    |sext_ln268_9_reg_1322              |  40|   0|   40|          0|
    |sext_ln268_cast_reg_1090           |  40|   0|   40|          0|
    |tmp_reg_1219                       |   1|   0|    1|          0|
    |zext_ln263_reg_1356                |   1|   0|   64|         63|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1495|   0| 1558|         63|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_264_22|  return value|
|sext_ln268             |   in|   24|     ap_none|                           sext_ln268|        scalar|
|sext_ln268_2           |   in|   24|     ap_none|                         sext_ln268_2|        scalar|
|result_I_0_address0    |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_ce0         |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_we0         |  out|    1|   ap_memory|                           result_I_0|         array|
|result_I_0_d0          |  out|   24|   ap_memory|                           result_I_0|         array|
|result_I_1_address0    |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_ce0         |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_we0         |  out|    1|   ap_memory|                           result_I_1|         array|
|result_I_1_d0          |  out|   24|   ap_memory|                           result_I_1|         array|
|result_I_2_address0    |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_ce0         |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_we0         |  out|    1|   ap_memory|                           result_I_2|         array|
|result_I_2_d0          |  out|   24|   ap_memory|                           result_I_2|         array|
|result_I_3_address0    |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_ce0         |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_we0         |  out|    1|   ap_memory|                           result_I_3|         array|
|result_I_3_d0          |  out|   24|   ap_memory|                           result_I_3|         array|
|result_I_4_address0    |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_ce0         |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_we0         |  out|    1|   ap_memory|                           result_I_4|         array|
|result_I_4_d0          |  out|   24|   ap_memory|                           result_I_4|         array|
|result_I_5_address0    |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_ce0         |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_we0         |  out|    1|   ap_memory|                           result_I_5|         array|
|result_I_5_d0          |  out|   24|   ap_memory|                           result_I_5|         array|
|result_I_6_address0    |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_ce0         |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_we0         |  out|    1|   ap_memory|                           result_I_6|         array|
|result_I_6_d0          |  out|   24|   ap_memory|                           result_I_6|         array|
|result_I_7_address0    |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_ce0         |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_we0         |  out|    1|   ap_memory|                           result_I_7|         array|
|result_I_7_d0          |  out|   24|   ap_memory|                           result_I_7|         array|
|result_Q_0_address0    |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_ce0         |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_we0         |  out|    1|   ap_memory|                           result_Q_0|         array|
|result_Q_0_d0          |  out|   24|   ap_memory|                           result_Q_0|         array|
|result_Q_1_address0    |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_ce0         |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_we0         |  out|    1|   ap_memory|                           result_Q_1|         array|
|result_Q_1_d0          |  out|   24|   ap_memory|                           result_Q_1|         array|
|result_Q_2_address0    |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_ce0         |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_we0         |  out|    1|   ap_memory|                           result_Q_2|         array|
|result_Q_2_d0          |  out|   24|   ap_memory|                           result_Q_2|         array|
|result_Q_3_address0    |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_ce0         |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_we0         |  out|    1|   ap_memory|                           result_Q_3|         array|
|result_Q_3_d0          |  out|   24|   ap_memory|                           result_Q_3|         array|
|result_Q_4_address0    |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_ce0         |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_we0         |  out|    1|   ap_memory|                           result_Q_4|         array|
|result_Q_4_d0          |  out|   24|   ap_memory|                           result_Q_4|         array|
|result_Q_5_address0    |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_ce0         |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_we0         |  out|    1|   ap_memory|                           result_Q_5|         array|
|result_Q_5_d0          |  out|   24|   ap_memory|                           result_Q_5|         array|
|result_Q_6_address0    |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_ce0         |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_we0         |  out|    1|   ap_memory|                           result_Q_6|         array|
|result_Q_6_d0          |  out|   24|   ap_memory|                           result_Q_6|         array|
|result_Q_7_address0    |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_ce0         |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_we0         |  out|    1|   ap_memory|                           result_Q_7|         array|
|result_Q_7_d0          |  out|   24|   ap_memory|                           result_Q_7|         array|
|matched_I_12_address0  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce0       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q0        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_I_12_address1  |  out|    8|   ap_memory|                         matched_I_12|         array|
|matched_I_12_ce1       |  out|    1|   ap_memory|                         matched_I_12|         array|
|matched_I_12_q1        |   in|   18|   ap_memory|                         matched_I_12|         array|
|matched_Q_12_address0  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce0       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q0        |   in|   18|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_address1  |  out|    8|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_ce1       |  out|    1|   ap_memory|                         matched_Q_12|         array|
|matched_Q_12_q1        |   in|   18|   ap_memory|                         matched_Q_12|         array|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

