Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 22 11:52:51 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MB_to_display_text_wrapper_timing_summary_routed.rpt -rpx MB_to_display_text_wrapper_timing_summary_routed.rpx
| Design       : MB_to_display_text_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: MB_to_display_text_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2812 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.041        0.000                      0                 7669        0.054        0.000                      0                 7669        3.000        0.000                       0                  3114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                 ------------       ----------      --------------
MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_MB_to_display_text_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_MB_to_display_text_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}      10.000          100.000         
  clk_out1_MB_to_display_text_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_MB_to_display_text_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.310        0.000                      0                  245        0.116        0.000                      0                  245       15.896        0.000                       0                   256  
MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.425        0.000                      0                   48        0.549        0.000                      0                   48       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_MB_to_display_text_clk_wiz_1_0                                   3.041        0.000                      0                 7375        0.128        0.000                      0                 7375        3.950        0.000                       0                  2814  
  clkfbout_MB_to_display_text_clk_wiz_1_0                                                                                                                                                                               8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_MB_to_display_text_clk_wiz_1_0_1                                 3.042        0.000                      0                 7375        0.128        0.000                      0                 7375        3.950        0.000                       0                  2814  
  clkfbout_MB_to_display_text_clk_wiz_1_0_1                                                                                                                                                                             8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MB_to_display_text_clk_wiz_1_0_1  clk_out1_MB_to_display_text_clk_wiz_1_0          3.041        0.000                      0                 7375        0.054        0.000                      0                 7375  
clk_out1_MB_to_display_text_clk_wiz_1_0    clk_out1_MB_to_display_text_clk_wiz_1_0_1        3.041        0.000                      0                 7375        0.054        0.000                      0                 7375  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            ----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                     MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       15.099        0.000                      0                    1       17.170        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.310ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.587ns (27.110%)  route 1.578ns (72.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 19.199 - 16.667 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540     1.540    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.616 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.243     2.858    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X60Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.393     3.251 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.854     4.105    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.097     4.202 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.298     4.500    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X64Y92         LUT5 (Prop_lut5_I0_O)        0.097     4.597 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.426     5.024    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    17.984    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.056 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.143    19.199    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.285    19.485    
                         clock uncertainty           -0.035    19.450    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.116    19.334    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.334    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                 14.310    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.065ns  (logic 0.606ns (29.347%)  route 1.459ns (70.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 35.865 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.531    21.159    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y91         LUT2 (Prop_lut2_I0_O)        0.113    21.272 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.322    21.594    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X63Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.142    35.865    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.304    36.169    
                         clock uncertainty           -0.035    36.134    
    SLICE_X63Y90         FDCE (Setup_fdce_C_D)       -0.168    35.966    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.966    
                         arrival time                         -21.594    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.048ns  (logic 0.590ns (28.808%)  route 1.458ns (71.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.532ns = ( 35.865 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.851    21.480    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.097    21.577 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.577    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X65Y91         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.142    35.865    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y91         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.285    36.150    
                         clock uncertainty           -0.035    36.115    
    SLICE_X65Y91         FDCE (Setup_fdce_C_D)        0.030    36.145    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                         -21.577    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.657ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.961ns  (logic 0.590ns (30.094%)  route 1.371ns (69.906%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 35.866 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.764    21.393    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y92         LUT4 (Prop_lut4_I0_O)        0.097    21.490 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.490    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X67Y92         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.143    35.866    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y92         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.285    36.151    
                         clock uncertainty           -0.035    36.116    
    SLICE_X67Y92         FDCE (Setup_fdce_C_D)        0.030    36.146    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.146    
                         arrival time                         -21.490    
  -------------------------------------------------------------------
                         slack                                 14.657    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.977ns  (logic 0.606ns (30.660%)  route 1.371ns (69.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 35.866 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.764    21.393    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y92         LUT5 (Prop_lut5_I0_O)        0.113    21.506 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.506    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[3]
    SLICE_X67Y92         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.143    35.866    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y92         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.285    36.151    
                         clock uncertainty           -0.035    36.116    
    SLICE_X67Y92         FDCE (Setup_fdce_C_D)        0.064    36.180    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -21.506    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.493ns (27.990%)  route 1.268ns (72.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.662    21.290    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.213    35.936    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.285    36.221    
                         clock uncertainty           -0.035    36.186    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.150    36.036    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.493ns (27.990%)  route 1.268ns (72.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.662    21.290    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.213    35.936    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.285    36.221    
                         clock uncertainty           -0.035    36.186    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.150    36.036    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.493ns (27.990%)  route 1.268ns (72.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.662    21.290    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.213    35.936    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.285    36.221    
                         clock uncertainty           -0.035    36.186    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.150    36.036    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.493ns (27.990%)  route 1.268ns (72.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.662    21.290    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.213    35.936    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.285    36.221    
                         clock uncertainty           -0.035    36.186    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.150    36.036    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.761ns  (logic 0.493ns (27.990%)  route 1.268ns (72.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.862ns = ( 19.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247    19.529    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y93         FDRE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.396    19.925 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607    20.532    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.097    20.629 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.662    21.290    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.213    35.936    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X79Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.285    36.221    
                         clock uncertainty           -0.035    36.186    
    SLICE_X79Y93         FDCE (Setup_fdce_C_CE)      -0.150    36.036    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                         -21.290    
  -------------------------------------------------------------------
                         slack                                 14.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.391    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y95         FDPE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.519 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.574    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X56Y95         SRL16E                                       r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y95         SRL16E                                       r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.392     1.404    
    SLICE_X56Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.459    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.676%)  route 0.064ns (31.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.559     1.387    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y83         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.141     1.528 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.064     1.592    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[18]
    SLICE_X58Y83         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.828     1.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y83         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.391     1.400    
    SLICE_X58Y83         FDCE (Hold_fdce_C_D)         0.076     1.476    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.391    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y95         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.586    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X57Y95         FDPE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y95         FDPE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.405     1.391    
    SLICE_X57Y95         FDPE (Hold_fdpe_C_D)         0.075     1.466    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.138%)  route 0.083ns (30.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.391    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X57Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.083     1.615    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X56Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.660 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.660    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X56Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X56Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.392     1.404    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.121     1.525    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.189ns (64.063%)  route 0.106ns (35.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.391    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X57Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.106     1.638    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[3]
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.048     1.686 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.686    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X56Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X56Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.392     1.404    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.133     1.537    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.227%)  route 0.164ns (53.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.564     1.392    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X59Y95         FDPE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.533 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.164     1.697    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y95         SRL16E                                       r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X56Y95         SRL16E                                       r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.369     1.427    
    SLICE_X56Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.542    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.282%)  route 0.105ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.560     1.388    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y86         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.105     1.634    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.793    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.390     1.403    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.075     1.478    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.402%)  route 0.109ns (43.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.560     1.388    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y86         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.109     1.638    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.793    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.390     1.403    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.076     1.479    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.560     1.388    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y86         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDCE (Prop_fdce_C_Q)         0.141     1.529 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.105     1.634    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.793    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y85         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.390     1.403    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.071     1.474    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.565     1.393    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X67Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.109     1.643    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X67Y91         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.837     1.800    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y91         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.391     1.409    
    SLICE_X67Y91         FDCE (Hold_fdce_C_D)         0.070     1.479    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y0  MB_to_display_text_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X62Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X60Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X61Y96   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X58Y93   MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X66Y91   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X66Y91   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y89   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y89   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y89   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y89   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X66Y91   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X66Y91   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         16.666      15.896     SLICE_X62Y90   MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.425ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.539ns  (logic 0.550ns (15.542%)  route 2.989ns (84.458%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 34.357 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.029    21.707    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y86         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.024    34.357    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y86         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.023    34.380    
                         clock uncertainty           -0.035    34.345    
    SLICE_X58Y86         FDCE (Setup_fdce_C_CE)      -0.213    34.132    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.132    
                         arrival time                         -21.707    
  -------------------------------------------------------------------
                         slack                                 12.425    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.528ns  (logic 0.550ns (15.591%)  route 2.978ns (84.409%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 34.421 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.018    21.696    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.088    34.421    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.043    34.464    
                         clock uncertainty           -0.035    34.429    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.216    34.213    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.212    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.528ns  (logic 0.550ns (15.591%)  route 2.978ns (84.409%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 34.421 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.018    21.696    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.088    34.421    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.043    34.464    
                         clock uncertainty           -0.035    34.429    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.216    34.213    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.212    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.528ns  (logic 0.550ns (15.591%)  route 2.978ns (84.409%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 34.421 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.018    21.696    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.088    34.421    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y87         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.043    34.464    
                         clock uncertainty           -0.035    34.429    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.216    34.213    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.212    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.432ns  (logic 0.550ns (16.023%)  route 2.882ns (83.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 34.447 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.922    21.601    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.114    34.447    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.023    34.470    
                         clock uncertainty           -0.035    34.434    
    SLICE_X59Y88         FDCE (Setup_fdce_C_CE)      -0.216    34.218    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.218    
                         arrival time                         -21.601    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.314ns  (logic 0.550ns (16.595%)  route 2.764ns (83.405%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 34.427 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.804    21.482    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y89         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.094    34.427    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y89         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.043    34.470    
                         clock uncertainty           -0.035    34.435    
    SLICE_X60Y89         FDCE (Setup_fdce_C_CE)      -0.213    34.222    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.222    
                         arrival time                         -21.482    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.819ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.283ns  (logic 0.550ns (16.754%)  route 2.733ns (83.246%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 34.475 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.773    21.451    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.142    34.475    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.043    34.518    
                         clock uncertainty           -0.035    34.483    
    SLICE_X60Y88         FDCE (Setup_fdce_C_CE)      -0.213    34.270    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.270    
                         arrival time                         -21.451    
  -------------------------------------------------------------------
                         slack                                 12.819    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.998ns  (logic 0.550ns (18.347%)  route 2.448ns (81.653%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 34.590 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.605    20.581    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I2_O)        0.097    20.678 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.488    21.166    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X65Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.257    34.590    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y88         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.043    34.633    
                         clock uncertainty           -0.035    34.597    
    SLICE_X65Y88         FDCE (Setup_fdce_C_CE)      -0.216    34.381    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.381    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.863ns  (logic 0.550ns (19.211%)  route 2.313ns (80.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 34.595 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.491    20.467    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y92         LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.467    21.031    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X65Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.262    34.595    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.043    34.638    
                         clock uncertainty           -0.035    34.602    
    SLICE_X65Y90         FDCE (Setup_fdce_C_CE)      -0.216    34.386    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.386    
                         arrival time                         -21.031    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.863ns  (logic 0.550ns (19.211%)  route 2.313ns (80.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 34.595 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.259    18.427 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          0.737    19.165    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X64Y92         LUT3 (Prop_lut3_I2_O)        0.097    19.262 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.618    19.879    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X65Y92         LUT4 (Prop_lut4_I0_O)        0.097    19.976 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.491    20.467    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X66Y92         LUT5 (Prop_lut5_I0_O)        0.097    20.564 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.467    21.031    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X65Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.262    34.595    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y90         FDCE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.043    34.638    
                         clock uncertainty           -0.035    34.602    
    SLICE_X65Y90         FDCE (Setup_fdce_C_CE)      -0.216    34.386    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.386    
                         arrival time                         -21.031    
  -------------------------------------------------------------------
                         slack                                 13.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.551ns  (logic 0.163ns (29.580%)  route 0.388ns (70.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns = ( 17.634 - 16.667 ) 
    Source Clock Delay      (SCD):    0.837ns = ( 17.503 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.837    17.503    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X62Y94         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.118    17.621 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.216    17.837    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.045    17.882 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.172    18.054    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0
    SLICE_X62Y94         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.968    17.634    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X62Y94         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.131    17.503    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.002    17.505    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.505    
                         arrival time                          18.054    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.157ns (25.324%)  route 0.463ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.785     0.785    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y95         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.112     0.897 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.463     1.360    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X63Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.405 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.405    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X63Y95         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.921     0.921    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y95         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.136     0.785    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.055     0.840    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.885ns  (logic 0.163ns (18.414%)  route 0.722ns (81.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns = ( 17.608 - 16.667 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 17.298 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.631    17.298    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y90         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.118    17.416 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=7, routed)           0.325    17.740    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.045    17.785 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.398    18.183    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.942    17.608    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.595    
    SLICE_X63Y93         FDCE (Hold_fdce_C_CE)       -0.075    17.520    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.520    
                         arrival time                          18.183    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.157ns (20.917%)  route 0.594ns (79.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.684     0.684    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.112     0.796 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.594     1.390    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X61Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.435 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X61Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.809     0.809    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.125     0.684    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.055     0.739    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.696    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y89  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y87  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y87  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X59Y87  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X64Y93  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y89  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y93  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y92  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y92  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y91  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X63Y94  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X65Y90  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0
  To Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.883ns (28.593%)  route 4.703ns (71.407%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.750     5.261    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.374 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[3]_i_1/O
                         net (fo=1, routed)           0.897     6.271    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[26]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.189     9.312    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.884ns (29.316%)  route 4.543ns (70.684%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.922     5.433    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.114     5.547 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[5]_i_1/O
                         net (fo=1, routed)           0.565     6.112    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[24]
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.135     9.231    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/C
                         clock pessimism              0.348     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.182     9.322    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.883ns (29.580%)  route 4.483ns (70.420%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.752     5.263    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.376 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[4]_i_1/O
                         net (fo=1, routed)           0.675     6.051    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[25]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.199     9.302    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.216ns (52.741%)  route 2.882ns (47.259%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.383     5.347    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X69Y88         LUT5 (Prop_lut5_I3_O)        0.243     5.590 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.228     5.818    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_75
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.145     9.241    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.169     9.345    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.867ns (30.616%)  route 4.231ns (69.384%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.477     4.988    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.097     5.085 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[11]_i_1/O
                         net (fo=1, routed)           0.699     5.784    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[18]
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.133     9.229    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/C
                         clock pessimism              0.348     9.577    
                         clock uncertainty           -0.074     9.502    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.168     9.334    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.877ns (30.872%)  route 4.203ns (69.128%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.544     5.054    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.107     5.161 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[8]_i_1/O
                         net (fo=1, routed)           0.604     5.766    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[21]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.177     9.323    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.404ns (23.748%)  route 4.508ns (76.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.312    -0.305    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.341     0.036 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.677     1.712    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.097     1.809 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.809    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.221 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.221    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.310 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.310    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     2.550 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=11, routed)          1.441     3.991    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][10]
    SLICE_X68Y73         LUT3 (Prop_lut3_I0_O)        0.225     4.216 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=6, routed)           1.390     5.607    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.245     9.341    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.348     9.688    
                         clock uncertainty           -0.074     9.614    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     9.172    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.875ns (31.259%)  route 4.123ns (68.741%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.405     4.916    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.105     5.021 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[6]_i_1/O
                         net (fo=1, routed)           0.663     5.684    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[23]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.215     9.285    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.210ns (52.000%)  route 2.963ns (48.000%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.357     5.321    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.237     5.558 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.335     5.894    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.002     9.510    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.317ns (52.874%)  route 2.956ns (47.126%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.275    -0.342    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.504 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.101     2.605    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.097     2.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.114 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.114    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.203 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.203    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.292 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.292    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     3.515 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=4, routed)           0.000     3.515    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/ib_Ready_MMU
    SLICE_X63Y71         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.283     3.798 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=157, routed)         1.856     5.654    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/if_missed_fetch_reg
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.097     5.751 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__208/O
                         net (fo=1, routed)           0.000     5.751    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I021_out
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.181     5.932 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.932    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.057     9.565    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.600    -0.564    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X83Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/Q
                         net (fo=3, routed)           0.119    -0.304    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/D[16]
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.871    -0.802    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.432    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.605    -0.559    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/Q
                         net (fo=1, routed)           0.050    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[25]
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.877    -0.796    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.092    -0.454    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.606    -0.558    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.052    -0.366    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[30]
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.878    -0.795    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092    -0.453    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg
    SLICE_X87Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[6]
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091    -0.458    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.594    -0.570    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X79Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.343    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.298 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[10]
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.864    -0.809    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.120    -0.437    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.562    -0.602    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X67Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.375    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X66Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.330 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.832    -0.841    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.120    -0.469    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.335    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[7]
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.120    -0.429    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.591    -0.573    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X79Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.346    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0_n_0
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.861    -0.812    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.120    -0.440    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.555    -0.609    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X71Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.382    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X70Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.337 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.824    -0.849    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.476    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.850%)  route 0.115ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.596    -0.568    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X79Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.313    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[2]
    SLICE_X80Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.869    -0.804    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y63         FDRE (Hold_fdre_C_D)         0.121    -0.408    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MB_to_display_text_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X2Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X2Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X78Y73     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MB_to_display_text_clk_wiz_1_0
  To Clock:  clkfbout_MB_to_display_text_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MB_to_display_text_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   MB_to_display_text_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0_1
  To Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.883ns (28.593%)  route 4.703ns (71.407%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.750     5.261    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.374 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[3]_i_1/O
                         net (fo=1, routed)           0.897     6.271    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[26]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.502    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.189     9.313    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.884ns (29.316%)  route 4.543ns (70.684%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.922     5.433    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.114     5.547 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[5]_i_1/O
                         net (fo=1, routed)           0.565     6.112    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[24]
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.135     9.231    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/C
                         clock pessimism              0.348     9.579    
                         clock uncertainty           -0.074     9.505    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.182     9.323    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.883ns (29.580%)  route 4.483ns (70.420%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.752     5.263    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.376 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[4]_i_1/O
                         net (fo=1, routed)           0.675     6.051    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[25]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.502    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.199     9.303    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.216ns (52.741%)  route 2.882ns (47.259%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.383     5.347    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X69Y88         LUT5 (Prop_lut5_I3_O)        0.243     5.590 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.228     5.818    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_75
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.145     9.241    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.515    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.169     9.346    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.346    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.867ns (30.616%)  route 4.231ns (69.384%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.477     4.988    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.097     5.085 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[11]_i_1/O
                         net (fo=1, routed)           0.699     5.784    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[18]
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.133     9.229    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/C
                         clock pessimism              0.348     9.577    
                         clock uncertainty           -0.074     9.503    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.168     9.335    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.877ns (30.872%)  route 4.203ns (69.128%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.544     5.054    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.107     5.161 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[8]_i_1/O
                         net (fo=1, routed)           0.604     5.766    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[21]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.501    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.177     9.324    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.404ns (23.748%)  route 4.508ns (76.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.312    -0.305    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.341     0.036 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.677     1.712    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.097     1.809 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.809    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.221 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.221    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.310 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.310    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     2.550 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=11, routed)          1.441     3.991    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][10]
    SLICE_X68Y73         LUT3 (Prop_lut3_I0_O)        0.225     4.216 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=6, routed)           1.390     5.607    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.245     9.341    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.348     9.688    
                         clock uncertainty           -0.074     9.615    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     9.173    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.875ns (31.259%)  route 4.123ns (68.741%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.405     4.916    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.105     5.021 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[6]_i_1/O
                         net (fo=1, routed)           0.663     5.684    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[23]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.501    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.215     9.286    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.210ns (52.000%)  route 2.963ns (48.000%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.357     5.321    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.237     5.558 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.335     5.894    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.509    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.002     9.511    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.317ns (52.874%)  route 2.956ns (47.126%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.275    -0.342    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.504 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.101     2.605    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.097     2.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.114 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.114    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.203 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.203    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.292 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.292    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     3.515 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=4, routed)           0.000     3.515    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/ib_Ready_MMU
    SLICE_X63Y71         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.283     3.798 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=157, routed)         1.856     5.654    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/if_missed_fetch_reg
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.097     5.751 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__208/O
                         net (fo=1, routed)           0.000     5.751    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I021_out
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.181     5.932 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.932    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.509    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.057     9.566    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  3.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.600    -0.564    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X83Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/Q
                         net (fo=3, routed)           0.119    -0.304    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/D[16]
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.871    -0.802    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.432    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.605    -0.559    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/Q
                         net (fo=1, routed)           0.050    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[25]
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.877    -0.796    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.092    -0.454    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.606    -0.558    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.052    -0.366    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[30]
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.878    -0.795    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092    -0.453    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg
    SLICE_X87Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[6]
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091    -0.458    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.594    -0.570    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X79Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.343    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.298 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[10]
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.864    -0.809    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.120    -0.437    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.562    -0.602    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X67Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.375    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X66Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.330 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.832    -0.841    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.120    -0.469    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.335    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[7]
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.120    -0.429    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.591    -0.573    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X79Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.346    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0_n_0
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.861    -0.812    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.120    -0.440    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.555    -0.609    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X71Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.382    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X70Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.337 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.824    -0.849    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.476    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.850%)  route 0.115ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.596    -0.568    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X79Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.313    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[2]
    SLICE_X80Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.869    -0.804    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y63         FDRE (Hold_fdre_C_D)         0.121    -0.408    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MB_to_display_text_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X3Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X2Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X2Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y13     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y15     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y84     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X78Y73     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X76Y88     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X74Y81     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X80Y77     MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MB_to_display_text_clk_wiz_1_0_1
  To Clock:  clkfbout_MB_to_display_text_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MB_to_display_text_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   MB_to_display_text_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0_1
  To Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.883ns (28.593%)  route 4.703ns (71.407%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.750     5.261    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.374 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[3]_i_1/O
                         net (fo=1, routed)           0.897     6.271    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[26]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.189     9.312    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.884ns (29.316%)  route 4.543ns (70.684%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.922     5.433    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.114     5.547 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[5]_i_1/O
                         net (fo=1, routed)           0.565     6.112    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[24]
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.135     9.231    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/C
                         clock pessimism              0.348     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.182     9.322    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.883ns (29.580%)  route 4.483ns (70.420%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.752     5.263    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.376 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[4]_i_1/O
                         net (fo=1, routed)           0.675     6.051    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[25]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.199     9.302    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.216ns (52.741%)  route 2.882ns (47.259%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.383     5.347    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X69Y88         LUT5 (Prop_lut5_I3_O)        0.243     5.590 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.228     5.818    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_75
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.145     9.241    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.169     9.345    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.867ns (30.616%)  route 4.231ns (69.384%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.477     4.988    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.097     5.085 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[11]_i_1/O
                         net (fo=1, routed)           0.699     5.784    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[18]
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.133     9.229    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/C
                         clock pessimism              0.348     9.577    
                         clock uncertainty           -0.074     9.502    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.168     9.334    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.877ns (30.872%)  route 4.203ns (69.128%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.544     5.054    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.107     5.161 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[8]_i_1/O
                         net (fo=1, routed)           0.604     5.766    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[21]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.177     9.323    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.404ns (23.748%)  route 4.508ns (76.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.312    -0.305    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.341     0.036 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.677     1.712    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.097     1.809 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.809    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.221 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.221    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.310 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.310    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     2.550 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=11, routed)          1.441     3.991    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][10]
    SLICE_X68Y73         LUT3 (Prop_lut3_I0_O)        0.225     4.216 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=6, routed)           1.390     5.607    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.245     9.341    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.348     9.688    
                         clock uncertainty           -0.074     9.614    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     9.172    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.875ns (31.259%)  route 4.123ns (68.741%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.405     4.916    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.105     5.021 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[6]_i_1/O
                         net (fo=1, routed)           0.663     5.684    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[23]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.215     9.285    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.210ns (52.000%)  route 2.963ns (48.000%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.357     5.321    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.237     5.558 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.335     5.894    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.002     9.510    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.317ns (52.874%)  route 2.956ns (47.126%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.275    -0.342    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.504 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.101     2.605    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.097     2.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.114 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.114    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.203 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.203    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.292 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.292    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     3.515 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=4, routed)           0.000     3.515    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/ib_Ready_MMU
    SLICE_X63Y71         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.283     3.798 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=157, routed)         1.856     5.654    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/if_missed_fetch_reg
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.097     5.751 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__208/O
                         net (fo=1, routed)           0.000     5.751    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I021_out
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.181     5.932 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.932    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.057     9.565    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.600    -0.564    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X83Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/Q
                         net (fo=3, routed)           0.119    -0.304    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/D[16]
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.871    -0.802    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/CLK
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.358    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.605    -0.559    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/Q
                         net (fo=1, routed)           0.050    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[25]
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.877    -0.796    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.092    -0.380    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.606    -0.558    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.052    -0.366    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[30]
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.878    -0.795    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092    -0.379    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg
    SLICE_X87Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[6]
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091    -0.384    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.594    -0.570    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X79Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.343    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.298 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[10]
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.864    -0.809    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.120    -0.363    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.562    -0.602    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X67Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.375    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X66Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.330 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.832    -0.841    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.120    -0.395    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.335    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[7]
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.120    -0.355    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.591    -0.573    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X79Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.346    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0_n_0
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.861    -0.812    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.120    -0.366    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.555    -0.609    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X71Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.382    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X70Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.337 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.824    -0.849    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.402    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.850%)  route 0.115ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.596    -0.568    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X79Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.313    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[2]
    SLICE_X80Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.869    -0.804    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.074    -0.455    
    SLICE_X80Y63         FDRE (Hold_fdre_C_D)         0.121    -0.334    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0
  To Clock:  clk_out1_MB_to_display_text_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 1.883ns (28.593%)  route 4.703ns (71.407%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.750     5.261    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.374 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[3]_i_1/O
                         net (fo=1, routed)           0.897     6.271    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[26]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.189     9.312    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.884ns (29.316%)  route 4.543ns (70.684%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.922     5.433    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.114     5.547 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[5]_i_1/O
                         net (fo=1, routed)           0.565     6.112    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[24]
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.135     9.231    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X69Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]/C
                         clock pessimism              0.348     9.579    
                         clock uncertainty           -0.074     9.504    
    SLICE_X69Y72         FDRE (Setup_fdre_C_D)       -0.182     9.322    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.883ns (29.580%)  route 4.483ns (70.420%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 9.228 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.752     5.263    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X69Y83         LUT5 (Prop_lut5_I3_O)        0.113     5.376 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[4]_i_1/O
                         net (fo=1, routed)           0.675     6.051    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[25]
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.132     9.228    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X68Y74         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                         clock pessimism              0.348     9.576    
                         clock uncertainty           -0.074     9.501    
    SLICE_X68Y74         FDRE (Setup_fdre_C_D)       -0.199     9.302    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 3.216ns (52.741%)  route 2.882ns (47.259%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.383     5.347    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X69Y88         LUT5 (Prop_lut5_I3_O)        0.243     5.590 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.228     5.818    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_75
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.145     9.241    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X68Y89         FDRE (Setup_fdre_C_D)       -0.169     9.345    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.867ns (30.616%)  route 4.231ns (69.384%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.477     4.988    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.097     5.085 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[11]_i_1/O
                         net (fo=1, routed)           0.699     5.784    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[18]
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.133     9.229    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y72         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]/C
                         clock pessimism              0.348     9.577    
                         clock uncertainty           -0.074     9.502    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.168     9.334    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.877ns (30.872%)  route 4.203ns (69.128%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.544     5.054    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.107     5.161 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[8]_i_1/O
                         net (fo=1, routed)           0.604     5.766    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[21]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.177     9.323    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[8]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.404ns (23.748%)  route 4.508ns (76.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.312    -0.305    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y89         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.341     0.036 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.677     1.712    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X77Y78         LUT6 (Prop_lut6_I1_O)        0.097     1.809 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.809    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.221 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.221    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.310 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.310    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240     2.550 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=11, routed)          1.441     3.991    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][10]
    SLICE_X68Y73         LUT3 (Prop_lut3_I0_O)        0.225     4.216 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=6, routed)           1.390     5.607    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.245     9.341    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.348     9.688    
                         clock uncertainty           -0.074     9.614    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442     9.172    MB_to_display_text_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.875ns (31.259%)  route 4.123ns (68.741%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.303    -0.314    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X73Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.313    -0.001 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.067     1.065    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.215     1.280 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X68Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.579 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.579    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X68Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.668 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.668    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X68Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.757 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.757    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X68Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.944 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=77, routed)          0.988     2.933    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump_hold_reg
    SLICE_X63Y71         LUT3 (Prop_lut3_I0_O)        0.279     3.212 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     3.212    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_8
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.511 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.405     4.916    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X64Y82         LUT5 (Prop_lut5_I3_O)        0.105     5.021 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Not_Using_TLBS.instr_Addr_1[6]_i_1/O
                         net (fo=1, routed)           0.663     5.684    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/D[23]
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.131     9.227    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X64Y73         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]/C
                         clock pessimism              0.348     9.575    
                         clock uncertainty           -0.074     9.500    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.215     9.285    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.210ns (52.000%)  route 2.963ns (48.000%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.280ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.337    -0.280    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.566 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.264     2.830    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[15]
    SLICE_X72Y71         LUT6 (Prop_lut6_I2_O)        0.097     2.927 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__163/O
                         net (fo=1, routed)           0.000     2.927    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.339 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.428 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.428    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.517 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.517    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.606 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.007     3.613    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X72Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.791    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X72Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.964 f  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.357     5.321    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.237     5.558 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.335     5.894    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y87         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.002     9.510    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.317ns (52.874%)  route 2.956ns (47.126%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 9.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.275    -0.342    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y13         RAMB36E1                                     r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.846     1.504 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.101     2.605    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X63Y68         LUT6 (Prop_lut6_I1_O)        0.097     2.702 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.702    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.114 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.114    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.203 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.203    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.292 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.292    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.223     3.515 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=4, routed)           0.000     3.515    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/ib_Ready_MMU
    SLICE_X63Y71         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.283     3.798 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=157, routed)         1.856     5.654    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/if_missed_fetch_reg
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.097     5.751 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__208/O
                         net (fo=1, routed)           0.000     5.751    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I021_out
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.181     5.932 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.932    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        1.139     9.235    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X63Y83         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.348     9.583    
                         clock uncertainty           -0.074     9.508    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.057     9.565    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.600    -0.564    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X83Y82         FDRE                                         r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]/Q
                         net (fo=3, routed)           0.119    -0.304    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/D[16]
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.871    -0.802    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X84Y83         SRL16E                                       r  MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16/CLK
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.358    MB_to_display_text_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][12]_srl16
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.605    -0.559    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]/Q
                         net (fo=1, routed)           0.050    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[25]
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.877    -0.796    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y89         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism              0.250    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.092    -0.380    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.606    -0.558    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.052    -0.366    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[30].GPIO_DBus_i_reg
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.321 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[30]
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.878    -0.795    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y91         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092    -0.379    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.369    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[6].GPIO_DBus_i_reg
    SLICE_X87Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[6]
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X87Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091    -0.384    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.594    -0.570    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X79Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.343    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.298 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[10]
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.864    -0.809    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X78Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.120    -0.363    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.562    -0.602    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X67Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.375    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X66Y67         LUT3 (Prop_lut3_I2_O)        0.045    -0.330 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[10]_i_1_n_0
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.832    -0.841    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X66Y67         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.120    -0.395    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.602    -0.562    MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X89Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MB_to_display_text_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.335    MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  MB_to_display_text_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data[7]
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.872    -0.801    MB_to_display_text_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X88Y83         FDRE                                         r  MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.120    -0.355    MB_to_display_text_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.591    -0.573    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X79Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.346    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X78Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__0_n_0
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.861    -0.812    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X78Y79         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X78Y79         FDRE (Hold_fdre_C_D)         0.120    -0.366    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.555    -0.609    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X71Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.086    -0.382    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X70Y75         LUT3 (Prop_lut3_I2_O)        0.045    -0.337 r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.824    -0.849    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X70Y75         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.120    -0.402    MB_to_display_text_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_to_display_text_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_to_display_text_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_to_display_text_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.850%)  route 0.115ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.596    -0.568    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X79Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.313    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[2]
    SLICE_X80Y63         LUT5 (Prop_lut5_I2_O)        0.045    -0.268 r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_to_display_text_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_to_display_text_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_to_display_text_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_to_display_text_i/clk_wiz_1/inst/clk_in1_MB_to_display_text_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MB_to_display_text_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MB_to_display_text_i/clk_wiz_1/inst/clk_out1_MB_to_display_text_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_to_display_text_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2812, routed)        0.869    -0.804    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X80Y63         FDRE                                         r  MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.074    -0.455    
    SLICE_X80Y63         FDRE (Hold_fdre_C_D)         0.121    -0.334    MB_to_display_text_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.157ns  (logic 0.372ns (32.153%)  route 0.785ns (67.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 34.733 - 33.333 ) 
    Source Clock Delay      (SCD):    1.502ns = ( 18.168 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.502    18.168    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X62Y94         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.275    18.443 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.339    18.782    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.097    18.879 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.446    19.325    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X64Y93         FDCE                                         f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.400    34.733    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.085    34.818    
                         clock uncertainty           -0.035    34.783    
    SLICE_X64Y93         FDCE (Recov_fdce_C_CLR)     -0.359    34.424    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.424    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 15.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.170ns  (arrival time - required time)
  Source:                 MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.597ns  (logic 0.163ns (27.304%)  route 0.434ns (72.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.837ns = ( 17.503 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.837    17.503    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X62Y94         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.118    17.621 r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.202    17.823    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.045    17.868 f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.232    18.100    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X64Y93         FDCE                                         f  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_to_display_text_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.074     1.074    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y93         FDCE                                         r  MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.052     1.022    
                         clock uncertainty            0.035     1.058    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.128     0.930    MB_to_display_text_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                          18.100    
  -------------------------------------------------------------------
                         slack                                 17.170    





