

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Thu Dec 12 19:19:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.112 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  160010600|  160010600|  0.640 sec|  0.640 sec|  160010601|  160010601|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                         |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                 Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_merlin_memcpy_0_1_fu_998                                             |merlin_memcpy_0_1                                            |    36085|    36085|   0.144 ms|   0.144 ms|    36085|    36085|       no|
        |grp_merlin_memcpy_1_1_fu_1030                                            |merlin_memcpy_1_1                                            |    38090|    38090|   0.152 ms|   0.152 ms|    38090|    38090|       no|
        |grp_merlin_memcpy_2_1_fu_1062                                            |merlin_memcpy_2_1                                            |      265|      265|   1.060 us|   1.060 us|      265|      265|       no|
        |grp_kernel_3mm_Pipeline_merlinL31_merlinL30_merlinL29_merlinL28_fu_1073  |kernel_3mm_Pipeline_merlinL31_merlinL30_merlinL29_merlinL28  |  2660011|  2660011|  10.640 ms|  10.640 ms|  2660011|  2660011|       no|
        |grp_merlin_memcpy_3_1_fu_1129                                            |merlin_memcpy_3_1                                            |      262|      262|   1.048 us|   1.048 us|      262|      262|       no|
        |grp_kernel_3mm_Pipeline_L2_fu_1140                                       |kernel_3mm_Pipeline_L2                                       |    20903|    20903|  83.612 us|  83.612 us|    20903|    20903|       no|
        |grp_kernel_3mm_Pipeline_L211_fu_1169                                     |kernel_3mm_Pipeline_L211                                     |    23104|    23104|  92.416 us|  92.416 us|    23104|    23104|       no|
        |grp_merlin_memcpy_4_1_fu_1220                                            |merlin_memcpy_4_1                                            |      285|      285|   1.140 us|   1.140 us|      285|      285|       no|
        |grp_kernel_3mm_Pipeline_merlinL23_merlinL22_merlinL21_merlinL20_fu_1231  |kernel_3mm_Pipeline_merlinL23_merlinL22_merlinL21_merlinL20  |  3234011|  3234011|  12.936 ms|  12.936 ms|  3234011|  3234011|       no|
        |grp_merlin_memcpy_5_1_fu_1303                                            |merlin_memcpy_5_1                                            |      283|      283|   1.132 us|   1.132 us|      283|      283|       no|
        |grp_merlin_memcpy_6_1_fu_1314                                            |merlin_memcpy_6_1                                            |    34289|    34289|   0.137 ms|   0.137 ms|    34289|    34289|       no|
        |grp_merlin_memcpy_7_1_fu_1331                                            |merlin_memcpy_7_1                                            |    39991|    39991|   0.160 ms|   0.160 ms|    39991|    39991|       no|
        |grp_merlin_memcpy_8_1_fu_1348                                            |merlin_memcpy_8_1                                            |      287|      287|   1.148 us|   1.148 us|      287|      287|       no|
        |grp_kernel_3mm_Pipeline_merlinL15_merlinL14_merlinL13_merlinL12_fu_1359  |kernel_3mm_Pipeline_merlinL15_merlinL14_merlinL13_merlinL12  |  1675812|  1675812|   6.703 ms|   6.703 ms|  1675812|  1675812|       no|
        |grp_merlin_memcpy_9_1_fu_1385                                            |merlin_memcpy_9_1                                            |      287|      287|   1.148 us|   1.148 us|      287|      287|       no|
        +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL33   |  47975850|  47975850|   2665325|          -|          -|    18|        no|
        | + merlinL32  |      2670|      2670|       267|          -|          -|    10|        no|
        | + merlinL26  |      2640|      2640|       264|          -|          -|    10|        no|
        |- merlinL25   |  61554965|  61554965|   3239735|          -|          -|    19|        no|
        | + merlinL24  |      2870|      2870|       287|          -|          -|    10|        no|
        | + merlinL18  |      2850|      2850|       285|          -|          -|    10|        no|
        |- merlinL17   |  50378520|  50378520|   1679284|          -|          -|    30|        no|
        | + merlinL16  |      1734|      1734|       289|          -|          -|     6|        no|
        | + merlinL10  |      1734|      1734|       289|          -|          -|     6|        no|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      582|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      118|    18|    32842|    31179|    0|
|Memory               |      472|     -|        0|        0|   21|
|Multiplexer          |        -|     -|        -|     6379|    -|
|Register             |        -|     -|     1106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      590|    18|    33948|    38140|   21|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       40|    ~0|        4|        9|    6|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|    ~0|        1|        3|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                          |control_s_axi                                                |        0|   0|   526|   936|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U474                                      |fadd_32ns_32ns_32_7_full_dsp_1                               |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U475                                       |fmul_32ns_32ns_32_4_max_dsp_1                                |        0|   3|   143|    78|    0|
    |grp_kernel_3mm_Pipeline_L2_fu_1140                                       |kernel_3mm_Pipeline_L2                                       |        0|   0|   585|   598|    0|
    |grp_kernel_3mm_Pipeline_L211_fu_1169                                     |kernel_3mm_Pipeline_L211                                     |        0|   1|   939|   902|    0|
    |grp_kernel_3mm_Pipeline_merlinL15_merlinL14_merlinL13_merlinL12_fu_1359  |kernel_3mm_Pipeline_merlinL15_merlinL14_merlinL13_merlinL12  |        0|   3|  1223|   948|    0|
    |grp_kernel_3mm_Pipeline_merlinL23_merlinL22_merlinL21_merlinL20_fu_1231  |kernel_3mm_Pipeline_merlinL23_merlinL22_merlinL21_merlinL20  |        0|   2|  2385|  2363|    0|
    |grp_kernel_3mm_Pipeline_merlinL31_merlinL30_merlinL29_merlinL28_fu_1073  |kernel_3mm_Pipeline_merlinL31_merlinL30_merlinL29_merlinL28  |        0|   2|  2689|  1801|    0|
    |merlin_gmem_kernel_3mm_32_0_m_axi_U                                      |merlin_gmem_kernel_3mm_32_0_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_32_1_m_axi_U                                      |merlin_gmem_kernel_3mm_32_1_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_32_E_m_axi_U                                      |merlin_gmem_kernel_3mm_32_E_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_32_F_m_axi_U                                      |merlin_gmem_kernel_3mm_32_F_m_axi                            |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_3mm_32_G_m_axi_U                                      |merlin_gmem_kernel_3mm_32_G_m_axi                            |        2|   0|   696|   720|    0|
    |merlin_gmem_kernel_3mm_64_0_m_axi_U                                      |merlin_gmem_kernel_3mm_64_0_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_1_m_axi_U                                      |merlin_gmem_kernel_3mm_64_1_m_axi                            |       16|   0|  1963|  1644|    0|
    |grp_merlin_memcpy_0_1_fu_998                                             |merlin_memcpy_0_1                                            |        0|   0|  1699|  1070|    0|
    |grp_merlin_memcpy_1_1_fu_1030                                            |merlin_memcpy_1_1                                            |        0|   1|  2160|  1392|    0|
    |grp_merlin_memcpy_2_1_fu_1062                                            |merlin_memcpy_2_1                                            |        0|   0|   593|  1394|    0|
    |grp_merlin_memcpy_3_1_fu_1129                                            |merlin_memcpy_3_1                                            |        0|   0|   574|  1474|    0|
    |grp_merlin_memcpy_4_1_fu_1220                                            |merlin_memcpy_4_1                                            |        0|   0|   477|   867|    0|
    |grp_merlin_memcpy_5_1_fu_1303                                            |merlin_memcpy_5_1                                            |        0|   0|   452|   890|    0|
    |grp_merlin_memcpy_6_1_fu_1314                                            |merlin_memcpy_6_1                                            |        0|   1|  1569|  1342|    0|
    |grp_merlin_memcpy_7_1_fu_1331                                            |merlin_memcpy_7_1                                            |        0|   1|  1270|  1281|    0|
    |grp_merlin_memcpy_8_1_fu_1348                                            |merlin_memcpy_8_1                                            |        0|   1|   215|   738|    0|
    |grp_merlin_memcpy_9_1_fu_1385                                            |merlin_memcpy_9_1                                            |        0|   1|   217|   748|    0|
    +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                             |      118|  18| 32842| 31179|    0|
    +-------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_17_0_buf_U     |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_1_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_2_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_3_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_4_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_5_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_6_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_7_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_8_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_9_U   |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_10_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_11_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_12_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_13_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_14_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_15_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_16_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_17_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_18_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_19_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_20_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_21_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_22_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_23_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |A_17_0_buf_24_U  |A_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1440|   32|     1|        46080|
    |B_17_0_buf_U     |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_1_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_2_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_3_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_4_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_5_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_6_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_7_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_8_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_9_U   |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_10_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_11_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_12_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_13_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_14_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_15_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_16_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_17_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_18_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_19_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_20_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_21_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_22_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_23_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |B_17_0_buf_24_U  |B_17_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1520|   32|     1|        48640|
    |C_18_0_buf_U     |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_22_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_23_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_24_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_25_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_26_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_27_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_28_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_29_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_30_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_31_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_32_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_33_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_34_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_35_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_36_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_37_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_38_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_39_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_40_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_41_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |C_18_0_buf_42_U  |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |E_buf_U          |C_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1900|   32|     1|        60800|
    |D_18_0_buf_U     |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_44_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_45_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_46_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_47_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_48_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_49_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_50_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_51_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_52_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_53_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_54_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_55_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_56_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_57_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_58_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_59_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_60_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_61_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_62_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_63_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_64_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_65_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_66_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_67_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_68_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_69_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_70_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_71_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_72_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_73_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_74_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_75_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_76_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_77_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_78_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_79_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_80_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_81_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_82_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_83_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_84_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_85_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |D_18_0_buf_86_U  |D_18_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1050|   32|     1|        33600|
    |E_19_0_buf_U     |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_1_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_2_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_3_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_4_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_5_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_6_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_7_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_8_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_9_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |F_19_0_buf_U     |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_1_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_2_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_3_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_4_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_5_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_6_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_7_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_8_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_19_0_buf_9_U   |F_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3990|   32|     1|       127680|
    |F_buf_U          |F_buf_RAM_AUTO_1R1W       |        0|  0|   0|    1|  2100|   32|     1|        67200|
    |G_buf_U          |G_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1260|   32|     1|        40320|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                          |      472|  0|   0|   21|241360| 4448|   139|      7723520|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln301_1_fu_1412_p2            |         +|   0|  0|  23|          16|          11|
    |add_ln301_fu_1424_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln308_fu_1490_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln309_1_fu_1496_p2            |         +|   0|  0|  18|          11|           8|
    |add_ln309_fu_1506_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln350_fu_1450_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln358_fu_1518_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln359_1_fu_1524_p2            |         +|   0|  0|  18|          11|           8|
    |add_ln359_fu_1534_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln370_1_fu_1574_p2            |         +|   0|  0|  23|          16|          12|
    |add_ln370_fu_1586_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln377_fu_1628_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln378_1_fu_1634_p2            |         +|   0|  0|  19|          12|           8|
    |add_ln378_fu_1644_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln419_fu_1616_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln427_fu_1656_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln428_1_fu_1662_p2            |         +|   0|  0|  19|          12|           8|
    |add_ln428_fu_1672_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln439_1_fu_1702_p2            |         +|   0|  0|  23|          16|          11|
    |add_ln439_fu_1714_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln446_fu_1756_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln447_1_fu_1762_p2            |         +|   0|  0|  18|          11|           8|
    |add_ln447_fu_1772_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln496_fu_1784_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln497_1_fu_1790_p2            |         +|   0|  0|  18|          11|           8|
    |add_ln497_fu_1800_p2              |         +|   0|  0|  23|          16|          16|
    |sub_ln488_fu_1744_p2              |         -|   0|  0|  16|           9|           9|
    |icmp_ln301_fu_1418_p2             |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln308_fu_1484_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln358_fu_1512_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln370_fu_1580_p2             |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln377_fu_1622_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln427_fu_1650_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln439_fu_1708_p2             |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln446_fu_1750_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln496_fu_1778_p2             |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state82_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state90_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 582|         317|         253|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |A_17_0_buf_10_address0                |   14|          3|   11|         33|
    |A_17_0_buf_10_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_10_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_11_address0                |   14|          3|   11|         33|
    |A_17_0_buf_11_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_11_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_12_address0                |   14|          3|   11|         33|
    |A_17_0_buf_12_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_12_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_13_address0                |   14|          3|   11|         33|
    |A_17_0_buf_13_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_13_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_14_address0                |   14|          3|   11|         33|
    |A_17_0_buf_14_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_14_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_15_address0                |   14|          3|   11|         33|
    |A_17_0_buf_15_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_15_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_16_address0                |   14|          3|   11|         33|
    |A_17_0_buf_16_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_16_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_17_address0                |   14|          3|   11|         33|
    |A_17_0_buf_17_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_17_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_18_address0                |   14|          3|   11|         33|
    |A_17_0_buf_18_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_18_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_19_address0                |   14|          3|   11|         33|
    |A_17_0_buf_19_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_19_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_1_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_1_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_1_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_20_address0                |   14|          3|   11|         33|
    |A_17_0_buf_20_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_20_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_21_address0                |   14|          3|   11|         33|
    |A_17_0_buf_21_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_21_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_22_address0                |   14|          3|   11|         33|
    |A_17_0_buf_22_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_22_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_23_address0                |   14|          3|   11|         33|
    |A_17_0_buf_23_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_23_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_24_address0                |   14|          3|   11|         33|
    |A_17_0_buf_24_ce0                     |   14|          3|    1|          3|
    |A_17_0_buf_24_we0                     |    9|          2|    1|          2|
    |A_17_0_buf_2_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_2_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_2_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_3_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_3_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_3_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_4_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_4_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_4_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_5_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_5_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_5_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_6_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_6_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_6_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_7_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_7_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_7_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_8_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_8_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_8_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_9_address0                 |   14|          3|   11|         33|
    |A_17_0_buf_9_ce0                      |   14|          3|    1|          3|
    |A_17_0_buf_9_we0                      |    9|          2|    1|          2|
    |A_17_0_buf_address0                   |   14|          3|   11|         33|
    |A_17_0_buf_ce0                        |   14|          3|    1|          3|
    |A_17_0_buf_we0                        |    9|          2|    1|          2|
    |B_17_0_buf_10_address0                |   14|          3|   11|         33|
    |B_17_0_buf_10_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_10_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_11_address0                |   14|          3|   11|         33|
    |B_17_0_buf_11_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_11_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_12_address0                |   14|          3|   11|         33|
    |B_17_0_buf_12_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_12_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_13_address0                |   14|          3|   11|         33|
    |B_17_0_buf_13_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_13_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_14_address0                |   14|          3|   11|         33|
    |B_17_0_buf_14_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_14_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_15_address0                |   14|          3|   11|         33|
    |B_17_0_buf_15_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_15_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_16_address0                |   14|          3|   11|         33|
    |B_17_0_buf_16_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_16_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_17_address0                |   14|          3|   11|         33|
    |B_17_0_buf_17_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_17_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_18_address0                |   14|          3|   11|         33|
    |B_17_0_buf_18_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_18_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_19_address0                |   14|          3|   11|         33|
    |B_17_0_buf_19_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_19_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_1_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_1_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_1_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_20_address0                |   14|          3|   11|         33|
    |B_17_0_buf_20_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_20_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_21_address0                |   14|          3|   11|         33|
    |B_17_0_buf_21_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_21_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_22_address0                |   14|          3|   11|         33|
    |B_17_0_buf_22_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_22_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_23_address0                |   14|          3|   11|         33|
    |B_17_0_buf_23_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_23_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_24_address0                |   14|          3|   11|         33|
    |B_17_0_buf_24_ce0                     |   14|          3|    1|          3|
    |B_17_0_buf_24_we0                     |    9|          2|    1|          2|
    |B_17_0_buf_2_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_2_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_2_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_3_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_3_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_3_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_4_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_4_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_4_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_5_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_5_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_5_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_6_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_6_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_6_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_7_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_7_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_7_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_8_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_8_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_8_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_9_address0                 |   14|          3|   11|         33|
    |B_17_0_buf_9_ce0                      |   14|          3|    1|          3|
    |B_17_0_buf_9_we0                      |    9|          2|    1|          2|
    |B_17_0_buf_address0                   |   14|          3|   11|         33|
    |B_17_0_buf_ce0                        |   14|          3|    1|          3|
    |B_17_0_buf_we0                        |    9|          2|    1|          2|
    |C_18_0_buf_22_address0                |   14|          3|   11|         33|
    |C_18_0_buf_22_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_22_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_23_address0                |   14|          3|   11|         33|
    |C_18_0_buf_23_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_23_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_24_address0                |   14|          3|   11|         33|
    |C_18_0_buf_24_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_24_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_25_address0                |   14|          3|   11|         33|
    |C_18_0_buf_25_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_25_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_26_address0                |   14|          3|   11|         33|
    |C_18_0_buf_26_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_26_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_27_address0                |   14|          3|   11|         33|
    |C_18_0_buf_27_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_27_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_28_address0                |   14|          3|   11|         33|
    |C_18_0_buf_28_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_28_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_29_address0                |   14|          3|   11|         33|
    |C_18_0_buf_29_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_29_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_30_address0                |   14|          3|   11|         33|
    |C_18_0_buf_30_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_30_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_31_address0                |   14|          3|   11|         33|
    |C_18_0_buf_31_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_31_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_32_address0                |   14|          3|   11|         33|
    |C_18_0_buf_32_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_32_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_33_address0                |   14|          3|   11|         33|
    |C_18_0_buf_33_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_33_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_34_address0                |   14|          3|   11|         33|
    |C_18_0_buf_34_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_34_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_35_address0                |   14|          3|   11|         33|
    |C_18_0_buf_35_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_35_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_36_address0                |   14|          3|   11|         33|
    |C_18_0_buf_36_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_36_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_37_address0                |   14|          3|   11|         33|
    |C_18_0_buf_37_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_37_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_38_address0                |   14|          3|   11|         33|
    |C_18_0_buf_38_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_38_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_39_address0                |   14|          3|   11|         33|
    |C_18_0_buf_39_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_39_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_40_address0                |   14|          3|   11|         33|
    |C_18_0_buf_40_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_40_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_41_address0                |   14|          3|   11|         33|
    |C_18_0_buf_41_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_41_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_42_address0                |   14|          3|   11|         33|
    |C_18_0_buf_42_ce0                     |   14|          3|    1|          3|
    |C_18_0_buf_42_we0                     |    9|          2|    1|          2|
    |C_18_0_buf_address0                   |   14|          3|   11|         33|
    |C_18_0_buf_ce0                        |   14|          3|    1|          3|
    |C_18_0_buf_we0                        |    9|          2|    1|          2|
    |D_18_0_buf_44_address0                |   14|          3|   11|         33|
    |D_18_0_buf_44_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_44_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_45_address0                |   14|          3|   11|         33|
    |D_18_0_buf_45_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_45_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_46_address0                |   14|          3|   11|         33|
    |D_18_0_buf_46_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_46_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_47_address0                |   14|          3|   11|         33|
    |D_18_0_buf_47_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_47_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_48_address0                |   14|          3|   11|         33|
    |D_18_0_buf_48_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_48_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_49_address0                |   14|          3|   11|         33|
    |D_18_0_buf_49_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_49_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_50_address0                |   14|          3|   11|         33|
    |D_18_0_buf_50_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_50_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_51_address0                |   14|          3|   11|         33|
    |D_18_0_buf_51_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_51_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_52_address0                |   14|          3|   11|         33|
    |D_18_0_buf_52_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_52_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_53_address0                |   14|          3|   11|         33|
    |D_18_0_buf_53_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_53_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_54_address0                |   14|          3|   11|         33|
    |D_18_0_buf_54_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_54_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_55_address0                |   14|          3|   11|         33|
    |D_18_0_buf_55_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_55_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_56_address0                |   14|          3|   11|         33|
    |D_18_0_buf_56_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_56_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_57_address0                |   14|          3|   11|         33|
    |D_18_0_buf_57_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_57_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_58_address0                |   14|          3|   11|         33|
    |D_18_0_buf_58_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_58_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_59_address0                |   14|          3|   11|         33|
    |D_18_0_buf_59_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_59_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_60_address0                |   14|          3|   11|         33|
    |D_18_0_buf_60_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_60_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_61_address0                |   14|          3|   11|         33|
    |D_18_0_buf_61_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_61_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_62_address0                |   14|          3|   11|         33|
    |D_18_0_buf_62_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_62_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_63_address0                |   14|          3|   11|         33|
    |D_18_0_buf_63_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_63_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_64_address0                |   14|          3|   11|         33|
    |D_18_0_buf_64_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_64_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_65_address0                |   14|          3|   11|         33|
    |D_18_0_buf_65_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_65_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_66_address0                |   14|          3|   11|         33|
    |D_18_0_buf_66_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_66_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_67_address0                |   14|          3|   11|         33|
    |D_18_0_buf_67_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_67_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_68_address0                |   14|          3|   11|         33|
    |D_18_0_buf_68_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_68_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_69_address0                |   14|          3|   11|         33|
    |D_18_0_buf_69_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_69_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_70_address0                |   14|          3|   11|         33|
    |D_18_0_buf_70_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_70_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_71_address0                |   14|          3|   11|         33|
    |D_18_0_buf_71_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_71_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_72_address0                |   14|          3|   11|         33|
    |D_18_0_buf_72_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_72_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_73_address0                |   14|          3|   11|         33|
    |D_18_0_buf_73_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_73_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_74_address0                |   14|          3|   11|         33|
    |D_18_0_buf_74_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_74_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_75_address0                |   14|          3|   11|         33|
    |D_18_0_buf_75_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_75_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_76_address0                |   14|          3|   11|         33|
    |D_18_0_buf_76_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_76_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_77_address0                |   14|          3|   11|         33|
    |D_18_0_buf_77_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_77_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_78_address0                |   14|          3|   11|         33|
    |D_18_0_buf_78_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_78_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_79_address0                |   14|          3|   11|         33|
    |D_18_0_buf_79_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_79_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_80_address0                |   14|          3|   11|         33|
    |D_18_0_buf_80_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_80_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_81_address0                |   14|          3|   11|         33|
    |D_18_0_buf_81_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_81_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_82_address0                |   14|          3|   11|         33|
    |D_18_0_buf_82_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_82_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_83_address0                |   14|          3|   11|         33|
    |D_18_0_buf_83_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_83_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_84_address0                |   14|          3|   11|         33|
    |D_18_0_buf_84_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_84_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_85_address0                |   14|          3|   11|         33|
    |D_18_0_buf_85_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_85_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_86_address0                |   14|          3|   11|         33|
    |D_18_0_buf_86_ce0                     |   14|          3|    1|          3|
    |D_18_0_buf_86_we0                     |    9|          2|    1|          2|
    |D_18_0_buf_address0                   |   14|          3|   11|         33|
    |D_18_0_buf_ce0                        |   14|          3|    1|          3|
    |D_18_0_buf_we0                        |    9|          2|    1|          2|
    |E_19_0_buf_1_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_1_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_1_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_2_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_2_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_2_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_3_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_3_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_3_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_4_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_4_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_4_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_5_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_5_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_5_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_6_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_6_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_6_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_7_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_7_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_7_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_8_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_8_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_8_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_9_address0                 |   14|          3|   12|         36|
    |E_19_0_buf_9_ce0                      |   14|          3|    1|          3|
    |E_19_0_buf_9_we0                      |    9|          2|    1|          2|
    |E_19_0_buf_address0                   |   14|          3|   12|         36|
    |E_19_0_buf_ce0                        |   14|          3|    1|          3|
    |E_19_0_buf_we0                        |    9|          2|    1|          2|
    |E_buf_address0                        |   20|          4|   11|         44|
    |E_buf_ce0                             |   20|          4|    1|          4|
    |E_buf_d0                              |   14|          3|   32|         96|
    |E_buf_we0                             |   14|          3|    1|          3|
    |F_19_0_buf_1_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_1_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_1_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_2_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_2_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_2_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_3_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_3_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_3_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_4_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_4_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_4_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_5_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_5_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_5_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_6_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_6_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_6_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_7_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_7_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_7_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_8_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_8_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_8_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_9_address0                 |   14|          3|   12|         36|
    |F_19_0_buf_9_ce0                      |   14|          3|    1|          3|
    |F_19_0_buf_9_we0                      |    9|          2|    1|          2|
    |F_19_0_buf_address0                   |   14|          3|   12|         36|
    |F_19_0_buf_ce0                        |   14|          3|    1|          3|
    |F_19_0_buf_we0                        |    9|          2|    1|          2|
    |F_buf_address0                        |   20|          4|   12|         48|
    |F_buf_ce0                             |   20|          4|    1|          4|
    |F_buf_d0                              |   14|          3|   32|         96|
    |F_buf_we0                             |   14|          3|    1|          3|
    |G_buf_address0                        |   20|          4|   11|         44|
    |G_buf_ce0                             |   20|          4|    1|          4|
    |G_buf_d0                              |   14|          3|   32|         96|
    |G_buf_we0                             |   14|          3|    1|          3|
    |ap_NS_fsm                             |  485|         97|    1|         97|
    |ap_done                               |    9|          2|    1|          2|
    |grp_fu_2089_ce                        |   20|          4|    1|          4|
    |grp_fu_2089_p0                        |   20|          4|   32|        128|
    |grp_fu_2089_p1                        |   20|          4|   32|        128|
    |grp_fu_2093_ce                        |   20|          4|    1|          4|
    |grp_fu_2093_p0                        |   20|          4|   32|        128|
    |grp_fu_2093_p1                        |   20|          4|   32|        128|
    |i_7_fu_792                            |    9|          2|    5|         10|
    |i_9_fu_800                            |    9|          2|    5|         10|
    |i_fu_228                              |    9|          2|    5|         10|
    |i_sub_0_1_reg_929                     |    9|          2|    4|          8|
    |i_sub_0_reg_906                       |    9|          2|    4|          8|
    |i_sub_1_1_reg_883                     |    9|          2|    4|          8|
    |i_sub_1_67_reg_975                    |    9|          2|    3|          6|
    |i_sub_1_reg_860                       |    9|          2|    4|          8|
    |i_sub_reg_952                         |    9|          2|    3|          6|
    |merlin_gmem_kernel_3mm_32_0_ARVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_1_ARVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_1_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_32_E_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_32_E_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_AWVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_BREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_RREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_F_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_32_F_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_32_F_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_F_AWVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_F_BREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_F_RREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_F_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_G_ARVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_G_AWVALID   |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_G_BREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_G_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_G_WVALID    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_0_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_0_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_1_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_1_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_1_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_blk_n_AR  |    9|          2|    1|          2|
    |phi_mul172_reg_895                    |    9|          2|   11|         22|
    |phi_mul174_fu_224                     |    9|          2|   16|         32|
    |phi_mul176_reg_918                    |    9|          2|   12|         24|
    |phi_mul190_reg_941                    |    9|          2|   12|         24|
    |phi_mul192_fu_788                     |    9|          2|   16|         32|
    |phi_mul194_reg_964                    |    9|          2|   11|         22|
    |phi_mul208_reg_987                    |    9|          2|   11|         22|
    |phi_mul210_fu_796                     |    9|          2|   16|         32|
    |phi_mul_reg_872                       |    9|          2|   11|         22|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 6379|       1369| 2618|       7806|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_1856                                                                       |  64|   0|   64|          0|
    |B_read_reg_1851                                                                       |  64|   0|   64|          0|
    |C_read_reg_1839                                                                       |  64|   0|   64|          0|
    |D_read_reg_1834                                                                       |  64|   0|   64|          0|
    |E_read_reg_1861                                                                       |  64|   0|   64|          0|
    |F_read_reg_1844                                                                       |  64|   0|   64|          0|
    |G_read_reg_1828                                                                       |  64|   0|   64|          0|
    |add_ln301_1_reg_1871                                                                  |  16|   0|   16|          0|
    |add_ln301_reg_1879                                                                    |   5|   0|    5|          0|
    |add_ln308_reg_1918                                                                    |   4|   0|    4|          0|
    |add_ln309_1_reg_1923                                                                  |  11|   0|   11|          0|
    |add_ln309_reg_1928                                                                    |  16|   0|   16|          0|
    |add_ln350_reg_1884                                                                    |   7|   0|    8|          1|
    |add_ln358_reg_1936                                                                    |   4|   0|    4|          0|
    |add_ln359_1_reg_1941                                                                  |  11|   0|   11|          0|
    |add_ln359_reg_1946                                                                    |  16|   0|   16|          0|
    |add_ln370_1_reg_1964                                                                  |  16|   0|   16|          0|
    |add_ln370_reg_1972                                                                    |   5|   0|    5|          0|
    |add_ln377_reg_1985                                                                    |   4|   0|    4|          0|
    |add_ln378_1_reg_1990                                                                  |  12|   0|   12|          0|
    |add_ln378_reg_1995                                                                    |  16|   0|   16|          0|
    |add_ln419_reg_1977                                                                    |   8|   0|    9|          1|
    |add_ln427_reg_2003                                                                    |   4|   0|    4|          0|
    |add_ln428_1_reg_2008                                                                  |  12|   0|   12|          0|
    |add_ln428_reg_2013                                                                    |  16|   0|   16|          0|
    |add_ln439_1_reg_2035                                                                  |  16|   0|   16|          0|
    |add_ln439_reg_2043                                                                    |   5|   0|    5|          0|
    |add_ln446_reg_2056                                                                    |   3|   0|    3|          0|
    |add_ln447_1_reg_2061                                                                  |  11|   0|   11|          0|
    |add_ln447_reg_2066                                                                    |  16|   0|   16|          0|
    |add_ln496_reg_2074                                                                    |   3|   0|    3|          0|
    |add_ln497_1_reg_2079                                                                  |  11|   0|   11|          0|
    |add_ln497_reg_2084                                                                    |  16|   0|   16|          0|
    |ap_CS_fsm                                                                             |  96|   0|   96|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                          |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                          |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                          |   1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L211_fu_1169_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L2_fu_1140_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL15_merlinL14_merlinL13_merlinL12_fu_1359_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL23_merlinL22_merlinL21_merlinL20_fu_1231_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL31_merlinL30_merlinL29_merlinL28_fu_1073_ap_start_reg  |   1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_998_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_1030_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1062_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_3_1_fu_1129_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_4_1_fu_1220_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_5_1_fu_1303_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_6_1_fu_1314_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_7_1_fu_1331_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_8_1_fu_1348_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_merlin_memcpy_9_1_fu_1385_ap_start_reg                                            |   1|   0|    1|          0|
    |i_7_fu_792                                                                            |   5|   0|    5|          0|
    |i_9_fu_800                                                                            |   5|   0|    5|          0|
    |i_fu_228                                                                              |   5|   0|    5|          0|
    |i_sub_0_1_reg_929                                                                     |   4|   0|    4|          0|
    |i_sub_0_reg_906                                                                       |   4|   0|    4|          0|
    |i_sub_1_1_reg_883                                                                     |   4|   0|    4|          0|
    |i_sub_1_67_reg_975                                                                    |   3|   0|    3|          0|
    |i_sub_1_reg_860                                                                       |   4|   0|    4|          0|
    |i_sub_reg_952                                                                         |   3|   0|    3|          0|
    |phi_mul172_reg_895                                                                    |  11|   0|   11|          0|
    |phi_mul174_fu_224                                                                     |  16|   0|   16|          0|
    |phi_mul176_reg_918                                                                    |  12|   0|   12|          0|
    |phi_mul190_reg_941                                                                    |  12|   0|   12|          0|
    |phi_mul192_fu_788                                                                     |  16|   0|   16|          0|
    |phi_mul194_reg_964                                                                    |  11|   0|   11|          0|
    |phi_mul208_reg_987                                                                    |  11|   0|   11|          0|
    |phi_mul210_fu_796                                                                     |  16|   0|   16|          0|
    |phi_mul_reg_872                                                                       |  11|   0|   11|          0|
    |sub_ln488_reg_2048                                                                    |   8|   0|    9|          1|
    |trunc_ln2078_1_reg_1909                                                               |  59|   0|   59|          0|
    |trunc_ln_reg_1903                                                                     |  59|   0|   59|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1106|   0| 1109|          3|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|    Protocol   |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|s_axi_control_AWVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_WVALID                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_WREADY                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_WDATA                         |   in|   32|          s_axi|                      control|        scalar|
|s_axi_control_WSTRB                         |   in|    4|          s_axi|                      control|        scalar|
|s_axi_control_ARVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_RVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_RREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_RDATA                         |  out|   32|          s_axi|                      control|        scalar|
|s_axi_control_RRESP                         |  out|    2|          s_axi|                      control|        scalar|
|s_axi_control_BVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_BREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_BRESP                         |  out|    2|          s_axi|                      control|        scalar|
|ap_clk                                      |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|ap_rst_n                                    |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|interrupt                                   |  out|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_F_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WDATA     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WSTRB     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RDATA     |   in|   32|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_G_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_G|       pointer|
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+

