#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec 20 23:31:34 2021
# Process ID: 8182
# Current directory: /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1
# Command line: vivado -log kv260_phigent_heimdallr_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kv260_phigent_heimdallr_wrapper.tcl -notrace
# Log file: /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper.vdi
# Journal file: /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source kv260_phigent_heimdallr_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/phigent_new/kv260_phigent_heimdallr/hw_platform/ipcache'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu:1.2'. The one found in IP location '/workspace/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo/ip/vcu_v1_2' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -top kv260_phigent_heimdallr_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_PS_0_0/kv260_phigent_heimdallr_PS_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/PS_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_clk_wiz_0_0/kv260_phigent_heimdallr_clk_wiz_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0.dcp' for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_100MHz'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0.dcp' for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_300MHz'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0.dcp' for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_600MHz'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_30/kv260_phigent_heimdallr_s00_regslice_30.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_mmu_2/kv260_phigent_heimdallr_s00_mmu_2.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_6/kv260_phigent_heimdallr_xbar_6.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_15/kv260_phigent_heimdallr_m00_regslice_15.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_0/kv260_phigent_heimdallr_auto_us_0.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_31/kv260_phigent_heimdallr_s00_regslice_31.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_1/kv260_phigent_heimdallr_auto_us_1.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_15/kv260_phigent_heimdallr_s01_regslice_15.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_2/kv260_phigent_heimdallr_auto_us_2.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s02_regslice_0/kv260_phigent_heimdallr_s02_regslice_0.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_mmu_3/kv260_phigent_heimdallr_s00_mmu_3.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_mmu_2/kv260_phigent_heimdallr_s01_mmu_2.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_7/kv260_phigent_heimdallr_xbar_7.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_32/kv260_phigent_heimdallr_s00_regslice_32.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_8/kv260_phigent_heimdallr_xbar_8.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_pc_0/kv260_phigent_heimdallr_auto_pc_0.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_pc_1/kv260_phigent_heimdallr_auto_pc_1.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_pc_2/kv260_phigent_heimdallr_auto_pc_2.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_33/kv260_phigent_heimdallr_s00_regslice_33.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_9/kv260_phigent_heimdallr_xbar_9.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_300/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_pc_3/kv260_phigent_heimdallr_auto_pc_3.dcp' for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_300/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axis_data_fifo_cap_0/kv260_phigent_heimdallr_axis_data_fifo_cap_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/axis_data_fifo_cap'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axis_subset_converter_0_0/kv260_phigent_heimdallr_axis_subset_converter_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axis_data_fifo_cap_1/kv260_phigent_heimdallr_axis_data_fifo_cap_1.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/axis_data_fifo_cap'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axis_subset_converter_0_1/kv260_phigent_heimdallr_axis_subset_converter_0_1.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_1.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/v_frmbuf_wr_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_reg_slice_vmcu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/kv260_phigent_heimdallr_vcu_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/vcu_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_mmu_0/kv260_phigent_heimdallr_s00_mmu_0.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_mmu_0/kv260_phigent_heimdallr_s01_mmu_0.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_10/kv260_phigent_heimdallr_xbar_10.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_16/kv260_phigent_heimdallr_m00_regslice_16.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_34/kv260_phigent_heimdallr_s00_regslice_34.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_16/kv260_phigent_heimdallr_s01_regslice_16.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_mmu_1/kv260_phigent_heimdallr_s00_mmu_1.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_mmu_1/kv260_phigent_heimdallr_s01_mmu_1.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_xbar_11/kv260_phigent_heimdallr_xbar_11.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_17/kv260_phigent_heimdallr_m00_regslice_17.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_35/kv260_phigent_heimdallr_s00_regslice_35.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_17/kv260_phigent_heimdallr_s01_regslice_17.dcp' for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_4a56_r_sync_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_4a56_rx_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_4a56_vfb_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_8a97_rx_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/rx'
INFO: [Project 1-454] Reading design checkpoint '/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_8a97_vfb_0_0.dcp' for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/vfb_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2786.062 ; gain = 0.000 ; free physical = 3864 ; free virtual = 5942
INFO: [Netlist 29-17] Analyzing 717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_600MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_600MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_600MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0/kv260_phigent_heimdallr_proc_sys_reset_600MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_600MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0/kv260_phigent_heimdallr_proc_sys_reset_300MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0/kv260_phigent_heimdallr_proc_sys_reset_100MHz_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_clk_wiz_0_0/kv260_phigent_heimdallr_clk_wiz_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/clk_wiz_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_clk_wiz_0_0/kv260_phigent_heimdallr_clk_wiz_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/clk_wiz_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_clk_wiz_0_0/kv260_phigent_heimdallr_clk_wiz_0_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/clk_wiz_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_clk_wiz_0_0/kv260_phigent_heimdallr_clk_wiz_0_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/clk_wiz_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_PS_0_0/kv260_phigent_heimdallr_PS_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/PS_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_PS_0_0/kv260_phigent_heimdallr_PS_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/PS_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_4a56_r_sync_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_4a56_r_sync_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_8a97_phy_0_hssio_rx.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/ip_0/bd_8a97_phy_0_hssio_rx.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_8a97_rx_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_8a97_rx_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_8a97_r_sync_0_board.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_4a56_phy_0_hssio_rx.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_4a56_phy_0_hssio_rx.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_4a56_rx_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_4a56_rx_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_4a56_r_sync_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_4a56_r_sync_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc:80]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc:81]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc:90]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc:91]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.srcs/constrs_1/imports/xdc/pin.xdc]
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst'
WARNING: [Vivado 12-508] No pins matched '*en_hs_datapath_reg/C'. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc:74]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc:74]
WARNING: [Vivado 12-508] No pins matched '*init_done_reg/C'. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc:75]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc:75]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_4a56_phy_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_1.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/v_frmbuf_wr_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_1.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/v_frmbuf_wr_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst'
WARNING: [Vivado 12-508] No pins matched '*en_hs_datapath_reg/C'. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc:74]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc:74]
WARNING: [Vivado 12-508] No pins matched '*init_done_reg/C'. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc:75]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc:75]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_8a97_phy_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_impl.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1/kv260_phigent_heimdallr_mipi_csi2_rx_subsyst_0_1_impl.xdc] for cell 'kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_reg_slice_vmcu/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0/kv260_phigent_heimdallr_axi_reg_slice_vmcu_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_reg_slice_vmcu/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/constraints/vcu.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/vcu_0/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_vcu_0_0/constraints/vcu.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/vcu_0/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_34/kv260_phigent_heimdallr_s00_regslice_34_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_34/kv260_phigent_heimdallr_s00_regslice_34_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_34/kv260_phigent_heimdallr_s00_regslice_34_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_16/kv260_phigent_heimdallr_s01_regslice_16_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_16/kv260_phigent_heimdallr_s01_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_16/kv260_phigent_heimdallr_s01_regslice_16_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_16/kv260_phigent_heimdallr_m00_regslice_16_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_16/kv260_phigent_heimdallr_m00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_16/kv260_phigent_heimdallr_m00_regslice_16_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_35/kv260_phigent_heimdallr_s00_regslice_35_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_35/kv260_phigent_heimdallr_s00_regslice_35_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_35/kv260_phigent_heimdallr_s00_regslice_35_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_17/kv260_phigent_heimdallr_s01_regslice_17_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_17/kv260_phigent_heimdallr_s01_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_17/kv260_phigent_heimdallr_s01_regslice_17_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_17/kv260_phigent_heimdallr_m00_regslice_17_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_17/kv260_phigent_heimdallr_m00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_17/kv260_phigent_heimdallr_m00_regslice_17_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_30/kv260_phigent_heimdallr_s00_regslice_30_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_30/kv260_phigent_heimdallr_s00_regslice_30_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_30/kv260_phigent_heimdallr_s00_regslice_30_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_31/kv260_phigent_heimdallr_s00_regslice_31_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_31/kv260_phigent_heimdallr_s00_regslice_31_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_31/kv260_phigent_heimdallr_s00_regslice_31_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/s00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_0/kv260_phigent_heimdallr_auto_us_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_0/kv260_phigent_heimdallr_auto_us_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_15/kv260_phigent_heimdallr_s01_regslice_15_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_15/kv260_phigent_heimdallr_s01_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s01_regslice_15/kv260_phigent_heimdallr_s01_regslice_15_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/s01_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_1/kv260_phigent_heimdallr_auto_us_1_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_1/kv260_phigent_heimdallr_auto_us_1_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s01_couplers/auto_us/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s02_regslice_0/kv260_phigent_heimdallr_s02_regslice_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s02_regslice_0/kv260_phigent_heimdallr_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s02_regslice_0/kv260_phigent_heimdallr_s02_regslice_0_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/s02_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_2/kv260_phigent_heimdallr_auto_us_2_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_auto_us_2/kv260_phigent_heimdallr_auto_us_2_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s02_couplers/auto_us/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_15/kv260_phigent_heimdallr_m00_regslice_15_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_15/kv260_phigent_heimdallr_m00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_m00_regslice_15/kv260_phigent_heimdallr_m00_regslice_15_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_32/kv260_phigent_heimdallr_s00_regslice_32_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_32/kv260_phigent_heimdallr_s00_regslice_32_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_32/kv260_phigent_heimdallr_s00_regslice_32_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_capture/s00_couplers/s00_regslice/inst'
Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_33/kv260_phigent_heimdallr_s00_regslice_33_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_33/kv260_phigent_heimdallr_s00_regslice_33_clocks.xdc:10]
Finished Parsing XDC File [/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_s00_regslice_33/kv260_phigent_heimdallr_s00_regslice_33_clocks.xdc] for cell 'kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst'
INFO: [Project 1-1714] 422 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 28 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3437 ; free virtual = 5550
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 8 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 29 instances

69 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3948.609 ; gain = 1387.422 ; free physical = 3437 ; free virtual = 5550
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3420 ; free virtual = 5534

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e5586192

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3376 ; free virtual = 5490

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 147 inverter(s) to 11626 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ae2add80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3258 ; free virtual = 5372
INFO: [Opt 31-389] Phase Retarget created 355 cells and removed 1733 cells
INFO: [Opt 31-1021] In phase Retarget, 152 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 35 load pin(s).
Phase 2 Constant propagation | Checksum: 148c2fe19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3257 ; free virtual = 5371
INFO: [Opt 31-389] Phase Constant propagation created 1029 cells and removed 10379 cells
INFO: [Opt 31-1021] In phase Constant propagation, 452 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13a38f93c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3257 ; free virtual = 5372
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8528 cells
INFO: [Opt 31-1021] In phase Sweep, 665 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1fd020bb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3260 ; free virtual = 5375
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c0791be2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3260 ; free virtual = 5375
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16231f2b9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3260 ; free virtual = 5375
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             355  |            1733  |                                            152  |
|  Constant propagation         |            1029  |           10379  |                                            452  |
|  Sweep                        |               0  |            8528  |                                            665  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            148  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3260 ; free virtual = 5375
Ending Logic Optimization Task | Checksum: 1f492dee3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3948.609 ; gain = 0.000 ; free physical = 3260 ; free virtual = 5375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 14 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: 1bddcaa45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2832 ; free virtual = 4952
Ending Power Optimization Task | Checksum: 1bddcaa45

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4380.824 ; gain = 432.215 ; free physical = 2879 ; free virtual = 4998

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bddcaa45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2879 ; free virtual = 4998

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2879 ; free virtual = 4998
Ending Netlist Obfuscation Task | Checksum: 1201b45d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2879 ; free virtual = 4998
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 4380.824 ; gain = 432.215 ; free physical = 2879 ; free virtual = 4999
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2844 ; free virtual = 4969
INFO: [Common 17-1381] The checkpoint '/media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4380.824 ; gain = 0.000 ; free physical = 2826 ; free virtual = 4962
INFO: [runtcl-4] Executing : report_drc -file kv260_phigent_heimdallr_wrapper_drc_opted.rpt -pb kv260_phigent_heimdallr_wrapper_drc_opted.pb -rpx kv260_phigent_heimdallr_wrapper_drc_opted.rpx
Command: report_drc -file kv260_phigent_heimdallr_wrapper_drc_opted.rpt -pb kv260_phigent_heimdallr_wrapper_drc_opted.pb -rpx kv260_phigent_heimdallr_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4918.004 ; gain = 537.180 ; free physical = 2154 ; free virtual = 4422
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2148 ; free virtual = 4417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 103dfd255

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2148 ; free virtual = 4417
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2148 ; free virtual = 4417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 885c0b76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2173 ; free virtual = 4447

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b030b0c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2089 ; free virtual = 4365

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b030b0c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2089 ; free virtual = 4365
Phase 1 Placer Initialization | Checksum: b030b0c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2084 ; free virtual = 4360

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: caa45317

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2067 ; free virtual = 4344

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ac148991

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2055 ; free virtual = 4332

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ac148991

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2047 ; free virtual = 4324

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2193dddcf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2031 ; free virtual = 4309

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2193dddcf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2031 ; free virtual = 4309
Phase 2.1.1 Partition Driven Placement | Checksum: 2193dddcf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2040 ; free virtual = 4318
Phase 2.1 Floorplanning | Checksum: 2193dddcf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2040 ; free virtual = 4318

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2193dddcf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2040 ; free virtual = 4318

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b978c422

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2040 ; free virtual = 4318

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 1443 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 2, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 602 nets or LUTs. Breaked 5 LUTs, combined 597 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2038 ; free virtual = 4317
INFO: [Physopt 32-1030] Pass 1. Identified 12 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 70 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 2 new cells, deleted 8 existing cells and moved 70 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2037 ; free virtual = 4317
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/peripheral_aresetn[0]. Replicated 11 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2036 ; free virtual = 4315
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2036 ; free virtual = 4316

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            597  |                   602  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            2  |              8  |                    11  |           3  |           1  |  00:00:01  |
|  Very High Fanout                                 |           22  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           29  |            605  |                   614  |           3  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 133889751

Time (s): cpu = 00:01:54 ; elapsed = 00:00:47 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2035 ; free virtual = 4315
Phase 2.4 Global Placement Core | Checksum: 10a68a225

Time (s): cpu = 00:01:58 ; elapsed = 00:00:48 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2025 ; free virtual = 4306
Phase 2 Global Placement | Checksum: 10a68a225

Time (s): cpu = 00:01:58 ; elapsed = 00:00:48 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2042 ; free virtual = 4322

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f1d0e8aa

Time (s): cpu = 00:02:01 ; elapsed = 00:00:50 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2042 ; free virtual = 4322

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c4de4bbe

Time (s): cpu = 00:02:06 ; elapsed = 00:00:51 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2045 ; free virtual = 4326

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e7346e5f

Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2021 ; free virtual = 4302

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 20efa274d

Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2023 ; free virtual = 4304

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 12cb785c7

Time (s): cpu = 00:02:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2006 ; free virtual = 4286
Phase 3.3 Small Shape DP | Checksum: 1956d998a

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2012 ; free virtual = 4295

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b6884a9c

Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2011 ; free virtual = 4294

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fad81ca4

Time (s): cpu = 00:02:31 ; elapsed = 00:01:05 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2011 ; free virtual = 4294

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 134f8018f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:09 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1995 ; free virtual = 4278
Phase 3 Detail Placement | Checksum: 134f8018f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1995 ; free virtual = 4278

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e2acd13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.093 |
Phase 1 Physical Synthesis Initialization | Checksum: 9c2317d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1993 ; free virtual = 4277
INFO: [Place 46-35] Processed net kv260_phigent_heimdallr_i/PS_0/inst/emio_gpio_o[0], inserted BUFG to drive 2762 loads.
INFO: [Place 46-34] Processed net kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b0e2b704

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1988 ; free virtual = 4272
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0aef33a

Time (s): cpu = 00:03:27 ; elapsed = 00:01:19 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1989 ; free virtual = 4272

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: db6f128b

Time (s): cpu = 00:03:50 ; elapsed = 00:01:41 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1976 ; free virtual = 4267

Time (s): cpu = 00:03:50 ; elapsed = 00:01:42 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1977 ; free virtual = 4267
Phase 4.1 Post Commit Optimization | Checksum: db6f128b

Time (s): cpu = 00:03:51 ; elapsed = 00:01:42 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1977 ; free virtual = 4267
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1976 ; free virtual = 4267

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16a9a8d84

Time (s): cpu = 00:03:53 ; elapsed = 00:01:44 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4270

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16a9a8d84

Time (s): cpu = 00:03:53 ; elapsed = 00:01:44 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271
Phase 4.3 Placer Reporting | Checksum: 16a9a8d84

Time (s): cpu = 00:03:53 ; elapsed = 00:01:44 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271

Time (s): cpu = 00:03:53 ; elapsed = 00:01:44 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 233144027

Time (s): cpu = 00:03:54 ; elapsed = 00:01:45 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271
Ending Placer Task | Checksum: 1e2f7b42e

Time (s): cpu = 00:03:54 ; elapsed = 00:01:45 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1980 ; free virtual = 4271
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:03 ; elapsed = 00:01:47 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2059 ; free virtual = 4350
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1975 ; free virtual = 4329
INFO: [Common 17-1381] The checkpoint '/media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2039 ; free virtual = 4350
INFO: [runtcl-4] Executing : report_io -file kv260_phigent_heimdallr_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2021 ; free virtual = 4332
INFO: [runtcl-4] Executing : report_utilization -file kv260_phigent_heimdallr_wrapper_utilization_placed.rpt -pb kv260_phigent_heimdallr_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kv260_phigent_heimdallr_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 2037 ; free virtual = 4349
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1911 ; free virtual = 4287
INFO: [Common 17-1381] The checkpoint '/media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1975 ; free virtual = 4307
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7a670d2b ConstDB: 0 ShapeSum: d9652c0a RouteDB: 8f2b7af9

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1849 ; free virtual = 4186
Phase 1 Build RT Design | Checksum: a9c89961

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1847 ; free virtual = 4184
Post Restoration Checksum: NetGraph: 1cb3b520 NumContArr: d2428153 Constraints: 881fbf2d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17715f5a0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1791 ; free virtual = 4129

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17715f5a0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 4918.004 ; gain = 0.000 ; free physical = 1791 ; free virtual = 4129

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 177d73433

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 4921.297 ; gain = 3.293 ; free physical = 1776 ; free virtual = 4114

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19b1bd595

Time (s): cpu = 00:00:58 ; elapsed = 00:00:17 . Memory (MB): peak = 4921.297 ; gain = 3.293 ; free physical = 1769 ; free virtual = 4107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.565  | TNS=0.000  | WHS=-0.071 | THS=-32.691|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12612b6f8

Time (s): cpu = 00:01:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4921.297 ; gain = 3.293 ; free physical = 1750 ; free virtual = 4088
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.565  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 16fbb877b

Time (s): cpu = 00:01:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4921.297 ; gain = 3.293 ; free physical = 1745 ; free virtual = 4086
Phase 2 Router Initialization | Checksum: 244db0fa2

Time (s): cpu = 00:01:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4921.297 ; gain = 3.293 ; free physical = 1745 ; free virtual = 4086

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45877
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40634
  Number of Partially Routed Nets     = 5243
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 244db0fa2

Time (s): cpu = 00:01:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4930.570 ; gain = 12.566 ; free physical = 1745 ; free virtual = 4086
Phase 3 Initial Routing | Checksum: 166bc0358

Time (s): cpu = 00:01:59 ; elapsed = 00:00:33 . Memory (MB): peak = 4930.570 ; gain = 12.566 ; free physical = 1711 ; free virtual = 4054

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6117
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.202  | TNS=0.000  | WHS=-0.060 | THS=-0.499 |

Phase 4.1 Global Iteration 0 | Checksum: 14683654c

Time (s): cpu = 00:03:22 ; elapsed = 00:01:00 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1670 ; free virtual = 4084

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.202  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15f42a3b1

Time (s): cpu = 00:03:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1669 ; free virtual = 4083
Phase 4 Rip-up And Reroute | Checksum: 15f42a3b1

Time (s): cpu = 00:03:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1669 ; free virtual = 4083

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ab0f1813

Time (s): cpu = 00:03:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1671 ; free virtual = 4085

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ab0f1813

Time (s): cpu = 00:03:29 ; elapsed = 00:01:03 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1671 ; free virtual = 4085
Phase 5 Delay and Skew Optimization | Checksum: 1ab0f1813

Time (s): cpu = 00:03:29 ; elapsed = 00:01:04 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1671 ; free virtual = 4085

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26a92755f

Time (s): cpu = 00:03:41 ; elapsed = 00:01:07 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1682 ; free virtual = 4081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.202  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d1dac4e

Time (s): cpu = 00:03:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1682 ; free virtual = 4080
Phase 6 Post Hold Fix | Checksum: 19d1dac4e

Time (s): cpu = 00:03:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1682 ; free virtual = 4080

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.25815 %
  Global Horizontal Routing Utilization  = 5.05829 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 235dbd4b5

Time (s): cpu = 00:03:43 ; elapsed = 00:01:08 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1683 ; free virtual = 4081

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235dbd4b5

Time (s): cpu = 00:03:43 ; elapsed = 00:01:08 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1682 ; free virtual = 4080

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 235dbd4b5

Time (s): cpu = 00:03:46 ; elapsed = 00:01:11 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1682 ; free virtual = 4080

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 235dbd4b5

Time (s): cpu = 00:03:47 ; elapsed = 00:01:11 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1683 ; free virtual = 4082

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.202  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 235dbd4b5

Time (s): cpu = 00:03:51 ; elapsed = 00:01:12 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1684 ; free virtual = 4082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:51 ; elapsed = 00:01:12 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1764 ; free virtual = 4162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:07 ; elapsed = 00:01:16 . Memory (MB): peak = 4962.586 ; gain = 44.582 ; free physical = 1764 ; free virtual = 4162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4962.586 ; gain = 0.000 ; free physical = 1636 ; free virtual = 4134
INFO: [Common 17-1381] The checkpoint '/media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4962.586 ; gain = 0.000 ; free physical = 1688 ; free virtual = 4146
INFO: [runtcl-4] Executing : report_drc -file kv260_phigent_heimdallr_wrapper_drc_routed.rpt -pb kv260_phigent_heimdallr_wrapper_drc_routed.pb -rpx kv260_phigent_heimdallr_wrapper_drc_routed.rpx
Command: report_drc -file kv260_phigent_heimdallr_wrapper_drc_routed.rpt -pb kv260_phigent_heimdallr_wrapper_drc_routed.pb -rpx kv260_phigent_heimdallr_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:45 ; elapsed = 00:00:09 . Memory (MB): peak = 4969.523 ; gain = 6.938 ; free physical = 1614 ; free virtual = 4078
INFO: [runtcl-4] Executing : report_methodology -file kv260_phigent_heimdallr_wrapper_methodology_drc_routed.rpt -pb kv260_phigent_heimdallr_wrapper_methodology_drc_routed.pb -rpx kv260_phigent_heimdallr_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kv260_phigent_heimdallr_wrapper_methodology_drc_routed.rpt -pb kv260_phigent_heimdallr_wrapper_methodology_drc_routed.pb -rpx kv260_phigent_heimdallr_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/kv260_phigent_heimdallr_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 4969.523 ; gain = 0.000 ; free physical = 1667 ; free virtual = 4116
INFO: [runtcl-4] Executing : report_power -file kv260_phigent_heimdallr_wrapper_power_routed.rpt -pb kv260_phigent_heimdallr_wrapper_power_summary_routed.pb -rpx kv260_phigent_heimdallr_wrapper_power_routed.rpx
Command: report_power -file kv260_phigent_heimdallr_wrapper_power_routed.rpt -pb kv260_phigent_heimdallr_wrapper_power_summary_routed.pb -rpx kv260_phigent_heimdallr_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCVCUINT for the family zynquplus. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
181 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 5017.559 ; gain = 48.035 ; free physical = 1567 ; free virtual = 4037
INFO: [runtcl-4] Executing : report_route_status -file kv260_phigent_heimdallr_wrapper_route_status.rpt -pb kv260_phigent_heimdallr_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kv260_phigent_heimdallr_wrapper_timing_summary_routed.rpt -pb kv260_phigent_heimdallr_wrapper_timing_summary_routed.pb -rpx kv260_phigent_heimdallr_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kv260_phigent_heimdallr_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kv260_phigent_heimdallr_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kv260_phigent_heimdallr_wrapper_bus_skew_routed.rpt -pb kv260_phigent_heimdallr_wrapper_bus_skew_routed.pb -rpx kv260_phigent_heimdallr_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to ultra. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <kv260_phigent_heimdallr_i/capture_pipeline_1/axis_data_fifo_cap/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kv260_phigent_heimdallr_i/capture_pipeline_1/axis_data_fifo_cap>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.ycomp_odd/fifo_ycomp/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <kv260_phigent_heimdallr_i/capture_pipeline_0/axis_data_fifo_cap/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kv260_phigent_heimdallr_i/capture_pipeline_0/axis_data_fifo_cap>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force kv260_phigent_heimdallr_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg input kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP kv260_phigent_heimdallr_i/capture_pipeline_1/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg input kv260_phigent_heimdallr_i/capture_pipeline_1/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 24 net(s) have no routable loads. The problem bus(es) and/or net(s) are kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/fifo_rd_rst_t2, kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/shutdown_i[3:0], kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/shutdown_i[3:0], kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/syndrome_code[6]... and (the first 15 of 18 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kv260_phigent_heimdallr_wrapper.bit...
Writing bitstream ./kv260_phigent_heimdallr_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/liyunzhi/workspace/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec 20 23:37:59 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 5219.359 ; gain = 201.801 ; free physical = 1470 ; free virtual = 3967
INFO: [Common 17-206] Exiting Vivado at Mon Dec 20 23:37:59 2021...
