Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <pll_example> not found while processing module instance <clock_gen> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
ERROR: [VRFC 10-2063] Module <SEG7_LUT> not found while processing module instance <segL> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v:129]
ERROR: [VRFC 10-2063] Module <async_receiver> not found while processing module instance <ext_uart_r> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
ERROR: [VRFC 10-2063] Module <async_transmitter> not found while processing module instance <ext_uart_t> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v:178]
ERROR: [VRFC 10-2063] Module <vga> not found while processing module instance <vga800x600at75> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v:193]
ERROR: [VRFC 10-2063] Module <clock> not found while processing module instance <osc> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/tb.sv:94]
ERROR: [VRFC 10-2063] Module <sram_model> not found while processing module instance <base1> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/tb.sv:98]
ERROR: [VRFC 10-2063] Module <x28fxxxp30> not found while processing module instance <flash> [C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/tb.sv:130]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
