{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493973073190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493973073190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 16:31:13 2017 " "Processing started: Fri May 05 16:31:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493973073190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493973073190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifi_ip -c fifi_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifi_ip -c fifi_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493973073190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493973073378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/fifo_256_8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/fifo_256_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_256_8 " "Found entity 1: fifo_256_8" {  } { { "ipcore_dir/fifo_256_8.v" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/fifo_ip/design/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/fifo_ip/design/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493973073437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_256_8 fifo_256_8:fifo_256_8_inst " "Elaborating entity \"fifo_256_8\" for hierarchy \"fifo_256_8:fifo_256_8_inst\"" {  } { { "../design/fifo.v" "fifo_256_8_inst" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore_dir/fifo_256_8.v" "dcfifo_component" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore_dir/fifo_256_8.v" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073505 ""}  } { { "ipcore_dir/fifo_256_8.v" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493973073505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_iif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_iif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_iif1 " "Found entity 1: dcfifo_iif1" {  } { { "db/dcfifo_iif1.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_iif1 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated " "Elaborating entity \"dcfifo_iif1\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/a_graycounter_rn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "rdptr_g1p" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/a_graycounter_n5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_iif1.tdf" "wrptr_g1p" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_at01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_at01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_at01 " "Found entity 1: altsyncram_at01" {  } { { "db/altsyncram_at01.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/altsyncram_at01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_at01 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_at01:fifo_ram " "Elaborating entity \"altsyncram_at01\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|altsyncram_at01:fifo_ram\"" {  } { { "db/dcfifo_iif1.tdf" "fifo_ram" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_36d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_36d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\"" {  } { { "db/dcfifo_iif1.tdf" "rs_dgwp" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_36d:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe12" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_36d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_46d " "Found entity 1: alt_synch_pipe_46d" {  } { { "db/alt_synch_pipe_46d.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_46d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_46d fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_46d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_46d\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\"" {  } { { "db/dcfifo_iif1.tdf" "ws_dgrp" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|alt_synch_pipe_46d:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_46d.tdf" "dffpipe15" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_46d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493973073829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493973073829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo_256_8:fifo_256_8_inst\|dcfifo:dcfifo_component\|dcfifo_iif1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_iif1.tdf" "rdempty_eq_comp" { Text "E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493973073830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493973074263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493973074427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493973074633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[1\] " "No output dependent on input pin \"w_clk\[1\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[2\] " "No output dependent on input pin \"w_clk\[2\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[3\] " "No output dependent on input pin \"w_clk\[3\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[4\] " "No output dependent on input pin \"w_clk\[4\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[5\] " "No output dependent on input pin \"w_clk\[5\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[6\] " "No output dependent on input pin \"w_clk\[6\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_clk\[7\] " "No output dependent on input pin \"w_clk\[7\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|w_clk[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[1\] " "No output dependent on input pin \"r_clk\[1\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[2\] " "No output dependent on input pin \"r_clk\[2\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[3\] " "No output dependent on input pin \"r_clk\[3\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[4\] " "No output dependent on input pin \"r_clk\[4\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[5\] " "No output dependent on input pin \"r_clk\[5\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[6\] " "No output dependent on input pin \"r_clk\[6\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_clk\[7\] " "No output dependent on input pin \"r_clk\[7\]\"" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/FIFO_IP/design/fifo.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493973074667 "|fifo|r_clk[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493973074667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493973074668 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493973074668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493973074668 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493973074668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493973074668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493973074680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 16:31:14 2017 " "Processing ended: Fri May 05 16:31:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493973074680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493973074680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493973074680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493973074680 ""}
