#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1998600 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x19d5680_0 .var "Clk", 0 0;
v0x19cedd0_0 .var "Reset", 0 0;
v0x19d5860_0 .var "Start", 0 0;
v0x19d5930_0 .var/i "counter", 31 0;
v0x19d59b0_0 .var/i "flush", 31 0;
v0x19d5a30_0 .var/i "i", 31 0;
v0x19d5ad0_0 .var/i "outfile", 31 0;
v0x19d5b70_0 .var/i "stall", 31 0;
S_0x1992950 .scope module, "CPU" "CPU" 2 13, 3 1, S_0x1998600;
 .timescale 0 0;
v0x19d4ea0_0 .net "ALU_result", 31 0, v0x19ca5b0_0; 1 drivers
v0x19d4f20_0 .net "RTdata", 31 0, v0x19cd0f0_0; 1 drivers
v0x19d4fa0_0 .net *"_s6", 30 0, L_0x19d7d90; 1 drivers
v0x19d5020_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x19d50d0_0 .net "branch", 0 0, v0x19ca780_0; 1 drivers
v0x19d5150_0 .net "clk_i", 0 0, v0x19d5680_0; 1 drivers
v0x19d51d0_0 .net "imm", 31 0, v0x19cd540_0; 1 drivers
v0x19d52a0_0 .net "inst", 31 0, v0x19cdc70_0; 1 drivers
v0x19d5370_0 .net "inst_addr", 31 0, v0x19d2b10_0; 1 drivers
v0x19d5480_0 .net "rst_i", 0 0, v0x19cedd0_0; 1 drivers
v0x19d5500_0 .net "start_i", 0 0, v0x19d5860_0; 1 drivers
v0x19d5580_0 .net "taken", 0 0, v0x19d22b0_0; 1 drivers
v0x19d5600_0 .net "zero", 0 0, v0x19cb720_0; 1 drivers
L_0x19d7980 .part v0x19cdc70_0, 0, 7;
L_0x19d7d90 .part v0x19cd540_0, 0, 31;
L_0x19d7e70 .concat [ 1 31 0 0], C4<0>, L_0x19d7d90;
L_0x19d89d0 .part v0x19cdc70_0, 15, 5;
L_0x19d8ac0 .part v0x19cdc70_0, 20, 5;
L_0x19db440 .part v0x19cdc70_0, 15, 5;
L_0x19db5f0 .part v0x19cdc70_0, 20, 5;
L_0x19db690 .part v0x19cdc70_0, 7, 5;
S_0x19d30d0 .scope module, "Control" "Control" 3 22, 4 1, S_0x1992950;
 .timescale 0 0;
L_0x19d5f40 .functor OR 1, L_0x19d5cd0, L_0x19d5e00, C4<0>, C4<0>;
L_0x19d6170 .functor OR 1, L_0x19d5f40, L_0x19d6080, C4<0>, C4<0>;
L_0x19d6aa0 .functor OR 1, L_0x19d7150, L_0x19d7310, C4<0>, C4<0>;
L_0x19d7650 .functor OR 1, L_0x19d6aa0, L_0x19d7560, C4<0>, C4<0>;
v0x19d31f0_0 .net "ALUOp_o", 1 0, v0x19d32c0_0; 1 drivers
v0x19d32c0_0 .var "ALUOp_reg", 1 0;
v0x19d3340_0 .net "ALUSrc_o", 0 0, L_0x19d62f0; 1 drivers
v0x19d33f0_0 .net "Branch_o", 0 0, L_0x19d6750; 1 drivers
v0x19d34d0_0 .net "MemRead_o", 0 0, L_0x19d6b40; 1 drivers
v0x19d3580_0 .net "MemWrite_o", 0 0, L_0x19d6f80; 1 drivers
v0x19d3640_0 .net "MemtoReg_o", 0 0, v0x19d36f0_0; 1 drivers
v0x19d36f0_0 .var "MemtoReg_reg", 0 0;
v0x19d37c0_0 .net "Op_i", 6 0, L_0x19d7980; 1 drivers
v0x19d3840_0 .net "RegWrite_o", 0 0, L_0x19d7790; 1 drivers
v0x19d3950_0 .net *"_s10", 0 0, L_0x19d5f40; 1 drivers
v0x19d39d0_0 .net *"_s12", 6 0, C4<0100011>; 1 drivers
v0x19d3a50_0 .net *"_s14", 0 0, L_0x19d6080; 1 drivers
v0x19d3ad0_0 .net *"_s16", 0 0, L_0x19d6170; 1 drivers
v0x19d3bd0_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x19d3c50_0 .net *"_s2", 6 0, C4<0010011>; 1 drivers
v0x19d3b50_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x19d3da0_0 .net *"_s24", 6 0, C4<1100011>; 1 drivers
v0x19d3ec0_0 .net *"_s26", 0 0, L_0x19d6550; 1 drivers
v0x19d3f40_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x19d3e20_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x19d4070_0 .net *"_s34", 6 0, C4<0000011>; 1 drivers
v0x19d3fc0_0 .net *"_s36", 0 0, L_0x19d6970; 1 drivers
v0x19d41b0_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x19d4110_0 .net *"_s4", 0 0, L_0x19d5cd0; 1 drivers
v0x19d4300_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x19d4250_0 .net *"_s44", 6 0, C4<0100011>; 1 drivers
v0x19d4460_0 .net *"_s46", 0 0, L_0x19d6d90; 1 drivers
v0x19d43a0_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x19d45d0_0 .net *"_s50", 0 0, C4<0>; 1 drivers
v0x19d44e0_0 .net *"_s54", 6 0, C4<0110011>; 1 drivers
v0x19d4750_0 .net *"_s56", 0 0, L_0x19d7150; 1 drivers
v0x19d4650_0 .net *"_s58", 6 0, C4<0010011>; 1 drivers
v0x19d48e0_0 .net *"_s6", 6 0, C4<0000011>; 1 drivers
v0x19d47d0_0 .net *"_s60", 0 0, L_0x19d7310; 1 drivers
v0x19d4a80_0 .net *"_s62", 0 0, L_0x19d6aa0; 1 drivers
v0x19d4960_0 .net *"_s64", 6 0, C4<0000011>; 1 drivers
v0x19d4a00_0 .net *"_s66", 0 0, L_0x19d7560; 1 drivers
v0x19d4c40_0 .net *"_s68", 0 0, L_0x19d7650; 1 drivers
v0x19d4cc0_0 .net *"_s70", 0 0, C4<1>; 1 drivers
v0x19d4b00_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x19d4ba0_0 .net *"_s8", 0 0, L_0x19d5e00; 1 drivers
E_0x19d31c0 .event edge, v0x19d37c0_0;
L_0x19d5cd0 .cmp/eq 7, L_0x19d7980, C4<0010011>;
L_0x19d5e00 .cmp/eq 7, L_0x19d7980, C4<0000011>;
L_0x19d6080 .cmp/eq 7, L_0x19d7980, C4<0100011>;
L_0x19d62f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d6170, C4<>;
L_0x19d6550 .cmp/eq 7, L_0x19d7980, C4<1100011>;
L_0x19d6750 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d6550, C4<>;
L_0x19d6970 .cmp/eq 7, L_0x19d7980, C4<0000011>;
L_0x19d6b40 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d6970, C4<>;
L_0x19d6d90 .cmp/eq 7, L_0x19d7980, C4<0100011>;
L_0x19d6f80 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d6d90, C4<>;
L_0x19d7150 .cmp/eq 7, L_0x19d7980, C4<0110011>;
L_0x19d7310 .cmp/eq 7, L_0x19d7980, C4<0010011>;
L_0x19d7560 .cmp/eq 7, L_0x19d7980, C4<0000011>;
L_0x19d7790 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d7650, C4<>;
S_0x19d2cc0 .scope module, "ALU_Control" "ALU_Control" 3 34, 5 1, S_0x1992950;
 .timescale 0 0;
v0x19d2e20_0 .net "ALUCtrl_o", 3 0, v0x19d2ef0_0; 1 drivers
v0x19d2ef0_0 .var "ALUCtrl_reg", 3 0;
v0x19d2f70_0 .net "ALUOp_i", 1 0, v0x19cbb80_0; 1 drivers
v0x19d3020_0 .net "funct_i", 31 0, v0x19cd4a0_0; 1 drivers
E_0x19d2db0 .event edge, v0x19cbb00_0, v0x19cd400_0;
S_0x19d28a0 .scope module, "PC" "PC" 3 41, 6 1, S_0x1992950;
 .timescale 0 0;
v0x19d29c0_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19d2a60_0 .net "pc_i", 31 0, L_0x19d80f0; 1 drivers
v0x19d2b10_0 .var "pc_o", 31 0;
v0x19d2b90_0 .alias "rst_i", 0 0, v0x19d5480_0;
v0x19d2c40_0 .alias "start_i", 0 0, v0x19d5500_0;
E_0x19d2990/0 .event negedge, v0x19d2b90_0;
E_0x19d2990/1 .event posedge, v0x19ca0c0_0;
E_0x19d2990 .event/or E_0x19d2990/0, E_0x19d2990/1;
S_0x19d2630 .scope module, "Add_PC" "Adder" 3 50, 7 1, S_0x1992950;
 .timescale 0 0;
v0x19d2720_0 .alias "data1_i", 31 0, v0x19d5370_0;
v0x19d27a0_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x19d2820_0 .net "data_o", 31 0, L_0x19d7b10; 1 drivers
L_0x19d7b10 .arith/sum 32, v0x19d2b10_0, C4<00000000000000000000000000000100>;
S_0x19d2360 .scope module, "Add_PC_branch" "Adder" 3 57, 7 1, S_0x1992950;
 .timescale 0 0;
v0x19d2450_0 .net "data1_i", 31 0, v0x19cc5d0_0; 1 drivers
v0x19d2500_0 .net "data2_i", 31 0, L_0x19d7e70; 1 drivers
v0x19d2580_0 .net "data_o", 31 0, L_0x19d7c50; 1 drivers
L_0x19d7c50 .arith/sum 32, v0x19cc5d0_0, L_0x19d7e70;
S_0x19d2000 .scope module, "And" "And" 3 64, 8 1, S_0x1992950;
 .timescale 0 0;
v0x19d2130_0 .alias "data1_i", 0 0, v0x19d50d0_0;
v0x19d2200_0 .alias "data2_i", 0 0, v0x19d5600_0;
v0x19d22b0_0 .var "data_o", 0 0;
E_0x19d1e60 .event edge, v0x19cb810_0, v0x19ca6e0_0;
S_0x19d1b30 .scope module, "MUX_PC" "MUX32" 3 71, 9 1, S_0x1992950;
 .timescale 0 0;
L_0x19d8040 .functor XNOR 1, v0x19d22b0_0, C4<0>, C4<0>, C4<0>;
v0x19d1c20_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x19d1ca0_0 .net *"_s2", 0 0, L_0x19d8040; 1 drivers
v0x19d1d40_0 .alias "data1_i", 31 0, v0x19d2820_0;
v0x19d1de0_0 .net "data2_i", 31 0, v0x19cb6a0_0; 1 drivers
v0x19d1ec0_0 .alias "data_o", 31 0, v0x19d2a60_0;
v0x19d1f40_0 .alias "select_i", 0 0, v0x19d5580_0;
L_0x19d80f0 .functor MUXZ 32, v0x19cb6a0_0, L_0x19d7b10, L_0x19d8040, C4<>;
S_0x19d1620 .scope module, "Instruction_Memory" "Instruction_Memory" 3 79, 10 1, S_0x1992950;
 .timescale 0 0;
L_0x19d8590 .functor BUFZ 32, L_0x19d8280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x19d1710_0 .net *"_s0", 31 0, L_0x19d8280; 1 drivers
v0x19d1790_0 .net *"_s2", 31 0, L_0x19d8400; 1 drivers
v0x19d1830_0 .net *"_s4", 29 0, L_0x19d8320; 1 drivers
v0x19d18d0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x19d1980_0 .alias "addr_i", 31 0, v0x19d5370_0;
v0x19d1a30_0 .net "instr_o", 31 0, L_0x19d8590; 1 drivers
v0x19d1ab0 .array "memory", 255 0, 31 0;
L_0x19d8280 .array/port v0x19d1ab0, L_0x19d8400;
L_0x19d8320 .part v0x19d2b10_0, 2, 30;
L_0x19d8400 .concat [ 30 2 0 0], L_0x19d8320, C4<00>;
S_0x19d0e70 .scope module, "Registers" "Registers" 3 85, 11 1, S_0x1992950;
 .timescale 0 0;
L_0x19d8730 .functor BUFZ 32, L_0x19d8690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x19d88d0 .functor BUFZ 32, L_0x19d8830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x19d0f60_0 .net "RDaddr_i", 4 0, v0x19c9d90_0; 1 drivers
v0x19d1000_0 .net "RDdata_i", 31 0, L_0x19da780; 1 drivers
v0x19d10b0_0 .net "RSaddr_i", 4 0, L_0x19d89d0; 1 drivers
v0x19d1130_0 .net "RSdata_o", 31 0, L_0x19d8730; 1 drivers
v0x19d1210_0 .net "RTaddr_i", 4 0, L_0x19d8ac0; 1 drivers
v0x19d1290_0 .net "RTdata_o", 31 0, L_0x19d88d0; 1 drivers
v0x19d1310_0 .net "RegWrite_i", 0 0, v0x19c9fd0_0; 1 drivers
v0x19d13c0_0 .net *"_s0", 31 0, L_0x19d8690; 1 drivers
v0x19d1440_0 .net *"_s4", 31 0, L_0x19d8830; 1 drivers
v0x19d14c0_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19d15a0 .array "register", 31 0, 31 0;
L_0x19d8690 .array/port v0x19d15a0, L_0x19d89d0;
L_0x19d8830 .array/port v0x19d15a0, L_0x19d8ac0;
S_0x19d0640 .scope module, "Sign_Extend" "Sign_Extend" 3 97, 12 1, S_0x1992950;
 .timescale 0 0;
L_0x19d8ca0 .functor BUFZ 12, v0x19d0d90_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x19d8f20 .functor XNOR 1, L_0x19d8df0, C4<0>, C4<0>, C4<0>;
v0x19d0760_0 .net *"_s10", 0 0, L_0x19d8f20; 1 drivers
v0x19d07e0_0 .net *"_s12", 19 0, C4<00000000000000000000>; 1 drivers
v0x19d0880_0 .net *"_s14", 19 0, C4<00000000000000000001>; 1 drivers
v0x19d0920_0 .net *"_s16", 19 0, L_0x19d3cd0; 1 drivers
v0x19d09d0_0 .net *"_s3", 11 0, L_0x19d8ca0; 1 drivers
v0x19d0a70_0 .net *"_s7", 0 0, L_0x19d8df0; 1 drivers
v0x19d0b50_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x19d0bf0_0 .alias "data_i", 31 0, v0x19d52a0_0;
RS_0x7f68adfa0f78 .resolv tri, L_0x19d8bb0, L_0x19d8d50, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x19d0d10_0 .net8 "data_o", 31 0, RS_0x7f68adfa0f78; 2 drivers
v0x19d0d90_0 .var "imm_reg", 11 0;
E_0x19d0730 .event edge, v0x19cd5e0_0;
L_0x19d8bb0 .part/pv L_0x19d8ca0, 0, 12, 32;
L_0x19d8d50 .part/pv L_0x19d3cd0, 12, 20, 32;
L_0x19d8df0 .part v0x19d0d90_0, 11, 1;
L_0x19d3cd0 .functor MUXZ 20, C4<00000000000000000001>, C4<00000000000000000000>, L_0x19d8f20, C4<>;
S_0x19d0180 .scope module, "MUX_ALUSrc" "MUX32" 3 103, 9 1, S_0x1992950;
 .timescale 0 0;
L_0x19d9300 .functor XNOR 1, v0x19cbd70_0, C4<0>, C4<0>, C4<0>;
v0x19d0270_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x19d0330_0 .net *"_s2", 0 0, L_0x19d9300; 1 drivers
v0x19d03d0_0 .alias "data1_i", 31 0, v0x19d4f20_0;
v0x19d0450_0 .alias "data2_i", 31 0, v0x19d51d0_0;
v0x19d04d0_0 .net "data_o", 31 0, L_0x19d9400; 1 drivers
v0x19d0580_0 .net "select_i", 0 0, v0x19cbd70_0; 1 drivers
L_0x19d9400 .functor MUXZ 32, v0x19cd540_0, v0x19cd0f0_0, L_0x19d9300, C4<>;
S_0x19cfc10 .scope module, "MUX_ALU_data1" "MUX3" 3 111, 13 1, S_0x1992950;
 .timescale 0 0;
v0x19cfd50_0 .net "data1_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cfe10_0 .net "data2_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cfeb0_0 .net "data3_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cff50_0 .net "data_o", 31 0, v0x19d0000_0; 1 drivers
v0x19d0000_0 .var "data_reg", 31 0;
v0x19d00a0_0 .net "select_i", 1 0, C4<zz>; 0 drivers
E_0x19cfaa0 .event edge, v0x19d00a0_0, v0x19cfeb0_0, v0x19cfe10_0, v0x19cfd50_0;
S_0x19cf6b0 .scope module, "MUX_ALU_data2" "MUX3" 3 120, 13 1, S_0x1992950;
 .timescale 0 0;
v0x19cf820_0 .net "data1_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cf8e0_0 .net "data2_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cf980_0 .net "data3_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x19cfa20_0 .net "data_o", 31 0, v0x19cfad0_0; 1 drivers
v0x19cfad0_0 .var "data_reg", 31 0;
v0x19cfb70_0 .net "select_i", 1 0, C4<zz>; 0 drivers
E_0x19cf7a0 .event edge, v0x19cfb70_0, v0x19cf980_0, v0x19cf8e0_0, v0x19cf820_0;
S_0x19cef80 .scope module, "ALU" "ALU" 3 129, 14 1, S_0x1992950;
 .timescale 0 0;
L_0x19d9720 .functor BUFZ 32, v0x19cf630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x19cf0a0_0 .alias "ALUCtrl_i", 3 0, v0x19d2e20_0;
v0x19cf160_0 .net "Zero_o", 0 0, L_0x19d97c0; 1 drivers
v0x19cf210_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x19cf290_0 .net *"_s4", 0 0, L_0x19d90a0; 1 drivers
v0x19cf340_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x19cf3e0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x19cf480_0 .net "data1_i", 31 0, v0x19ccd50_0; 1 drivers
v0x19cf500_0 .alias "data2_i", 31 0, v0x19d04d0_0;
v0x19cf580_0 .net "data_o", 31 0, L_0x19d9720; 1 drivers
v0x19cf630_0 .var "data_reg", 31 0;
E_0x19cf070 .event edge, v0x19cf0a0_0, v0x19cf500_0, v0x19ccb00_0;
L_0x19d90a0 .cmp/eq 32, v0x19cf630_0, C4<00000000000000000000000000000000>;
L_0x19d97c0 .functor MUXZ 1, C4<0>, C4<1>, L_0x19d90a0, C4<>;
S_0x19ce1d0 .scope module, "Data_Memory" "Data_Memory" 3 138, 15 1, S_0x1992950;
 .timescale 0 0;
L_0x19d9b70 .functor XNOR 1, v0x19ca9f0_0, C4<1>, C4<0>, C4<0>;
L_0x19d9940 .functor XNOR 1, L_0x19d9da0, C4<0>, C4<0>, C4<0>;
v0x19ce2c0_0 .net "MemRead_i", 0 0, v0x19ca9f0_0; 1 drivers
v0x19ce370_0 .net "MemWrite_i", 0 0, v0x19cabd0_0; 1 drivers
v0x19ce420_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x19ce4a0_0 .net *"_s10", 0 0, L_0x19d9940; 1 drivers
v0x19ce550_0 .net *"_s12", 23 0, C4<000000000000000000000000>; 1 drivers
v0x19ce5d0_0 .net *"_s14", 23 0, C4<000000000000000000000001>; 1 drivers
v0x19ce690_0 .net *"_s16", 23 0, L_0x19d9e80; 1 drivers
v0x19ce710_0 .net *"_s18", 7 0, L_0x19da1d0; 1 drivers
v0x19ce800_0 .net *"_s2", 0 0, L_0x19d9b70; 1 drivers
v0x19ce8a0_0 .net *"_s20", 31 0, L_0x19da270; 1 drivers
v0x19ce940_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x19ce9e0_0 .net *"_s4", 7 0, L_0x19d9c70; 1 drivers
v0x19cea80_0 .net *"_s7", 0 0, L_0x19d9da0; 1 drivers
v0x19ceb20_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x19cec40_0 .alias "addr_i", 31 0, v0x19d4ea0_0;
v0x19cecc0_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19ceba0_0 .net "data_i", 31 0, v0x19cb090_0; 1 drivers
v0x19cee60_0 .net "data_o", 31 0, L_0x19da3f0; 1 drivers
v0x19ced40 .array "memory", 31 0, 7 0;
L_0x19d9c70 .array/port v0x19ced40, v0x19ca5b0_0;
L_0x19d9da0 .part L_0x19d9c70, 7, 1;
L_0x19d9e80 .functor MUXZ 24, C4<000000000000000000000001>, C4<000000000000000000000000>, L_0x19d9940, C4<>;
L_0x19da1d0 .array/port v0x19ced40, v0x19ca5b0_0;
L_0x19da270 .concat [ 8 24 0 0], L_0x19da1d0, L_0x19d9e80;
L_0x19da3f0 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x19da270, L_0x19d9b70, C4<>;
S_0x19cdcf0 .scope module, "MUX_MemtoReg" "MUX32" 3 148, 9 1, S_0x1992950;
 .timescale 0 0;
L_0x19da010 .functor XNOR 1, v0x19c9bb0_0, C4<0>, C4<0>, C4<0>;
v0x19cdde0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x19cdea0_0 .net *"_s2", 0 0, L_0x19da010; 1 drivers
v0x19cdf40_0 .net "data1_i", 31 0, v0x19c99c0_0; 1 drivers
v0x19cdff0_0 .net "data2_i", 31 0, v0x19ca2c0_0; 1 drivers
v0x19ce0d0_0 .alias "data_o", 31 0, v0x19d1000_0;
v0x19ce150_0 .net "select_i", 0 0, v0x19c9bb0_0; 1 drivers
L_0x19da780 .functor MUXZ 32, v0x19ca2c0_0, v0x19c99c0_0, L_0x19da010, C4<>;
S_0x19cd7e0 .scope module, "IF_ID" "IF_ID" 3 156, 16 1, S_0x1992950;
 .timescale 0 0;
v0x19cd8d0_0 .alias "PC_i", 31 0, v0x19d5370_0;
v0x19cd990_0 .net "PC_o", 31 0, v0x19cda40_0; 1 drivers
v0x19cda40_0 .var "PC_reg", 31 0;
v0x19cdac0_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19cdb70_0 .alias "inst_i", 31 0, v0x19d1a30_0;
v0x19cdbf0_0 .alias "inst_o", 31 0, v0x19d52a0_0;
v0x19cdc70_0 .var "inst_reg", 31 0;
S_0x19cb990 .scope module, "ID_EX" "ID_EX" 3 165, 17 1, S_0x1992950;
 .timescale 0 0;
v0x19cba80_0 .alias "ALUOp_i", 1 0, v0x19d31f0_0;
v0x19cbb00_0 .alias "ALUOp_o", 1 0, v0x19d2f70_0;
v0x19cbb80_0 .var "ALUOp_reg", 1 0;
v0x19cbc20_0 .alias "ALUSrc_i", 0 0, v0x19d3340_0;
v0x19cbcd0_0 .alias "ALUSrc_o", 0 0, v0x19d0580_0;
v0x19cbd70_0 .var "ALUSrc_reg", 0 0;
v0x19cbe10_0 .alias "Branch_i", 0 0, v0x19d33f0_0;
v0x19cbeb0_0 .net "Branch_o", 0 0, v0x19cbf30_0; 1 drivers
v0x19cbf30_0 .var "Branch_reg", 0 0;
v0x19cbfb0_0 .alias "MemRead_i", 0 0, v0x19d34d0_0;
v0x19cc050_0 .net "MemRead_o", 0 0, v0x19cc100_0; 1 drivers
v0x19cc100_0 .var "MemRead_reg", 0 0;
v0x19cc180_0 .alias "MemWrite_i", 0 0, v0x19d3580_0;
v0x19cc220_0 .net "MemWrite_o", 0 0, v0x19cc350_0; 1 drivers
v0x19cc350_0 .var "MemWrite_reg", 0 0;
v0x19cc3d0_0 .alias "MemtoReg_i", 0 0, v0x19d3640_0;
v0x19cc2a0_0 .net "MemtoReg_o", 0 0, v0x19cc530_0; 1 drivers
v0x19cc530_0 .var "MemtoReg_reg", 0 0;
v0x19cc450_0 .alias "PC_i", 31 0, v0x19cd990_0;
v0x19cc670_0 .alias "PC_o", 31 0, v0x19d2450_0;
v0x19cc5d0_0 .var "PC_reg", 31 0;
v0x19cc7c0_0 .net "RDaddr_i", 4 0, L_0x19db690; 1 drivers
v0x19cc710_0 .net "RDaddr_o", 4 0, v0x19cc930_0; 1 drivers
v0x19cc930_0 .var "RDaddr_reg", 4 0;
v0x19cc840_0 .net "RSaddr_i", 4 0, L_0x19db440; 1 drivers
v0x19cca80_0 .net "RSaddr_o", 4 0, v0x19cc9e0_0; 1 drivers
v0x19cc9e0_0 .var "RSaddr_reg", 4 0;
v0x19ccbe0_0 .alias "RSdata_i", 31 0, v0x19d1130_0;
v0x19ccb00_0 .alias "RSdata_o", 31 0, v0x19cf480_0;
v0x19ccd50_0 .var "RSdata_reg", 31 0;
v0x19ccc60_0 .net "RTaddr_i", 4 0, L_0x19db5f0; 1 drivers
v0x19cced0_0 .net "RTaddr_o", 4 0, v0x19ccdd0_0; 1 drivers
v0x19ccdd0_0 .var "RTaddr_reg", 4 0;
v0x19cce50_0 .alias "RTdata_i", 31 0, v0x19d1290_0;
v0x19cd070_0 .alias "RTdata_o", 31 0, v0x19d4f20_0;
v0x19cd0f0_0 .var "RTdata_reg", 31 0;
v0x19ccf50_0 .alias "RegWrite_i", 0 0, v0x19d3840_0;
v0x19ccff0_0 .net "RegWrite_o", 0 0, v0x19cd2e0_0; 1 drivers
v0x19cd2e0_0 .var "RegWrite_reg", 0 0;
v0x19cd360_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19cd170_0 .alias "imm_i", 31 0, v0x19d0d10_0;
v0x19cd210_0 .alias "imm_o", 31 0, v0x19d51d0_0;
v0x19cd540_0 .var "imm_reg", 31 0;
v0x19cd5e0_0 .alias "inst_i", 31 0, v0x19d52a0_0;
v0x19cd400_0 .alias "inst_o", 31 0, v0x19d3020_0;
v0x19cd4a0_0 .var "inst_reg", 31 0;
S_0x19ca3d0 .scope module, "EX_MEM" "EX_MEM" 3 200, 18 1, S_0x1992950;
 .timescale 0 0;
v0x19ca1c0_0 .alias "ALUResult_i", 31 0, v0x19cf580_0;
v0x19ca500_0 .alias "ALUResult_o", 31 0, v0x19d4ea0_0;
v0x19ca5b0_0 .var "ALUResult_reg", 31 0;
v0x19ca630_0 .alias "Branch_i", 0 0, v0x19cbeb0_0;
v0x19ca6e0_0 .alias "Branch_o", 0 0, v0x19d50d0_0;
v0x19ca780_0 .var "Branch_reg", 0 0;
v0x19ca860_0 .alias "MemRead_i", 0 0, v0x19cc050_0;
v0x19ca900_0 .alias "MemRead_o", 0 0, v0x19ce2c0_0;
v0x19ca9f0_0 .var "MemRead_reg", 0 0;
v0x19caa90_0 .alias "MemWrite_i", 0 0, v0x19cc220_0;
v0x19cab30_0 .alias "MemWrite_o", 0 0, v0x19ce370_0;
v0x19cabd0_0 .var "MemWrite_reg", 0 0;
v0x19cac70_0 .alias "MemtoReg_i", 0 0, v0x19cc2a0_0;
v0x19cad10_0 .net "MemtoReg_o", 0 0, v0x19cae10_0; 1 drivers
v0x19cae10_0 .var "MemtoReg_reg", 0 0;
v0x19cae90_0 .alias "RDaddr_i", 4 0, v0x19cc710_0;
v0x19cad90_0 .net "RDaddr_o", 4 0, v0x19caff0_0; 1 drivers
v0x19caff0_0 .var "RDaddr_reg", 4 0;
v0x19caf10_0 .alias "RTdata_i", 31 0, v0x19d4f20_0;
v0x19cb130_0 .alias "RTdata_o", 31 0, v0x19ceba0_0;
v0x19cb090_0 .var "RTdata_reg", 31 0;
v0x19cb280_0 .alias "RegWrite_i", 0 0, v0x19ccff0_0;
v0x19cb1d0_0 .net "RegWrite_o", 0 0, v0x19cb3f0_0; 1 drivers
v0x19cb3f0_0 .var "RegWrite_reg", 0 0;
v0x19cb300_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19cb540_0 .alias "sum_i", 31 0, v0x19d2580_0;
v0x19cb470_0 .alias "sum_o", 31 0, v0x19d1de0_0;
v0x19cb6a0_0 .var "sum_reg", 31 0;
v0x19cb5c0_0 .alias "zero_i", 0 0, v0x19cf160_0;
v0x19cb810_0 .alias "zero_o", 0 0, v0x19d5600_0;
v0x19cb720_0 .var "zero_reg", 0 0;
S_0x19c9730 .scope module, "MEM_WB" "MEM_WB" 3 225, 19 1, S_0x1992950;
 .timescale 0 0;
v0x19c9860_0 .alias "ALUResult_i", 31 0, v0x19d4ea0_0;
v0x19c9920_0 .alias "ALUResult_o", 31 0, v0x19cdf40_0;
v0x19c99c0_0 .var "ALUResult_reg", 31 0;
v0x19c9a60_0 .alias "MemtoReg_i", 0 0, v0x19cad10_0;
v0x19c9b10_0 .alias "MemtoReg_o", 0 0, v0x19ce150_0;
v0x19c9bb0_0 .var "MemtoReg_reg", 0 0;
v0x19c9c50_0 .alias "RDaddr_i", 4 0, v0x19cad90_0;
v0x19c9cf0_0 .alias "RDaddr_o", 4 0, v0x19d0f60_0;
v0x19c9d90_0 .var "RDaddr_reg", 4 0;
v0x19c9e30_0 .alias "RegWrite_i", 0 0, v0x19cb1d0_0;
v0x19c9f30_0 .alias "RegWrite_o", 0 0, v0x19d1310_0;
v0x19c9fd0_0 .var "RegWrite_reg", 0 0;
v0x19ca0c0_0 .alias "clk_i", 0 0, v0x19d5150_0;
v0x19ca140_0 .alias "mem_i", 31 0, v0x19cee60_0;
v0x19ca240_0 .alias "mem_o", 31 0, v0x19cdff0_0;
v0x19ca2c0_0 .var "mem_reg", 31 0;
E_0x19c9250 .event posedge, v0x19ca0c0_0;
S_0x196d840 .scope module, "Forward" "Forward" 3 240, 20 1, S_0x1992950;
 .timescale 0 0;
v0x1902180_0 .net "EX_MEM_RDaddr_i", 4 0, C4<zzzzz>; 0 drivers
v0x19c9090_0 .net "EX_MEM_RegWrite_i", 0 0, C4<z>; 0 drivers
v0x19c9130_0 .alias "ID_EX_RSaddr_i", 4 0, v0x19cca80_0;
v0x19c91d0_0 .alias "ID_EX_RTaddr_i", 4 0, v0x19cced0_0;
v0x19c9280_0 .net "MEM_WB_RDaddr_i", 4 0, C4<zzzzz>; 0 drivers
v0x19c9320_0 .net "MEM_WB_RegWrite_i", 0 0, C4<z>; 0 drivers
v0x19c9400_0 .net "select1_o", 1 0, v0x19c94a0_0; 1 drivers
v0x19c94a0_0 .var "select1_reg", 1 0;
v0x19c9590_0 .net "select2_o", 1 0, v0x19c9630_0; 1 drivers
v0x19c9630_0 .var "select2_reg", 1 0;
E_0x19945c0/0 .event edge, v0x19c9320_0, v0x19c9090_0, v0x19c9280_0, v0x1902180_0;
E_0x19945c0/1 .event edge, v0x19c91d0_0, v0x19c9130_0;
E_0x19945c0 .event/or E_0x19945c0/0, E_0x19945c0/1;
    .scope S_0x19d30d0;
T_0 ;
    %wait E_0x19d31c0;
    %load/v 8, v0x19d37c0_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 2, 2;
    %set/v v0x19d32c0_0, 8, 2;
    %set/v v0x19d36f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x19d37c0_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x19d32c0_0, 1, 2;
    %set/v v0x19d36f0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x19d37c0_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_0.4, 4;
    %set/v v0x19d32c0_0, 0, 2;
    %set/v v0x19d36f0_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x19d37c0_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_0.6, 4;
    %set/v v0x19d32c0_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x19d37c0_0, 7;
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_0.8, 4;
    %movi 8, 1, 2;
    %set/v v0x19d32c0_0, 8, 2;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x19d2cc0;
T_1 ;
    %wait E_0x19d2db0;
    %load/v 8, v0x19d2f70_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x19d3020_0, 3;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 3;
T_1.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x19d3020_0, 7;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 7;
T_1.7 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 4;
    %set/v v0x19d2ef0_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x19d3020_0, 7;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 7;
T_1.11 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_1.12, 4;
    %movi 8, 6, 4;
    %set/v v0x19d2ef0_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x19d3020_0, 7;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 7;
T_1.15 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_1.16, 4;
    %movi 8, 7, 4;
    %set/v v0x19d2ef0_0, 8, 4;
T_1.16 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x19d3020_0, 3;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 3;
T_1.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_1.20, 4;
    %set/v v0x19d2ef0_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.22, 4;
    %load/x1p 8, v0x19d3020_0, 3;
    %jmp T_1.23;
T_1.22 ;
    %mov 8, 2, 3;
T_1.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_1.24, 4;
    %movi 8, 1, 4;
    %set/v v0x19d2ef0_0, 8, 4;
T_1.24 ;
T_1.21 ;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x19d2f70_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x19d2f70_0, 2;
    %cmpi/u 9, 0, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_1.26, 8;
    %movi 8, 2, 4;
    %set/v v0x19d2ef0_0, 8, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/v 8, v0x19d2f70_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.28, 4;
    %movi 8, 6, 4;
    %set/v v0x19d2ef0_0, 8, 4;
T_1.28 ;
T_1.27 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x19d28a0;
T_2 ;
    %wait E_0x19d2990;
    %load/v 8, v0x19d2b90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19d2b10_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x19d2c40_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x19d2a60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19d2b10_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x19d2b10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19d2b10_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x19d2000;
T_3 ;
    %set/v v0x19d22b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x19d2000;
T_4 ;
    %wait E_0x19d1e60;
    %load/v 8, v0x19d2130_0, 1;
    %load/v 9, v0x19d2200_0, 1;
    %and 8, 9, 1;
    %set/v v0x19d22b0_0, 8, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x19d0e70;
T_5 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19d1310_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x19d1000_0, 32;
    %ix/getv 3, v0x19d0f60_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x19d15a0, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x19d0640;
T_6 ;
    %wait E_0x19d0730;
    %load/v 8, v0x19d0bf0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x19d0bf0_0, 7; Select 7 out of 32 bits
    %mov 16, 0, 1;
    %cmpi/u 9, 11, 8;
    %or 8, 4, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.2, 4;
    %load/x1p 8, v0x19d0bf0_0, 12;
    %jmp T_6.3;
T_6.2 ;
    %mov 8, 2, 12;
T_6.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x19d0d90_0, 8, 12;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x19d0bf0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_6.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 8, v0x19d0bf0_0, 5;
    %jmp T_6.7;
T_6.6 ;
    %mov 8, 2, 5;
T_6.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x19d0d90_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %load/x1p 8, v0x19d0bf0_0, 7;
    %jmp T_6.9;
T_6.8 ;
    %mov 8, 2, 7;
T_6.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x19d0d90_0, 8, 7;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v0x19d0bf0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_6.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.12, 4;
    %load/x1p 8, v0x19d0bf0_0, 4;
    %jmp T_6.13;
T_6.12 ;
    %mov 8, 2, 4;
T_6.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x19d0d90_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.14, 4;
    %load/x1p 8, v0x19d0bf0_0, 6;
    %jmp T_6.15;
T_6.14 ;
    %mov 8, 2, 6;
T_6.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x19d0d90_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.16, 4;
    %load/x1p 8, v0x19d0bf0_0, 1;
    %jmp T_6.17;
T_6.16 ;
    %mov 8, 2, 1;
T_6.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x19d0d90_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.18, 4;
    %load/x1p 8, v0x19d0bf0_0, 1;
    %jmp T_6.19;
T_6.18 ;
    %mov 8, 2, 1;
T_6.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x19d0d90_0, 8, 1;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x19cfc10;
T_7 ;
    %wait E_0x19cfaa0;
    %load/v 8, v0x19d00a0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/v 8, v0x19cfd50_0, 32;
    %set/v v0x19d0000_0, 8, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/v 8, v0x19cfe10_0, 32;
    %set/v v0x19d0000_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x19cfeb0_0, 32;
    %set/v v0x19d0000_0, 8, 32;
    %jmp T_7.3;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x19cf6b0;
T_8 ;
    %wait E_0x19cf7a0;
    %load/v 8, v0x19cfb70_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/v 8, v0x19cf820_0, 32;
    %set/v v0x19cfad0_0, 8, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/v 8, v0x19cf8e0_0, 32;
    %set/v v0x19cfad0_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x19cf980_0, 32;
    %set/v v0x19cfad0_0, 8, 32;
    %jmp T_8.3;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x19cef80;
T_9 ;
    %wait E_0x19cf070;
    %load/v 8, v0x19cf0a0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/v 8, v0x19cf480_0, 32;
    %load/v 40, v0x19cf500_0, 32;
    %add 8, 40, 32;
    %set/v v0x19cf630_0, 8, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/v 8, v0x19cf480_0, 32;
    %load/v 40, v0x19cf500_0, 32;
    %sub 8, 40, 32;
    %set/v v0x19cf630_0, 8, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/v 8, v0x19cf480_0, 32;
    %load/v 40, v0x19cf500_0, 32;
    %mul 8, 40, 32;
    %set/v v0x19cf630_0, 8, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/v 8, v0x19cf480_0, 32;
    %load/v 40, v0x19cf500_0, 32;
    %and 8, 40, 32;
    %set/v v0x19cf630_0, 8, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0x19cf480_0, 32;
    %load/v 40, v0x19cf500_0, 32;
    %or 8, 40, 32;
    %set/v v0x19cf630_0, 8, 32;
    %jmp T_9.5;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x19ce1d0;
T_10 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19ce370_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x19ceba0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x19cec40_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x19ced40, 0, 8;
t_1 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x19cd7e0;
T_11 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19cd8d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cda40_0, 0, 8;
    %load/v 8, v0x19cdb70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cdc70_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x19cb990;
T_12 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19cc450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cc5d0_0, 0, 8;
    %load/v 8, v0x19cd5e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cd4a0_0, 0, 8;
    %load/v 8, v0x19ccbe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19ccd50_0, 0, 8;
    %load/v 8, v0x19cce50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cd0f0_0, 0, 8;
    %load/v 8, v0x19cd170_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cd540_0, 0, 8;
    %load/v 8, v0x19cc840_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x19cc9e0_0, 0, 8;
    %load/v 8, v0x19ccc60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x19ccdd0_0, 0, 8;
    %load/v 8, v0x19cc7c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x19cc930_0, 0, 8;
    %load/v 8, v0x19cba80_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x19cbb80_0, 0, 8;
    %load/v 8, v0x19cbc20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cbd70_0, 0, 8;
    %load/v 8, v0x19cbe10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cbf30_0, 0, 8;
    %load/v 8, v0x19cbfb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cc100_0, 0, 8;
    %load/v 8, v0x19cc180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cc350_0, 0, 8;
    %load/v 8, v0x19ccf50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cd2e0_0, 0, 8;
    %load/v 8, v0x19cc3d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cc530_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x19ca3d0;
T_13 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19cb540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cb6a0_0, 0, 8;
    %load/v 8, v0x19ca1c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19ca5b0_0, 0, 8;
    %load/v 8, v0x19cb5c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cb720_0, 0, 8;
    %load/v 8, v0x19caf10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19cb090_0, 0, 8;
    %load/v 8, v0x19cae90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x19caff0_0, 0, 8;
    %load/v 8, v0x19ca630_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19ca780_0, 0, 8;
    %load/v 8, v0x19ca860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19ca9f0_0, 0, 8;
    %load/v 8, v0x19caa90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cabd0_0, 0, 8;
    %load/v 8, v0x19cb280_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cb3f0_0, 0, 8;
    %load/v 8, v0x19cac70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19cae10_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x19c9730;
T_14 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19ca140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19ca2c0_0, 0, 8;
    %load/v 8, v0x19c9860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19c99c0_0, 0, 8;
    %load/v 8, v0x19c9c50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x19c9d90_0, 0, 8;
    %load/v 8, v0x19c9e30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19c9fd0_0, 0, 8;
    %load/v 8, v0x19c9a60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x19c9bb0_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x196d840;
T_15 ;
    %wait E_0x19945c0;
    %load/v 8, v0x19c9090_0, 1;
    %load/v 9, v0x19c9130_0, 5;
    %load/v 14, v0x1902180_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %movi 8, 2, 2;
    %set/v v0x19c94a0_0, 8, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x19c9320_0, 1;
    %load/v 9, v0x19c9130_0, 5;
    %load/v 14, v0x19c9280_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %movi 8, 1, 2;
    %set/v v0x19c94a0_0, 8, 2;
    %jmp T_15.3;
T_15.2 ;
    %set/v v0x19c94a0_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %load/v 8, v0x19c9090_0, 1;
    %load/v 9, v0x19c91d0_0, 5;
    %load/v 14, v0x1902180_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %movi 8, 2, 2;
    %set/v v0x19c9630_0, 8, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v0x19c9320_0, 1;
    %load/v 9, v0x19c91d0_0, 5;
    %load/v 14, v0x19c9280_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %movi 8, 1, 2;
    %set/v v0x19c9630_0, 8, 2;
    %jmp T_15.7;
T_15.6 ;
    %set/v v0x19c9630_0, 0, 2;
T_15.7 ;
T_15.5 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1998600;
T_16 ;
    %delay 25, 0;
    %load/v 8, v0x19d5680_0, 1;
    %inv 8, 1;
    %set/v v0x19d5680_0, 8, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1998600;
T_17 ;
    %set/v v0x19d5930_0, 0, 32;
    %set/v v0x19d5b70_0, 0, 32;
    %set/v v0x19d59b0_0, 0, 32;
    %set/v v0x19d5a30_0, 0, 32;
T_17.0 ;
    %load/v 8, v0x19d5a30_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_17.1, 5;
    %ix/getv/s 3, v0x19d5a30_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x19d1ab0, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x19d5a30_0, 32;
    %set/v v0x19d5a30_0, 8, 32;
    %jmp T_17.0;
T_17.1 ;
    %set/v v0x19d5a30_0, 0, 32;
T_17.2 ;
    %load/v 8, v0x19d5a30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_17.3, 5;
    %ix/getv/s 3, v0x19d5a30_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x19ced40, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x19d5a30_0, 32;
    %set/v v0x19d5a30_0, 8, 32;
    %jmp T_17.2;
T_17.3 ;
    %set/v v0x19d5a30_0, 0, 32;
T_17.4 ;
    %load/v 8, v0x19d5a30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_17.5, 5;
    %ix/getv/s 3, v0x19d5a30_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x19d15a0, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x19d5a30_0, 32;
    %set/v v0x19d5a30_0, 8, 32;
    %jmp T_17.4;
T_17.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x19d1ab0;
    %vpi_func 2 43 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x19d5ad0_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x19ced40, 8, 8;
    %set/v v0x19d5680_0, 1, 1;
    %set/v v0x19cedd0_0, 0, 1;
    %set/v v0x19d5860_0, 0, 1;
    %delay 12, 0;
    %set/v v0x19cedd0_0, 1, 1;
    %set/v v0x19d5860_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_0x1998600;
T_18 ;
    %wait E_0x19c9250;
    %load/v 8, v0x19d5930_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 63 "$stop";
T_18.0 ;
    %vpi_call 2 70 "$fdisplay", v0x19d5ad0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d, inst_addr = %d", v0x19d5930_0, v0x19d5860_0, v0x19d5b70_0, v0x19d59b0_0, v0x19d2b10_0, v0x19d5370_0;
    %vpi_call 2 71 "$fdisplay", v0x19d5ad0_0, "MUX_PC.data1_i = %d, MUX_PC.data2_i = %d, MUX_PC.select_i = %d, MUX_PC.data_o = %d", v0x19d1d40_0, v0x19d1de0_0, v0x19d1f40_0, v0x19d1ec0_0;
    %vpi_call 2 74 "$fdisplay", v0x19d5ad0_0, "Registers";
    %vpi_call 2 75 "$fdisplay", v0x19d5ad0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x19d15a0, 0>, &A<v0x19d15a0, 8>, &A<v0x19d15a0, 16>, &A<v0x19d15a0, 24>;
    %vpi_call 2 76 "$fdisplay", v0x19d5ad0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x19d15a0, 1>, &A<v0x19d15a0, 9>, &A<v0x19d15a0, 17>, &A<v0x19d15a0, 25>;
    %vpi_call 2 77 "$fdisplay", v0x19d5ad0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x19d15a0, 2>, &A<v0x19d15a0, 10>, &A<v0x19d15a0, 18>, &A<v0x19d15a0, 26>;
    %vpi_call 2 78 "$fdisplay", v0x19d5ad0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x19d15a0, 3>, &A<v0x19d15a0, 11>, &A<v0x19d15a0, 19>, &A<v0x19d15a0, 27>;
    %vpi_call 2 79 "$fdisplay", v0x19d5ad0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x19d15a0, 4>, &A<v0x19d15a0, 12>, &A<v0x19d15a0, 20>, &A<v0x19d15a0, 28>;
    %vpi_call 2 80 "$fdisplay", v0x19d5ad0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x19d15a0, 5>, &A<v0x19d15a0, 13>, &A<v0x19d15a0, 21>, &A<v0x19d15a0, 29>;
    %vpi_call 2 81 "$fdisplay", v0x19d5ad0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x19d15a0, 6>, &A<v0x19d15a0, 14>, &A<v0x19d15a0, 22>, &A<v0x19d15a0, 30>;
    %vpi_call 2 82 "$fdisplay", v0x19d5ad0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x19d15a0, 7>, &A<v0x19d15a0, 15>, &A<v0x19d15a0, 23>, &A<v0x19d15a0, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 85 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 86 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 87 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 88 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 89 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 90 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 91 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x19ced40, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x19ced40, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x19ced40, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x19ced40, 8;
    %vpi_call 2 92 "$fdisplay", v0x19d5ad0_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 94 "$fdisplay", v0x19d5ad0_0, "\012";
    %load/v 8, v0x19d5930_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x19d5930_0, 8, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "ALU_Control.v";
    "PC.v";
    "Adder.v";
    "And.v";
    "MUX32.v";
    "Instruction_Memory.v";
    "Registers.v";
    "Sign_Extend.v";
    "MUX3.v";
    "ALU.v";
    "Data_Memory.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "Forward.v";
