<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>topwrap on CHIPS Alliance</title><link>https://chipsalliance.org/preview/184/tags/topwrap/</link><description>Recent content in topwrap on CHIPS Alliance</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Fri, 20 Dec 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://chipsalliance.org/preview/184/tags/topwrap/index.xml" rel="self" type="application/rss+xml"/><item><title>Topwrap â€“ open source toolkit for modular, parameterizable digital logic design</title><link>https://chipsalliance.org/preview/184/news/topwrap/</link><pubDate>Fri, 20 Dec 2024 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/preview/184/news/topwrap/</guid><description>ASIC and FPGA designs consist of distinct blocks of logic bound together by a top-level design. Taking advantage of this modularity and enabling automation and reuse of blocks across designs requires tools for automated processing and generation of top level files, letting you easily parametrize and aggregate the blocks in various configurations.
To this end, Antmicro created Topwrap, an open source toolkit for connecting individual HDL modules into full designs of varying complexity.</description></item></channel></rss>