// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree defines for LCM settings
 * Copyright (c) 2022 MediaTek Inc.
 */

#include "../mtk_lcm_settings.h"

&pio {
	nt36672c_fhdp_shechao_round_corner_pattern: nt36672c_fhdp_shechao_round_corner_pattern {
		compatible = "mediatek,nt36672c_fhdp_shechao_round_corner_pattern";

		pattern_height = <32>;
		pattern_height_bot = <32>;

		left_top =
			[1d 00 03 01 1b 04 38 04 03 00 f0 a0],
			[30 30 a0 f0 1b 00 02 01 1d 04 38 04],
			[03 00 c0 60 10 60 c0 19 00 02 01 1f],
			[04 38 04 02 00 a0 20 20 a0 17 00 02],
			[01 21 04 38 04 02 00 b0 20 20 c0 15],
			[00 02 01 23 04 38 04 02 00 c0 40 40],
			[c0 13 00 02 01 25 04 38 04 02 00 f0],
			[50 50 f0 12 00 02 01 26 04 38 04 02],
			[00 b0 10 10 c0 10 00 02 01 28 04 38],
			[04 02 00 f0 70 70 f0 0f 00 02 01 29],
			[04 38 04 02 00 d0 20 20 d0 0e 00 02],
			[01 2a 04 38 04 02 00 d0 10 10 d0 0d],
			[00 01 01 2b 04 38 04 02 00 a0 10 a0],
			[0c 00 01 01 2c 04 38 04 01 00 a0 a0],
			[0b 00 01 01 2d 04 38 04 01 00 a0 a0],
			[0a 00 01 01 2e 04 38 04 01 00 a0 a0],
			[09 00 01 01 2f 04 38 04 02 00 d0 10],
			[d0 08 00 02 01 30 04 38 04 02 00 d0],
			[10 10 d0 07 00 02 01 31 04 38 04 02],
			[00 f0 20 20 f0 07 00 01 01 31 04 38],
			[04 01 00 70 70 06 00 01 01 32 04 38],
			[04 01 00 b0 c0 05 00 02 01 33 04 38],
			[04 02 00 f0 10 10 f0 05 00 01 01 33],
			[04 38 04 01 00 50 50 04 00 01 01 34],
			[04 38 04 01 00 c0 c0 04 00 01 01 34],
			[04 38 04 01 00 40 40 03 00 01 01 35],
			[04 38 04 01 00 b0 c0 03 00 01 01 35],
			[04 38 04 01 00 20 20 02 00 01 01 36],
			[04 38 04 01 00 a0 a0 02 00 01 01 36],
			[04 38 04 01 00 20 20 01 00 01 01 37],
			[04 38 04 01 00 c0 c0 01 00 01 01 37],
			[04 38 04 01 00 60 60 00 00 01 01 38],
			[04 38 04 02 00 f0 10 f0 00 00 00 01],
			[38 04 38 04 01 00 a0 00 00 00 01 38],
			[04 38 04 01 00 30],
			[00 00 00 01 38 04 38 04 01 00 30 00],
			[00 00 01 38 04 38 04 01 00 a0 00 00],
			[00 01 38 04 38 04 02 00 10 ef 00 00],
			[00 01 37 04 38 04 01 00 60 00 00 01],
			[01 37 04 38 04 01 00 70 c0 00 00 01],
			[01 36 04 38 04 01 00 80 20 00 00 01],
			[01 36 04 38 04 01 00 b0 a0 01 00 00],
			[01 35 04 38 04 01 00 20 01 00 01 01],
			[35 04 38 04 01 00 50 c0 01 00 01 01],
			[34 04 38 04 01 00 90 40 01 00 01 01],
			[34 04 38 04 01 00 df c0 02 00 01 01],
			[33 04 38 04 01 00 40 50 02 00 01 01],
			[33 04 38 04 02 00 bf 10 ef 03 00 01],
			[01 32 04 38 04 01 00 50 c0 03 00 01];
		left_top_left;
		left_top_right;
		right_top;
		left_bottom;
		right_bottom;

		lk-params {
			compatible = "mediatek,lk-round-corner";
			lk_rc_is_notch;
			lk_rc_full_content = <0>;
			lk_rc_width;
			lk_rc_height;
			lk_rc_width_bot;
			lk_rc_height_bot;
		};
	};
};

