[root]								[root]
type=Root							type=Root
children=system							children=system
eventq_index=0							eventq_index=0
full_system=false						full_system=false
sim_quantum=0							sim_quantum=0
time_sync_enable=false						time_sync_enable=false
time_sync_period=100000000000					time_sync_period=100000000000
time_sync_spin_threshold=100000000				time_sync_spin_threshold=100000000

[system]							[system]
type=System							type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvf	children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvf
auto_unlink_shared_backstore=false				auto_unlink_shared_backstore=false
cache_line_size=64						cache_line_size=64
eventq_index=0							eventq_index=0
exit_on_work_items=false					exit_on_work_items=false
init_param=0							init_param=0
m5ops_base=0							m5ops_base=0
mem_mode=timing							mem_mode=timing
mem_ranges=0:2147483648						mem_ranges=0:2147483648
memories=system.mem_ctrls.dram					memories=system.mem_ctrls.dram
mmap_using_noreserve=false					mmap_using_noreserve=false
multi_thread=false						multi_thread=false
num_work_ids=16							num_work_ids=16
readfile=							readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 	redirect_paths=system.redirect_paths0 system.redirect_paths1 
shadow_rom_ranges=						shadow_rom_ranges=
shared_backstore=						shared_backstore=
symbolfile=							symbolfile=
thermal_components=						thermal_components=
thermal_model=Null						thermal_model=Null
work_begin_ckpt_count=0						work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1					work_begin_cpu_id_exit=-1
work_begin_exit_count=0						work_begin_exit_count=0
work_cpus_ckpt_count=0						work_cpus_ckpt_count=0
work_end_ckpt_count=0						work_end_ckpt_count=0
work_end_exit_count=0						work_end_exit_count=0
work_item_id=-1							work_item_id=-1
workload=system.workload					workload=system.workload
system_port=system.membus.cpu_side_ports[0]			system_port=system.membus.cpu_side_ports[0]

[system.clk_domain]						[system.clk_domain]
type=SrcClockDomain						type=SrcClockDomain
clock=1000							clock=1000
domain_id=-1							domain_id=-1
eventq_index=0							eventq_index=0
init_perf_level=0						init_perf_level=0
voltage_domain=system.voltage_domain				voltage_domain=system.voltage_domain

[system.cpu]							[system.cpu]
type=BaseO3CPU							type=BaseO3CPU
children=branchPred dcache decoder dtb_walker_cache fuPool ic |	children=branchPred dcache decoder fuPool icache interrupts i
LFSTSize=1024							LFSTSize=1024
LQEntries=32							LQEntries=32
LSQCheckLoads=true						LSQCheckLoads=true
LSQDepCheckShift=4						LSQDepCheckShift=4
SQEntries=32							SQEntries=32
SSITSize=1024							SSITSize=1024
activity=0							activity=0
backComSize=7							backComSize=7
branchPred=system.cpu.branchPred				branchPred=system.cpu.branchPred
cacheLoadPorts=200						cacheLoadPorts=200
cacheStorePorts=200						cacheStorePorts=200
checker=Null							checker=Null
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1						commitToDecodeDelay=1
commitToFetchDelay=1						commitToFetchDelay=1
commitToIEWDelay=1						commitToIEWDelay=1
commitToRenameDelay=1						commitToRenameDelay=1
commitWidth=4							commitWidth=4
cpu_id=0							cpu_id=0
decodeToFetchDelay=1						decodeToFetchDelay=1
decodeToRenameDelay=1						decodeToRenameDelay=1
decodeWidth=4							decodeWidth=4
decoder=system.cpu.decoder					decoder=system.cpu.decoder
dispatchWidth=4							dispatchWidth=4
do_checkpoint_insts=true					do_checkpoint_insts=true
do_statistics_insts=true					do_statistics_insts=true
eventq_index=0							eventq_index=0
fetchBufferSize=64						fetchBufferSize=64
fetchQueueSize=32						fetchQueueSize=32
fetchToDecodeDelay=1						fetchToDecodeDelay=1
fetchTrapLatency=1						fetchTrapLatency=1
fetchWidth=4							fetchWidth=4
forwardComSize=7						forwardComSize=7
fuPool=system.cpu.fuPool					fuPool=system.cpu.fuPool
function_trace=false						function_trace=false
function_trace_start=0						function_trace_start=0
iewToCommitDelay=1						iewToCommitDelay=1
iewToDecodeDelay=1						iewToDecodeDelay=1
iewToFetchDelay=1						iewToFetchDelay=1
iewToRenameDelay=1						iewToRenameDelay=1
interrupts=system.cpu.interrupts				interrupts=system.cpu.interrupts
isa=system.cpu.isa						isa=system.cpu.isa
issueToExecuteDelay=1						issueToExecuteDelay=1
issueWidth=4							issueWidth=4
max_insts_all_threads=0						max_insts_all_threads=0
max_insts_any_thread=0						max_insts_any_thread=0
mmu=system.cpu.mmu						mmu=system.cpu.mmu
needsTSO=true						      |	needsTSO=false
numIQEntries=64							numIQEntries=64
numPhysCCRegs=1280						numPhysCCRegs=1280
numPhysFloatRegs=256						numPhysFloatRegs=256
numPhysIntRegs=256						numPhysIntRegs=256
numPhysMatRegs=2						numPhysMatRegs=2
numPhysVecPredRegs=32						numPhysVecPredRegs=32
numPhysVecRegs=256						numPhysVecRegs=256
numROBEntries=192						numROBEntries=192
numRobs=1							numRobs=1
numThreads=1							numThreads=1
power_gating_on_idle=false					power_gating_on_idle=false
power_model=							power_model=
power_state=system.cpu.power_state				power_state=system.cpu.power_state
progress_interval=0						progress_interval=0
pwr_gating_latency=300						pwr_gating_latency=300
renameToDecodeDelay=1						renameToDecodeDelay=1
renameToFetchDelay=1						renameToFetchDelay=1
renameToIEWDelay=2						renameToIEWDelay=2
renameToROBDelay=1						renameToROBDelay=1
renameWidth=4							renameWidth=4
simpoint_start_insts=						simpoint_start_insts=
smtCommitPolicy=RoundRobin					smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin					smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned						smtIQPolicy=Partitioned
smtIQThreshold=100						smtIQThreshold=100
smtLSQPolicy=Partitioned					smtLSQPolicy=Partitioned
smtLSQThreshold=100						smtLSQThreshold=100
smtNumFetchingThreads=1						smtNumFetchingThreads=1
smtROBPolicy=Partitioned					smtROBPolicy=Partitioned
smtROBThreshold=100						smtROBThreshold=100
socket_id=0							socket_id=0
squashWidth=4							squashWidth=4
store_set_clear_period=250000					store_set_clear_period=250000
switched_out=false						switched_out=false
syscallRetryLatency=10000					syscallRetryLatency=10000
system=system							system=system
tracer=system.cpu.tracer					tracer=system.cpu.tracer
trapLatency=13							trapLatency=13
wbWidth=4							wbWidth=4
workload=system.cpu.workload					workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side				dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side				icache_port=system.cpu.icache.cpu_side

[system.cpu.branchPred]						[system.cpu.branchPred]
type=TournamentBP						type=TournamentBP
children=btb indirectBranchPred ras				children=btb indirectBranchPred ras
btb=system.cpu.branchPred.btb					btb=system.cpu.branchPred.btb
choiceCtrBits=2							choiceCtrBits=2
choicePredictorSize=8192					choicePredictorSize=8192
eventq_index=0							eventq_index=0
globalCtrBits=2							globalCtrBits=2
globalPredictorSize=8192					globalPredictorSize=8192
indirectBranchPred=system.cpu.branchPred.indirectBranchPred	indirectBranchPred=system.cpu.branchPred.indirectBranchPred
instShiftAmt=2							instShiftAmt=2
localCtrBits=2							localCtrBits=2
localHistoryTableSize=2048					localHistoryTableSize=2048
localPredictorSize=2048						localPredictorSize=2048
numThreads=1							numThreads=1
ras=system.cpu.branchPred.ras					ras=system.cpu.branchPred.ras
requiresBTBHit=false						requiresBTBHit=false

[system.cpu.branchPred.btb]					[system.cpu.branchPred.btb]
type=SimpleBTB							type=SimpleBTB
children=power_state						children=power_state
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
eventq_index=0							eventq_index=0
instShiftAmt=2							instShiftAmt=2
numEntries=4096							numEntries=4096
numThreads=1							numThreads=1
power_model=							power_model=
power_state=system.cpu.branchPred.btb.power_state		power_state=system.cpu.branchPred.btb.power_state
tagBits=16							tagBits=16

[system.cpu.branchPred.btb.power_state]				[system.cpu.branchPred.btb.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.branchPred.indirectBranchPred]			[system.cpu.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor					type=SimpleIndirectPredictor
eventq_index=0							eventq_index=0
indirectGHRBits=13						indirectGHRBits=13
indirectHashGHR=true						indirectHashGHR=true
indirectHashTargets=true					indirectHashTargets=true
indirectPathLength=3						indirectPathLength=3
indirectSets=256						indirectSets=256
indirectTagSize=16						indirectTagSize=16
indirectWays=2							indirectWays=2
instShiftAmt=2							instShiftAmt=2
numThreads=1							numThreads=1
speculativePathLength=256					speculativePathLength=256

[system.cpu.branchPred.ras]					[system.cpu.branchPred.ras]
type=ReturnAddrStack						type=ReturnAddrStack
eventq_index=0							eventq_index=0
numEntries=16							numEntries=16
numThreads=1							numThreads=1

[system.cpu.dcache]						[system.cpu.dcache]
type=Cache							type=Cache
children=power_state replacement_policy tags			children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615				addr_ranges=0:18446744073709551615
assoc=8								assoc=8
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
clusivity=mostly_incl						clusivity=mostly_incl
compressor=Null							compressor=Null
data_latency=2							data_latency=2
demand_mshr_reserve=1						demand_mshr_reserve=1
eventq_index=0							eventq_index=0
is_read_only=false						is_read_only=false
max_miss_count=0						max_miss_count=0
move_contractions=true						move_contractions=true
mshrs=4								mshrs=4
power_model=							power_model=
power_state=system.cpu.dcache.power_state			power_state=system.cpu.dcache.power_state
prefetcher=Null							prefetcher=Null
replace_expansions=true						replace_expansions=true
replacement_policy=system.cpu.dcache.replacement_policy		replacement_policy=system.cpu.dcache.replacement_policy
response_latency=2						response_latency=2
sequential_access=false						sequential_access=false
size=32768							size=32768
system=system							system=system
tag_latency=2							tag_latency=2
tags=system.cpu.dcache.tags					tags=system.cpu.dcache.tags
tgts_per_mshr=20						tgts_per_mshr=20
warmup_percentage=0						warmup_percentage=0
write_allocator=Null						write_allocator=Null
write_buffers=8							write_buffers=8
writeback_clean=false						writeback_clean=false
cpu_side=system.cpu.dcache_port					cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]			mem_side=system.tol2bus.cpu_side_ports[1]

[system.cpu.dcache.power_state]					[system.cpu.dcache.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.dcache.replacement_policy]				[system.cpu.dcache.replacement_policy]
type=LRURP							type=LRURP
eventq_index=0							eventq_index=0

[system.cpu.dcache.tags]					[system.cpu.dcache.tags]
type=BaseSetAssoc						type=BaseSetAssoc
children=indexing_policy power_state				children=indexing_policy power_state
assoc=8								assoc=8
block_size=64							block_size=64
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy		indexing_policy=system.cpu.dcache.tags.indexing_policy
power_model=							power_model=
power_state=system.cpu.dcache.tags.power_state			power_state=system.cpu.dcache.tags.power_state
replacement_policy=system.cpu.dcache.replacement_policy		replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false						sequential_access=false
size=32768							size=32768
system=system							system=system
tag_latency=2							tag_latency=2
warmup_percentage=0						warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]			[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative						type=SetAssociative
assoc=8								assoc=8
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
size=32768							size=32768

[system.cpu.dcache.tags.power_state]				[system.cpu.dcache.tags.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.decoder]						[system.cpu.decoder]
type=X86Decoder						      |	type=ArmDecoder
							      >	dvm_enabled=false
eventq_index=0							eventq_index=0
isa=system.cpu.isa						isa=system.cpu.isa

[system.cpu.dtb_walker_cache]				      <
type=Cache						      <
children=power_state replacement_policy tags		      <
addr_ranges=0:18446744073709551615			      <
assoc=2							      <
clk_domain=system.cpu_clk_domain			      <
clusivity=mostly_incl					      <
compressor=Null						      <
data_latency=2						      <
demand_mshr_reserve=1					      <
eventq_index=0						      <
is_read_only=false					      <
max_miss_count=0					      <
move_contractions=true					      <
mshrs=10						      <
power_model=						      <
power_state=system.cpu.dtb_walker_cache.power_state	      <
prefetcher=Null						      <
replace_expansions=true					      <
replacement_policy=system.cpu.dtb_walker_cache.replacement_po <
response_latency=2					      <
sequential_access=false					      <
size=1024						      <
system=system						      <
tag_latency=2						      <
tags=system.cpu.dtb_walker_cache.tags			      <
tgts_per_mshr=12					      <
warmup_percentage=0					      <
write_allocator=Null					      <
write_buffers=8						      <
writeback_clean=false					      <
cpu_side=system.cpu.mmu.dtb.walker.port			      <
mem_side=system.tol2bus.cpu_side_ports[3]		      <
							      <
[system.cpu.dtb_walker_cache.power_state]		      <
type=PowerState						      <
clk_gate_bins=20					      <
clk_gate_max=1000000000000				      <
clk_gate_min=1000					      <
default_state=UNDEFINED					      <
eventq_index=0						      <
leaders=						      <
possible_states=					      <
							      <
[system.cpu.dtb_walker_cache.replacement_policy]	      <
type=LRURP						      <
eventq_index=0						      <
							      <
[system.cpu.dtb_walker_cache.tags]			      <
type=BaseSetAssoc					      <
children=indexing_policy power_state			      <
assoc=2							      <
block_size=64						      <
clk_domain=system.cpu_clk_domain			      <
entry_size=64						      <
eventq_index=0						      <
indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_pol <
power_model=						      <
power_state=system.cpu.dtb_walker_cache.tags.power_state      <
replacement_policy=system.cpu.dtb_walker_cache.replacement_po <
sequential_access=false					      <
size=1024						      <
system=system						      <
tag_latency=2						      <
warmup_percentage=0					      <
							      <
[system.cpu.dtb_walker_cache.tags.indexing_policy]	      <
type=SetAssociative					      <
assoc=2							      <
entry_size=64						      <
eventq_index=0						      <
size=1024						      <
							      <
[system.cpu.dtb_walker_cache.tags.power_state]		      <
type=PowerState						      <
clk_gate_bins=20					      <
clk_gate_max=1000000000000				      <
clk_gate_min=1000					      <
default_state=UNDEFINED					      <
eventq_index=0						      <
leaders=						      <
possible_states=					      <
							      <
[system.cpu.fuPool]						[system.cpu.fuPool]
type=FUPool							type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FULi	children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FULi
FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 sy	FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 sy
eventq_index=0							eventq_index=0

[system.cpu.fuPool.FUList0]					[system.cpu.fuPool.FUList0]
type=FUDesc							type=FUDesc
children=opList							children=opList
count=6								count=6
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList0.opList				opList=system.cpu.fuPool.FUList0.opList

[system.cpu.fuPool.FUList0.opList]				[system.cpu.fuPool.FUList0.opList]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=IntAlu							opClass=IntAlu
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList1]					[system.cpu.fuPool.FUList1]
type=FUDesc							type=FUDesc
children=opList0 opList1					children=opList0 opList1
count=2								count=2
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList1.opList0]				[system.cpu.fuPool.FUList1.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=IntMult							opClass=IntMult
opLat=3								opLat=3
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList1.opList1]				[system.cpu.fuPool.FUList1.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=IntDiv							opClass=IntDiv
opLat=1							      |	opLat=20
pipelined=false							pipelined=false

[system.cpu.fuPool.FUList2]					[system.cpu.fuPool.FUList2]
type=FUDesc							type=FUDesc
children=opList0 opList1 opList2				children=opList0 opList1 opList2
count=4								count=4
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList2.opList0]				[system.cpu.fuPool.FUList2.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatAdd						opClass=FloatAdd
opLat=2								opLat=2
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList2.opList1]				[system.cpu.fuPool.FUList2.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatCmp						opClass=FloatCmp
opLat=2								opLat=2
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList2.opList2]				[system.cpu.fuPool.FUList2.opList2]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatCvt						opClass=FloatCvt
opLat=2								opLat=2
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList3]					[system.cpu.fuPool.FUList3]
type=FUDesc							type=FUDesc
children=opList0 opList1 opList2 opList3 opList4		children=opList0 opList1 opList2 opList3 opList4
count=2								count=2
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList3.opList0]				[system.cpu.fuPool.FUList3.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMult						opClass=FloatMult
opLat=4								opLat=4
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList3.opList1]				[system.cpu.fuPool.FUList3.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMultAcc						opClass=FloatMultAcc
opLat=5								opLat=5
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList3.opList2]				[system.cpu.fuPool.FUList3.opList2]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMisc						opClass=FloatMisc
opLat=3								opLat=3
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList3.opList3]				[system.cpu.fuPool.FUList3.opList3]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatDiv						opClass=FloatDiv
opLat=12							opLat=12
pipelined=false							pipelined=false

[system.cpu.fuPool.FUList3.opList4]				[system.cpu.fuPool.FUList3.opList4]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatSqrt						opClass=FloatSqrt
opLat=24							opLat=24
pipelined=false							pipelined=false

[system.cpu.fuPool.FUList4]					[system.cpu.fuPool.FUList4]
type=FUDesc							type=FUDesc
children=opList0 opList1					children=opList0 opList1
count=0								count=0
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList4.opList0]				[system.cpu.fuPool.FUList4.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=MemRead							opClass=MemRead
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList4.opList1]				[system.cpu.fuPool.FUList4.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMemRead						opClass=FloatMemRead
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5]					[system.cpu.fuPool.FUList5]
type=FUDesc							type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList0	children=opList00 opList01 opList02 opList03 opList04 opList0
count=4								count=4
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.F	opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.F

[system.cpu.fuPool.FUList5.opList00]				[system.cpu.fuPool.FUList5.opList00]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdAdd							opClass=SimdAdd
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList01]				[system.cpu.fuPool.FUList5.opList01]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdAddAcc						opClass=SimdAddAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList02]				[system.cpu.fuPool.FUList5.opList02]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdAlu							opClass=SimdAlu
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList03]				[system.cpu.fuPool.FUList5.opList03]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdCmp							opClass=SimdCmp
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList04]				[system.cpu.fuPool.FUList5.opList04]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdCvt							opClass=SimdCvt
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList05]				[system.cpu.fuPool.FUList5.opList05]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdMisc						opClass=SimdMisc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList06]				[system.cpu.fuPool.FUList5.opList06]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdMult						opClass=SimdMult
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList07]				[system.cpu.fuPool.FUList5.opList07]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdMultAcc						opClass=SimdMultAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList08]				[system.cpu.fuPool.FUList5.opList08]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdMatMultAcc						opClass=SimdMatMultAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList09]				[system.cpu.fuPool.FUList5.opList09]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdShift						opClass=SimdShift
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList10]				[system.cpu.fuPool.FUList5.opList10]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdShiftAcc						opClass=SimdShiftAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList11]				[system.cpu.fuPool.FUList5.opList11]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdDiv							opClass=SimdDiv
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList12]				[system.cpu.fuPool.FUList5.opList12]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdSqrt						opClass=SimdSqrt
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList13]				[system.cpu.fuPool.FUList5.opList13]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatAdd						opClass=SimdFloatAdd
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList14]				[system.cpu.fuPool.FUList5.opList14]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatAlu						opClass=SimdFloatAlu
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList15]				[system.cpu.fuPool.FUList5.opList15]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatCmp						opClass=SimdFloatCmp
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList16]				[system.cpu.fuPool.FUList5.opList16]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatCvt						opClass=SimdFloatCvt
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList17]				[system.cpu.fuPool.FUList5.opList17]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatDiv						opClass=SimdFloatDiv
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList18]				[system.cpu.fuPool.FUList5.opList18]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatMisc						opClass=SimdFloatMisc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList19]				[system.cpu.fuPool.FUList5.opList19]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatMult						opClass=SimdFloatMult
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList20]				[system.cpu.fuPool.FUList5.opList20]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatMultAcc					opClass=SimdFloatMultAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList21]				[system.cpu.fuPool.FUList5.opList21]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatMatMultAcc					opClass=SimdFloatMatMultAcc
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList22]				[system.cpu.fuPool.FUList5.opList22]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatSqrt						opClass=SimdFloatSqrt
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList23]				[system.cpu.fuPool.FUList5.opList23]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdReduceAdd						opClass=SimdReduceAdd
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList24]				[system.cpu.fuPool.FUList5.opList24]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdReduceAlu						opClass=SimdReduceAlu
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList25]				[system.cpu.fuPool.FUList5.opList25]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdReduceCmp						opClass=SimdReduceCmp
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList26]				[system.cpu.fuPool.FUList5.opList26]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatReduceAdd					opClass=SimdFloatReduceAdd
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList5.opList27]				[system.cpu.fuPool.FUList5.opList27]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdFloatReduceCmp					opClass=SimdFloatReduceCmp
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList6]					[system.cpu.fuPool.FUList6]
type=FUDesc							type=FUDesc
children=opList							children=opList
count=1								count=1
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList6.opList				opList=system.cpu.fuPool.FUList6.opList

[system.cpu.fuPool.FUList6.opList]				[system.cpu.fuPool.FUList6.opList]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=SimdPredAlu						opClass=SimdPredAlu
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList7]					[system.cpu.fuPool.FUList7]
type=FUDesc							type=FUDesc
children=opList0 opList1					children=opList0 opList1
count=0								count=0
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList7.opList0]				[system.cpu.fuPool.FUList7.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=MemWrite						opClass=MemWrite
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList7.opList1]				[system.cpu.fuPool.FUList7.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMemWrite						opClass=FloatMemWrite
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList8]					[system.cpu.fuPool.FUList8]
type=FUDesc							type=FUDesc
children=opList0 opList1 opList2 opList3			children=opList0 opList1 opList2 opList3
count=4								count=4
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList8.opList0 system.cpu.fuPool.FU	opList=system.cpu.fuPool.FUList8.opList0 system.cpu.fuPool.FU

[system.cpu.fuPool.FUList8.opList0]				[system.cpu.fuPool.FUList8.opList0]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=MemRead							opClass=MemRead
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList8.opList1]				[system.cpu.fuPool.FUList8.opList1]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=MemWrite						opClass=MemWrite
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList8.opList2]				[system.cpu.fuPool.FUList8.opList2]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMemRead						opClass=FloatMemRead
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList8.opList3]				[system.cpu.fuPool.FUList8.opList3]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=FloatMemWrite						opClass=FloatMemWrite
opLat=1								opLat=1
pipelined=true							pipelined=true

[system.cpu.fuPool.FUList9]					[system.cpu.fuPool.FUList9]
type=FUDesc							type=FUDesc
children=opList							children=opList
count=1								count=1
eventq_index=0							eventq_index=0
opList=system.cpu.fuPool.FUList9.opList				opList=system.cpu.fuPool.FUList9.opList

[system.cpu.fuPool.FUList9.opList]				[system.cpu.fuPool.FUList9.opList]
type=OpDesc							type=OpDesc
eventq_index=0							eventq_index=0
opClass=IprAccess						opClass=IprAccess
opLat=3								opLat=3
pipelined=false							pipelined=false

[system.cpu.icache]						[system.cpu.icache]
type=Cache							type=Cache
children=power_state replacement_policy tags			children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615				addr_ranges=0:18446744073709551615
assoc=8								assoc=8
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
clusivity=mostly_incl						clusivity=mostly_incl
compressor=Null							compressor=Null
data_latency=2							data_latency=2
demand_mshr_reserve=1						demand_mshr_reserve=1
eventq_index=0							eventq_index=0
is_read_only=true						is_read_only=true
max_miss_count=0						max_miss_count=0
move_contractions=true						move_contractions=true
mshrs=4								mshrs=4
power_model=							power_model=
power_state=system.cpu.icache.power_state			power_state=system.cpu.icache.power_state
prefetcher=Null							prefetcher=Null
replace_expansions=true						replace_expansions=true
replacement_policy=system.cpu.icache.replacement_policy		replacement_policy=system.cpu.icache.replacement_policy
response_latency=2						response_latency=2
sequential_access=false						sequential_access=false
size=32768							size=32768
system=system							system=system
tag_latency=2							tag_latency=2
tags=system.cpu.icache.tags					tags=system.cpu.icache.tags
tgts_per_mshr=20						tgts_per_mshr=20
warmup_percentage=0						warmup_percentage=0
write_allocator=Null						write_allocator=Null
write_buffers=8							write_buffers=8
writeback_clean=true						writeback_clean=true
cpu_side=system.cpu.icache_port					cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]			mem_side=system.tol2bus.cpu_side_ports[0]

[system.cpu.icache.power_state]					[system.cpu.icache.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.icache.replacement_policy]				[system.cpu.icache.replacement_policy]
type=LRURP							type=LRURP
eventq_index=0							eventq_index=0

[system.cpu.icache.tags]					[system.cpu.icache.tags]
type=BaseSetAssoc						type=BaseSetAssoc
children=indexing_policy power_state				children=indexing_policy power_state
assoc=8								assoc=8
block_size=64							block_size=64
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy		indexing_policy=system.cpu.icache.tags.indexing_policy
power_model=							power_model=
power_state=system.cpu.icache.tags.power_state			power_state=system.cpu.icache.tags.power_state
replacement_policy=system.cpu.icache.replacement_policy		replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false						sequential_access=false
size=32768							size=32768
system=system							system=system
tag_latency=2							tag_latency=2
warmup_percentage=0						warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]			[system.cpu.icache.tags.indexing_policy]
type=SetAssociative						type=SetAssociative
assoc=8								assoc=8
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
size=32768							size=32768

[system.cpu.icache.tags.power_state]				[system.cpu.icache.tags.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.interrupts]						[system.cpu.interrupts]
type=X86LocalApic					      |	type=ArmInterrupts
children=clk_domain					      <
clk_domain=system.cpu.interrupts.clk_domain		      <
eventq_index=0							eventq_index=0
int_latency=1000					      |
pio_latency=100000					      |	[system.cpu.isa]
							      >	type=ArmISA
							      >	children=release_se
							      >	decoderFlavor=Generic
							      >	eventq_index=0
							      >	fpsid=1090793632
							      >	id_aa64afr0_el1=0
							      >	id_aa64afr1_el1=0
							      >	id_aa64dfr0_el1=15790086
							      >	id_aa64dfr1_el1=0
							      >	id_aa64isar0_el1=268435456
							      >	id_aa64isar1_el1=16846864
							      >	id_aa64mmfr0_el1=15728642
							      >	id_aa64mmfr1_el1=1052704
							      >	id_aa64mmfr2_el1=65552
							      >	id_isar0=34607377
							      >	id_isar1=34677009
							      >	id_isar2=555950401
							      >	id_isar3=17899825
							      >	id_isar4=268501314
							      >	id_isar5=285212672
							      >	id_isar6=1
							      >	id_mmfr0=270536963
							      >	id_mmfr1=0
							      >	id_mmfr2=19070976
							      >	id_mmfr3=34611729
							      >	id_mmfr4=0
							      >	impdef_nop=false
							      >	midr=0
							      >	pmu=Null
							      >	release_se=system.cpu.isa.release_se
							      >	sme_vl_se=1
							      >	sve_vl_se=1
system=system							system=system
int_requestor=system.membus.cpu_side_ports[2]		      |
int_responder=system.membus.mem_side_ports[1]		      |	[system.cpu.isa.release_se]
pio=system.membus.mem_side_ports[0]			      |	type=ArmRelease
							      <
[system.cpu.interrupts.clk_domain]			      <
type=DerivedClockDomain					      <
clk_divider=16						      <
clk_domain=system.cpu_clk_domain			      <
eventq_index=0							eventq_index=0
							      >	extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEA

[system.cpu.isa]					      |	[system.cpu.mmu]
type=X86ISA						      |	type=ArmMMU
APMInfo=2147483672 1752462657 1769238117 1145913699	      |	children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb s
CacheParams=0 0 0 0					      |	dtb=system.cpu.mmu.dtb
ExtendedFeatures=0 25165824 0 0				      |	dtb_walker=system.cpu.mmu.dtb_walker
ExtendedState=0 0 0 0 0 0 0 0				      <
FamilyModelStepping=134993 2053 4024171519 521		      <
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 13107 <
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216     <
L2L3CacheAndL2TLB=0 1107313152 0 67141952		      <
LongModeAddressSize=12336 0 0 0				      <
eventq_index=0							eventq_index=0
name_string=Fake gem5 x86_64 CPU			      |	itb=system.cpu.mmu.itb
vendor_string=HygonGenuine				      |	itb_walker=system.cpu.mmu.itb_walker
							      >	release_se=system.cpu.isa.release_se
							      >	stage2_dtb=system.cpu.mmu.stage2_dtb
							      >	stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
							      >	stage2_itb=system.cpu.mmu.stage2_itb
							      >	stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
							      >	sys=system

[system.cpu.itb_walker_cache]				      |	[system.cpu.mmu.dtb]
type=Cache						      |	type=ArmTLB
children=power_state replacement_policy tags		      |	entry_type=data
addr_ranges=0:18446744073709551615			      |	eventq_index=0
assoc=2							      |	is_stage2=false
							      >	next_level=system.cpu.mmu.l2_shared
							      >	partial_levels=
							      >	size=64
							      >	sys=system
							      >
							      >	[system.cpu.mmu.dtb_walker]
							      >	type=ArmTableWalker
							      >	children=power_state
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
clusivity=mostly_incl					      <
compressor=Null						      <
data_latency=2						      <
demand_mshr_reserve=1					      <
eventq_index=0							eventq_index=0
is_read_only=false					      |	is_stage2=false
max_miss_count=0					      |	num_squash_per_cycle=2
move_contractions=true					      <
mshrs=10						      <
power_model=							power_model=
power_state=system.cpu.itb_walker_cache.power_state	      |	power_state=system.cpu.mmu.dtb_walker.power_state
prefetcher=Null						      |	sys=system
replace_expansions=true					      |	port=system.tol2bus.cpu_side_ports[3]
replacement_policy=system.cpu.itb_walker_cache.replacement_po <
response_latency=2					      <
sequential_access=false					      <
size=1024						      <
system=system						      <
tag_latency=2						      <
tags=system.cpu.itb_walker_cache.tags			      <
tgts_per_mshr=12					      <
warmup_percentage=0					      <
write_allocator=Null					      <
write_buffers=8						      <
writeback_clean=false					      <
cpu_side=system.cpu.mmu.itb.walker.port			      <
mem_side=system.tol2bus.cpu_side_ports[2]		      <

[system.cpu.itb_walker_cache.power_state]		      |	[system.cpu.mmu.dtb_walker.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.itb_walker_cache.replacement_policy]	      |	[system.cpu.mmu.itb]
type=LRURP						      |	type=ArmTLB
							      >	entry_type=instruction
eventq_index=0							eventq_index=0
							      >	is_stage2=false
							      >	next_level=system.cpu.mmu.l2_shared
							      >	partial_levels=
							      >	size=64
							      >	sys=system

[system.cpu.itb_walker_cache.tags]			      |	[system.cpu.mmu.itb_walker]
type=BaseSetAssoc					      |	type=ArmTableWalker
children=indexing_policy power_state			      |	children=power_state
assoc=2							      <
block_size=64						      <
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
entry_size=64						      <
eventq_index=0							eventq_index=0
indexing_policy=system.cpu.itb_walker_cache.tags.indexing_pol |	is_stage2=false
							      >	num_squash_per_cycle=2
power_model=							power_model=
power_state=system.cpu.itb_walker_cache.tags.power_state      |	power_state=system.cpu.mmu.itb_walker.power_state
replacement_policy=system.cpu.itb_walker_cache.replacement_po |	sys=system
sequential_access=false					      |	port=system.tol2bus.cpu_side_ports[2]
size=1024						      <
system=system						      <
tag_latency=2						      <
warmup_percentage=0					      <

[system.cpu.itb_walker_cache.tags.indexing_policy]	      |	[system.cpu.mmu.itb_walker.power_state]
type=SetAssociative					      <
assoc=2							      <
entry_size=64						      <
eventq_index=0						      <
size=1024						      <
							      <
[system.cpu.itb_walker_cache.tags.power_state]		      <
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.mmu]					      |	[system.cpu.mmu.l2_shared]
type=X86MMU						      |	type=ArmTLB
children=dtb itb					      |	entry_type=unified
dtb=system.cpu.mmu.dtb					      <
eventq_index=0							eventq_index=0
itb=system.cpu.mmu.itb					      |	is_stage2=false
							      >	next_level=Null
							      >	partial_levels=L2
							      >	size=1280
							      >	sys=system

[system.cpu.mmu.dtb]					      |	[system.cpu.mmu.stage2_dtb]
type=X86TLB						      |	type=ArmTLB
children=walker						      <
entry_type=data							entry_type=data
eventq_index=0							eventq_index=0
							      >	is_stage2=true
next_level=Null							next_level=Null
size=64							      |	partial_levels=
system=system						      |	size=32
walker=system.cpu.mmu.dtb.walker			      |	sys=system

[system.cpu.mmu.dtb.walker]				      |	[system.cpu.mmu.stage2_dtb_walker]
type=X86PagetableWalker					      |	type=ArmTableWalker
children=power_state						children=power_state
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
eventq_index=0							eventq_index=0
num_squash_per_cycle=4					      |	is_stage2=true
							      >	num_squash_per_cycle=2
power_model=							power_model=
power_state=system.cpu.mmu.dtb.walker.power_state	      |	power_state=system.cpu.mmu.stage2_dtb_walker.power_state
system=system						      |	sys=system
port=system.cpu.dtb_walker_cache.cpu_side		      |	port=system.tol2bus.cpu_side_ports[5]

[system.cpu.mmu.dtb.walker.power_state]			      |	[system.cpu.mmu.stage2_dtb_walker.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.mmu.itb]					      |	[system.cpu.mmu.stage2_itb]
type=X86TLB						      |	type=ArmTLB
children=walker						      <
entry_type=instruction						entry_type=instruction
eventq_index=0							eventq_index=0
							      >	is_stage2=true
next_level=Null							next_level=Null
size=64							      |	partial_levels=
system=system						      |	size=32
walker=system.cpu.mmu.itb.walker			      |	sys=system

[system.cpu.mmu.itb.walker]				      |	[system.cpu.mmu.stage2_itb_walker]
type=X86PagetableWalker					      |	type=ArmTableWalker
children=power_state						children=power_state
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
eventq_index=0							eventq_index=0
num_squash_per_cycle=4					      |	is_stage2=true
							      >	num_squash_per_cycle=2
power_model=							power_model=
power_state=system.cpu.mmu.itb.walker.power_state	      |	power_state=system.cpu.mmu.stage2_itb_walker.power_state
system=system						      |	sys=system
port=system.cpu.itb_walker_cache.cpu_side		      |	port=system.tol2bus.cpu_side_ports[4]

[system.cpu.mmu.itb.walker.power_state]			      |	[system.cpu.mmu.stage2_itb_walker.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.cpu.power_state]					[system.cpu.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=ON CLK_GATED OFF				possible_states=ON CLK_GATED OFF

[system.cpu.tracer]						[system.cpu.tracer]
type=ExeTracer							type=ExeTracer
children=disassembler						children=disassembler
disassembler=system.cpu.tracer.disassembler			disassembler=system.cpu.tracer.disassembler
eventq_index=0							eventq_index=0

[system.cpu.tracer.disassembler]				[system.cpu.tracer.disassembler]
type=InstDisassembler						type=InstDisassembler
eventq_index=0							eventq_index=0

[system.cpu.workload]						[system.cpu.workload]
type=Process							type=Process
cmd=../../../bin/x86/deepsjeng.x86 ../../../bin/data/deepsjen |	cmd=../../../bin/arm/deepsjeng.arm ../../../bin/data/deepsjen
cwd=/home/nirmal/gem5/gem5-x86/second-pass/x86-1	      |	cwd=/home/nirmal/gem5/gem5-arm/second-pass/arm-1
drivers=							drivers=
egid=100							egid=100
env=								env=
errout=cerr							errout=cerr
euid=100							euid=100
eventq_index=0							eventq_index=0
executable=../../../bin/x86/deepsjeng.x86		      |	executable=../../../bin/arm/deepsjeng.arm
gid=0								gid=0
input=cin							input=cin
kvmInSE=false							kvmInSE=false
maxStackSize=67108864						maxStackSize=67108864
output=cout							output=cout
pgid=100							pgid=100
pid=100								pid=100
ppid=0								ppid=0
release=5.1.0							release=5.1.0
simpoint=0							simpoint=0
system=system							system=system
uid=100								uid=100
useArchPT=false							useArchPT=false

[system.cpu_clk_domain]						[system.cpu_clk_domain]
type=SrcClockDomain						type=SrcClockDomain
clock=500							clock=500
domain_id=-1							domain_id=-1
eventq_index=0							eventq_index=0
init_perf_level=0						init_perf_level=0
voltage_domain=system.cpu_voltage_domain			voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]					[system.cpu_voltage_domain]
type=VoltageDomain						type=VoltageDomain
eventq_index=0							eventq_index=0
voltage=1.0							voltage=1.0

[system.dvfs_handler]						[system.dvfs_handler]
type=DVFSHandler						type=DVFSHandler
domains=							domains=
enable=false							enable=false
eventq_index=0							eventq_index=0
sys_clk_domain=system.clk_domain				sys_clk_domain=system.clk_domain
transition_latency=100000000					transition_latency=100000000

[system.l2]							[system.l2]
type=Cache							type=Cache
children=power_state replacement_policy tags			children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615				addr_ranges=0:18446744073709551615
assoc=16							assoc=16
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
clusivity=mostly_incl						clusivity=mostly_incl
compressor=Null							compressor=Null
data_latency=20							data_latency=20
demand_mshr_reserve=1						demand_mshr_reserve=1
eventq_index=0							eventq_index=0
is_read_only=false						is_read_only=false
max_miss_count=0						max_miss_count=0
move_contractions=true						move_contractions=true
mshrs=20							mshrs=20
power_model=							power_model=
power_state=system.l2.power_state				power_state=system.l2.power_state
prefetcher=Null							prefetcher=Null
replace_expansions=true						replace_expansions=true
replacement_policy=system.l2.replacement_policy			replacement_policy=system.l2.replacement_policy
response_latency=20						response_latency=20
sequential_access=false						sequential_access=false
size=2097152							size=2097152
system=system							system=system
tag_latency=20							tag_latency=20
tags=system.l2.tags						tags=system.l2.tags
tgts_per_mshr=12						tgts_per_mshr=12
warmup_percentage=0						warmup_percentage=0
write_allocator=Null						write_allocator=Null
write_buffers=8							write_buffers=8
writeback_clean=false						writeback_clean=false
cpu_side=system.tol2bus.mem_side_ports[0]			cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[1]			mem_side=system.membus.cpu_side_ports[1]

[system.l2.power_state]						[system.l2.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.l2.replacement_policy]					[system.l2.replacement_policy]
type=LRURP							type=LRURP
eventq_index=0							eventq_index=0

[system.l2.tags]						[system.l2.tags]
type=BaseSetAssoc						type=BaseSetAssoc
children=indexing_policy power_state				children=indexing_policy power_state
assoc=16							assoc=16
block_size=64							block_size=64
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
indexing_policy=system.l2.tags.indexing_policy			indexing_policy=system.l2.tags.indexing_policy
power_model=							power_model=
power_state=system.l2.tags.power_state				power_state=system.l2.tags.power_state
replacement_policy=system.l2.replacement_policy			replacement_policy=system.l2.replacement_policy
sequential_access=false						sequential_access=false
size=2097152							size=2097152
system=system							system=system
tag_latency=20							tag_latency=20
warmup_percentage=0						warmup_percentage=0

[system.l2.tags.indexing_policy]				[system.l2.tags.indexing_policy]
type=SetAssociative						type=SetAssociative
assoc=16							assoc=16
entry_size=64							entry_size=64
eventq_index=0							eventq_index=0
size=2097152							size=2097152

[system.l2.tags.power_state]					[system.l2.tags.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.mem_ctrls]						[system.mem_ctrls]
type=MemCtrl							type=MemCtrl
children=dram power_state					children=dram power_state
clk_domain=system.clk_domain					clk_domain=system.clk_domain
command_window=10000						command_window=10000
disable_sanity_check=false					disable_sanity_check=false
dram=system.mem_ctrls.dram					dram=system.mem_ctrls.dram
eventq_index=0							eventq_index=0
mem_sched_policy=frfcfs						mem_sched_policy=frfcfs
min_reads_per_switch=16						min_reads_per_switch=16
min_writes_per_switch=16					min_writes_per_switch=16
power_model=							power_model=
power_state=system.mem_ctrls.power_state			power_state=system.mem_ctrls.power_state
qos_policy=Null							qos_policy=Null
qos_priorities=1						qos_priorities=1
qos_priority_escalation=false					qos_priority_escalation=false
qos_q_policy=fifo						qos_q_policy=fifo
qos_requestors=               					qos_requestors=               
qos_syncro_scheduler=false					qos_syncro_scheduler=false
qos_turnaround_policy=Null					qos_turnaround_policy=Null
static_backend_latency=10000					static_backend_latency=10000
static_frontend_latency=10000					static_frontend_latency=10000
system=system							system=system
write_high_thresh_perc=85					write_high_thresh_perc=85
write_low_thresh_perc=50					write_low_thresh_perc=50
port=system.membus.mem_side_ports[2]			      |	port=system.membus.mem_side_ports[0]

[system.mem_ctrls.dram]						[system.mem_ctrls.dram]
type=DRAMInterface						type=DRAMInterface
children=power_state						children=power_state
IDD0=0.055							IDD0=0.055
IDD02=0.0							IDD02=0.0
IDD2N=0.032							IDD2N=0.032
IDD2N2=0.0							IDD2N2=0.0
IDD2P0=0.0							IDD2P0=0.0
IDD2P02=0.0							IDD2P02=0.0
IDD2P1=0.032							IDD2P1=0.032
IDD2P12=0.0							IDD2P12=0.0
IDD3N=0.038							IDD3N=0.038
IDD3N2=0.0							IDD3N2=0.0
IDD3P0=0.0							IDD3P0=0.0
IDD3P02=0.0							IDD3P02=0.0
IDD3P1=0.038							IDD3P1=0.038
IDD3P12=0.0							IDD3P12=0.0
IDD4R=0.157							IDD4R=0.157
IDD4R2=0.0							IDD4R2=0.0
IDD4W=0.125							IDD4W=0.125
IDD4W2=0.0							IDD4W2=0.0
IDD5=0.23500000000000001					IDD5=0.23500000000000001
IDD52=0.0							IDD52=0.0
IDD6=0.02							IDD6=0.02
IDD62=0.0							IDD62=0.0
VDD=1.5								VDD=1.5
VDD2=0.0							VDD2=0.0
activation_limit=4						activation_limit=4
addr_mapping=RoRaBaCoCh						addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0						bank_groups_per_rank=0
banks_per_rank=8						banks_per_rank=8
beats_per_clock=2						beats_per_clock=2
burst_length=8							burst_length=8
clk_domain=system.clk_domain					clk_domain=system.clk_domain
conf_table_reported=true					conf_table_reported=true
data_clock_sync=false						data_clock_sync=false
device_bus_width=8						device_bus_width=8
device_rowbuffer_size=1024					device_rowbuffer_size=1024
device_size=536870912						device_size=536870912
devices_per_rank=8						devices_per_rank=8
dll=true							dll=true
enable_dram_powerdown=false					enable_dram_powerdown=false
eventq_index=0							eventq_index=0
image_file=							image_file=
in_addr_map=true						in_addr_map=true
kvm_map=true							kvm_map=true
max_accesses_per_row=16						max_accesses_per_row=16
null=false							null=false
page_policy=open_adaptive					page_policy=open_adaptive
power_model=							power_model=
power_state=system.mem_ctrls.dram.power_state			power_state=system.mem_ctrls.dram.power_state
range=0:2147483648						range=0:2147483648
ranks_per_channel=2						ranks_per_channel=2
read_buffer_size=32						read_buffer_size=32
tAAD=1250							tAAD=1250
tBURST=5000							tBURST=5000
tBURST_MAX=5000							tBURST_MAX=5000
tBURST_MIN=5000							tBURST_MIN=5000
tCCD_L=0							tCCD_L=0
tCCD_L_WR=0							tCCD_L_WR=0
tCK=1250							tCK=1250
tCL=13750							tCL=13750
tCS=2500							tCS=2500
tCWL=13750							tCWL=13750
tPPD=0								tPPD=0
tRAS=35000							tRAS=35000
tRCD=13750							tRCD=13750
tRCD_WR=13750							tRCD_WR=13750
tREFI=7800000							tREFI=7800000
tRFC=260000							tRFC=260000
tRP=13750							tRP=13750
tRRD=6000							tRRD=6000
tRRD_L=0							tRRD_L=0
tRTP=7500							tRTP=7500
tRTW=2500							tRTW=2500
tWR=15000							tWR=15000
tWTR=7500							tWTR=7500
tWTR_L=7500							tWTR_L=7500
tXAW=30000							tXAW=30000
tXP=6000							tXP=6000
tXPDLL=0							tXPDLL=0
tXS=270000							tXS=270000
tXSDLL=0							tXSDLL=0
two_cycle_activate=false					two_cycle_activate=false
write_buffer_size=64						write_buffer_size=64
writeable=true							writeable=true

[system.mem_ctrls.dram.power_state]				[system.mem_ctrls.dram.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.mem_ctrls.power_state]					[system.mem_ctrls.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.membus]							[system.membus]
type=CoherentXBar						type=CoherentXBar
children=power_state snoop_filter				children=power_state snoop_filter
clk_domain=system.clk_domain					clk_domain=system.clk_domain
eventq_index=0							eventq_index=0
forward_latency=4						forward_latency=4
frontend_latency=3						frontend_latency=3
header_latency=1						header_latency=1
max_outstanding_snoops=512					max_outstanding_snoops=512
max_routing_table_size=512					max_routing_table_size=512
point_of_coherency=true						point_of_coherency=true
point_of_unification=true					point_of_unification=true
power_model=							power_model=
power_state=system.membus.power_state				power_state=system.membus.power_state
response_latency=2						response_latency=2
snoop_filter=system.membus.snoop_filter				snoop_filter=system.membus.snoop_filter
snoop_response_latency=4					snoop_response_latency=4
system=system							system=system
use_default_range=false						use_default_range=false
width=16							width=16
cpu_side_ports=system.system_port system.l2.mem_side system.c |	cpu_side_ports=system.system_port system.l2.mem_side
mem_side_ports=system.cpu.interrupts.pio system.cpu.interrupt |	mem_side_ports=system.mem_ctrls.port

[system.membus.power_state]					[system.membus.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.membus.snoop_filter]					[system.membus.snoop_filter]
type=SnoopFilter						type=SnoopFilter
eventq_index=0							eventq_index=0
lookup_latency=1						lookup_latency=1
max_capacity=8388608						max_capacity=8388608
system=system							system=system

[system.redirect_paths0]					[system.redirect_paths0]
type=RedirectPath						type=RedirectPath
app_path=/proc							app_path=/proc
eventq_index=0							eventq_index=0
host_paths=m5out/fs/proc					host_paths=m5out/fs/proc

[system.redirect_paths1]					[system.redirect_paths1]
type=RedirectPath						type=RedirectPath
app_path=/sys							app_path=/sys
eventq_index=0							eventq_index=0
host_paths=m5out/fs/sys						host_paths=m5out/fs/sys

[system.redirect_paths2]					[system.redirect_paths2]
type=RedirectPath						type=RedirectPath
app_path=/tmp							app_path=/tmp
eventq_index=0							eventq_index=0
host_paths=m5out/fs/tmp						host_paths=m5out/fs/tmp

[system.tol2bus]						[system.tol2bus]
type=CoherentXBar						type=CoherentXBar
children=power_state snoop_filter				children=power_state snoop_filter
clk_domain=system.cpu_clk_domain				clk_domain=system.cpu_clk_domain
eventq_index=0							eventq_index=0
forward_latency=0						forward_latency=0
frontend_latency=1						frontend_latency=1
header_latency=1						header_latency=1
max_outstanding_snoops=512					max_outstanding_snoops=512
max_routing_table_size=512					max_routing_table_size=512
point_of_coherency=false					point_of_coherency=false
point_of_unification=true					point_of_unification=true
power_model=							power_model=
power_state=system.tol2bus.power_state				power_state=system.tol2bus.power_state
response_latency=1						response_latency=1
snoop_filter=system.tol2bus.snoop_filter			snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1					snoop_response_latency=1
system=system							system=system
use_default_range=false						use_default_range=false
width=32							width=32
cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.m |	cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.m
mem_side_ports=system.l2.cpu_side				mem_side_ports=system.l2.cpu_side

[system.tol2bus.power_state]					[system.tol2bus.power_state]
type=PowerState							type=PowerState
clk_gate_bins=20						clk_gate_bins=20
clk_gate_max=1000000000000					clk_gate_max=1000000000000
clk_gate_min=1000						clk_gate_min=1000
default_state=UNDEFINED						default_state=UNDEFINED
eventq_index=0							eventq_index=0
leaders=							leaders=
possible_states=						possible_states=

[system.tol2bus.snoop_filter]					[system.tol2bus.snoop_filter]
type=SnoopFilter						type=SnoopFilter
eventq_index=0							eventq_index=0
lookup_latency=0						lookup_latency=0
max_capacity=8388608						max_capacity=8388608
system=system							system=system

[system.voltage_domain]						[system.voltage_domain]
type=VoltageDomain						type=VoltageDomain
eventq_index=0							eventq_index=0
voltage=1.0							voltage=1.0

[system.workload]						[system.workload]
type=X86EmuLinux					      |	type=ArmEmuLinux
eventq_index=0							eventq_index=0
remote_gdb_port=#7000						remote_gdb_port=#7000
wait_for_remote_gdb=false					wait_for_remote_gdb=false

