[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/load_three_memory_spec_inline"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~UsesThreeMemsInline|UsesThreeMemsInline>memory3",
    "filename":"testmem.bin",
    "hexOrBinary":"b"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~UsesThreeMemsInline|UsesThreeMemsInline>memory2",
    "filename":"testmem.bin",
    "hexOrBinary":"b"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~UsesThreeMemsInline|UsesThreeMemsInline>memory1",
    "filename":"testmem.bin",
    "hexOrBinary":"b"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMemsInline|UsesThreeMemsInline>io_value3",
    "sources":[
      "~UsesThreeMemsInline|UsesThreeMemsInline>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMemsInline|UsesThreeMemsInline>io_value2",
    "sources":[
      "~UsesThreeMemsInline|UsesThreeMemsInline>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~UsesThreeMemsInline|UsesThreeMemsInline>io_value1",
    "sources":[
      "~UsesThreeMemsInline|UsesThreeMemsInline>io_address"
    ]
  }
]