
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F25)
	S28= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F38)
	S41= IR_EX.Out=>FU.IR_EX                                    Premise(F39)
	S42= IR_ID.Out=>FU.IR_ID                                    Premise(F40)
	S43= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F43)
	S46= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F44)
	S47= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F45)
	S48= ALU.Out=>FU.InEX                                       Premise(F46)
	S49= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F47)
	S50= GPR.Rdata1=>FU.InID1                                   Premise(F48)
	S51= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F49)
	S52= ALUOut_MEM.Out=>FU.InMEM                               Premise(F50)
	S53= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F51)
	S54= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F52)
	S55= IR_ID.Out25_21=>GPR.RReg1                              Premise(F53)
	S56= IR_WB.Out20_16=>GPR.WReg                               Premise(F54)
	S57= IMMU.Addr=>IAddrReg.In                                 Premise(F55)
	S58= PC.Out=>ICache.IEA                                     Premise(F56)
	S59= ICache.IEA=addr                                        Path(S4,S58)
	S60= ICache.Hit=ICacheHit(addr)                             ICache-Search(S59)
	S61= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S60,S25)
	S62= FU.ICacheHit=ICacheHit(addr)                           Path(S60,S39)
	S63= PC.Out=>ICache.IEA                                     Premise(F57)
	S64= IMem.MEM8WordOut=>ICache.WData                         Premise(F58)
	S65= ICache.Out=>ICacheReg.In                               Premise(F59)
	S66= PC.Out=>IMMU.IEA                                       Premise(F60)
	S67= IMMU.IEA=addr                                          Path(S4,S66)
	S68= CP0.ASID=>IMMU.PID                                     Premise(F61)
	S69= IMMU.PID=pid                                           Path(S3,S68)
	S70= IMMU.Addr={pid,addr}                                   IMMU-Search(S69,S67)
	S71= IAddrReg.In={pid,addr}                                 Path(S70,S57)
	S72= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S69,S67)
	S73= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S72,S26)
	S74= IAddrReg.Out=>IMem.RAddr                               Premise(F62)
	S75= ICacheReg.Out=>IRMux.CacheData                         Premise(F63)
	S76= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F64)
	S77= IMem.Out=>IRMux.MemData                                Premise(F65)
	S78= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F66)
	S79= IR_MEM.Out=>IR_DMMU1.In                                Premise(F67)
	S80= IR_ID.Out=>IR_EX.In                                    Premise(F68)
	S81= ICache.Out=>IR_ID.In                                   Premise(F69)
	S82= IRMux.Out=>IR_ID.In                                    Premise(F70)
	S83= ICache.Out=>IR_IMMU.In                                 Premise(F71)
	S84= IR_EX.Out=>IR_MEM.In                                   Premise(F72)
	S85= IR_DMMU2.Out=>IR_WB.In                                 Premise(F73)
	S86= IR_MEM.Out=>IR_WB.In                                   Premise(F74)
	S87= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F75)
	S88= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F76)
	S89= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F77)
	S90= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F78)
	S91= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F79)
	S92= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F80)
	S93= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F81)
	S94= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F82)
	S95= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F83)
	S96= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F84)
	S97= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F85)
	S98= IR_EX.Out31_26=>CU_EX.Op                               Premise(F86)
	S99= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F87)
	S100= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F88)
	S101= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F89)
	S102= IR_ID.Out31_26=>CU_ID.Op                              Premise(F90)
	S103= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F91)
	S104= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F92)
	S105= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F93)
	S106= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F94)
	S107= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F95)
	S108= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F96)
	S109= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F97)
	S110= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S111= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F99)
	S112= CtrlA_EX=0                                            Premise(F100)
	S113= CtrlB_EX=0                                            Premise(F101)
	S114= CtrlALUOut_MEM=0                                      Premise(F102)
	S115= CtrlALUOut_DMMU1=0                                    Premise(F103)
	S116= CtrlALUOut_DMMU2=0                                    Premise(F104)
	S117= CtrlALUOut_WB=0                                       Premise(F105)
	S118= CtrlA_MEM=0                                           Premise(F106)
	S119= CtrlA_WB=0                                            Premise(F107)
	S120= CtrlB_MEM=0                                           Premise(F108)
	S121= CtrlB_WB=0                                            Premise(F109)
	S122= CtrlICache=0                                          Premise(F110)
	S123= CtrlIMMU=0                                            Premise(F111)
	S124= CtrlIR_DMMU1=0                                        Premise(F112)
	S125= CtrlIR_DMMU2=0                                        Premise(F113)
	S126= CtrlIR_EX=0                                           Premise(F114)
	S127= CtrlIR_ID=0                                           Premise(F115)
	S128= CtrlIR_IMMU=1                                         Premise(F116)
	S129= CtrlIR_MEM=0                                          Premise(F117)
	S130= CtrlIR_WB=0                                           Premise(F118)
	S131= CtrlGPR=0                                             Premise(F119)
	S132= CtrlIAddrReg=1                                        Premise(F120)
	S133= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S71,S132)
	S134= CtrlPC=0                                              Premise(F121)
	S135= CtrlPCInc=0                                           Premise(F122)
	S136= PC[Out]=addr                                          PC-Hold(S1,S134,S135)
	S137= CtrlIMem=0                                            Premise(F123)
	S138= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S137)
	S139= CtrlICacheReg=1                                       Premise(F124)
	S140= CtrlASIDIn=0                                          Premise(F125)
	S141= CtrlCP0=0                                             Premise(F126)
	S142= CP0[ASID]=pid                                         CP0-Hold(S0,S141)
	S143= CtrlEPCIn=0                                           Premise(F127)
	S144= CtrlExCodeIn=0                                        Premise(F128)
	S145= CtrlIRMux=0                                           Premise(F129)
	S146= GPR[rS]=a                                             Premise(F130)

IMMU	S147= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S133)
	S148= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S133)
	S149= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S133)
	S150= PC.Out=addr                                           PC-Out(S136)
	S151= CP0.ASID=pid                                          CP0-Read-ASID(S142)
	S152= A_EX.Out=>ALU.A                                       Premise(F131)
	S153= B_EX.Out=>ALU.B                                       Premise(F132)
	S154= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F133)
	S155= ALU.Out=>ALUOut_MEM.In                                Premise(F134)
	S156= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F135)
	S157= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F136)
	S158= FU.OutID1=>A_EX.In                                    Premise(F137)
	S159= A_MEM.Out=>A_WB.In                                    Premise(F138)
	S160= LIMMEXT.Out=>B_EX.In                                  Premise(F139)
	S161= B_MEM.Out=>B_WB.In                                    Premise(F140)
	S162= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F141)
	S163= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F142)
	S164= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F143)
	S165= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F144)
	S166= FU.Bub_ID=>CU_ID.Bub                                  Premise(F145)
	S167= FU.Halt_ID=>CU_ID.Halt                                Premise(F146)
	S168= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F147)
	S169= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F148)
	S170= FU.Bub_IF=>CU_IF.Bub                                  Premise(F149)
	S171= FU.Halt_IF=>CU_IF.Halt                                Premise(F150)
	S172= ICache.Hit=>CU_IF.ICacheHit                           Premise(F151)
	S173= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F152)
	S174= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F153)
	S175= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F154)
	S176= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F155)
	S177= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F156)
	S178= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F157)
	S179= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F158)
	S180= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F159)
	S181= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F160)
	S182= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F161)
	S183= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F162)
	S184= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F163)
	S185= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F164)
	S186= ICache.Hit=>FU.ICacheHit                              Premise(F165)
	S187= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F166)
	S188= IR_EX.Out=>FU.IR_EX                                   Premise(F167)
	S189= IR_ID.Out=>FU.IR_ID                                   Premise(F168)
	S190= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F169)
	S191= IR_MEM.Out=>FU.IR_MEM                                 Premise(F170)
	S192= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F171)
	S193= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F172)
	S194= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F173)
	S195= ALU.Out=>FU.InEX                                      Premise(F174)
	S196= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F175)
	S197= GPR.Rdata1=>FU.InID1                                  Premise(F176)
	S198= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F177)
	S199= ALUOut_MEM.Out=>FU.InMEM                              Premise(F178)
	S200= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F179)
	S201= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F180)
	S202= IR_ID.Out25_21=>GPR.RReg1                             Premise(F181)
	S203= IR_WB.Out20_16=>GPR.WReg                              Premise(F182)
	S204= IMMU.Addr=>IAddrReg.In                                Premise(F183)
	S205= PC.Out=>ICache.IEA                                    Premise(F184)
	S206= ICache.IEA=addr                                       Path(S150,S205)
	S207= ICache.Hit=ICacheHit(addr)                            ICache-Search(S206)
	S208= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S207,S172)
	S209= FU.ICacheHit=ICacheHit(addr)                          Path(S207,S186)
	S210= PC.Out=>ICache.IEA                                    Premise(F185)
	S211= IMem.MEM8WordOut=>ICache.WData                        Premise(F186)
	S212= ICache.Out=>ICacheReg.In                              Premise(F187)
	S213= PC.Out=>IMMU.IEA                                      Premise(F188)
	S214= IMMU.IEA=addr                                         Path(S150,S213)
	S215= CP0.ASID=>IMMU.PID                                    Premise(F189)
	S216= IMMU.PID=pid                                          Path(S151,S215)
	S217= IMMU.Addr={pid,addr}                                  IMMU-Search(S216,S214)
	S218= IAddrReg.In={pid,addr}                                Path(S217,S204)
	S219= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S216,S214)
	S220= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S219,S173)
	S221= IAddrReg.Out=>IMem.RAddr                              Premise(F190)
	S222= IMem.RAddr={pid,addr}                                 Path(S147,S221)
	S223= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S222,S138)
	S224= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S222,S138)
	S225= ICache.WData=IMemGet8Word({pid,addr})                 Path(S224,S211)
	S226= ICacheReg.Out=>IRMux.CacheData                        Premise(F191)
	S227= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F192)
	S228= IMem.Out=>IRMux.MemData                               Premise(F193)
	S229= IRMux.MemData={12,rS,rD,UIMM}                         Path(S223,S228)
	S230= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S229)
	S231= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F194)
	S232= IR_MEM.Out=>IR_DMMU1.In                               Premise(F195)
	S233= IR_ID.Out=>IR_EX.In                                   Premise(F196)
	S234= ICache.Out=>IR_ID.In                                  Premise(F197)
	S235= IRMux.Out=>IR_ID.In                                   Premise(F198)
	S236= IR_ID.In={12,rS,rD,UIMM}                              Path(S230,S235)
	S237= ICache.Out=>IR_IMMU.In                                Premise(F199)
	S238= IR_EX.Out=>IR_MEM.In                                  Premise(F200)
	S239= IR_DMMU2.Out=>IR_WB.In                                Premise(F201)
	S240= IR_MEM.Out=>IR_WB.In                                  Premise(F202)
	S241= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F203)
	S242= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F204)
	S243= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F205)
	S244= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F206)
	S245= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F207)
	S246= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F208)
	S247= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F209)
	S248= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F210)
	S249= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F211)
	S250= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F212)
	S251= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F213)
	S252= IR_EX.Out31_26=>CU_EX.Op                              Premise(F214)
	S253= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F215)
	S254= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F216)
	S255= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F217)
	S256= IR_ID.Out31_26=>CU_ID.Op                              Premise(F218)
	S257= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F219)
	S258= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F220)
	S259= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F221)
	S260= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F222)
	S261= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F223)
	S262= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F224)
	S263= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F225)
	S264= IR_WB.Out31_26=>CU_WB.Op                              Premise(F226)
	S265= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F227)
	S266= CtrlA_EX=0                                            Premise(F228)
	S267= CtrlB_EX=0                                            Premise(F229)
	S268= CtrlALUOut_MEM=0                                      Premise(F230)
	S269= CtrlALUOut_DMMU1=0                                    Premise(F231)
	S270= CtrlALUOut_DMMU2=0                                    Premise(F232)
	S271= CtrlALUOut_WB=0                                       Premise(F233)
	S272= CtrlA_MEM=0                                           Premise(F234)
	S273= CtrlA_WB=0                                            Premise(F235)
	S274= CtrlB_MEM=0                                           Premise(F236)
	S275= CtrlB_WB=0                                            Premise(F237)
	S276= CtrlICache=1                                          Premise(F238)
	S277= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S206,S225,S276)
	S278= CtrlIMMU=0                                            Premise(F239)
	S279= CtrlIR_DMMU1=0                                        Premise(F240)
	S280= CtrlIR_DMMU2=0                                        Premise(F241)
	S281= CtrlIR_EX=0                                           Premise(F242)
	S282= CtrlIR_ID=1                                           Premise(F243)
	S283= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S236,S282)
	S284= CtrlIR_IMMU=0                                         Premise(F244)
	S285= CtrlIR_MEM=0                                          Premise(F245)
	S286= CtrlIR_WB=0                                           Premise(F246)
	S287= CtrlGPR=0                                             Premise(F247)
	S288= GPR[rS]=a                                             GPR-Hold(S146,S287)
	S289= CtrlIAddrReg=0                                        Premise(F248)
	S290= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S133,S289)
	S291= CtrlPC=0                                              Premise(F249)
	S292= CtrlPCInc=1                                           Premise(F250)
	S293= PC[Out]=addr+4                                        PC-Inc(S136,S291,S292)
	S294= PC[CIA]=addr                                          PC-Inc(S136,S291,S292)
	S295= CtrlIMem=0                                            Premise(F251)
	S296= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S138,S295)
	S297= CtrlICacheReg=0                                       Premise(F252)
	S298= CtrlASIDIn=0                                          Premise(F253)
	S299= CtrlCP0=0                                             Premise(F254)
	S300= CP0[ASID]=pid                                         CP0-Hold(S142,S299)
	S301= CtrlEPCIn=0                                           Premise(F255)
	S302= CtrlExCodeIn=0                                        Premise(F256)
	S303= CtrlIRMux=0                                           Premise(F257)

ID	S304= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S283)
	S305= IR_ID.Out31_26=12                                     IR-Out(S283)
	S306= IR_ID.Out25_21=rS                                     IR-Out(S283)
	S307= IR_ID.Out20_16=rD                                     IR-Out(S283)
	S308= IR_ID.Out15_0=UIMM                                    IR-Out(S283)
	S309= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S290)
	S310= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S290)
	S311= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S290)
	S312= PC.Out=addr+4                                         PC-Out(S293)
	S313= PC.CIA=addr                                           PC-Out(S294)
	S314= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S315= CP0.ASID=pid                                          CP0-Read-ASID(S300)
	S316= A_EX.Out=>ALU.A                                       Premise(F258)
	S317= B_EX.Out=>ALU.B                                       Premise(F259)
	S318= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F260)
	S319= ALU.Out=>ALUOut_MEM.In                                Premise(F261)
	S320= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F262)
	S321= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F263)
	S322= FU.OutID1=>A_EX.In                                    Premise(F264)
	S323= A_MEM.Out=>A_WB.In                                    Premise(F265)
	S324= LIMMEXT.Out=>B_EX.In                                  Premise(F266)
	S325= B_MEM.Out=>B_WB.In                                    Premise(F267)
	S326= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F268)
	S327= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F269)
	S328= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F270)
	S329= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F271)
	S330= FU.Bub_ID=>CU_ID.Bub                                  Premise(F272)
	S331= FU.Halt_ID=>CU_ID.Halt                                Premise(F273)
	S332= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F274)
	S333= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F275)
	S334= FU.Bub_IF=>CU_IF.Bub                                  Premise(F276)
	S335= FU.Halt_IF=>CU_IF.Halt                                Premise(F277)
	S336= ICache.Hit=>CU_IF.ICacheHit                           Premise(F278)
	S337= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F279)
	S338= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F280)
	S339= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F281)
	S340= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F282)
	S341= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F283)
	S342= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F284)
	S343= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F285)
	S344= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F286)
	S345= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F287)
	S346= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F288)
	S347= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F289)
	S348= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F290)
	S349= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F291)
	S350= ICache.Hit=>FU.ICacheHit                              Premise(F292)
	S351= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F293)
	S352= IR_EX.Out=>FU.IR_EX                                   Premise(F294)
	S353= IR_ID.Out=>FU.IR_ID                                   Premise(F295)
	S354= FU.IR_ID={12,rS,rD,UIMM}                              Path(S304,S353)
	S355= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F296)
	S356= IR_MEM.Out=>FU.IR_MEM                                 Premise(F297)
	S357= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F298)
	S358= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F299)
	S359= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F300)
	S360= ALU.Out=>FU.InEX                                      Premise(F301)
	S361= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F302)
	S362= GPR.Rdata1=>FU.InID1                                  Premise(F303)
	S363= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F304)
	S364= FU.InID1_RReg=rS                                      Path(S306,S363)
	S365= FU.InID2_RReg=5'b00000                                Premise(F305)
	S366= ALUOut_MEM.Out=>FU.InMEM                              Premise(F306)
	S367= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F307)
	S368= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F308)
	S369= IR_ID.Out25_21=>GPR.RReg1                             Premise(F309)
	S370= GPR.RReg1=rS                                          Path(S306,S369)
	S371= GPR.Rdata1=a                                          GPR-Read(S370,S288)
	S372= FU.InID1=a                                            Path(S371,S362)
	S373= FU.OutID1=FU(a)                                       FU-Forward(S372)
	S374= A_EX.In=FU(a)                                         Path(S373,S322)
	S375= IR_WB.Out20_16=>GPR.WReg                              Premise(F310)
	S376= IMMU.Addr=>IAddrReg.In                                Premise(F311)
	S377= PC.Out=>ICache.IEA                                    Premise(F312)
	S378= ICache.IEA=addr+4                                     Path(S312,S377)
	S379= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S378)
	S380= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S379,S336)
	S381= FU.ICacheHit=ICacheHit(addr+4)                        Path(S379,S350)
	S382= PC.Out=>ICache.IEA                                    Premise(F313)
	S383= IMem.MEM8WordOut=>ICache.WData                        Premise(F314)
	S384= ICache.Out=>ICacheReg.In                              Premise(F315)
	S385= PC.Out=>IMMU.IEA                                      Premise(F316)
	S386= IMMU.IEA=addr+4                                       Path(S312,S385)
	S387= CP0.ASID=>IMMU.PID                                    Premise(F317)
	S388= IMMU.PID=pid                                          Path(S315,S387)
	S389= IMMU.Addr={pid,addr+4}                                IMMU-Search(S388,S386)
	S390= IAddrReg.In={pid,addr+4}                              Path(S389,S376)
	S391= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S388,S386)
	S392= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S391,S337)
	S393= IAddrReg.Out=>IMem.RAddr                              Premise(F318)
	S394= IMem.RAddr={pid,addr}                                 Path(S309,S393)
	S395= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S394,S296)
	S396= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S394,S296)
	S397= ICache.WData=IMemGet8Word({pid,addr})                 Path(S396,S383)
	S398= ICacheReg.Out=>IRMux.CacheData                        Premise(F319)
	S399= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F320)
	S400= IMem.Out=>IRMux.MemData                               Premise(F321)
	S401= IRMux.MemData={12,rS,rD,UIMM}                         Path(S395,S400)
	S402= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S401)
	S403= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F322)
	S404= IR_MEM.Out=>IR_DMMU1.In                               Premise(F323)
	S405= IR_ID.Out=>IR_EX.In                                   Premise(F324)
	S406= IR_EX.In={12,rS,rD,UIMM}                              Path(S304,S405)
	S407= ICache.Out=>IR_ID.In                                  Premise(F325)
	S408= IRMux.Out=>IR_ID.In                                   Premise(F326)
	S409= IR_ID.In={12,rS,rD,UIMM}                              Path(S402,S408)
	S410= ICache.Out=>IR_IMMU.In                                Premise(F327)
	S411= IR_EX.Out=>IR_MEM.In                                  Premise(F328)
	S412= IR_DMMU2.Out=>IR_WB.In                                Premise(F329)
	S413= IR_MEM.Out=>IR_WB.In                                  Premise(F330)
	S414= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F331)
	S415= LIMMEXT.In=UIMM                                       Path(S308,S414)
	S416= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S415)
	S417= B_EX.In={16{0},UIMM}                                  Path(S416,S324)
	S418= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F332)
	S419= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F333)
	S420= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F334)
	S421= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F335)
	S422= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F336)
	S423= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F337)
	S424= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F338)
	S425= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F339)
	S426= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F340)
	S427= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F341)
	S428= IR_EX.Out31_26=>CU_EX.Op                              Premise(F342)
	S429= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F343)
	S430= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F344)
	S431= CU_ID.IRFunc1=rD                                      Path(S307,S430)
	S432= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F345)
	S433= CU_ID.IRFunc2=rS                                      Path(S306,S432)
	S434= IR_ID.Out31_26=>CU_ID.Op                              Premise(F346)
	S435= CU_ID.Op=12                                           Path(S305,S434)
	S436= CU_ID.Func=alu_add                                    CU_ID(S435)
	S437= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F347)
	S438= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F348)
	S439= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F349)
	S440= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F350)
	S441= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F351)
	S442= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F352)
	S443= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F353)
	S444= IR_WB.Out31_26=>CU_WB.Op                              Premise(F354)
	S445= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F355)
	S446= CtrlA_EX=1                                            Premise(F356)
	S447= [A_EX]=FU(a)                                          A_EX-Write(S374,S446)
	S448= CtrlB_EX=1                                            Premise(F357)
	S449= [B_EX]={16{0},UIMM}                                   B_EX-Write(S417,S448)
	S450= CtrlALUOut_MEM=0                                      Premise(F358)
	S451= CtrlALUOut_DMMU1=0                                    Premise(F359)
	S452= CtrlALUOut_DMMU2=0                                    Premise(F360)
	S453= CtrlALUOut_WB=0                                       Premise(F361)
	S454= CtrlA_MEM=0                                           Premise(F362)
	S455= CtrlA_WB=0                                            Premise(F363)
	S456= CtrlB_MEM=0                                           Premise(F364)
	S457= CtrlB_WB=0                                            Premise(F365)
	S458= CtrlICache=0                                          Premise(F366)
	S459= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S277,S458)
	S460= CtrlIMMU=0                                            Premise(F367)
	S461= CtrlIR_DMMU1=0                                        Premise(F368)
	S462= CtrlIR_DMMU2=0                                        Premise(F369)
	S463= CtrlIR_EX=1                                           Premise(F370)
	S464= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S406,S463)
	S465= CtrlIR_ID=0                                           Premise(F371)
	S466= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S283,S465)
	S467= CtrlIR_IMMU=0                                         Premise(F372)
	S468= CtrlIR_MEM=0                                          Premise(F373)
	S469= CtrlIR_WB=0                                           Premise(F374)
	S470= CtrlGPR=0                                             Premise(F375)
	S471= GPR[rS]=a                                             GPR-Hold(S288,S470)
	S472= CtrlIAddrReg=0                                        Premise(F376)
	S473= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S290,S472)
	S474= CtrlPC=0                                              Premise(F377)
	S475= CtrlPCInc=0                                           Premise(F378)
	S476= PC[CIA]=addr                                          PC-Hold(S294,S475)
	S477= PC[Out]=addr+4                                        PC-Hold(S293,S474,S475)
	S478= CtrlIMem=0                                            Premise(F379)
	S479= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S296,S478)
	S480= CtrlICacheReg=0                                       Premise(F380)
	S481= CtrlASIDIn=0                                          Premise(F381)
	S482= CtrlCP0=0                                             Premise(F382)
	S483= CP0[ASID]=pid                                         CP0-Hold(S300,S482)
	S484= CtrlEPCIn=0                                           Premise(F383)
	S485= CtrlExCodeIn=0                                        Premise(F384)
	S486= CtrlIRMux=0                                           Premise(F385)

EX	S487= A_EX.Out=FU(a)                                        A_EX-Out(S447)
	S488= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S447)
	S489= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S447)
	S490= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S449)
	S491= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S449)
	S492= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S449)
	S493= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S464)
	S494= IR_EX.Out31_26=12                                     IR_EX-Out(S464)
	S495= IR_EX.Out25_21=rS                                     IR_EX-Out(S464)
	S496= IR_EX.Out20_16=rD                                     IR_EX-Out(S464)
	S497= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S464)
	S498= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S466)
	S499= IR_ID.Out31_26=12                                     IR-Out(S466)
	S500= IR_ID.Out25_21=rS                                     IR-Out(S466)
	S501= IR_ID.Out20_16=rD                                     IR-Out(S466)
	S502= IR_ID.Out15_0=UIMM                                    IR-Out(S466)
	S503= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S473)
	S504= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S473)
	S505= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S473)
	S506= PC.CIA=addr                                           PC-Out(S476)
	S507= PC.CIA31_28=addr[31:28]                               PC-Out(S476)
	S508= PC.Out=addr+4                                         PC-Out(S477)
	S509= CP0.ASID=pid                                          CP0-Read-ASID(S483)
	S510= A_EX.Out=>ALU.A                                       Premise(F386)
	S511= ALU.A=FU(a)                                           Path(S487,S510)
	S512= B_EX.Out=>ALU.B                                       Premise(F387)
	S513= ALU.B={16{0},UIMM}                                    Path(S490,S512)
	S514= ALU.Func=6'b000000                                    Premise(F388)
	S515= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S511,S513)
	S516= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S511,S513)
	S517= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S511,S513)
	S518= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S511,S513)
	S519= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S511,S513)
	S520= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F389)
	S521= ALU.Out=>ALUOut_MEM.In                                Premise(F390)
	S522= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S515,S521)
	S523= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F391)
	S524= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F392)
	S525= FU.OutID1=>A_EX.In                                    Premise(F393)
	S526= A_MEM.Out=>A_WB.In                                    Premise(F394)
	S527= LIMMEXT.Out=>B_EX.In                                  Premise(F395)
	S528= B_MEM.Out=>B_WB.In                                    Premise(F396)
	S529= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F397)
	S530= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F398)
	S531= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F399)
	S532= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F400)
	S533= FU.Bub_ID=>CU_ID.Bub                                  Premise(F401)
	S534= FU.Halt_ID=>CU_ID.Halt                                Premise(F402)
	S535= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F403)
	S536= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F404)
	S537= FU.Bub_IF=>CU_IF.Bub                                  Premise(F405)
	S538= FU.Halt_IF=>CU_IF.Halt                                Premise(F406)
	S539= ICache.Hit=>CU_IF.ICacheHit                           Premise(F407)
	S540= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F408)
	S541= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F409)
	S542= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F410)
	S543= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F411)
	S544= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F412)
	S545= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F413)
	S546= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F414)
	S547= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F415)
	S548= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F416)
	S549= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F417)
	S550= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F418)
	S551= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F419)
	S552= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F420)
	S553= ICache.Hit=>FU.ICacheHit                              Premise(F421)
	S554= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F422)
	S555= IR_EX.Out=>FU.IR_EX                                   Premise(F423)
	S556= FU.IR_EX={12,rS,rD,UIMM}                              Path(S493,S555)
	S557= IR_ID.Out=>FU.IR_ID                                   Premise(F424)
	S558= FU.IR_ID={12,rS,rD,UIMM}                              Path(S498,S557)
	S559= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F425)
	S560= IR_MEM.Out=>FU.IR_MEM                                 Premise(F426)
	S561= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F427)
	S562= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F428)
	S563= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F429)
	S564= ALU.Out=>FU.InEX                                      Premise(F430)
	S565= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S515,S564)
	S566= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F431)
	S567= FU.InEX_WReg=rD                                       Path(S496,S566)
	S568= GPR.Rdata1=>FU.InID1                                  Premise(F432)
	S569= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F433)
	S570= FU.InID1_RReg=rS                                      Path(S500,S569)
	S571= ALUOut_MEM.Out=>FU.InMEM                              Premise(F434)
	S572= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F435)
	S573= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F436)
	S574= IR_ID.Out25_21=>GPR.RReg1                             Premise(F437)
	S575= GPR.RReg1=rS                                          Path(S500,S574)
	S576= GPR.Rdata1=a                                          GPR-Read(S575,S471)
	S577= FU.InID1=a                                            Path(S576,S568)
	S578= FU.OutID1=FU(a)                                       FU-Forward(S577)
	S579= A_EX.In=FU(a)                                         Path(S578,S525)
	S580= IR_WB.Out20_16=>GPR.WReg                              Premise(F438)
	S581= IMMU.Addr=>IAddrReg.In                                Premise(F439)
	S582= PC.Out=>ICache.IEA                                    Premise(F440)
	S583= ICache.IEA=addr+4                                     Path(S508,S582)
	S584= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S583)
	S585= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S584,S539)
	S586= FU.ICacheHit=ICacheHit(addr+4)                        Path(S584,S553)
	S587= PC.Out=>ICache.IEA                                    Premise(F441)
	S588= IMem.MEM8WordOut=>ICache.WData                        Premise(F442)
	S589= ICache.Out=>ICacheReg.In                              Premise(F443)
	S590= PC.Out=>IMMU.IEA                                      Premise(F444)
	S591= IMMU.IEA=addr+4                                       Path(S508,S590)
	S592= CP0.ASID=>IMMU.PID                                    Premise(F445)
	S593= IMMU.PID=pid                                          Path(S509,S592)
	S594= IMMU.Addr={pid,addr+4}                                IMMU-Search(S593,S591)
	S595= IAddrReg.In={pid,addr+4}                              Path(S594,S581)
	S596= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S593,S591)
	S597= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S596,S540)
	S598= IAddrReg.Out=>IMem.RAddr                              Premise(F446)
	S599= IMem.RAddr={pid,addr}                                 Path(S503,S598)
	S600= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S599,S479)
	S601= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S599,S479)
	S602= ICache.WData=IMemGet8Word({pid,addr})                 Path(S601,S588)
	S603= ICacheReg.Out=>IRMux.CacheData                        Premise(F447)
	S604= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F448)
	S605= IMem.Out=>IRMux.MemData                               Premise(F449)
	S606= IRMux.MemData={12,rS,rD,UIMM}                         Path(S600,S605)
	S607= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S606)
	S608= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F450)
	S609= IR_MEM.Out=>IR_DMMU1.In                               Premise(F451)
	S610= IR_ID.Out=>IR_EX.In                                   Premise(F452)
	S611= IR_EX.In={12,rS,rD,UIMM}                              Path(S498,S610)
	S612= ICache.Out=>IR_ID.In                                  Premise(F453)
	S613= IRMux.Out=>IR_ID.In                                   Premise(F454)
	S614= IR_ID.In={12,rS,rD,UIMM}                              Path(S607,S613)
	S615= ICache.Out=>IR_IMMU.In                                Premise(F455)
	S616= IR_EX.Out=>IR_MEM.In                                  Premise(F456)
	S617= IR_MEM.In={12,rS,rD,UIMM}                             Path(S493,S616)
	S618= IR_DMMU2.Out=>IR_WB.In                                Premise(F457)
	S619= IR_MEM.Out=>IR_WB.In                                  Premise(F458)
	S620= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F459)
	S621= LIMMEXT.In=UIMM                                       Path(S502,S620)
	S622= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S621)
	S623= B_EX.In={16{0},UIMM}                                  Path(S622,S527)
	S624= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F460)
	S625= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F461)
	S626= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F462)
	S627= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F463)
	S628= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F464)
	S629= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F465)
	S630= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F466)
	S631= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F467)
	S632= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F468)
	S633= CU_EX.IRFunc1=rD                                      Path(S496,S632)
	S634= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F469)
	S635= CU_EX.IRFunc2=rS                                      Path(S495,S634)
	S636= IR_EX.Out31_26=>CU_EX.Op                              Premise(F470)
	S637= CU_EX.Op=12                                           Path(S494,S636)
	S638= CU_EX.Func=alu_add                                    CU_EX(S637)
	S639= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F471)
	S640= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F472)
	S641= CU_ID.IRFunc1=rD                                      Path(S501,S640)
	S642= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F473)
	S643= CU_ID.IRFunc2=rS                                      Path(S500,S642)
	S644= IR_ID.Out31_26=>CU_ID.Op                              Premise(F474)
	S645= CU_ID.Op=12                                           Path(S499,S644)
	S646= CU_ID.Func=alu_add                                    CU_ID(S645)
	S647= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F475)
	S648= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F476)
	S649= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F477)
	S650= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F478)
	S651= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F479)
	S652= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F480)
	S653= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F481)
	S654= IR_WB.Out31_26=>CU_WB.Op                              Premise(F482)
	S655= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F483)
	S656= CtrlA_EX=0                                            Premise(F484)
	S657= [A_EX]=FU(a)                                          A_EX-Hold(S447,S656)
	S658= CtrlB_EX=0                                            Premise(F485)
	S659= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S449,S658)
	S660= CtrlALUOut_MEM=1                                      Premise(F486)
	S661= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S522,S660)
	S662= CtrlALUOut_DMMU1=0                                    Premise(F487)
	S663= CtrlALUOut_DMMU2=0                                    Premise(F488)
	S664= CtrlALUOut_WB=0                                       Premise(F489)
	S665= CtrlA_MEM=0                                           Premise(F490)
	S666= CtrlA_WB=0                                            Premise(F491)
	S667= CtrlB_MEM=0                                           Premise(F492)
	S668= CtrlB_WB=0                                            Premise(F493)
	S669= CtrlICache=0                                          Premise(F494)
	S670= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S459,S669)
	S671= CtrlIMMU=0                                            Premise(F495)
	S672= CtrlIR_DMMU1=0                                        Premise(F496)
	S673= CtrlIR_DMMU2=0                                        Premise(F497)
	S674= CtrlIR_EX=0                                           Premise(F498)
	S675= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S464,S674)
	S676= CtrlIR_ID=0                                           Premise(F499)
	S677= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S466,S676)
	S678= CtrlIR_IMMU=0                                         Premise(F500)
	S679= CtrlIR_MEM=1                                          Premise(F501)
	S680= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S617,S679)
	S681= CtrlIR_WB=0                                           Premise(F502)
	S682= CtrlGPR=0                                             Premise(F503)
	S683= GPR[rS]=a                                             GPR-Hold(S471,S682)
	S684= CtrlIAddrReg=0                                        Premise(F504)
	S685= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S473,S684)
	S686= CtrlPC=0                                              Premise(F505)
	S687= CtrlPCInc=0                                           Premise(F506)
	S688= PC[CIA]=addr                                          PC-Hold(S476,S687)
	S689= PC[Out]=addr+4                                        PC-Hold(S477,S686,S687)
	S690= CtrlIMem=0                                            Premise(F507)
	S691= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S479,S690)
	S692= CtrlICacheReg=0                                       Premise(F508)
	S693= CtrlASIDIn=0                                          Premise(F509)
	S694= CtrlCP0=0                                             Premise(F510)
	S695= CP0[ASID]=pid                                         CP0-Hold(S483,S694)
	S696= CtrlEPCIn=0                                           Premise(F511)
	S697= CtrlExCodeIn=0                                        Premise(F512)
	S698= CtrlIRMux=0                                           Premise(F513)

MEM	S699= A_EX.Out=FU(a)                                        A_EX-Out(S657)
	S700= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S657)
	S701= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S657)
	S702= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S659)
	S703= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S659)
	S704= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S659)
	S705= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S661)
	S706= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S661)
	S707= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S661)
	S708= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S675)
	S709= IR_EX.Out31_26=12                                     IR_EX-Out(S675)
	S710= IR_EX.Out25_21=rS                                     IR_EX-Out(S675)
	S711= IR_EX.Out20_16=rD                                     IR_EX-Out(S675)
	S712= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S675)
	S713= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S677)
	S714= IR_ID.Out31_26=12                                     IR-Out(S677)
	S715= IR_ID.Out25_21=rS                                     IR-Out(S677)
	S716= IR_ID.Out20_16=rD                                     IR-Out(S677)
	S717= IR_ID.Out15_0=UIMM                                    IR-Out(S677)
	S718= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S680)
	S719= IR_MEM.Out31_26=12                                    IR_MEM-Out(S680)
	S720= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S680)
	S721= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S680)
	S722= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S680)
	S723= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S685)
	S724= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S685)
	S725= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S685)
	S726= PC.CIA=addr                                           PC-Out(S688)
	S727= PC.CIA31_28=addr[31:28]                               PC-Out(S688)
	S728= PC.Out=addr+4                                         PC-Out(S689)
	S729= CP0.ASID=pid                                          CP0-Read-ASID(S695)
	S730= A_EX.Out=>ALU.A                                       Premise(F514)
	S731= ALU.A=FU(a)                                           Path(S699,S730)
	S732= B_EX.Out=>ALU.B                                       Premise(F515)
	S733= ALU.B={16{0},UIMM}                                    Path(S702,S732)
	S734= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F516)
	S735= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S705,S734)
	S736= ALU.Out=>ALUOut_MEM.In                                Premise(F517)
	S737= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F518)
	S738= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F519)
	S739= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S705,S738)
	S740= FU.OutID1=>A_EX.In                                    Premise(F520)
	S741= A_MEM.Out=>A_WB.In                                    Premise(F521)
	S742= LIMMEXT.Out=>B_EX.In                                  Premise(F522)
	S743= B_MEM.Out=>B_WB.In                                    Premise(F523)
	S744= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F524)
	S745= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F525)
	S746= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F526)
	S747= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F527)
	S748= FU.Bub_ID=>CU_ID.Bub                                  Premise(F528)
	S749= FU.Halt_ID=>CU_ID.Halt                                Premise(F529)
	S750= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F530)
	S751= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F531)
	S752= FU.Bub_IF=>CU_IF.Bub                                  Premise(F532)
	S753= FU.Halt_IF=>CU_IF.Halt                                Premise(F533)
	S754= ICache.Hit=>CU_IF.ICacheHit                           Premise(F534)
	S755= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F535)
	S756= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F536)
	S757= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F537)
	S758= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F538)
	S759= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F539)
	S760= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F540)
	S761= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F541)
	S762= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F542)
	S763= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F543)
	S764= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F544)
	S765= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F545)
	S766= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F546)
	S767= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F547)
	S768= ICache.Hit=>FU.ICacheHit                              Premise(F548)
	S769= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F549)
	S770= IR_EX.Out=>FU.IR_EX                                   Premise(F550)
	S771= FU.IR_EX={12,rS,rD,UIMM}                              Path(S708,S770)
	S772= IR_ID.Out=>FU.IR_ID                                   Premise(F551)
	S773= FU.IR_ID={12,rS,rD,UIMM}                              Path(S713,S772)
	S774= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F552)
	S775= IR_MEM.Out=>FU.IR_MEM                                 Premise(F553)
	S776= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S718,S775)
	S777= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F554)
	S778= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F555)
	S779= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F556)
	S780= ALU.Out=>FU.InEX                                      Premise(F557)
	S781= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F558)
	S782= FU.InEX_WReg=rD                                       Path(S711,S781)
	S783= GPR.Rdata1=>FU.InID1                                  Premise(F559)
	S784= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F560)
	S785= FU.InID1_RReg=rS                                      Path(S715,S784)
	S786= ALUOut_MEM.Out=>FU.InMEM                              Premise(F561)
	S787= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S705,S786)
	S788= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F562)
	S789= FU.InMEM_WReg=rD                                      Path(S721,S788)
	S790= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F563)
	S791= IR_ID.Out25_21=>GPR.RReg1                             Premise(F564)
	S792= GPR.RReg1=rS                                          Path(S715,S791)
	S793= GPR.Rdata1=a                                          GPR-Read(S792,S683)
	S794= FU.InID1=a                                            Path(S793,S783)
	S795= FU.OutID1=FU(a)                                       FU-Forward(S794)
	S796= A_EX.In=FU(a)                                         Path(S795,S740)
	S797= IR_WB.Out20_16=>GPR.WReg                              Premise(F565)
	S798= IMMU.Addr=>IAddrReg.In                                Premise(F566)
	S799= PC.Out=>ICache.IEA                                    Premise(F567)
	S800= ICache.IEA=addr+4                                     Path(S728,S799)
	S801= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S800)
	S802= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S801,S754)
	S803= FU.ICacheHit=ICacheHit(addr+4)                        Path(S801,S768)
	S804= PC.Out=>ICache.IEA                                    Premise(F568)
	S805= IMem.MEM8WordOut=>ICache.WData                        Premise(F569)
	S806= ICache.Out=>ICacheReg.In                              Premise(F570)
	S807= PC.Out=>IMMU.IEA                                      Premise(F571)
	S808= IMMU.IEA=addr+4                                       Path(S728,S807)
	S809= CP0.ASID=>IMMU.PID                                    Premise(F572)
	S810= IMMU.PID=pid                                          Path(S729,S809)
	S811= IMMU.Addr={pid,addr+4}                                IMMU-Search(S810,S808)
	S812= IAddrReg.In={pid,addr+4}                              Path(S811,S798)
	S813= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S810,S808)
	S814= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S813,S755)
	S815= IAddrReg.Out=>IMem.RAddr                              Premise(F573)
	S816= IMem.RAddr={pid,addr}                                 Path(S723,S815)
	S817= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S816,S691)
	S818= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S816,S691)
	S819= ICache.WData=IMemGet8Word({pid,addr})                 Path(S818,S805)
	S820= ICacheReg.Out=>IRMux.CacheData                        Premise(F574)
	S821= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F575)
	S822= IMem.Out=>IRMux.MemData                               Premise(F576)
	S823= IRMux.MemData={12,rS,rD,UIMM}                         Path(S817,S822)
	S824= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S823)
	S825= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F577)
	S826= IR_MEM.Out=>IR_DMMU1.In                               Premise(F578)
	S827= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S718,S826)
	S828= IR_ID.Out=>IR_EX.In                                   Premise(F579)
	S829= IR_EX.In={12,rS,rD,UIMM}                              Path(S713,S828)
	S830= ICache.Out=>IR_ID.In                                  Premise(F580)
	S831= IRMux.Out=>IR_ID.In                                   Premise(F581)
	S832= IR_ID.In={12,rS,rD,UIMM}                              Path(S824,S831)
	S833= ICache.Out=>IR_IMMU.In                                Premise(F582)
	S834= IR_EX.Out=>IR_MEM.In                                  Premise(F583)
	S835= IR_MEM.In={12,rS,rD,UIMM}                             Path(S708,S834)
	S836= IR_DMMU2.Out=>IR_WB.In                                Premise(F584)
	S837= IR_MEM.Out=>IR_WB.In                                  Premise(F585)
	S838= IR_WB.In={12,rS,rD,UIMM}                              Path(S718,S837)
	S839= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F586)
	S840= LIMMEXT.In=UIMM                                       Path(S717,S839)
	S841= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S840)
	S842= B_EX.In={16{0},UIMM}                                  Path(S841,S742)
	S843= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F587)
	S844= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F588)
	S845= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F589)
	S846= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F590)
	S847= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F591)
	S848= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F592)
	S849= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F593)
	S850= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F594)
	S851= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F595)
	S852= CU_EX.IRFunc1=rD                                      Path(S711,S851)
	S853= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F596)
	S854= CU_EX.IRFunc2=rS                                      Path(S710,S853)
	S855= IR_EX.Out31_26=>CU_EX.Op                              Premise(F597)
	S856= CU_EX.Op=12                                           Path(S709,S855)
	S857= CU_EX.Func=alu_add                                    CU_EX(S856)
	S858= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F598)
	S859= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F599)
	S860= CU_ID.IRFunc1=rD                                      Path(S716,S859)
	S861= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F600)
	S862= CU_ID.IRFunc2=rS                                      Path(S715,S861)
	S863= IR_ID.Out31_26=>CU_ID.Op                              Premise(F601)
	S864= CU_ID.Op=12                                           Path(S714,S863)
	S865= CU_ID.Func=alu_add                                    CU_ID(S864)
	S866= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F602)
	S867= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F603)
	S868= CU_MEM.IRFunc1=rD                                     Path(S721,S867)
	S869= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F604)
	S870= CU_MEM.IRFunc2=rS                                     Path(S720,S869)
	S871= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F605)
	S872= CU_MEM.Op=12                                          Path(S719,S871)
	S873= CU_MEM.Func=alu_add                                   CU_MEM(S872)
	S874= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F606)
	S875= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F607)
	S876= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F608)
	S877= IR_WB.Out31_26=>CU_WB.Op                              Premise(F609)
	S878= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F610)
	S879= CtrlA_EX=0                                            Premise(F611)
	S880= [A_EX]=FU(a)                                          A_EX-Hold(S657,S879)
	S881= CtrlB_EX=0                                            Premise(F612)
	S882= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S659,S881)
	S883= CtrlALUOut_MEM=0                                      Premise(F613)
	S884= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S661,S883)
	S885= CtrlALUOut_DMMU1=1                                    Premise(F614)
	S886= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S735,S885)
	S887= CtrlALUOut_DMMU2=0                                    Premise(F615)
	S888= CtrlALUOut_WB=1                                       Premise(F616)
	S889= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S739,S888)
	S890= CtrlA_MEM=0                                           Premise(F617)
	S891= CtrlA_WB=1                                            Premise(F618)
	S892= CtrlB_MEM=0                                           Premise(F619)
	S893= CtrlB_WB=1                                            Premise(F620)
	S894= CtrlICache=0                                          Premise(F621)
	S895= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S670,S894)
	S896= CtrlIMMU=0                                            Premise(F622)
	S897= CtrlIR_DMMU1=1                                        Premise(F623)
	S898= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S827,S897)
	S899= CtrlIR_DMMU2=0                                        Premise(F624)
	S900= CtrlIR_EX=0                                           Premise(F625)
	S901= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S675,S900)
	S902= CtrlIR_ID=0                                           Premise(F626)
	S903= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S677,S902)
	S904= CtrlIR_IMMU=0                                         Premise(F627)
	S905= CtrlIR_MEM=0                                          Premise(F628)
	S906= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S680,S905)
	S907= CtrlIR_WB=1                                           Premise(F629)
	S908= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S838,S907)
	S909= CtrlGPR=0                                             Premise(F630)
	S910= GPR[rS]=a                                             GPR-Hold(S683,S909)
	S911= CtrlIAddrReg=0                                        Premise(F631)
	S912= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S685,S911)
	S913= CtrlPC=0                                              Premise(F632)
	S914= CtrlPCInc=0                                           Premise(F633)
	S915= PC[CIA]=addr                                          PC-Hold(S688,S914)
	S916= PC[Out]=addr+4                                        PC-Hold(S689,S913,S914)
	S917= CtrlIMem=0                                            Premise(F634)
	S918= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S691,S917)
	S919= CtrlICacheReg=0                                       Premise(F635)
	S920= CtrlASIDIn=0                                          Premise(F636)
	S921= CtrlCP0=0                                             Premise(F637)
	S922= CP0[ASID]=pid                                         CP0-Hold(S695,S921)
	S923= CtrlEPCIn=0                                           Premise(F638)
	S924= CtrlExCodeIn=0                                        Premise(F639)
	S925= CtrlIRMux=0                                           Premise(F640)

WB	S926= A_EX.Out=FU(a)                                        A_EX-Out(S880)
	S927= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S880)
	S928= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S880)
	S929= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S882)
	S930= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S882)
	S931= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S882)
	S932= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S884)
	S933= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S884)
	S934= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S884)
	S935= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S886)
	S936= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S886)
	S937= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S886)
	S938= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S889)
	S939= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S889)
	S940= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S889)
	S941= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S898)
	S942= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S898)
	S943= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S898)
	S944= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S898)
	S945= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S898)
	S946= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S901)
	S947= IR_EX.Out31_26=12                                     IR_EX-Out(S901)
	S948= IR_EX.Out25_21=rS                                     IR_EX-Out(S901)
	S949= IR_EX.Out20_16=rD                                     IR_EX-Out(S901)
	S950= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S901)
	S951= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S903)
	S952= IR_ID.Out31_26=12                                     IR-Out(S903)
	S953= IR_ID.Out25_21=rS                                     IR-Out(S903)
	S954= IR_ID.Out20_16=rD                                     IR-Out(S903)
	S955= IR_ID.Out15_0=UIMM                                    IR-Out(S903)
	S956= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S906)
	S957= IR_MEM.Out31_26=12                                    IR_MEM-Out(S906)
	S958= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S906)
	S959= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S906)
	S960= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S906)
	S961= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S908)
	S962= IR_WB.Out31_26=12                                     IR-Out(S908)
	S963= IR_WB.Out25_21=rS                                     IR-Out(S908)
	S964= IR_WB.Out20_16=rD                                     IR-Out(S908)
	S965= IR_WB.Out15_0=UIMM                                    IR-Out(S908)
	S966= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S912)
	S967= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S912)
	S968= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S912)
	S969= PC.CIA=addr                                           PC-Out(S915)
	S970= PC.CIA31_28=addr[31:28]                               PC-Out(S915)
	S971= PC.Out=addr+4                                         PC-Out(S916)
	S972= CP0.ASID=pid                                          CP0-Read-ASID(S922)
	S973= A_EX.Out=>ALU.A                                       Premise(F895)
	S974= ALU.A=FU(a)                                           Path(S926,S973)
	S975= B_EX.Out=>ALU.B                                       Premise(F896)
	S976= ALU.B={16{0},UIMM}                                    Path(S929,S975)
	S977= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F897)
	S978= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S932,S977)
	S979= ALU.Out=>ALUOut_MEM.In                                Premise(F898)
	S980= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F899)
	S981= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F900)
	S982= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S932,S981)
	S983= FU.OutID1=>A_EX.In                                    Premise(F901)
	S984= A_MEM.Out=>A_WB.In                                    Premise(F902)
	S985= LIMMEXT.Out=>B_EX.In                                  Premise(F903)
	S986= B_MEM.Out=>B_WB.In                                    Premise(F904)
	S987= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F905)
	S988= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F906)
	S989= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F907)
	S990= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F908)
	S991= FU.Bub_ID=>CU_ID.Bub                                  Premise(F909)
	S992= FU.Halt_ID=>CU_ID.Halt                                Premise(F910)
	S993= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F911)
	S994= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F912)
	S995= FU.Bub_IF=>CU_IF.Bub                                  Premise(F913)
	S996= FU.Halt_IF=>CU_IF.Halt                                Premise(F914)
	S997= ICache.Hit=>CU_IF.ICacheHit                           Premise(F915)
	S998= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F916)
	S999= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F917)
	S1000= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F918)
	S1001= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F919)
	S1002= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F920)
	S1003= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F921)
	S1004= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F922)
	S1005= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F923)
	S1006= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F924)
	S1007= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F925)
	S1008= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F926)
	S1009= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F927)
	S1010= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F928)
	S1011= ICache.Hit=>FU.ICacheHit                             Premise(F929)
	S1012= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F930)
	S1013= IR_EX.Out=>FU.IR_EX                                  Premise(F931)
	S1014= FU.IR_EX={12,rS,rD,UIMM}                             Path(S946,S1013)
	S1015= IR_ID.Out=>FU.IR_ID                                  Premise(F932)
	S1016= FU.IR_ID={12,rS,rD,UIMM}                             Path(S951,S1015)
	S1017= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F933)
	S1018= IR_MEM.Out=>FU.IR_MEM                                Premise(F934)
	S1019= FU.IR_MEM={12,rS,rD,UIMM}                            Path(S956,S1018)
	S1020= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F935)
	S1021= FU.InDMMU1_WReg=rD                                   Path(S944,S1020)
	S1022= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F936)
	S1023= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F937)
	S1024= ALU.Out=>FU.InEX                                     Premise(F938)
	S1025= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F939)
	S1026= FU.InEX_WReg=rD                                      Path(S949,S1025)
	S1027= GPR.Rdata1=>FU.InID1                                 Premise(F940)
	S1028= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F941)
	S1029= FU.InID1_RReg=rS                                     Path(S953,S1028)
	S1030= ALUOut_MEM.Out=>FU.InMEM                             Premise(F942)
	S1031= FU.InMEM=FU(a)&{16{0},UIMM}                          Path(S932,S1030)
	S1032= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F943)
	S1033= FU.InMEM_WReg=rD                                     Path(S959,S1032)
	S1034= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F944)
	S1035= FU.InWB_WReg=rD                                      Path(S964,S1034)
	S1036= IR_ID.Out25_21=>GPR.RReg1                            Premise(F945)
	S1037= GPR.RReg1=rS                                         Path(S953,S1036)
	S1038= GPR.Rdata1=a                                         GPR-Read(S1037,S910)
	S1039= FU.InID1=a                                           Path(S1038,S1027)
	S1040= FU.OutID1=FU(a)                                      FU-Forward(S1039)
	S1041= A_EX.In=FU(a)                                        Path(S1040,S983)
	S1042= IR_WB.Out20_16=>GPR.WReg                             Premise(F946)
	S1043= GPR.WReg=rD                                          Path(S964,S1042)
	S1044= IMMU.Addr=>IAddrReg.In                               Premise(F947)
	S1045= PC.Out=>ICache.IEA                                   Premise(F948)
	S1046= ICache.IEA=addr+4                                    Path(S971,S1045)
	S1047= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1046)
	S1048= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1047,S997)
	S1049= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1047,S1011)
	S1050= PC.Out=>ICache.IEA                                   Premise(F949)
	S1051= IMem.MEM8WordOut=>ICache.WData                       Premise(F950)
	S1052= ICache.Out=>ICacheReg.In                             Premise(F951)
	S1053= PC.Out=>IMMU.IEA                                     Premise(F952)
	S1054= IMMU.IEA=addr+4                                      Path(S971,S1053)
	S1055= CP0.ASID=>IMMU.PID                                   Premise(F953)
	S1056= IMMU.PID=pid                                         Path(S972,S1055)
	S1057= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1056,S1054)
	S1058= IAddrReg.In={pid,addr+4}                             Path(S1057,S1044)
	S1059= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1056,S1054)
	S1060= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1059,S998)
	S1061= IAddrReg.Out=>IMem.RAddr                             Premise(F954)
	S1062= IMem.RAddr={pid,addr}                                Path(S966,S1061)
	S1063= IMem.Out={12,rS,rD,UIMM}                             IMem-Read(S1062,S918)
	S1064= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1062,S918)
	S1065= ICache.WData=IMemGet8Word({pid,addr})                Path(S1064,S1051)
	S1066= ICacheReg.Out=>IRMux.CacheData                       Premise(F955)
	S1067= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F956)
	S1068= IMem.Out=>IRMux.MemData                              Premise(F957)
	S1069= IRMux.MemData={12,rS,rD,UIMM}                        Path(S1063,S1068)
	S1070= IRMux.Out={12,rS,rD,UIMM}                            IRMux-Select2(S1069)
	S1071= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F958)
	S1072= IR_MEM.Out=>IR_DMMU1.In                              Premise(F959)
	S1073= IR_DMMU1.In={12,rS,rD,UIMM}                          Path(S956,S1072)
	S1074= IR_ID.Out=>IR_EX.In                                  Premise(F960)
	S1075= IR_EX.In={12,rS,rD,UIMM}                             Path(S951,S1074)
	S1076= ICache.Out=>IR_ID.In                                 Premise(F961)
	S1077= IRMux.Out=>IR_ID.In                                  Premise(F962)
	S1078= IR_ID.In={12,rS,rD,UIMM}                             Path(S1070,S1077)
	S1079= ICache.Out=>IR_IMMU.In                               Premise(F963)
	S1080= IR_EX.Out=>IR_MEM.In                                 Premise(F964)
	S1081= IR_MEM.In={12,rS,rD,UIMM}                            Path(S946,S1080)
	S1082= IR_DMMU2.Out=>IR_WB.In                               Premise(F965)
	S1083= IR_MEM.Out=>IR_WB.In                                 Premise(F966)
	S1084= IR_WB.In={12,rS,rD,UIMM}                             Path(S956,S1083)
	S1085= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F967)
	S1086= LIMMEXT.In=UIMM                                      Path(S955,S1085)
	S1087= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1086)
	S1088= B_EX.In={16{0},UIMM}                                 Path(S1087,S985)
	S1089= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F968)
	S1090= CU_DMMU1.IRFunc1=rD                                  Path(S944,S1089)
	S1091= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F969)
	S1092= CU_DMMU1.IRFunc2=rS                                  Path(S943,S1091)
	S1093= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F970)
	S1094= CU_DMMU1.Op=12                                       Path(S942,S1093)
	S1095= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1094)
	S1096= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F971)
	S1097= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F972)
	S1098= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F973)
	S1099= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F974)
	S1100= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F975)
	S1101= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F976)
	S1102= CU_EX.IRFunc1=rD                                     Path(S949,S1101)
	S1103= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F977)
	S1104= CU_EX.IRFunc2=rS                                     Path(S948,S1103)
	S1105= IR_EX.Out31_26=>CU_EX.Op                             Premise(F978)
	S1106= CU_EX.Op=12                                          Path(S947,S1105)
	S1107= CU_EX.Func=alu_add                                   CU_EX(S1106)
	S1108= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F979)
	S1109= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F980)
	S1110= CU_ID.IRFunc1=rD                                     Path(S954,S1109)
	S1111= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F981)
	S1112= CU_ID.IRFunc2=rS                                     Path(S953,S1111)
	S1113= IR_ID.Out31_26=>CU_ID.Op                             Premise(F982)
	S1114= CU_ID.Op=12                                          Path(S952,S1113)
	S1115= CU_ID.Func=alu_add                                   CU_ID(S1114)
	S1116= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F983)
	S1117= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F984)
	S1118= CU_MEM.IRFunc1=rD                                    Path(S959,S1117)
	S1119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F985)
	S1120= CU_MEM.IRFunc2=rS                                    Path(S958,S1119)
	S1121= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F986)
	S1122= CU_MEM.Op=12                                         Path(S957,S1121)
	S1123= CU_MEM.Func=alu_add                                  CU_MEM(S1122)
	S1124= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F987)
	S1125= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F988)
	S1126= CU_WB.IRFunc1=rD                                     Path(S964,S1125)
	S1127= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F989)
	S1128= CU_WB.IRFunc2=rS                                     Path(S963,S1127)
	S1129= IR_WB.Out31_26=>CU_WB.Op                             Premise(F990)
	S1130= CU_WB.Op=12                                          Path(S962,S1129)
	S1131= CU_WB.Func=alu_add                                   CU_WB(S1130)
	S1132= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F991)
	S1133= CtrlA_EX=0                                           Premise(F992)
	S1134= [A_EX]=FU(a)                                         A_EX-Hold(S880,S1133)
	S1135= CtrlB_EX=0                                           Premise(F993)
	S1136= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S882,S1135)
	S1137= CtrlALUOut_MEM=0                                     Premise(F994)
	S1138= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S884,S1137)
	S1139= CtrlALUOut_DMMU1=0                                   Premise(F995)
	S1140= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S886,S1139)
	S1141= CtrlALUOut_DMMU2=0                                   Premise(F996)
	S1142= CtrlALUOut_WB=0                                      Premise(F997)
	S1143= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S889,S1142)
	S1144= CtrlA_MEM=0                                          Premise(F998)
	S1145= CtrlA_WB=0                                           Premise(F999)
	S1146= CtrlB_MEM=0                                          Premise(F1000)
	S1147= CtrlB_WB=0                                           Premise(F1001)
	S1148= CtrlICache=0                                         Premise(F1002)
	S1149= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S895,S1148)
	S1150= CtrlIMMU=0                                           Premise(F1003)
	S1151= CtrlIR_DMMU1=0                                       Premise(F1004)
	S1152= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S898,S1151)
	S1153= CtrlIR_DMMU2=0                                       Premise(F1005)
	S1154= CtrlIR_EX=0                                          Premise(F1006)
	S1155= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S901,S1154)
	S1156= CtrlIR_ID=0                                          Premise(F1007)
	S1157= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S903,S1156)
	S1158= CtrlIR_IMMU=0                                        Premise(F1008)
	S1159= CtrlIR_MEM=0                                         Premise(F1009)
	S1160= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S906,S1159)
	S1161= CtrlIR_WB=0                                          Premise(F1010)
	S1162= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S908,S1161)
	S1163= CtrlGPR=1                                            Premise(F1011)
	S1164= CtrlIAddrReg=0                                       Premise(F1012)
	S1165= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S912,S1164)
	S1166= CtrlPC=0                                             Premise(F1013)
	S1167= CtrlPCInc=0                                          Premise(F1014)
	S1168= PC[CIA]=addr                                         PC-Hold(S915,S1167)
	S1169= PC[Out]=addr+4                                       PC-Hold(S916,S1166,S1167)
	S1170= CtrlIMem=0                                           Premise(F1015)
	S1171= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S918,S1170)
	S1172= CtrlICacheReg=0                                      Premise(F1016)
	S1173= CtrlASIDIn=0                                         Premise(F1017)
	S1174= CtrlCP0=0                                            Premise(F1018)
	S1175= CP0[ASID]=pid                                        CP0-Hold(S922,S1174)
	S1176= CtrlEPCIn=0                                          Premise(F1019)
	S1177= CtrlExCodeIn=0                                       Premise(F1020)
	S1178= CtrlIRMux=0                                          Premise(F1021)

POST	S1134= [A_EX]=FU(a)                                         A_EX-Hold(S880,S1133)
	S1136= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S882,S1135)
	S1138= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S884,S1137)
	S1140= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                    ALUOut_DMMU1-Hold(S886,S1139)
	S1143= [ALUOut_WB]=FU(a)&{16{0},UIMM}                       ALUOut_WB-Hold(S889,S1142)
	S1149= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S895,S1148)
	S1152= [IR_DMMU1]={12,rS,rD,UIMM}                           IR_DMMU1-Hold(S898,S1151)
	S1155= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S901,S1154)
	S1157= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S903,S1156)
	S1160= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S906,S1159)
	S1162= [IR_WB]={12,rS,rD,UIMM}                              IR_WB-Hold(S908,S1161)
	S1165= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S912,S1164)
	S1168= PC[CIA]=addr                                         PC-Hold(S915,S1167)
	S1169= PC[Out]=addr+4                                       PC-Hold(S916,S1166,S1167)
	S1171= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S918,S1170)
	S1175= CP0[ASID]=pid                                        CP0-Hold(S922,S1174)

