#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 23 18:36:21 2024
# Process ID: 61204
# Current directory: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl
# Command line: vivado.exe -mode batch -source run_vivado.tcl
# Log file: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/vivado.log
# Journal file: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl\vivado.jou
# Running On: Big-Daddys-Numbering-Machine, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 85754 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module hitproducerStream_hw
## set language vhdl
## set family virtexuplus
## set device xcvu9p
## set package -flga2577
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "25"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:hitproducerStream_hw:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project S30XLhitmakerStream
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1 hitproducerStream_hw_sitodp_32s_64_2_no_dsp_1 hitproducerStream_hw_mac_muladd_14s_7s_1s_14_4_1 hitproducerStream_hw_nbins_s_ROM_AUTO_1R hitproducerStream_hw_sense_s_ROM_AUTO_1R hitproducerStream_hw_edges_s_ROM_AUTO_1R hitproducerStream_hw_regslice_both}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl'
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.023 ; gain = 119.191
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <C:\Users\Rory\AppData\Roaming\Xilinx\Vitis\S30XLhitmakerStream\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : <C:\Users\Rory\AppData\Roaming\Xilinx\Vitis\S30XLhitmakerStream\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.098 ; gain = 0.000
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-04-23 18:36:41 -0700
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Apr 23 18:36:42 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Apr 23 18:36:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Tue Apr 23 18:36:42 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 60556
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xcvu9p-flga2577-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2577-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56732
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2591.402 ; gain = 400.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:131]
INFO: [Synth 8-3491] module 'bd_0' declared at 'c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:249]
INFO: [Synth 8-638] synthesizing module 'bd_0' [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:135]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-61408-Big-Daddys-Numbering-Machine/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:627]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-61408-Big-Daddys-Numbering-Machine/realtime/bd_0_hls_inst_0_stub.vhdl:123]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (0#1) [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (0#1) [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:131]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2689.027 ; gain = 497.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.938 ; gain = 515.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.938 ; gain = 515.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2706.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/hitproducerStream_hw.xdc]
Finished Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/hitproducerStream_hw.xdc]
Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2758.582 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.582 ; gain = 567.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.582 ; gain = 567.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.582 ; gain = 567.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.582 ; gain = 567.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.582 ; gain = 567.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3084.465 ; gain = 893.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3084.762 ; gain = 893.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3103.871 ; gain = 912.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3110.629 ; gain = 867.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3110.629 ; gain = 919.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3110.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f53adb74
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 3206.953 ; gain = 2134.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 18:40:49 2024...
[Tue Apr 23 18:40:52 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:04:10 . Memory (MB): peak = 1314.098 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-04-23 18:40:52 -0700
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flga2577-1-e
INFO: [Device 21-403] Loading part xcvu9p-flga2577-1-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.627 . Memory (MB): peak = 2366.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/hitproducerStream_hw.xdc]
Finished Parsing XDC File [C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/hitproducerStream_hw.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2506.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 96 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2506.422 ; gain = 1192.324
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-04-23 18:41:21 -0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/hitproducerStream_hw_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/hitproducerStream_hw_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/hitproducerStream_hw_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 4506.461 ; gain = 2000.039
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/hitproducerStream_hw_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/hitproducerStream_hw_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/hitproducerStream_hw_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 4 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcvu9p-flga2577-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.74%  | OK     |
#  | FD                                                        | 50%       | 0.20%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
#  | CARRY8                                                    | 25%       | 0.25%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 1.58%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.58%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 22167     | 68     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/report/hitproducerStream_hw_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-04-23 18:42:24 -0700
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-04-23 18:42:24 -0700
HLS EXTRACTION: synth area_totals:  0 1182240 2364480 6840 4320 0 960
HLS EXTRACTION: synth area_current: 0 8792 4752 108 0 0 156 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1182240 LUT 8792 AVAIL_FF 2364480 FF 4752 AVAIL_DSP 6840 DSP 108 AVAIL_BRAM 4320 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 156 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/report/vhdl/hitproducerStream_hw_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             S30XLhitmakerStream
Solution:            solution1
Device target:       xcvu9p-flga2577-1-e
Report date:         Tue Apr 23 18:42:24 -0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           8792
FF:            4752
DSP:            108
BRAM:             0
URAM:             0
LATCH:            0
SRL:            156
CLB:              0

#=== Final timing ===
CP required:                     25.000
CP achieved post-synthesis:      12.662
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-04-23 18:42:24 -0700
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Apr 23 18:42:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4506.461 ; gain = 0.000
[Tue Apr 23 18:42:30 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 60556
Command: open_checkpoint C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcvu9p-flga2577-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2217.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2781.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 96 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 7aa46376
----- Checksum: PlaceDB: 00000000 ShapeSum: 7aa46376 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2781.977 ; gain = 1896.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.473 ; gain = 24.551

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7df7a4e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2811.473 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U1/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_1_reg_5969[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U1/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_1_reg_5969[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U1/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_1_reg_5969[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U1/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_1_reg_5969[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U10/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_10_reg_6023[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U10/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_10_reg_6023[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U10/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_10_reg_6023[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U10/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_10_reg_6023[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U11/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_11_reg_6029[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U11/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_11_reg_6029[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U11/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_11_reg_6029[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U11/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_11_reg_6029[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_reg_6084[16]_i_108 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_reg_6084[16]_i_26, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_reg_6084[16]_i_112 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_reg_6084[16]_i_22, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U2/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_2_reg_5975[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U2/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_2_reg_5975[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U2/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_2_reg_5975[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U2/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_2_reg_5975[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U3/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_3_reg_5981[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U3/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_3_reg_5981[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U3/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_3_reg_5981[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U3/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_3_reg_5981[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U4/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_4_reg_5987[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U4/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_4_reg_5987[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U4/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_4_reg_5987[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U4/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_4_reg_5987[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U5/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_5_reg_5993[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U5/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_5_reg_5993[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U5/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_5_reg_5993[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U5/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_5_reg_5993[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U6/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_6_reg_5999[16]_i_107 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U6/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_6_reg_5999[16]_i_25, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U6/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_6_reg_5999[16]_i_111 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U6/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_6_reg_5999[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_103 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_17, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_104 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_20, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_99 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U7/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_7_reg_6005[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_103 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_17, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_104 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_20, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_99 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U8/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_8_reg_6011[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_103 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_17, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_104 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_20, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_99 into driver instance bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U9/hitproducerStream_hw_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/select_ln344_9_reg_6017[16]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 13 inverter(s) to 135 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 123a278e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 52 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 115b48b49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 444 cells and removed 1668 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1224c83a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 96 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1224c83a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1224c83a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1224c83a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              52  |                                              0  |
|  Constant propagation         |             444  |            1668  |                                              0  |
|  Sweep                        |               0  |              96  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3133.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 126ab4103

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.023 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 126ab4103

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3133.023 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 126ab4103

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3133.023 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3133.023 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 126ab4103

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3133.023 ; gain = 351.047
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3133.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3135.535 ; gain = 2.512
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3156.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: afb3855e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3156.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3156.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6dd80f55

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 4669.078 ; gain = 1512.508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d50aec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d50aec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4707.566 ; gain = 1550.996
Phase 1 Placer Initialization | Checksum: 14d50aec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 123efe31a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: eeff156b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: eeff156b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 153d77fcc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 153d77fcc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996
Phase 2.1.1 Partition Driven Placement | Checksum: 153d77fcc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996
Phase 2.1 Floorplanning | Checksum: 117f5349b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4707.566 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 117f5349b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 117f5349b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 117f5349b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 4707.566 ; gain = 1550.996

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e9043c9e

Time (s): cpu = 00:01:42 ; elapsed = 00:01:27 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 479 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 178 nets or LUTs. Breaked 0 LUT, combined 178 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4853.156 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            178  |                   178  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            178  |                   178  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d66d2eb7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:30 . Memory (MB): peak = 4853.156 ; gain = 1696.586
Phase 2.5 Global Placement Core | Checksum: 1c4036302

Time (s): cpu = 00:01:50 ; elapsed = 00:01:35 . Memory (MB): peak = 4853.156 ; gain = 1696.586
Phase 2 Global Placement | Checksum: 1c4036302

Time (s): cpu = 00:01:50 ; elapsed = 00:01:35 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 256f8bb8d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:38 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 198b8ec80

Time (s): cpu = 00:01:55 ; elapsed = 00:01:39 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 160e3bc2d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 153ab0b8d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:47 . Memory (MB): peak = 4853.156 ; gain = 1696.586

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 244cff07d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:49 . Memory (MB): peak = 4853.156 ; gain = 1696.586
Phase 3.3.3 Slice Area Swap | Checksum: 176a9a100

Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 4853.156 ; gain = 1696.586
Phase 3.3 Small Shape DP | Checksum: 1a56afcb8

Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f4db3813

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 217397adf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 4895.695 ; gain = 1739.125
Phase 3 Detail Placement | Checksum: 217397adf

Time (s): cpu = 00:02:14 ; elapsed = 00:01:58 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1219dc106

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.208 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13c3afaea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 4895.695 ; gain = 0.000
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/ce_r, inserted BUFG to drive 1284 loads.
INFO: [Place 46-45] Replicated bufg driver bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_2_max_dsp_1_U12/ce_r_reg_replica
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/U0/regslice_both_onflag_8_U/ap_enable_reg_pp0_iter9_reg_1, inserted BUFG to drive 1747 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16d30a6e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4895.695 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 208beaf5e

Time (s): cpu = 00:02:43 ; elapsed = 00:02:24 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 208beaf5e

Time (s): cpu = 00:02:43 ; elapsed = 00:02:24 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.208. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1d2f5bc68

Time (s): cpu = 00:02:43 ; elapsed = 00:02:24 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=10.208. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1d2f5bc68

Time (s): cpu = 00:02:43 ; elapsed = 00:02:25 . Memory (MB): peak = 4895.695 ; gain = 1739.125

Time (s): cpu = 00:02:43 ; elapsed = 00:02:25 . Memory (MB): peak = 4895.695 ; gain = 1739.125
Phase 4.1 Post Commit Optimization | Checksum: 1d2f5bc68

Time (s): cpu = 00:02:43 ; elapsed = 00:02:25 . Memory (MB): peak = 4895.695 ; gain = 1739.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 4917.375 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21e07b28e

Time (s): cpu = 00:03:24 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21e07b28e

Time (s): cpu = 00:03:24 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805
Phase 4.3 Placer Reporting | Checksum: 21e07b28e

Time (s): cpu = 00:03:24 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4917.375 ; gain = 0.000

Time (s): cpu = 00:03:24 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dcbc63a8

Time (s): cpu = 00:03:24 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805
Ending Placer Task | Checksum: 158275d1b

Time (s): cpu = 00:03:25 ; elapsed = 00:03:07 . Memory (MB): peak = 4917.375 ; gain = 1760.805
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:30 ; elapsed = 00:03:17 . Memory (MB): peak = 4917.375 ; gain = 1781.840
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4917.375 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_ctrl_start" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4917.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e9543dc6 ConstDB: 0 ShapeSum: 23c1292f RouteDB: 4b11f626
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4917.375 ; gain = 0.000
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "FIFO_9_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_9_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_9_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_3_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_3_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_1_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_1_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_1_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_1_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_2_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_2_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_8_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_8_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_6_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_6_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_9_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_9_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_11_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_11_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_6_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_6_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_8_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_8_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_5_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_5_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_7_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_7_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_9_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_9_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_10_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_10_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_1_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_1_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_2_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_2_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_11_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_11_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_10_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_10_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_4_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_4_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_3_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_3_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "onflag_6_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "onflag_6_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_8_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_8_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_4_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_4_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_5_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_5_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_7_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_7_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "amplitude_2_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "amplitude_2_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_10_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_10_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_0_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_0_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_5_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_5_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_11_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_11_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_11_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_11_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_11_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_11_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_11_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_11_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FIFO_11_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FIFO_11_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: ca50483c NumContArr: bc238302 Constraints: 11a0ec85 Timing: 0
Phase 1 Build RT Design | Checksum: 19814b7c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4917.375 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19814b7c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4917.375 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19814b7c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4917.375 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 8e173bce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 5386.441 ; gain = 469.066

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a06ab7c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 5386.441 ; gain = 469.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.471 | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000701538 %
  Global Horizontal Routing Utilization  = 0.000199053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19267
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15403
  Number of Partially Routed Nets     = 3864
  Number of Node Overlaps             = 47

Phase 2 Router Initialization | Checksum: 20f582545

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20f582545

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 5424.469 ; gain = 507.094
Phase 3 Initial Routing | Checksum: 1b8f60046

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2576
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.859  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 7f231ac3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: b107303a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 5424.469 ; gain = 507.094
Phase 4 Rip-up And Reroute | Checksum: b107303a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b107303a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b107303a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5424.469 ; gain = 507.094
Phase 5 Delay and Skew Optimization | Checksum: b107303a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6d0a9867

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 5424.469 ; gain = 507.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.859  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6d0a9867

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 5424.469 ; gain = 507.094
Phase 6 Post Hold Fix | Checksum: 6d0a9867

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 8b6fd8b5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115856 %
  Global Horizontal Routing Utilization  = 0.131111 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: e1ab6abe

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e1ab6abe

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: e1ab6abe

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: e1ab6abe

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 5424.469 ; gain = 507.094

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.859  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: e1ab6abe

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 5424.469 ; gain = 507.094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 5424.469 ; gain = 507.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 5424.469 ; gain = 507.094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5424.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5424.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_ctrl_start" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5424.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
138 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5424.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5424.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 18:49:34 2024...
[Tue Apr 23 18:49:39 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:07:10 . Memory (MB): peak = 4506.461 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-04-23 18:49:39 -0700
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 4506.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4506.461 ; gain = 0.000
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4506.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4506.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  DSP48E1 => DSP48E2 (inverted pins: OPMODE[3], OPMODE[2]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 96 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 4506.461 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-04-23 18:50:02 -0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/hitproducerStream_hw_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/hitproducerStream_hw_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/hitproducerStream_hw_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "amplitude_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_ctrl_start" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_10_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_11_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_1_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_2_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_3_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_4_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_5_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_6_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_7_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_8_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "onflag_9_tready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4506.461 ; gain = 0.000
INFO: HLS-REPORT: Running report: report_route_status -file ./report/hitproducerStream_hw_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/hitproducerStream_hw_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/hitproducerStream_hw_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/hitproducerStream_hw_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 2 seconds
 -I- Generated file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/report/impl.BUFG.rpt
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcvu9p-flga2577-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.68%  | OK     |
#  | FD                                                        | 50%       | 0.18%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
#  | CARRY8                                                    | 25%       | 0.21%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 1.58%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.58%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 22167     | 69     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/report/hitproducerStream_hw_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 15 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-04-23 18:50:29 -0700
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-04-23 18:50:29 -0700
HLS EXTRACTION: impl area_totals:  0 1182240 2364480 6840 4320 147780 960
HLS EXTRACTION: impl area_current: 0 8082 4249 108 0 0 96 1686 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1182240 LUT 8082 AVAIL_FF 2364480 FF 4249 AVAIL_DSP 6840 DSP 108 AVAIL_BRAM 4320 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 96 AVAIL_CLB 147780 CLB 1686
INFO: HLS-REPORT: generated C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/vhdl/report/vivado_impl.xml
INFO: HLS-REPORT: generated C:/Users/Rory/AppData/Roaming/Xilinx/Vitis/S30XLhitmakerStream/solution1/impl/report/vhdl/hitproducerStream_hw_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             S30XLhitmakerStream
Solution:            solution1
Device target:       xcvu9p-flga2577-1-e
Report date:         Tue Apr 23 18:50:29 -0700 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           8082
FF:            4249
DSP:            108
BRAM:             0
URAM:             0
LATCH:            0
SRL:             96
CLB:           1686

#=== Final timing ===
CP required:                     25.000
CP achieved post-synthesis:      12.662
CP achieved post-implementation: 16.141
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-04-23 18:50:29 -0700
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=8.859002, worst hold slack (WHS)=0.026093, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-04-23 18:50:30 -0700
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 18:50:30 2024...
