

================================================================
== Vivado HLS Report for 'dct_Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Mon Aug 10 14:23:09 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.75|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      37|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      20|
|Register         |        -|      -|      29|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      29|      57|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_290_p2                    |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_225_p2  |     +    |      0|  0|   7|           7|           1|
    |j2_fu_245_p2                   |     +    |      0|  0|   4|           1|           4|
    |p_addr1_fu_275_p2              |     +    |      0|  0|   8|           8|           8|
    |i_1_i_mid2_fu_237_p3           |  Select  |      0|  0|   4|           1|           1|
    |j_0_i_mid2_fu_251_p3           |  Select  |      0|  0|   4|           1|           4|
    |exitcond3_i4_fu_231_p2         |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_219_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_bdd_128                 |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  37|          34|          33|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |i_1_i_reg_208           |   4|          2|    4|          8|
    |indvar_flatten_reg_186  |   7|          2|    7|         14|
    |j_0_i_phi_fu_201_p4     |   4|          2|    4|          8|
    |j_0_i_reg_197           |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  20|         12|   20|         42|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  3|   0|    3|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |  1|   0|    1|          0|
    |exitcond_flatten_reg_307  |  1|   0|    1|          0|
    |i_1_i_reg_208             |  4|   0|    4|          0|
    |indvar_flatten_reg_186    |  7|   0|    7|          0|
    |j_0_i_mid2_reg_316        |  4|   0|    4|          0|
    |j_0_i_reg_197             |  4|   0|    4|          0|
    |tmp_6_reg_327             |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 29|   0|   29|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|row_outbuf_i_address0  | out |    6|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_q0        |  in |   16|  ap_memory |            row_outbuf_i            |     array    |
|col_inbuf_0_address0   | out |    3|  ap_memory |             col_inbuf_0            |     array    |
|col_inbuf_0_ce0        | out |    1|  ap_memory |             col_inbuf_0            |     array    |
|col_inbuf_0_we0        | out |    1|  ap_memory |             col_inbuf_0            |     array    |
|col_inbuf_0_d0         | out |   16|  ap_memory |             col_inbuf_0            |     array    |
|col_inbuf_1_address0   | out |    3|  ap_memory |             col_inbuf_1            |     array    |
|col_inbuf_1_ce0        | out |    1|  ap_memory |             col_inbuf_1            |     array    |
|col_inbuf_1_we0        | out |    1|  ap_memory |             col_inbuf_1            |     array    |
|col_inbuf_1_d0         | out |   16|  ap_memory |             col_inbuf_1            |     array    |
|col_inbuf_2_address0   | out |    3|  ap_memory |             col_inbuf_2            |     array    |
|col_inbuf_2_ce0        | out |    1|  ap_memory |             col_inbuf_2            |     array    |
|col_inbuf_2_we0        | out |    1|  ap_memory |             col_inbuf_2            |     array    |
|col_inbuf_2_d0         | out |   16|  ap_memory |             col_inbuf_2            |     array    |
|col_inbuf_3_address0   | out |    3|  ap_memory |             col_inbuf_3            |     array    |
|col_inbuf_3_ce0        | out |    1|  ap_memory |             col_inbuf_3            |     array    |
|col_inbuf_3_we0        | out |    1|  ap_memory |             col_inbuf_3            |     array    |
|col_inbuf_3_d0         | out |   16|  ap_memory |             col_inbuf_3            |     array    |
|col_inbuf_4_address0   | out |    3|  ap_memory |             col_inbuf_4            |     array    |
|col_inbuf_4_ce0        | out |    1|  ap_memory |             col_inbuf_4            |     array    |
|col_inbuf_4_we0        | out |    1|  ap_memory |             col_inbuf_4            |     array    |
|col_inbuf_4_d0         | out |   16|  ap_memory |             col_inbuf_4            |     array    |
|col_inbuf_5_address0   | out |    3|  ap_memory |             col_inbuf_5            |     array    |
|col_inbuf_5_ce0        | out |    1|  ap_memory |             col_inbuf_5            |     array    |
|col_inbuf_5_we0        | out |    1|  ap_memory |             col_inbuf_5            |     array    |
|col_inbuf_5_d0         | out |   16|  ap_memory |             col_inbuf_5            |     array    |
|col_inbuf_6_address0   | out |    3|  ap_memory |             col_inbuf_6            |     array    |
|col_inbuf_6_ce0        | out |    1|  ap_memory |             col_inbuf_6            |     array    |
|col_inbuf_6_we0        | out |    1|  ap_memory |             col_inbuf_6            |     array    |
|col_inbuf_6_d0         | out |   16|  ap_memory |             col_inbuf_6            |     array    |
|col_inbuf_7_address0   | out |    3|  ap_memory |             col_inbuf_7            |     array    |
|col_inbuf_7_ce0        | out |    1|  ap_memory |             col_inbuf_7            |     array    |
|col_inbuf_7_we0        | out |    1|  ap_memory |             col_inbuf_7            |     array    |
|col_inbuf_7_d0         | out |   16|  ap_memory |             col_inbuf_7            |     array    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+

