[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachFunction/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 60
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachFunction/dut.sv
n<> u<59> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<59> s<58> l<1:1>
  n<> u<58> t<Source_text> p<59> c<57> l<1:1> el<10:10>
    n<> u<57> t<Description> p<58> c<56> l<1:1> el<10:10>
      n<> u<56> t<Module_declaration> p<57> c<5> l<1:1> el<10:10>
        n<> u<5> t<Module_ansi_header> p<56> c<2> s<54> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<54> t<Non_port_module_item> p<56> c<53> s<55> l<3:3> el<8:13>
          n<> u<53> t<Module_or_generate_item> p<54> c<52> l<3:3> el<8:13>
            n<> u<52> t<Module_common_item> p<53> c<51> l<3:3> el<8:13>
              n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<3:3> el<8:13>
                n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<3:3> el<8:13>
                  n<> u<49> t<Function_declaration> p<50> c<6> l<3:3> el<8:13>
                    n<> u<6> t<Lifetime_Automatic> p<49> s<48> l<3:12> el<3:21>
                    n<> u<48> t<Function_body_declaration> p<49> c<10> l<3:22> el<8:13>
                      n<> u<10> t<Function_data_type_or_implicit> p<48> c<9> s<11> l<3:22> el<3:25>
                        n<> u<9> t<Function_data_type> p<10> c<8> l<3:22> el<3:25>
                          n<> u<8> t<Data_type> p<9> c<7> l<3:22> el<3:25>
                            n<> u<7> t<IntegerAtomType_Int> p<8> l<3:22> el<3:25>
                      n<get_expected_command> u<11> t<STRING_CONST> p<48> s<17> l<3:26> el<3:46>
                      n<> u<17> t<Tf_port_list> p<48> c<16> s<31> l<3:48> el<3:60>
                        n<> u<16> t<Tf_port_item> p<17> c<14> l<3:48> el<3:60>
                          n<> u<14> t<Data_type_or_implicit> p<16> c<13> s<15> l<3:48> el<3:51>
                            n<> u<13> t<Data_type> p<14> c<12> l<3:48> el<3:51>
                              n<> u<12> t<IntegerAtomType_Int> p<13> l<3:48> el<3:51>
                          n<slave_id> u<15> t<STRING_CONST> p<16> l<3:52> el<3:60>
                      n<> u<31> t<Block_item_declaration> p<48> c<30> s<46> l<4:6> el<4:41>
                        n<> u<30> t<Data_declaration> p<31> c<29> l<4:6> el<4:41>
                          n<> u<29> t<Variable_declaration> p<30> c<19> l<4:6> el<4:41>
                            n<> u<19> t<Data_type> p<29> c<18> s<28> l<4:6> el<4:9>
                              n<> u<18> t<IntegerAtomType_Int> p<19> l<4:6> el<4:9>
                            n<> u<28> t<Variable_decl_assignment_list> p<29> c<27> l<4:10> el<4:40>
                              n<> u<27> t<Variable_decl_assignment> p<28> c<20> l<4:10> el<4:40>
                                n<write_command_queue_slave> u<20> t<STRING_CONST> p<27> s<26> l<4:10> el<4:35>
                                n<> u<26> t<Variable_dimension> p<27> c<25> l<4:36> el<4:40>
                                  n<> u<25> t<Unpacked_dimension> p<26> c<24> l<4:36> el<4:40>
                                    n<> u<24> t<Constant_expression> p<25> c<23> l<4:37> el<4:39>
                                      n<> u<23> t<Constant_primary> p<24> c<22> l<4:37> el<4:39>
                                        n<> u<22> t<Primary_literal> p<23> c<21> l<4:37> el<4:39>
                                          n<10> u<21> t<INT_CONST> p<22> l<4:37> el<4:39>
                      n<> u<46> t<Function_statement_or_null> p<48> c<45> s<47> l<6:6> el<7:9>
                        n<> u<45> t<Statement> p<46> c<44> l<6:6> el<7:9>
                          n<> u<44> t<Statement_item> p<45> c<43> l<6:6> el<7:9>
                            n<> u<43> t<Loop_statement> p<44> c<42> l<6:6> el<7:9>
                              n<> u<42> t<FOREACH> p<43> s<33> l<6:6> el<6:13>
                              n<> u<33> t<Ps_or_hierarchical_array_identifier> p<43> c<32> s<37> l<6:15> el<6:40>
                                n<write_command_queue_slave> u<32> t<STRING_CONST> p<33> l<6:15> el<6:40>
                              n<> u<37> t<Loop_variables> p<43> c<34> s<41> l<6:41> el<6:51>
                                n<slave_id> u<34> t<STRING_CONST> p<37> s<35> l<6:41> el<6:49>
                                n<> u<35> t<Comma> p<37> s<36> l<6:49> el<6:50>
                                n<i> u<36> t<STRING_CONST> p<37> l<6:50> el<6:51>
                              n<> u<41> t<Statement> p<43> c<40> l<6:54> el<7:9>
                                n<> u<40> t<Statement_item> p<41> c<39> l<6:54> el<7:9>
                                  n<> u<39> t<Seq_block> p<40> c<38> l<6:54> el<7:9>
                                    n<> u<38> t<END> p<39> l<7:6> el<7:9>
                      n<> u<47> t<ENDFUNCTION> p<48> l<8:2> el<8:13>
        n<> u<55> t<ENDMODULE> p<56> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachFunction/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ForeachFunction/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  2
Constant                                               1
Design                                                 1
ForeachStmt                                            1
Function                                               1
IODecl                                                 1
Identifier                                             2
IntTypespec                                            3
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
Range                                                  1
RefTypespec                                            6
RefVar                                                 3
SourceFile                                             1
UnsupportedTypespec                                    2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachFunction/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv, line:1:1, endln:10:10
    |vpiName:work@dut
  |vpiInternalScope:
  \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv, line:1:1, endln:10:10
    |vpiName:
    \_Identifier: (get_expected_command)
      |vpiParent:
      \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiName:get_expected_command
    |vpiFullName:work@dut.get_expected_command
    |vpiInternalScope:
    \_Begin: (work@dut.get_expected_command)
      |vpiParent:
      \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiFullName:work@dut.get_expected_command
      |vpiInternalScope:
      \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
        |vpiParent:
        \_Begin: (work@dut.get_expected_command)
        |vpiFullName:work@dut.get_expected_command
        |vpiInternalScope:
        \_Begin: (work@dut.get_expected_command), line:6:54, endln:7:9
          |vpiParent:
          \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
          |vpiFullName:work@dut.get_expected_command
        |vpiImportTypespec:
        \_RefVar: (work@dut.get_expected_command.write_command_queue_slave), line:6:15, endln:6:40
          |vpiParent:
          \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
          |vpiName:write_command_queue_slave
          |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
        |vpiImportTypespec:
        \_RefVar: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
          |vpiParent:
          \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
          |vpiTypespec:
          \_RefTypespec: (work@dut.get_expected_command.slave_id.slave_id), line:6:41, endln:6:49
            |vpiParent:
            \_RefVar: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
            |vpiName:slave_id
            |vpiFullName:work@dut.get_expected_command.slave_id.slave_id
            |vpiActual:
            \_UnsupportedTypespec: (slave_id)
          |vpiName:slave_id
          |vpiFullName:work@dut.get_expected_command.slave_id
        |vpiImportTypespec:
        \_RefVar: (work@dut.get_expected_command.i), line:6:50, endln:6:51
          |vpiParent:
          \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
          |vpiTypespec:
          \_RefTypespec: (work@dut.get_expected_command.i.i), line:6:50, endln:6:51
            |vpiParent:
            \_RefVar: (work@dut.get_expected_command.i), line:6:50, endln:6:51
            |vpiName:i
            |vpiFullName:work@dut.get_expected_command.i.i
            |vpiActual:
            \_UnsupportedTypespec: (i)
          |vpiName:i
          |vpiFullName:work@dut.get_expected_command.i
        |vpiVariables:
        \_RefVar: (work@dut.get_expected_command.write_command_queue_slave), line:6:15, endln:6:40
        |vpiLoopVars:
        \_RefVar: (work@dut.get_expected_command.slave_id), line:6:41, endln:6:49
        |vpiLoopVars:
        \_RefVar: (work@dut.get_expected_command.i), line:6:50, endln:6:51
        |vpiStmt:
        \_Begin: (work@dut.get_expected_command), line:6:54, endln:7:9
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Begin: (work@dut.get_expected_command)
        |vpiSigned:1
      |vpiTypedef:
      \_UnsupportedTypespec: (slave_id)
        |vpiParent:
        \_Begin: (work@dut.get_expected_command)
        |vpiName:slave_id
      |vpiTypedef:
      \_UnsupportedTypespec: (i)
        |vpiParent:
        \_Begin: (work@dut.get_expected_command)
        |vpiName:i
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiImportTypespec:
      \_ArrayNet: (work@dut.get_expected_command.write_command_queue_slave), line:4:10, endln:4:35
        |vpiParent:
        \_Begin: (work@dut.get_expected_command)
        |vpiTypespec:
        \_RefTypespec: (work@dut.get_expected_command.write_command_queue_slave), line:4:6, endln:4:9
          |vpiParent:
          \_ArrayNet: (work@dut.get_expected_command.write_command_queue_slave), line:4:10, endln:4:35
          |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
          |vpiActual:
          \_ArrayTypespec: 
        |vpiName:write_command_queue_slave
        |vpiFullName:work@dut.get_expected_command.write_command_queue_slave
        |vpiSigned:1
      |vpiImportTypespec:
      \_UnsupportedTypespec: (slave_id)
      |vpiImportTypespec:
      \_UnsupportedTypespec: (i)
      |vpiStmt:
      \_ForeachStmt: (work@dut.get_expected_command), line:6:6, endln:7:9
    |vpiTypedef:
    \_IntTypespec: 
      |vpiParent:
      \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiSigned:1
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@dut.get_expected_command), line:3:22, endln:3:25
      |vpiParent:
      \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiFullName:work@dut.get_expected_command
      |vpiActual:
      \_IntTypespec: 
    |vpiIODecl:
    \_IODecl: (slave_id), line:3:52, endln:3:60
      |vpiParent:
      \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
      |vpiDirection:1
      |vpiName:slave_id
      |vpiTypedef:
      \_RefTypespec: (work@dut.get_expected_command.slave_id)
        |vpiParent:
        \_IODecl: (slave_id), line:3:52, endln:3:60
        |vpiFullName:work@dut.get_expected_command.slave_id
        |vpiActual:
        \_IntTypespec: 
    |vpiStmt:
    \_Begin: (work@dut.get_expected_command)
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv, line:1:1, endln:10:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:4:36, endln:4:40
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:4:37, endln:4:39
        |vpiParent:
        \_Range: , line:4:36, endln:4:40
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:37, endln:4:39
          |vpiParent:
          \_Operation: , line:4:37, endln:4:39
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:4:6, endln:4:9
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_IntTypespec: 
  |vpiImportTypespec:
  \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_Function: (work@dut.get_expected_command), line:3:3, endln:8:13
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachFunction/dut.sv, line:1:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
