Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 05:54:32 2023
| Host         : HHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   62          
TIMING-20  Warning   Non-clocked latch               106         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (318)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (170)
5. checking no_input_delay (25)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (318)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX_CU_alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX_CU_alu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX_CU_alu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/ID_EX_CU_alu_op_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Core_cpu/IF_ID_inst_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (170)
--------------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.506        0.000                      0                82891        0.035        0.000                      0                82891        3.750        0.000                       0                  9017  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            0.506        0.000                      0                82891        0.035        0.000                      0                82891        3.750        0.000                       0                  9017  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.534ns (17.456%)  route 7.254ns (82.544%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.118    10.477 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.529    11.006    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    11.332 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1/O
                         net (fo=128, routed)         2.828    14.160    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WE
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.578    15.053    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WCLK
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_A/CLK
                         clock pessimism              0.181    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X2Y127         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.534ns (17.456%)  route 7.254ns (82.544%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.118    10.477 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.529    11.006    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    11.332 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1/O
                         net (fo=128, routed)         2.828    14.160    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WE
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.578    15.053    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WCLK
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_B/CLK
                         clock pessimism              0.181    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X2Y127         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.534ns (17.456%)  route 7.254ns (82.544%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.118    10.477 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.529    11.006    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    11.332 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1/O
                         net (fo=128, routed)         2.828    14.160    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WE
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.578    15.053    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WCLK
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_C/CLK
                         clock pessimism              0.181    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X2Y127         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 1.534ns (17.456%)  route 7.254ns (82.544%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.118    10.477 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.529    11.006    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    11.332 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1/O
                         net (fo=128, routed)         2.828    14.160    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WE
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.578    15.053    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/WCLK
    SLICE_X2Y127         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_D/CLK
                         clock pessimism              0.181    15.234    
                         clock uncertainty           -0.035    15.199    
    SLICE_X2Y127         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.666    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 0.456ns (5.238%)  route 8.249ns (94.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.619     5.276    Core_cpu/fpga_clk
    SLICE_X40Y76         FDRE                                         r  Core_cpu/Bus_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.456     5.732 r  Core_cpu/Bus_wdata_reg[12]/Q
                         net (fo=258, routed)         8.249    13.981    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/D
    SLICE_X42Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.512    14.988    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/WCLK
    SLICE_X42Y56         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/RAMS64E_A/CLK
                         clock pessimism              0.261    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X42Y56         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.489    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 1.338ns (15.417%)  route 7.341ns (84.583%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.483 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2/O
                         net (fo=5, routed)           0.582    11.065    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.124    11.189 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1/O
                         net (fo=128, routed)         2.861    14.051    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WE
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.492    14.967    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WCLK
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_A/CLK
                         clock pessimism              0.181    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X70Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.580    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 1.338ns (15.417%)  route 7.341ns (84.583%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.483 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2/O
                         net (fo=5, routed)           0.582    11.065    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.124    11.189 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1/O
                         net (fo=128, routed)         2.861    14.051    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WE
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.492    14.967    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WCLK
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_B/CLK
                         clock pessimism              0.181    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X70Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.580    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 1.338ns (15.417%)  route 7.341ns (84.583%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.483 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2/O
                         net (fo=5, routed)           0.582    11.065    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.124    11.189 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1/O
                         net (fo=128, routed)         2.861    14.051    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WE
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.492    14.967    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WCLK
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_C/CLK
                         clock pessimism              0.181    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X70Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.580    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 1.338ns (15.417%)  route 7.341ns (84.583%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.483 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2/O
                         net (fo=5, routed)           0.582    11.065    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_2_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.124    11.189 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1/O
                         net (fo=128, routed)         2.861    14.051    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WE
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.492    14.967    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/WCLK
    SLICE_X70Y133        RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_D/CLK
                         clock pessimism              0.181    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X70Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.580    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 Core_cpu/Bus_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 1.534ns (17.529%)  route 7.217ns (82.471%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 15.054 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.715     5.372    Core_cpu/fpga_clk
    SLICE_X75Y94         FDRE                                         r  Core_cpu/Bus_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.419     5.791 f  Core_cpu/Bus_addr_reg[21]/Q
                         net (fo=1, routed)           0.999     6.790    Core_cpu/Bus_addr__0[21]
    SLICE_X75Y94         LUT4 (Prop_lut4_I0_O)        0.299     7.089 r  Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1, routed)           0.402     7.491    Core_cpu/Mem_DRAM_i_6_n_3
    SLICE_X75Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.615 r  Core_cpu/Mem_DRAM_i_4/O
                         net (fo=2, routed)           0.678     8.294    Core_cpu/Mem_DRAM_i_4_n_3
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  Core_cpu/Mem_DRAM_i_2/O
                         net (fo=28, routed)          0.788     9.205    Core_cpu/Mem_DRAM_i_2_n_3
    SLICE_X63Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  Core_cpu/Mem_DRAM_i_1/O
                         net (fo=46, routed)          1.030    10.359    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.118    10.477 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.558    11.035    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.326    11.361 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=128, routed)         2.762    14.123    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/WE
    SLICE_X6Y119         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        1.579    15.054    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/WCLK
    SLICE_X6Y119         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_A/CLK
                         clock pessimism              0.181    15.235    
                         clock uncertainty           -0.035    15.200    
    SLICE_X6Y119         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.667    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.565     1.543    Core_cpu/fpga_clk
    SLICE_X39Y92         FDRE                                         r  Core_cpu/Bus_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  Core_cpu/Bus_addr_reg[2]/Q
                         net (fo=8, routed)           0.217     1.901    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/A0
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.837     2.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/WCLK
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.505     1.556    
    SLICE_X38Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.565     1.543    Core_cpu/fpga_clk
    SLICE_X39Y92         FDRE                                         r  Core_cpu/Bus_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  Core_cpu/Bus_addr_reg[2]/Q
                         net (fo=8, routed)           0.217     1.901    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/A0
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.837     2.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/WCLK
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.556    
    SLICE_X38Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.565     1.543    Core_cpu/fpga_clk
    SLICE_X39Y92         FDRE                                         r  Core_cpu/Bus_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  Core_cpu/Bus_addr_reg[2]/Q
                         net (fo=8, routed)           0.217     1.901    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/A0
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.837     2.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/WCLK
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.505     1.556    
    SLICE_X38Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.565     1.543    Core_cpu/fpga_clk
    SLICE_X39Y92         FDRE                                         r  Core_cpu/Bus_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  Core_cpu/Bus_addr_reg[2]/Q
                         net (fo=8, routed)           0.217     1.901    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/A0
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.837     2.061    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/WCLK
    SLICE_X38Y92         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.505     1.556    
    SLICE_X38Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM_rD2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/Bus_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.476%)  route 0.268ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.560     1.538    Core_cpu/fpga_clk
    SLICE_X55Y103        FDCE                                         r  Core_cpu/EX_MEM_rD2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Core_cpu/EX_MEM_rD2_reg[24]/Q
                         net (fo=1, routed)           0.268     1.947    Core_cpu/EX_MEM_rD2[24]
    SLICE_X40Y105        FDRE                                         r  Core_cpu/Bus_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.836     2.060    Core_cpu/fpga_clk
    SLICE_X40Y105        FDRE                                         r  Core_cpu/Bus_wdata_reg[24]/C
                         clock pessimism             -0.251     1.809    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.070     1.879    Core_cpu/Bus_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Core_cpu/EX_MEM_rD2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Core_cpu/Bus_wdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.560     1.538    Core_cpu/fpga_clk
    SLICE_X55Y103        FDCE                                         r  Core_cpu/EX_MEM_rD2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Core_cpu/EX_MEM_rD2_reg[19]/Q
                         net (fo=1, routed)           0.271     1.950    Core_cpu/EX_MEM_rD2[19]
    SLICE_X44Y106        FDRE                                         r  Core_cpu/Bus_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.833     2.058    Core_cpu/fpga_clk
    SLICE_X44Y106        FDRE                                         r  Core_cpu/Bus_wdata_reg[19]/C
                         clock pessimism             -0.251     1.807    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.070     1.877    Core_cpu/Bus_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.563     1.541    Core_cpu/fpga_clk
    SLICE_X55Y51         FDRE                                         r  Core_cpu/Bus_addr_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Core_cpu/Bus_addr_reg[2]_replica_6/Q
                         net (fo=768, routed)         0.257     1.939    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/A0
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.833     2.057    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/WCLK
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.554    
    SLICE_X54Y51         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.864    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.563     1.541    Core_cpu/fpga_clk
    SLICE_X55Y51         FDRE                                         r  Core_cpu/Bus_addr_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Core_cpu/Bus_addr_reg[2]_replica_6/Q
                         net (fo=768, routed)         0.257     1.939    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/A0
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.833     2.057    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/WCLK
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.554    
    SLICE_X54Y51         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.864    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.563     1.541    Core_cpu/fpga_clk
    SLICE_X55Y51         FDRE                                         r  Core_cpu/Bus_addr_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Core_cpu/Bus_addr_reg[2]_replica_6/Q
                         net (fo=768, routed)         0.257     1.939    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/A0
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.833     2.057    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/WCLK
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.554    
    SLICE_X54Y51         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.864    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Core_cpu/Bus_addr_reg[2]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.563     1.541    Core_cpu/fpga_clk
    SLICE_X55Y51         FDRE                                         r  Core_cpu/Bus_addr_reg[2]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  Core_cpu/Bus_addr_reg[2]_replica_6/Q
                         net (fo=768, routed)         0.257     1.939    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/A0
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    fpga_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=9016, routed)        0.833     2.057    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/WCLK
    SLICE_X54Y51         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.554    
    SLICE_X54Y51         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.864    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X68Y85   Core_cpu/Bus_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y85   Core_cpu/Bus_addr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y85   Core_cpu/Bus_addr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X67Y89   Core_cpu/Bus_addr_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y90   Core_cpu/Bus_addr_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X72Y86   Core_cpu/Bus_addr_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X72Y92   Core_cpu/Bus_addr_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X75Y91   Core_cpu/Bus_addr_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X75Y94   Core_cpu/Bus_addr_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y30   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y30   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y50   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y30   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y30   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



