{
  "fields": [
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "mii_reset",
      "description": "1b = Digital in reset and all MII regs (0x0 - 0xF) reset to default 0b = No reset. This bit is self-clearing when written to 1.",
      "digital_physical_map": {
        "0": "No reset",
        "1": "Digital in reset and all MII regs (0x0 - 0xF) reset to default"
      }
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "loopback",
      "description": "1b = MII loopback 0b = No MII loopback",
      "digital_physical_map": {
        "0": "No MII loopback",
        "1": "MII loopback"
      }
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "power_down",
      "description": "1b = Power down via register or pin 0b = Normal mode",
      "digital_physical_map": {
        "0": "Normal mode",
        "1": "Power down via register or pin"
      }
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "isolate",
      "description": "1b = MAC isolate mode (No output to MAC from the PHY) 0b = Normal Mode",
      "digital_physical_map": {
        "0": "Normal Mode",
        "1": "MAC isolate mode (No output to MAC from the PHY)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "speed_sel_msb",
      "description": "0b= Reserved 1b= 1000 Mb/s",
      "digital_physical_map": {
        "0": "Reserved",
        "1": "1000 Mb/s"
      }
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 0,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "extended_status",
      "description": "1b = Extended status information in Register 15 0b = No extended status information in Register 15",
      "digital_physical_map": {
        "0": "No extended status information in Register 15",
        "1": "Extended status information in Register 15"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "unidirectional_ability",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "preamble_supression",
      "description": "1b = PHY accepts management frames with preamble suppressed. 0b = PHY does not accept management frames with preamble suppressed",
      "digital_physical_map": {
        "0": "PHY does not accept management frames with preamble suppressed",
        "1": "PHY accepts management frames with preamble suppressed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "aneg_complete",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "remote_fault",
      "description": "Reserved. Type R/W0C implies writing 0 clears this bit.",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "aneg_ability",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "link_status",
      "description": "1b = link is up 0b = link down. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "link down",
        "1": "link is up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "jabber_detect",
      "description": "Reserved. Type R/W0C implies writing 0 clears this bit.",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "extended_capability",
      "description": "1b = extended register capabilities 0b = basic register set capabilities only",
      "digital_physical_map": {
        "0": "basic register set capabilities only",
        "1": "extended register capabilities"
      }
    },
    {
      "register_location": [
        {
          "register_address": 2,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "oui_21_16",
      "description": "Unique identifier for the part"
    },
    {
      "register_location": [
        {
          "register_address": 3,
          "reg_start_bit": 10,
          "reg_end_bit": 15
        }
      ],
      "name": "oui_5_0",
      "description": "Unique identifier for the part"
    },
    {
      "register_location": [
        {
          "register_address": 3,
          "reg_start_bit": 4,
          "reg_end_bit": 9
        }
      ],
      "name": "model_number",
      "description": "Unique identifier for the part"
    },
    {
      "register_location": [
        {
          "register_address": 3,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "rev_number",
      "description": "Unique identifier for the part"
    },
    {
      "register_location": [
        {
          "register_address": 13,
          "reg_start_bit": 14,
          "reg_end_bit": 15
        }
      ],
      "name": "Extended Register Command",
      "description": "Command for extended register access.",
      "digital_physical_map": {
        "0": "Address",
        "1": "Data, no post increment",
        "2": "Data, post increment on read and write",
        "3": "Data, post increment on write only"
      }
    },
    {
      "register_location": [
        {
          "register_address": 13,
          "reg_start_bit": 5,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 13,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "DEVAD",
      "description": "MMD field for indirect register access"
    },
    {
      "register_location": [
        {
          "register_address": 14,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "Address/Data",
      "description": "Address Data field for indirect register access"
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "descr_lock_bit",
      "description": "1b = Descrambler is locked 0b = Descrmabler is unlocked atleast once. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "Descrmabler is unlocked atleast once",
        "1": "Descrambler is locked"
      }
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "mii_int_bit",
      "description": "1b = Interrupt pin had been set 0b = Interrupts pin not set Cleared on Read",
      "digital_physical_map": {
        "0": "Interrupts pin not set",
        "1": "Interrupt pin had been set"
      }
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 4,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "mii_loopback",
      "description": "1b = MII loopback 0b = No MII loopback",
      "digital_physical_map": {
        "0": "No MII loopback",
        "1": "MII loopback"
      }
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "duplex_mode_env",
      "description": "1b = Full duplex 0b = Half duplex",
      "digital_physical_map": {
        "0": "Half duplex",
        "1": "Full duplex"
      }
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 16,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "link_status_bit",
      "description": "1b = link is up 0b = link had been down",
      "digital_physical_map": {
        "0": "link had been down",
        "1": "link is up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 12,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 4,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "int_polarity",
      "description": "1b = Active low 0b = Active high",
      "digital_physical_map": {
        "0": "Active high",
        "1": "Active low"
      }
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "force_interrupt",
      "description": "1b = Force interrupt pin 0b = Do not force interrupt pin",
      "digital_physical_map": {
        "0": "Do not force interrupt pin",
        "1": "Force interrupt pin"
      }
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "int_en",
      "description": "1b = Enable interrupts 0b = Disable interrupts",
      "digital_physical_map": {
        "0": "Disable interrupts",
        "1": "Enable interrupts"
      }
    },
    {
      "register_location": [
        {
          "register_address": 17,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "energy_det_int",
      "description": "Energy det change interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "link_int",
      "description": "Link status change interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "esd_int",
      "description": "ESD fault detected interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "ms_train_done_int",
      "description": "Training done interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "energy_det_int_en",
      "description": "Energy det change interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "link_int_en",
      "description": "Link status change interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "esd_int_en",
      "description": "ESD fault detected interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "ms_train_done_int_en",
      "description": "Training done interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 18,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "under_volt_int",
      "description": "Under volt interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "over_volt_int",
      "description": "Over volt interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "over_temp_int",
      "description": "Over temp interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "pol_change_int",
      "description": "Data polarity change interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "under_volt_int_en",
      "description": "Under volt interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "over_volt_int_en",
      "description": "Over volt interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "over_temp_int_en",
      "description": "Over temp interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "pol_change_int_en",
      "description": "Data Polarity change interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 19,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "core_pwr_mode",
      "description": "1b = Core is is normal power mode 0b = Core is in power down or sleep mode",
      "digital_physical_map": {
        "0": "Core is in power down or sleep mode",
        "1": "Core is is normal power mode"
      }
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 22,
          "reg_start_bit": 0,
          "reg_end_bit": 6
        }
      ],
      "name": "loopback_mode",
      "description": "Loopback mode selection.",
      "digital_physical_map": {
        "1": "PCS loop",
        "2": "RS loop",
        "4": "Digital loop",
        "8": "Analog loop",
        "16": "Reverse loop"
      }
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "ack_received_int",
      "description": "Ack received interrupt status (OAM)"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "tx_valid_clr_int",
      "description": "mr_tx_valid clear interrupt status (OAM)"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "por_done_int",
      "description": "POR done interrupt status"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "ack_received_int_en",
      "description": "Ack received interrupt enable (OAM)"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "tx_valid_clr_int_en",
      "description": "mr_tx_valid clear interrupt enable (OAM)"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "por_done_int_en",
      "description": "POR done interrupt enable"
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 24,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 25,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 25,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 25,
          "reg_start_bit": 5,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 25,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "SOR_PHYADDR",
      "description": "PHY ADDRESS latched from strap"
    },
    {
      "register_location": [
        {
          "register_address": 30,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "tdr_start",
      "description": "1b = TDR start Bit is cleared after TDR run is complete. This bit is self-clearing after TDR completion.",
      "digital_physical_map": {
        "1": "TDR start"
      }
    },
    {
      "register_location": [
        {
          "register_address": 30,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "cfg_tdr_auto_run",
      "description": "1b = TDR start automatically on link down 0b = TDR start manually using 0x1E[15]",
      "digital_physical_map": {
        "0": "TDR start manually using 0x1E[15]",
        "1": "TDR start automatically on link down"
      }
    },
    {
      "register_location": [
        {
          "register_address": 30,
          "reg_start_bit": 2,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 30,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "tdr_done",
      "description": "TDR done status 1b = TDR done 0b = TDR on-going or not initiated",
      "digital_physical_map": {
        "0": "TDR on-going or not initiated",
        "1": "TDR done"
      }
    },
    {
      "register_location": [
        {
          "register_address": 30,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "tdr_fail",
      "description": "When tdr_done status is 1, this bit inidicates if TDR ran successfully 1b = TDR run failed 0b = TDR ran successfully",
      "digital_physical_map": {
        "0": "TDR ran successfully",
        "1": "TDR run failed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "sw_global_reset",
      "description": "Hardware reset - Reset digital + register file This bit is self clearing"
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "digital_reset",
      "description": "Soft reset - Reset only digital core This bit is self clearing"
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 8,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 31,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "link_up",
      "description": "Link up as defined by CnS"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "link_down",
      "description": "Link down as defined by CnS"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "phy_ctrl_send_data",
      "description": "Phy control in send data status"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "link_status",
      "description": "IEEE defined Live Link status"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "channel_ok",
      "description": "channel okay status"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "descr_sync",
      "description": "Descrambler lock status"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "loc_rcvr_status",
      "description": "Local receiver status"
    },
    {
      "register_location": [
        {
          "register_address": 384,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "rem_rcvr_status",
      "description": "Remote receiver status"
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 9,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "ed_en",
      "description": "1b = Enable energy detection on MDI 0b = Disable energy detection on MDI",
      "digital_physical_map": {
        "0": "Disable energy detection on MDI",
        "1": "Enable energy detection on MDI"
      }
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "sleep_en",
      "description": "1b = Allow PHY to enter sleep 0b = Do not allow PHY to enter sleep",
      "digital_physical_map": {
        "0": "Do not allow PHY to enter sleep",
        "1": "Allow PHY to enter sleep"
      }
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "cfg_auto_mode_en_strap",
      "description": "LPS autonomous mode enable 1b = PHY enters normal mode on power up 0b = PHY enters standby mode on power up. Type R/WMC,1 implies writing 1 clears this bit (or specific behavior)."
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 395,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "cfg_lps_pwr_mode_4",
      "description": "Set to enter standby mode. Type R/WMC,0 implies specific write behavior."
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 396,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "cfg_lps_pwr_mode_0",
      "description": "Set to enter normal mode. Type R/WMC,0 implies specific write behavior."
    },
    {
      "register_location": [
        {
          "register_address": 398,
          "reg_start_bit": 7,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 398,
          "reg_start_bit": 0,
          "reg_end_bit": 6
        }
      ],
      "name": "status_lps_st",
      "description": "Observe LPS state.",
      "digital_physical_map": {
        "2": "Standby mode",
        "4": "Normal mode"
      }
    },
    {
      "register_location": [
        {
          "register_address": 783,
          "reg_start_bit": 14,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 783,
          "reg_start_bit": 8,
          "reg_end_bit": 13
        }
      ],
      "name": "fault_loc",
      "description": "See TC12. Indicates fault distance in meters if TDR is successful.",
      "digital_physical_map": {
        "0": "Fault distance = decimal(field_value) meters. 'b111111 = Resolution not possible/out of distance."
      }
    },
    {
      "register_location": [
        {
          "register_address": 783,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "tdr_state",
      "description": "TDR state as per TC12.",
      "digital_physical_map": {
        "3": "Short",
        "5": "Noise",
        "6": "Open",
        "7": "Cable OK",
        "8": "Test in progress; initial value with TDR ON",
        "13": "Test not possible (for example, noise, active link)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 783,
          "reg_start_bit": 2,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 783,
          "reg_start_bit": 0,
          "reg_end_bit": 1
        }
      ],
      "name": "tdr_activation",
      "description": "TDR activation status as per TC12.",
      "digital_physical_map": {
        "1": "TDR Activation",
        "2": "TDR On"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1029,
          "reg_start_bit": 10,
          "reg_end_bit": 15
        }
      ],
      "name": "ld_bias_1p0v_sl",
      "description": "Bits to control the DAC current of LD and hence the swing.",
      "digital_physical_map": {
        "10": "400mV",
        "11": "440mV",
        "12": "480mV",
        "13": "520mV",
        "14": "560mV",
        "15": "600mV",
        "16": "640mV",
        "17": "680mV",
        "18": "720mV",
        "19": "760mV",
        "20": "800mV",
        "21": "840mV",
        "22": "880mV",
        "23": "920mV",
        "24": "960mV",
        "25": "1000mV",
        "26": "1040mV",
        "27": "1080mV",
        "28": "1120mV",
        "29": "1160mV",
        "30": "1200mV"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1029,
          "reg_start_bit": 0,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 9,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "spare_in_2_fromdig_sl_force_en",
      "description": "Force control enable for Reg0x042F"
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1054,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 13,
          "reg_end_bit": 14
        }
      ],
      "name": "SGMII_TESTMODE",
      "description": "SGMII output swing control.",
      "digital_physical_map": {
        "0": "1000mV Sgmii output swing",
        "1": "1260mV Sgmii output swing",
        "2": "900mV Sgmii output swing",
        "3": "720mV Sgmii output swing"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "SGMII_SOP_SON_SLEW_CTRL",
      "description": "SGMII output rise/fall time control.",
      "digital_physical_map": {
        "0": "Default output rise/fall time",
        "1": "Slow output rise/fall time"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 8,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 1,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1064,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 2,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "SGMII_IO_LOOPBACK_EN",
      "description": "1b = Connects RX and TX signals internally to provide internal loopback option without external components."
    },
    {
      "register_location": [
        {
          "register_address": 1065,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "SGMII_DIG_LOOPBACK_EN",
      "description": "1b = Loops back TX data to RX before the IO"
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 1,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1068,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1071,
          "reg_start_bit": 4,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1071,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1071,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "spare_in_2_fromdig_sl_2",
      "description": "energy lost indication force control value"
    },
    {
      "register_location": [
        {
          "register_address": 1071,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "spare_in_2_fromdig_sl_1",
      "description": "energy lost detector enable force control value"
    },
    {
      "register_location": [
        {
          "register_address": 1071,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "spare_in_2_fromdig_sl_0",
      "description": "[0] - sleep enable force control value Force control enable is controlled by reg0x041E[8]"
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "DLL_TX_DELAY_CTRL_SL",
      "description": "Refer to electrical specification for delay vs code information. (See RGMII Shift TX Mode Delays in Sec 5.6 Timing Requirements)"
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "DLL_RX_DELAY_CTRL_SL",
      "description": "Refer to electrical specification for delay vs code information. (See RGMII RX Shift Mode Delays in Sec 5.6 Timing Requirements)"
    },
    {
      "register_location": [
        {
          "register_address": 1072,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 9,
          "reg_end_bit": 14
        }
      ],
      "name": "esd_event_count",
      "description": "Number gives the number of esd events on the copper channel"
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 5,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1090,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "leds_bypass_stretching",
      "description": "Bypass LED Signal Stretch"
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 12,
          "reg_end_bit": 13
        }
      ],
      "name": "leds_blink_rate",
      "description": "Blink Rate for the LED",
      "digital_physical_map": {
        "0": "20Hz (50mSec)",
        "1": "10Hz (100mSec)",
        "2": "5Hz (200mSec)",
        "3": "2Hz (500mSec)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "led_2_option",
      "description": "LED 2 (CLKOUT/GPIO_2) function select.",
      "digital_physical_map": {
        "0": "link OK",
        "1": "link OK + blink on TX/RX activity",
        "2": "link OK + blink on TX activity",
        "3": "link OK + blink on RX activity",
        "4": "link OK + 100Base-T1 Master",
        "5": "link OK + 100Base-T1 Slave",
        "6": "TX/RX activity with stretch option",
        "7": "Reserved",
        "8": "Reserved",
        "9": "Link lost (remains on until register 0x1 is read)",
        "10": "PRBS error latch until cleared by 0x620(1)",
        "11": "XMII TX/RX Error with stretch option"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "led_1_option",
      "description": "LED 1 (LED_1/GPIO_1) function select.",
      "digital_physical_map": {
        "0": "link OK",
        "1": "link OK + blink on TX/RX activity",
        "2": "link OK + blink on TX activity",
        "3": "link OK + blink on RX activity",
        "4": "link OK + 100Base-T1 Master",
        "5": "link OK + 100Base-T1 Slave",
        "6": "TX/RX activity with stretch option",
        "7": "Reserved",
        "8": "Reserved",
        "9": "Link lost (remains on until register 0x1 is read)",
        "10": "PRBS error (latch until cleared by 0x620(1)",
        "11": "XMII TX/RX Error with stretch option"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1104,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "led_0_option",
      "description": "LED 0 (LED_0/GPIO_0) function select.",
      "digital_physical_map": {
        "0": "link OK",
        "1": "link OK + blink on TX/RX activity",
        "2": "link OK + blink on TX activity",
        "3": "link OK + blink on RX activity",
        "4": "link OK + 100Base-T1 Master",
        "5": "link OK + 100Base-T1 Slave",
        "6": "TX/RX activity with stretch option",
        "7": "Reserved",
        "8": "Reserved",
        "9": "Link lost (remains on until register 0x1 is read)",
        "10": "PRBS error (latch until cleared by 0x620(1)",
        "11": "XMII TX/RX Error with stretch option"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 14,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 10,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 9,
          "reg_end_bit": 11
        }
      ],
      "name": "cfg_ieee_compl_sel",
      "description": "Observe IEEE Compliance signals in LED_0_GPIO_0, when LED_0_GPIO_CTRL= 'h5 as follows",
      "digital_physical_map": {
        "0": "loc_rcvr_status",
        "1": "rem_rcvr_status",
        "2": "loc_snr_margin",
        "3": "rem_phy_ready",
        "4": "pma_watchdog_status",
        "5": "link_sync_link_control"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "led_1_polarity",
      "description": "LED_1 polarity"
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1105,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "led_0_polarity",
      "description": "LED_0 polarity"
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 14,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 11,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 8,
          "reg_end_bit": 10
        }
      ],
      "name": "led_1_gpio_ctrl",
      "description": "Controls the output of LED_1 IO",
      "digital_physical_map": {
        "0": "LED_1 (default: link OK + blink on TX/RX activity)",
        "1": "Reserved",
        "2": "RGMII data match indication",
        "3": "Under-Voltage indication",
        "4": "Interrupt",
        "5": "IEEE compliance signals",
        "6": "constant 0",
        "7": "constant 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 6,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 3,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1106,
          "reg_start_bit": 0,
          "reg_end_bit": 2
        }
      ],
      "name": "led_0_gpio_ctrl",
      "description": "Controls the output of LED_0 IO",
      "digital_physical_map": {
        "0": "LED_0 (default: LINK)",
        "1": "Reserved",
        "2": "RGMII data match indication",
        "3": "Under-Voltage indication",
        "4": "Interrupt",
        "5": "IEEE compliance signals (see 0x451[11:9])",
        "6": "constant 0",
        "7": "constant 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1107,
          "reg_start_bit": 6,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1107,
          "reg_start_bit": 3,
          "reg_end_bit": 5
        }
      ],
      "name": "clk_o_clk_source",
      "description": "Clock Observable in CLK_O pin",
      "digital_physical_map": {
        "0": "xi_osc_25m_1p0v_dl (25MHz crystal output - from analog)",
        "1": "Reserved",
        "2": "Reserved",
        "3": "125MHz clock",
        "4": "125MHz clock",
        "5": "Reserved",
        "6": "Reserved",
        "7": "Reserved"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1107,
          "reg_start_bit": 0,
          "reg_end_bit": 2
        }
      ],
      "name": "clk_o_gpio_ctrl",
      "description": "Controls the output of CLK_O IO",
      "digital_physical_map": {
        "0": "LED_2 (default: TX/RX activity with stretch option(LED_2_OPTION=0x6)",
        "1": "Clock out (see 0x453[5:3])",
        "2": "RGMII data match indication",
        "3": "Under-Voltage indication",
        "4": "constant 0",
        "5": "constant 0",
        "6": "constant 0",
        "7": "constant 1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1110,
          "reg_start_bit": 10,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1110,
          "reg_start_bit": 5,
          "reg_end_bit": 9
        }
      ],
      "name": "cfg_mac_rx_impedance",
      "description": "Slew Rate Control for RGMII pads",
      "digital_physical_map": {
        "8": "Default mode (rgmii tr/tf compliant, max tr/tf=750ps)",
        "10": "Medium Slew (OA tr/tf compliant, max tr/tf = 1ns)",
        "11": "Slowest Slew (For low emissions, max tr/tf = 1.2ns)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1110,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RGMII_TX_SHIFT",
      "description": "RGMII Transmit Shift Mode Status",
      "digital_physical_map": {
        "0": "TX shift disabled",
        "1": "TX shift enabled"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RGMII_RX_SHIFT",
      "description": "RGMII Receive Shift Mode Status",
      "digital_physical_map": {
        "0": "RX shift disabled",
        "1": "RX shift enabled"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "SGMII_EN",
      "description": "SGMII Enable Status",
      "digital_physical_map": {
        "0": "SGMII disabled",
        "1": "SGMII enabled"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "RGMII_EN",
      "description": "RGMII Enable Status",
      "digital_physical_map": {
        "0": "RGMII disabled",
        "1": "RGMII enabled"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 9,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 6,
          "reg_end_bit": 8
        }
      ],
      "name": "MAC_MODE",
      "description": "MAC Interface Mode Status",
      "digital_physical_map": {
        "0": "SGMII",
        "1": "Reserved",
        "2": "Reserved",
        "3": "Reserved",
        "4": "RGMII align",
        "5": "RGMII TX shift",
        "6": "RGMII TX and RX shift",
        "7": "RGMII RX shift"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "MAS/SLV",
      "description": "Master/Slave Mode Status",
      "digital_physical_map": {
        "0": "Slave",
        "1": "Master"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1117,
          "reg_start_bit": 0,
          "reg_end_bit": 4
        }
      ],
      "name": "PHY_AD",
      "description": "PHY Address Status",
      "digital_physical_map": {
        "0": "PHY address 0",
        "4": "PHY address 4",
        "5": "PHY address 5",
        "8": "PHY address 8",
        "10": "PHY address A",
        "12": "PHY address C",
        "13": "PHY address D",
        "14": "PHY address E",
        "15": "PHY address F"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1118,
          "reg_start_bit": 1,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1118,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "AUTO/MANAGED",
      "description": "Autonomous/Managed Mode Status",
      "digital_physical_map": {
        "0": "Autonomous mode enabled",
        "1": "Managed mode enabled"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 12,
          "reg_end_bit": 14
        }
      ],
      "name": "cfg_rd_data",
      "description": "Sensor select for read-out",
      "digital_physical_map": {
        "1": "VDDA",
        "2": "VDD1P0",
        "3": "VDDIO",
        "4": "Temperature"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 9,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 6,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 3,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1128,
          "reg_start_bit": 0,
          "reg_end_bit": 2
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 9,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 4,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "cfg_reset",
      "description": "0b = Enable the monitor 1b = Monitor is held in reset state At any point of time, if the signal is changed to 1, the module abruptly goes to reset state",
      "digital_physical_map": {
        "0": "Enable the monitor",
        "1": "Monitor is held in reset state"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "periodic",
      "description": "0b = Monitor is enabled only when start is set for one iteration 1b = Monitor is enabled for periodic iteration",
      "digital_physical_map": {
        "0": "Monitor is enabled only when start is set for one iteration",
        "1": "Monitor is enabled for periodic iteration"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1130,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "start",
      "description": "Start indication for sensor monitor FSM, self clearing. Type R/WSC means write 1 to set, self-clearing."
    },
    {
      "register_location": [
        {
          "register_address": 1147,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "stat_rd_data",
      "description": "Read sensor data. Bits [14:7] of this field represent the sensor_output_code. The physical value depends on the sensor selected via MONITOR_CTRL2 (0x468h) and equations in Sec 6.3.1.4.",
      "digital_physical_map": {
        "0": "Physical value depends on MONITOR_CTRL2 (0x468h). If temp sensor: temp_C = 25 + (((value >> 7) & 0xFF) - 161) * 1. If vdda: vdda_V = 3.3 + (((value >> 7) & 0xFF) - 128)*8.63014e-3. If vdd1p0: vdd1p0_V = 1.0 + (((value >> 7) & 0xFF) - 93)*2.85714e-3. If vddio: vddio_V = 3.3 + (((value >> 7) & 0xFF) - 224)*15.686e-3. (value is the 16-bit field_value)"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1296,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "cfg_rs_decoder_bypass",
      "description": "Bypass RS decoder",
      "digital_physical_map": {
        "0": "RS decoder in use",
        "1": "Bypass RS decoder"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1296,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1296,
          "reg_start_bit": 8,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1296,
          "reg_start_bit": 1,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1296,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1323,
          "reg_start_bit": 13,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1323,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "rx_rvrs_pol",
      "description": "Received polarity",
      "digital_physical_map": {
        "0": "Polarity decoded from received is not inverted",
        "1": "Polarity decoded from receiver is inverted"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1323,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1323,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1323,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1347,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1347,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "link_training_time",
      "description": "Link training time in ms (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1348,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "remote_receiver_time",
      "description": "Remote receiver time in ms (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1348,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "local_receiver_time",
      "description": "Local receiver time in ms (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 6,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 5,
          "reg_end_bit": 5
        }
      ],
      "name": "channel_ok_ll",
      "description": "1b = Channel ok was never de-asserted 0b = Channel ok was de-asserted. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "Channel ok was de-asserted",
        "1": "Channel ok was never de-asserted"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "link_fail_inhibit_lh",
      "description": "1b = Link fail inhibit assertion was reported 0b = Link fail inhibit assertion was never reported. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "Link fail inhibit assertion was never reported",
        "1": "Link fail inhibit assertion was reported"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "send_s_sigdet_lh",
      "description": "1b = Send s sigdet assertion was reported 0b = Send s sigdet assertion was never reported. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "Send s sigdet assertion was never reported",
        "1": "Send s sigdet assertion was reported"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "hi_rfer_lh",
      "description": "1b = High ri rfer assertion was reported 0b = High ri rfer assertion was never reported. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "High ri rfer assertion was never reported",
        "1": "High ri rfer assertion was reported"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "block_lock_ll",
      "description": "1b = Block lock de-assertion was never reported 0b = Block lock de-assertion was never reported. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "Block lock de-assertion was never reported",
        "1": "Block lock de-assertion was never reported"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1349,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "pma_watchdog_ll",
      "description": "1b = Low pma watchdog was never reported 0b = Low pma watchdof was reported. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "Low pma watchdof was reported",
        "1": "Low pma watchdog was never reported"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1351,
          "reg_start_bit": 10,
          "reg_end_bit": 15
        }
      ],
      "name": "link_loss_cnt",
      "description": "Link loss count since last power cycle (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1351,
          "reg_start_bit": 0,
          "reg_end_bit": 9
        }
      ],
      "name": "link_fail_cnt",
      "description": "Link fail without link loss count since last power cycle (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1352,
          "reg_start_bit": 1,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1352,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "comm_ready",
      "description": "Communication ready status (TC12)"
    },
    {
      "register_location": [
        {
          "register_address": 1362,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "rs_dec_uncorr_frame_cnt",
      "description": "No of uncorrectable RS frames received at RS decoder, clear on read, saturates"
    },
    {
      "register_location": [
        {
          "register_address": 1363,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "rs_dec_err_frame_cnt",
      "description": "No of erroreous RS frames received at RS decoder, clear on read, saturates"
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 10,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 7,
          "reg_end_bit": 9
        }
      ],
      "name": "rgmii_rx_half_full_th",
      "description": "RGMII RX sync FIFO half full threshold"
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 4,
          "reg_end_bit": 6
        }
      ],
      "name": "rgmii_tx_half_full_th",
      "description": "RGMII TX sync FIFO half full threshold"
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "rgmii_tx_if_en",
      "description": "RGMII enable bit Default from strap",
      "digital_physical_map": {
        "0": "RGMII disable",
        "1": "RGMII enable"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "invert_rgmii_txd",
      "description": "Invert RGMII Tx wire order - full swap [3:0] to [0:3]",
      "digital_physical_map": {
        "0": "Keep RGMII Tx wire order same",
        "1": "Invert RGMII Tx wire order"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "invert_rgmii_rxd",
      "description": "Invert RGMII Rx wire order - full swap [3:0] to [0:3]",
      "digital_physical_map": {
        "0": "Keep RGMII Rx wire order same",
        "1": "Invert RGMII Rx wire order"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1536,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1537,
          "reg_start_bit": 4,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1537,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "rgmii_rx_af_full_err",
      "description": "RGMII RX fifo full error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No empty fifo error",
        "1": "RGMII TX full error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1537,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "rgmii_rx_af_empty_err",
      "description": "RGMII RX fifo empty error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No empty fifo error",
        "1": "RGMII RX empty error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1537,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "rgmii_tx_af_full_err",
      "description": "RGMII TX fifo full error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No empty fifo error",
        "1": "RGMII TX full error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1537,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "rgmii_tx_af_empty_err",
      "description": "RGMII TX fifo empty error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No empty fifo error",
        "1": "RGMII TX empty error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1538,
          "reg_start_bit": 2,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1538,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "rx_clk_sel",
      "description": "In RGMII mode, Enable or disable the internal delay for RXD wrt RX_CLK (use this mode when RGMII_RX_CLK and RGMII_RXD are aligned). The delay magnitude can be configured by programming register 0x430[7:4]",
      "digital_physical_map": {
        "0": "clock and data are aligned",
        "1": "clock is delayed relative to RGMII_RX data"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1538,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "tx_clk_sel",
      "description": "In RGMII mode, Enable or disable the internal delay for TXD wrt TX_CLK (use this mode when RGMII_TX_CLK and RGMII_TXD are aligned). The delay magnitude can be configured by programming register 0x430[11:8]",
      "digital_physical_map": {
        "0": "clock and data are aligned",
        "1": "clock is internally delayed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "sgmii_tx_err_dis",
      "description": "SGMII TX Error indication control.",
      "digital_physical_map": {
        "0": "Enable SGMII TX Error indication",
        "1": "Disable SGMII TX Error indication"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "cfg_align_idx_force",
      "description": "Force word boundray index selection"
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 10,
          "reg_end_bit": 13
        }
      ],
      "name": "cfg_align_idx_value",
      "description": "when cfg_align_idx_force = 1 This value set the iword boundray index"
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "cfg_sgmii_en",
      "description": "SGMII enable bit Default from strap",
      "digital_physical_map": {
        "0": "SGMII disable",
        "1": "SGMII enable"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "cfg_sgmii_rx_pol_invert",
      "description": "SGMII RX bus invert polarity",
      "digital_physical_map": {
        "0": "Polarity not inverted",
        "1": "SGMII RX bus invert polarity"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "cfg_sgmii_tx_pol_invert",
      "description": "SGMII TX bus invert polarity",
      "digital_physical_map": {
        "0": "Polarity not inverted",
        "1": "SGMII TX bus invert polarity"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 5,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 1,
          "reg_end_bit": 2
        }
      ],
      "name": "sgmii_autoneg_timer",
      "description": "Selects duration of SGMII Auto-Negotiation timer",
      "digital_physical_map": {
        "0": "1.6ms",
        "1": "2us",
        "2": "800us",
        "3": "11ms"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1544,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "mr_an_enable",
      "description": "SGMII Auto-Negotiation enable.",
      "digital_physical_map": {
        "0": "Disable SGMII Auto-Negotiation",
        "1": "Enable SGMII Auto-Negotaition"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 13,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "sgmii_page_received",
      "description": "Indicates that a new auto neg page was received",
      "digital_physical_map": {
        "0": "No new auto neg page received",
        "1": "A new auto neg page received"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "link_status_1000bx",
      "description": "sgmii link status",
      "digital_physical_map": {
        "0": "SGMII link down",
        "1": "SGMII link up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "mr_an_complete",
      "description": "sgmii autoneg complete indication",
      "digital_physical_map": {
        "0": "SGMII autoneg not completed",
        "1": "SGMII autoneg completed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "cfg_align_en",
      "description": "word boundary FSM - align indication"
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "cfg_sync_status",
      "description": "word boundary FSM - sync status indication",
      "digital_physical_map": {
        "0": "sync not achieved",
        "1": "sync achieved"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "cfg_align_idx",
      "description": "word boundary index selection"
    },
    {
      "register_location": [
        {
          "register_address": 1546,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "cfg_state",
      "description": "word boundary FSM state"
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 9,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "mr_restart_an",
      "description": "Restart sgmii autonegotiation. Type R/WSC,0 implies specific write behavior (likely write 1 to set, self-clearing)."
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 3,
          "reg_end_bit": 5
        }
      ],
      "name": "tx_half_full_th",
      "description": "SGMII TX sync FIFO half full threshold"
    },
    {
      "register_location": [
        {
          "register_address": 1548,
          "reg_start_bit": 0,
          "reg_end_bit": 2
        }
      ],
      "name": "rx_half_full_th",
      "description": "SGMII RX sync FIFO half full threshold"
    },
    {
      "register_location": [
        {
          "register_address": 1549,
          "reg_start_bit": 4,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1549,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "sgmii_rx_af_full_err",
      "description": "SGMII RX fifo full error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No error indication",
        "1": "SGMII RX fifo full error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1549,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "sgmii_rx_af_empty_err",
      "description": "SGMII RX fifo empty error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No error indication",
        "1": "SGMII RX fifo empty error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1549,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "sgmii_tx_af_full_err",
      "description": "SGMII TX fifo full error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No error indication",
        "1": "SGMII TX fifo full error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1549,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "sgmii_tx_af_empty_err",
      "description": "SGMII TX fifo empty error. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "No error indication",
        "1": "SGMII TX fifo empty error has been indicated"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1560,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1560,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "prbs_err_ov_cnt",
      "description": "Holds number of error counter overflow that received by the PRBS checker. Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. Counter stops on 0xFF. Note: when PRBS counters work in single mode, overflow counter is not active"
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 14,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "send_pkt",
      "description": "Enables generating MAC packet with fix/incremental data w CRC (pkt_gen_en has to be set and cfg_pkt_gen_prbs has to be clear) Cleared automatically when pkt_done is set. Type R/WMC,0 implies specific write behavior.",
      "digital_physical_map": {
        "0": "Stop MAC packet",
        "1": "Transmit MAC packet w CRC"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 8,
          "reg_end_bit": 10
        }
      ],
      "name": "cfg_prbs_chk_sel",
      "description": "PRBS checker input selection.",
      "digital_physical_map": {
        "0": "Checker receives from RGMII TX",
        "1": "Checker receives SGMII TX",
        "5": "Checker receives from Cu RX"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 4,
          "reg_end_bit": 6
        }
      ],
      "name": "cfg_prbs_gen_sel",
      "description": "PRBS generator output selection.",
      "digital_physical_map": {
        "0": "PRBS transmits to RGMII RX",
        "1": "PRBS transmits to SGMII RX",
        "5": "PRBS transmits to Cu TX"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "cfg_prbs_cnt_mode",
      "description": "PRBS counter mode.",
      "digital_physical_map": {
        "0": "Single mode, When one of the PRBS counters reaches max value, PRBS checker stops counting.",
        "1": "Continuous mode, when one of the PRBS counters reaches max value, pulse is generated and counter starts counting from zero again"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "cfg_prbs_chk_enable",
      "description": "Enable PRBS checker xbar (to receive data) To be enabled for counters in 0x63C, 0x63D, 0x63E to work",
      "digital_physical_map": {
        "0": "Disable PRBS checker",
        "1": "Enable PRBS checker"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "cfg_pkt_gen_prbs",
      "description": "If set: (1) When pkt_gen_en is set, PRBS packets are generated continuously (3) When pkt_gen_en is cleared, PRBS RX checker is still enabled If cleared: (1) When pkt_gen_en is set, non - PRBS packet is generated (3) When pkt_gen_en is cleared, PRBS RX checker is disabled as well",
      "digital_physical_map": {
        "0": "Stop PRBS packet",
        "1": "Transmit PRBS packet"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1561,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "pkt_gen_en",
      "description": "Packet/PRBS generator enable.",
      "digital_physical_map": {
        "0": "Disable packet/PRBS generator",
        "1": "Enable packet/PRBS generator"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1562,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "cfg_pkt_len_prbs",
      "description": "Length (in bytes) of PRBS packets and MAC packets w CRC"
    },
    {
      "register_location": [
        {
          "register_address": 1563,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1563,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "cfg_ipg_len",
      "description": "Inter-packet gap (in bytes) between packets"
    },
    {
      "register_location": [
        {
          "register_address": 1564,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "prbs_byte_cnt",
      "description": "Holds number of total bytes that received by the PRBS checker. Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFF"
    },
    {
      "register_location": [
        {
          "register_address": 1565,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "prbs_pkt_cnt_15_0",
      "description": "Bits [15:0] of number of total packets received by the PRBS checker Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF"
    },
    {
      "register_location": [
        {
          "register_address": 1566,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "prbs_pkt_cnt_31_16",
      "description": "Bits [31:16] of number of total packets received by the PRBS checker Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF"
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 13,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "pkt_done",
      "description": "Set when all MAC packets w CRC are transmitted",
      "digital_physical_map": {
        "0": "MAC packet transmission in progress",
        "1": "MAC packets transmission completed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "pkt_gen_busy",
      "description": "Packet generator status.",
      "digital_physical_map": {
        "0": "Packet generator is not in process",
        "1": "Packet generator is in process"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "prbs_pkt_ov",
      "description": "If set, packet counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit #1 of prbs_status_6",
      "digital_physical_map": {
        "0": "No overflow",
        "1": "Packet counter overflow"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "prbs_byte_ov",
      "description": "If set, bytes counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit #1of prbs_status_6",
      "digital_physical_map": {
        "0": "No overflow",
        "1": "byte counter overflow"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "prbs_lock",
      "description": "PRBS checker lock status.",
      "digital_physical_map": {
        "0": "PRBS checker is not locked",
        "1": "PRBS checker is locked sync) on received byte stream"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1568,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "prbs_err_cnt",
      "description": "Holds number of errored bits received by the PRBS checker Value in this register is locked when write is done to bit[0] or bit[1] When PRBS Count Mode set to zero, count stops on 0xFF Notes: Writing bit 0 generates a lock signal for the PRBS counters. Writing bit 1 generates a lock and clear signal for the PRBS counters"
    },
    {
      "register_location": [
        {
          "register_address": 1570,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pkt_err_cnt_15_0",
      "description": "Bits [15:0] of number of total packets with error received by the PRBS checker Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF"
    },
    {
      "register_location": [
        {
          "register_address": 1571,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pkt_err_cnt_31_16",
      "description": "Bits [31:16] of number of total packets with error received by the PRBS checker Value in this register is locked when write is done to register prbs_status_6 bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF"
    },
    {
      "register_location": [
        {
          "register_address": 1572,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "cfg_pkt_data",
      "description": "Fixed data to be sent in Fix data mode"
    },
    {
      "register_location": [
        {
          "register_address": 1572,
          "reg_start_bit": 6,
          "reg_end_bit": 7
        }
      ],
      "name": "cfg_pkt_mode",
      "description": "Packet data mode.",
      "digital_physical_map": {
        "0": "Incremental",
        "1": "Fixed",
        "2": "PRBS",
        "3": "PRBS"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1572,
          "reg_start_bit": 3,
          "reg_end_bit": 5
        }
      ],
      "name": "cfg_pattern_vld_bytes",
      "description": "Number of bytes of valid pattern in packet (Max - 6)",
      "digital_physical_map": {
        "0": "0 bytes",
        "1": "1 bytes",
        "2": "2 bytes",
        "3": "3 bytes",
        "4": "4 bytes",
        "5": "5 bytes",
        "6": "6 bytes",
        "7": "6 bytes"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1572,
          "reg_start_bit": 0,
          "reg_end_bit": 2
        }
      ],
      "name": "cfg_pkt_cnt",
      "description": "Number of packets to transmit.",
      "digital_physical_map": {
        "0": "1 packet",
        "1": "10 packets",
        "2": "100 packets",
        "3": "1000 packets",
        "4": "10000 packets",
        "5": "100000 packets",
        "6": "1000000 packets",
        "7": "Continuous packets"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1573,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pattern_15_0",
      "description": "Bits 15:0 of pattern"
    },
    {
      "register_location": [
        {
          "register_address": 1574,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pattern_31_16",
      "description": "Bits 31:16 of pattern"
    },
    {
      "register_location": [
        {
          "register_address": 1575,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pattern_47_32",
      "description": "Bits 47:32 of pattern"
    },
    {
      "register_location": [
        {
          "register_address": 1576,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pmatch_data_15_0",
      "description": "Bits 15:0 of Perfect Match Data - used for DA (destination address) match"
    },
    {
      "register_location": [
        {
          "register_address": 1577,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pmatch_data_31_16",
      "description": "Bits 31:16 of Perfect Match Data - used for DA (destination address) match"
    },
    {
      "register_location": [
        {
          "register_address": 1578,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "pmatch_data_47_32",
      "description": "Bits 47:32 of Perfect Match Data - used for DA (destination address) match"
    },
    {
      "register_location": [
        {
          "register_address": 1592,
          "reg_start_bit": 2,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 1592,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "rx_bad_crc",
      "description": "CRC error indication in packet received on Cu RX",
      "digital_physical_map": {
        "0": "No CRC error",
        "1": "CRC error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1592,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "tx_bad_crc",
      "description": "CRC error indication in packet transmitted on Cu TX",
      "digital_physical_map": {
        "0": "No CRC error",
        "1": "CRC error"
      }
    },
    {
      "register_location": [
        {
          "register_address": 1593,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "tx_pkt_cnt_15_0",
      "description": "Lower 16 bits of Tx packet counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 1594,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "tx_pkt_cnt_31_16",
      "description": "Upper 16 bits of Tx packet counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 1595,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "tx_err_pkt_cnt",
      "description": "Tx packet w error (CRC error) counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 1596,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "rx_pkt_cnt_15_0",
      "description": "Lower 16 bits of Rx packet counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 1597,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "rx_pkt_cnt_31_16",
      "description": "Upper 16 bits of Rx packet counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 1598,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "rx_err_pkt_cnt",
      "description": "Rx packet w error (CRC error) counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence"
    },
    {
      "register_location": [
        {
          "register_address": 2161,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 2161,
          "reg_start_bit": 5,
          "reg_end_bit": 7
        }
      ],
      "name": "worst_sqi_out",
      "description": "3 bit Worst SQI since last read (see SQI mapping in sqi_out field description) Cleared on Read"
    },
    {
      "register_location": [
        {
          "register_address": 2161,
          "reg_start_bit": 4,
          "reg_end_bit": 4
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 2161,
          "reg_start_bit": 1,
          "reg_end_bit": 3
        }
      ],
      "name": "sqi_out",
      "description": "3 bit SQI - (mse here refers to Mean Square Error 0x875[9:0])",
      "digital_physical_map": {
        "0": "MSE > 102",
        "1": "81 < MSE <= 102",
        "2": "65 < MSE <= 81",
        "3": "51 < MSE <= 65",
        "4": "41 < MSE <= 51",
        "5": "32 < MSE <= 41",
        "6": "25 < MSE <= 32",
        "7": "MSE <= 25"
      }
    },
    {
      "register_location": [
        {
          "register_address": 2161,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 2164,
          "reg_start_bit": 8,
          "reg_end_bit": 15
        }
      ],
      "name": "worst_peak_mse_out",
      "description": "Worst peak mse out since last read as per TC12 (see peak mse mapping above) Cleared on Read"
    },
    {
      "register_location": [
        {
          "register_address": 2164,
          "reg_start_bit": 0,
          "reg_end_bit": 7
        }
      ],
      "name": "peak_mse_out",
      "description": "Peak mse as per TC12 - This value is 0.0625*averaged squared slicer error(max val = 0.015625). To get actual squared slicer error divide this value by 248.",
      "digital_physical_map": {
        "0": "peak_mse (as per TC12) = field_value; This value is 0.0625 * averaged_squared_slicer_error. To get actual_squared_slicer_error, divide field_value by 248."
      }
    },
    {
      "register_location": [
        {
          "register_address": 2165,
          "reg_start_bit": 12,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 2165,
          "reg_start_bit": 10,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 2165,
          "reg_start_bit": 0,
          "reg_end_bit": 9
        }
      ],
      "name": "mse_lock",
      "description": "10 bit mse used for SQI mapping. (mse = mean square error at the receiver)"
    },
    {
      "register_location": [
        {
          "register_address": 4096,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "pma_reset_2",
      "description": "1 = PMA/PMD reset 0 = Normal operation Note - RW bit, self clearing"
    },
    {
      "register_location": [
        {
          "register_address": 4096,
          "reg_start_bit": 12,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4096,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4096,
          "reg_start_bit": 0,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4103,
          "reg_start_bit": 6,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4103,
          "reg_start_bit": 0,
          "reg_end_bit": 5
        }
      ],
      "name": "cfg_pma_type_selection",
      "description": "BASE-T1 type selection for device",
      "digital_physical_map": {
        "61": "BASE-T1 type selection for device"
      }
    },
    {
      "register_location": [
        {
          "register_address": 4105,
          "reg_start_bit": 1,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4105,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "cfg_transmit_disable_2",
      "description": "1 = Transmit disable 0 = Normal operation Note - RW bit"
    },
    {
      "register_location": [
        {
          "register_address": 4107,
          "reg_start_bit": 12,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4107,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "base_t1_extended_abilities",
      "description": "1 = PMA/PMD has BASE-T1 extended abilities listed in register 1.18 0 = PMA/PMD does not have BASE-T1 extended abilities",
      "digital_physical_map": {
        "0": "PMA/PMD does not have BASE-T1 extended abilities",
        "1": "PMA/PMD has BASE-T1 extended abilities listed in register 1.18"
      }
    },
    {
      "register_location": [
        {
          "register_address": 4107,
          "reg_start_bit": 0,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4114,
          "reg_start_bit": 2,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 4114,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "mr_1000_base_t1_ability",
      "description": "1 = PMA/PMD is able to perform 1000BASE-T1 0 = PMA/PMD is not able to perform 1000BASE-T1",
      "digital_physical_map": {
        "0": "PMA/PMD is not able to perform 1000BASE-T1",
        "1": "PMA/PMD is able to perform 1000BASE-T1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 4114,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "mr_100_base_t1_ability",
      "description": "1 = PMA/PMD is able to perform 100BASE-T1 0 = PMA/PMD is not able to perform 100BASE-T1",
      "digital_physical_map": {
        "0": "PMA/PMD is not able to perform 100BASE-T1",
        "1": "PMA/PMD is able to perform 100BASE-T1"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6196,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6196,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "cfg_master_slave_val",
      "description": "Master/Slave configuration.",
      "digital_physical_map": {
        "0": "Configure PHY as SLAVE",
        "1": "Configure PHY as MASTER"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6196,
          "reg_start_bit": 4,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6196,
          "reg_start_bit": 0,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6400,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "pma_reset",
      "description": "1 = PMA/PMD reset 0 = Normal operation Note - RW bit, self clearing"
    },
    {
      "register_location": [
        {
          "register_address": 6400,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "cfg_transmit_disable",
      "description": "1 = Transmit disable 0 = Normal operation Note - RW bit"
    },
    {
      "register_location": [
        {
          "register_address": 6400,
          "reg_start_bit": 12,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6400,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6400,
          "reg_start_bit": 0,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 12,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "oam_ability",
      "description": "1 = PHY has 1000BASE-T1 OAM ability 0 = PHY does not have 1000BASE-T1 OAM ability",
      "digital_physical_map": {
        "0": "PHY does not have 1000BASE-T1 OAM ability",
        "1": "PHY has 1000BASE-T1 OAM ability"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "eee_ability",
      "description": "1 = PHY has EEE ability 0 = PHY does not have EEE ability",
      "digital_physical_map": {
        "0": "PHY does not have EEE ability",
        "1": "PHY has EEE ability"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "receive_fault_ability",
      "description": "1 = PMA/PMD has the ability to detect a fault condition on the receive path 0 = PMA/PMD does not have the ability to detect a fault condition on the receive path",
      "digital_physical_map": {
        "0": "PMA/PMD does not have the ability to detect a fault condition on the receive path",
        "1": "PMA/PMD has the ability to detect a fault condition on the receive path"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "low_power_ability",
      "description": "1 = PMA/PMD has low-power ability 0 = PMA/PMD does not have low-power ability",
      "digital_physical_map": {
        "0": "PMA/PMD does not have low-power ability",
        "1": "PMA/PMD has low-power ability"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 3,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "receive_polarity",
      "description": "1 = Receive polarity is reversed 0 = Receive polarity is not reversed",
      "digital_physical_map": {
        "0": "Receive polarity is not reversed",
        "1": "Receive polarity is reversed"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "receive_fault",
      "description": "1 = Fault condition detected 0 = Fault condition not detected",
      "digital_physical_map": {
        "0": "Fault condition not detected",
        "1": "Fault condition detected"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6401,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "pma_receive_link_status_ll",
      "description": "1 = PMA/PMD receive link up 0 = PMA/PMD receive link down. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "PMA/PMD receive link down",
        "1": "PMA/PMD receive link up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6402,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6402,
          "reg_start_bit": 4,
          "reg_end_bit": 10
        }
      ],
      "name": "cfg_training_user_fld",
      "description": "7-bit user defined field to send to the link partner"
    },
    {
      "register_location": [
        {
          "register_address": 6402,
          "reg_start_bit": 2,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6402,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "cfg_oam_en",
      "description": "1 = 1000BASE-T1 OAM ability advertised to link partner 0 = 1000BASE-T1 OAM ability not advertised to link partner",
      "digital_physical_map": {
        "0": "1000BASE-T1 OAM ability not advertised to link partner",
        "1": "1000BASE-T1 OAM ability advertised to link partner"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6402,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "cfg_eee_en",
      "description": "1 = EEE ability advertised to link partner 0 = EEE ability not advertised to link partner",
      "digital_physical_map": {
        "0": "EEE ability not advertised to link partner",
        "1": "EEE ability advertised to link partner"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6403,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6403,
          "reg_start_bit": 4,
          "reg_end_bit": 10
        }
      ],
      "name": "lp_training_user_fld",
      "description": "7-bit user defined field received from the link partner"
    },
    {
      "register_location": [
        {
          "register_address": 6403,
          "reg_start_bit": 2,
          "reg_end_bit": 3
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 6403,
          "reg_start_bit": 1,
          "reg_end_bit": 1
        }
      ],
      "name": "lp_oam_adv",
      "description": "1 = Link partner has 1000BASE-T1 OAM ability 0 = Link partner does not have 1000BASE-T1 OAM ability",
      "digital_physical_map": {
        "0": "Link partner does not have 1000BASE-T1 OAM ability",
        "1": "Link partner has 1000BASE-T1 OAM ability"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6403,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "lp_eee_adv",
      "description": "1 = Link partner has EEE ability 0 = Link partner does not have EEE ability",
      "digital_physical_map": {
        "0": "Link partner does not have EEE ability",
        "1": "Link partner has EEE ability"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6404,
          "reg_start_bit": 13,
          "reg_end_bit": 15
        }
      ],
      "name": "cfg_test_mode",
      "description": "Test mode selection.",
      "digital_physical_map": {
        "0": "Normal (non-test) operation",
        "1": "Test mode 1",
        "2": "Test mode 2",
        "3": "Reserved",
        "4": "Test mode 4",
        "5": "Test mode 5",
        "6": "Test mode 6",
        "7": "Test mode 7"
      }
    },
    {
      "register_location": [
        {
          "register_address": 6404,
          "reg_start_bit": 0,
          "reg_end_bit": 12
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14592,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "pcs_reset",
      "description": "Note - RW bit, self clear bit 0h = Normal operation 1h = PCS reset"
    },
    {
      "register_location": [
        {
          "register_address": 14592,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14592,
          "reg_start_bit": 0,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 12,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 11,
          "reg_end_bit": 11
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "pcs_fault",
      "description": "PCS fault condition status.",
      "digital_physical_map": {
        "0": "No fault condition detected",
        "1": "Fault condition detected"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 3,
          "reg_end_bit": 6
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "pcs_receive_link_status_ll",
      "description": "PCS receive link status. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "PCS receive link down",
        "1": "PCS receive link up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14593,
          "reg_start_bit": 0,
          "reg_end_bit": 1
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 11,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 10,
          "reg_end_bit": 10
        }
      ],
      "name": "pcs_receive_link_status",
      "description": "PCS receive link status.",
      "digital_physical_map": {
        "0": "PCS receive link down",
        "1": "PCS receive link up"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 9,
          "reg_end_bit": 9
        }
      ],
      "name": "hi_rfer",
      "description": "PCS high BER reporting status.",
      "digital_physical_map": {
        "0": "PCS not reporting a high BER",
        "1": "PCS reporting a high BER"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 8,
          "reg_end_bit": 8
        }
      ],
      "name": "block_lock",
      "description": "PCS block lock status.",
      "digital_physical_map": {
        "0": "PCS not locked to received blocks",
        "1": "PCS locked to received blocks"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 7,
          "reg_end_bit": 7
        }
      ],
      "name": "hi_rfer_lh",
      "description": "Latched PCS high BER reporting status. Type R/W0C implies writing 0 clears this bit.",
      "digital_physical_map": {
        "0": "PCS has not reported a high BER",
        "1": "PCS has reported a high BER"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 6,
          "reg_end_bit": 6
        }
      ],
      "name": "block_lock_ll",
      "description": "Latched PCS block lock status. Type R/W0S implies writing 0 sets this bit.",
      "digital_physical_map": {
        "0": "PCS does not have block lock",
        "1": "PCS has block lock"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14594,
          "reg_start_bit": 0,
          "reg_end_bit": 5
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_tx_valid",
      "description": "This bit is used to indicate message data in registers 3.2308.11:8, 3.2309, 3.2310, 3.2311, and 3.2312 are valid and ready to be loaded. This bit shall self-clear when registers are loaded by the state machine. Type R/WMC,0 implies specific write behavior.",
      "digital_physical_map": {
        "0": "Message data in registers are not valid",
        "1": "Message data in registers are valid"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "mr_tx_toggle",
      "description": "Toggle value to be transmitted with message. This bit is set by the state machine and cannot be overridden by the user."
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 13,
          "reg_end_bit": 13
        }
      ],
      "name": "mr_tx_received",
      "description": "This bit shall self clear on read. 1 = 1000BASE-T1 OAM message received by link partner 0 = 1000BASE-T1 OAM message not received by link partner",
      "digital_physical_map": {
        "0": "1000BASE-T1 OAM message not received by link partner",
        "1": "1000BASE-T1 OAM message received by link partner"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 12,
          "reg_end_bit": 12
        }
      ],
      "name": "mr_tx_received_toggle",
      "description": "Toggle value of message that was received by link partner"
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "mr_tx_message_num",
      "description": "User-defined message number to send"
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 4,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 3,
          "reg_end_bit": 3
        }
      ],
      "name": "mr_rx_ping",
      "description": "Received PingTx value from latest good 1000BASE-T1 OAM frame received"
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 2,
          "reg_end_bit": 2
        }
      ],
      "name": "mr_tx_ping",
      "description": "Ping value to send to link partner"
    },
    {
      "register_location": [
        {
          "register_address": 14596,
          "reg_start_bit": 0,
          "reg_end_bit": 1
        }
      ],
      "name": "mr_tx_snr",
      "description": "PHY SNR status transmitted to link partner.",
      "digital_physical_map": {
        "0": "PHY link is failing and shall drop link and relink within 2ms to 4ms after the end of the current 1000BASE-T1 OAM frame.",
        "1": "LPI refresh is insufficient to maintain PHY SNR. Request link partner to exit LPI and send idles (used only when EEE is enabled).",
        "2": "PHY SNR is marginal.",
        "3": "PHY SNR is good."
      }
    },
    {
      "register_location": [
        {
          "register_address": 14597,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_tx_message_15_0",
      "description": "Message octet 1/0. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14598,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_tx_message_31_16",
      "description": "Message octet 3/2. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14599,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_tx_message_47_32",
      "description": "Message octet 5/4. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14600,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_tx_message_63_48",
      "description": "Message octet 7/6. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 15,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_rx_lp_valid",
      "description": "This bit is used to indicate message data in registers 3.2313.11:8, 3.2314, 3.2315, 3.2316, and 3.2317 are stored and ready to be read. This bit shall self clear when register 3.2317 is read.",
      "digital_physical_map": {
        "0": "Message data in registers are not valid",
        "1": "Message data in registers are valid"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 14,
          "reg_end_bit": 14
        }
      ],
      "name": "mr_rx_lp_toggle",
      "description": "Toggle value received with message Note - 0x3 added in [15:12] to differentiate"
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 12,
          "reg_end_bit": 13
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 8,
          "reg_end_bit": 11
        }
      ],
      "name": "mr_rx_lp_message_num",
      "description": "Message number from link partner Note - 0x3 added in [15:12] to differentiate"
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 2,
          "reg_end_bit": 7
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 14601,
          "reg_start_bit": 0,
          "reg_end_bit": 1
        }
      ],
      "name": "mr_rx_lp_SNR",
      "description": "Link partner SNR status received from link partner.",
      "digital_physical_map": {
        "0": "Link partner link is failing and shall drop link and relink within 2ms to 4ms after the end of the current 1000BASE-T1 OAM frame.",
        "1": "LPI refresh is insufficient to maintain link partner SNR. Link partner requests local device to exit LPI and send idles (used only when EEE is enabled).",
        "2": "Link partner SNR is marginal.",
        "3": "Link partner SNR is good"
      }
    },
    {
      "register_location": [
        {
          "register_address": 14602,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_rx_lp_message_15_0",
      "description": "Message octet 1/0. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14603,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_rx_lp_message_31_16",
      "description": "Message octet 3/2. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14604,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_rx_lp_message_47_32",
      "description": "Message octet 5/4. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 14605,
          "reg_start_bit": 0,
          "reg_end_bit": 15
        }
      ],
      "name": "mr_rx_lp_message_63_48",
      "description": "Message octet 7/6. LSB transmitted first."
    },
    {
      "register_location": [
        {
          "register_address": 29184,
          "reg_start_bit": 1,
          "reg_end_bit": 15
        }
      ],
      "name": "RESERVED",
      "description": "Reserved",
      "reserved": true
    },
    {
      "register_location": [
        {
          "register_address": 29184,
          "reg_start_bit": 0,
          "reg_end_bit": 0
        }
      ],
      "name": "mr_main_reset",
      "description": "1 = Reset link sync/autoneg Note - RW bit. Type R/WSC implies write 1 to set, self-clearing."
    }
  ],
  "registers": [
    {
      "address": 0,
      "init_value": 320,
      "name": "BMCR",
      "bit_width": 16
    },
    {
      "address": 1,
      "init_value": 321,
      "name": "BMSR",
      "bit_width": 16
    },
    {
      "address": 2,
      "init_value": 8192,
      "name": "PHYID1",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 3,
      "init_value": 41604,
      "name": "PHYID2",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 13,
      "init_value": 0,
      "name": "REGCR",
      "bit_width": 16
    },
    {
      "address": 14,
      "init_value": 0,
      "name": "ADDAR",
      "bit_width": 16
    },
    {
      "address": 16,
      "init_value": 4,
      "name": "MII_REG_10",
      "bit_width": 16
    },
    {
      "address": 17,
      "init_value": 11,
      "name": "MII_REG_11",
      "bit_width": 16
    },
    {
      "address": 18,
      "init_value": 0,
      "name": "MII_REG_12",
      "bit_width": 16
    },
    {
      "address": 19,
      "init_value": 0,
      "name": "MII_REG_13",
      "bit_width": 16
    },
    {
      "address": 22,
      "init_value": 0,
      "name": "MII_REG_16",
      "bit_width": 16
    },
    {
      "address": 24,
      "init_value": 8,
      "name": "MII_REG_18",
      "bit_width": 16
    },
    {
      "address": 25,
      "init_value": 0,
      "name": "MII_REG_19",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 30,
      "init_value": 0,
      "name": "MII_REG_1E",
      "bit_width": 16
    },
    {
      "address": 31,
      "init_value": 0,
      "name": "MII_REG_1F",
      "bit_width": 16
    },
    {
      "address": 384,
      "init_value": 0,
      "name": "LSR",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 395,
      "init_value": 0,
      "name": "LPS_CFG2",
      "bit_width": 16
    },
    {
      "address": 396,
      "init_value": 0,
      "name": "LPS_CFG3",
      "bit_width": 16
    },
    {
      "address": 398,
      "init_value": 0,
      "name": "LPS_STATUS",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 783,
      "init_value": 0,
      "name": "TDR_TC12",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1029,
      "init_value": 25600,
      "name": "A2D_REG_05",
      "bit_width": 16
    },
    {
      "address": 1054,
      "init_value": 0,
      "name": "A2D_REG_30",
      "bit_width": 16
    },
    {
      "address": 1064,
      "init_value": 24578,
      "name": "A2D_REG_40",
      "bit_width": 16
    },
    {
      "address": 1065,
      "init_value": 48,
      "name": "A2D_REG_41",
      "bit_width": 16
    },
    {
      "address": 1068,
      "init_value": 0,
      "name": "A2D_REG_44",
      "bit_width": 16
    },
    {
      "address": 1071,
      "init_value": 0,
      "name": "A2D_REG_47",
      "bit_width": 16
    },
    {
      "address": 1072,
      "init_value": 2400,
      "name": "A2D_REG_48",
      "bit_width": 16
    },
    {
      "address": 1090,
      "init_value": 0,
      "name": "A2D_REG_66",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1104,
      "init_value": 9744,
      "name": "LEDS_CFG_1",
      "bit_width": 16
    },
    {
      "address": 1105,
      "init_value": 0,
      "name": "LEDS_CFG_2",
      "bit_width": 16
    },
    {
      "address": 1106,
      "init_value": 0,
      "name": "IO_MUX_CFG_1",
      "bit_width": 16
    },
    {
      "address": 1107,
      "init_value": 1,
      "name": "IO_MUX_CFG_2",
      "bit_width": 16
    },
    {
      "address": 1110,
      "init_value": 264,
      "name": "IO_CONTROL_3",
      "bit_width": 16
    },
    {
      "address": 1117,
      "init_value": 0,
      "name": "SOR_VECTOR_1",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1118,
      "init_value": 0,
      "name": "SOR_VECTOR_2",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1128,
      "init_value": 2336,
      "name": "MONITOR_CTRL2",
      "bit_width": 16
    },
    {
      "address": 1130,
      "init_value": 148,
      "name": "MONITOR_CTRL4",
      "bit_width": 16
    },
    {
      "address": 1147,
      "init_value": 0,
      "name": "MONITOR_STAT1",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1296,
      "init_value": 11600,
      "name": "RS_DECODER",
      "bit_width": 16
    },
    {
      "address": 1323,
      "init_value": 0,
      "name": "TRAINING_RX_STATUS_7",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1347,
      "init_value": 0,
      "name": "LINK_QUAL_1",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1348,
      "init_value": 0,
      "name": "LINK_QUAL_2",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1349,
      "init_value": 0,
      "name": "LINK_DOWN_LATCH_STAT",
      "bit_width": 16
    },
    {
      "address": 1351,
      "init_value": 0,
      "name": "LINK_QUAL_3",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1352,
      "init_value": 0,
      "name": "LINK_QUAL_4",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1362,
      "init_value": 0,
      "name": "RS_DECODER_FRAME_STAT_2",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1363,
      "init_value": 0,
      "name": "RS_DECODER_FRAME_STAT_3",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1536,
      "init_value": 288,
      "name": "RGMII_CTRL",
      "bit_width": 16
    },
    {
      "address": 1537,
      "init_value": 0,
      "name": "RGMII_FIFO_STATUS",
      "bit_width": 16
    },
    {
      "address": 1538,
      "init_value": 0,
      "name": "RGMII_DELAY_CTRL",
      "bit_width": 16
    },
    {
      "address": 1544,
      "init_value": 123,
      "name": "SGMII_CTRL_1",
      "bit_width": 16
    },
    {
      "address": 1546,
      "init_value": 0,
      "name": "SGMII_STATUS",
      "read_only": true,
      "bit_width": 16
    },
    {
      "address": 1548,
      "init_value": 27,
      "name": "SGMII_CTRL_2",
      "bit_width": 16
    },
    {
      "address": 1549,
      "init_value": 0,
      "name": "SGMII_FIFO_STATUS",
      "bit_width": 16
    },
    {
      "address": 1560,
      "init_value": 0,
      "name": "PRBS_STATUS_1",
      "read_only": true,
      "bit_width": 16
