#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  5 16:24:11 2023
# Process ID: 18778
# Current directory: /home/titan/jo/WORK/RISC-V
# Command line: vivado
# Log file: /home/titan/jo/WORK/RISC-V/vivado.log
# Journal file: /home/titan/jo/WORK/RISC-V/vivado.jou
# Running On: saturn, OS: Linux, CPU Frequency: 1214.755 MHz, CPU Physical cores: 16, Host memory: 135114 MB
#-----------------------------------------------------------
start_gui
open_project /home/titan/jo/WORK/RISC-V/simple_RISC-V.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name PC_ROM
set_property -dict [list \
  CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} \
  CONFIG.Component_Name {PC_ROM} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {32} \
  CONFIG.Write_Width_A {32} \
] [get_ips PC_ROM]
generate_target {instantiation_template} [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci]
catch { config_ip_cache -export [get_ips -all PC_ROM] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci]
launch_runs PC_ROM_synth_1 -jobs 16
wait_on_run PC_ROM_synth_1
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/PC_ROM/PC_ROM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
save_wave_config {/home/titan/jo/WORK/RISC-V/tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
