
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b108  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001dc  20000000  0000b108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021d8  200001dc  0000b2e4  000201dc  2**2
                  ALLOC
  3 .stack        00002004  200023b4  0000d4bc  000201dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
  6 .debug_info   000681b8  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008b49  00000000  00000000  00088448  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e94c  00000000  00000000  00090f91  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cc8  00000000  00000000  0009f8dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000014c0  00000000  00000000  000a05a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002329c  00000000  00000000  000a1a65  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e7dc  00000000  00000000  000c4d01  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a601  00000000  00000000  000e34dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fa0  00000000  00000000  0016dae0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 43 00 20 99 2c 00 00 95 2c 00 00 95 2c 00 00     .C. .,...,...,..
	...
      2c:	95 2c 00 00 00 00 00 00 00 00 00 00 95 2c 00 00     .,...........,..
      3c:	95 2c 00 00 95 2c 00 00 95 2c 00 00 95 2c 00 00     .,...,...,...,..
      4c:	95 2c 00 00 d9 0f 00 00 95 2c 00 00 95 2c 00 00     .,.......,...,..
      5c:	95 2c 00 00 95 2c 00 00 c5 15 00 00 d5 15 00 00     .,...,..........
      6c:	e5 15 00 00 f5 15 00 00 05 16 00 00 15 16 00 00     ................
      7c:	f5 09 00 00 05 0a 00 00 15 0a 00 00 75 29 00 00     ............u)..
      8c:	85 29 00 00 95 29 00 00 00 00 00 00 00 00 00 00     .)...)..........
      9c:	95 2c 00 00 95 2c 00 00 00 00 00 00 95 2c 00 00     .,...,.......,..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001dc 	.word	0x200001dc
      d4:	00000000 	.word	0x00000000
      d8:	0000b108 	.word	0x0000b108

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e0 	.word	0x200001e0
     108:	0000b108 	.word	0x0000b108
     10c:	0000b108 	.word	0x0000b108
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
* Created: 4/8/2017 6:38:36 PM
*  Author: credtiger96, Acka, Kyle  
*/
#include "Maze.h"
void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2303      	movs	r3, #3
     116:	22d9      	movs	r2, #217	; 0xd9
     118:	4902      	ldr	r1, [pc, #8]	; (124 <artist_init_maze+0x10>)
     11a:	548b      	strb	r3, [r1, r2]
	past_distance.direction = STOP;
     11c:	4a02      	ldr	r2, [pc, #8]	; (128 <artist_init_maze+0x14>)
     11e:	7013      	strb	r3, [r2, #0]
}
     120:	4770      	bx	lr
     122:	46c0      	nop			; (mov r8, r8)
     124:	200008c4 	.word	0x200008c4
     128:	20002210 	.word	0x20002210

0000012c <artist_do_maze>:
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	else printf("%s\n", "BACK\0");
}
*/
void artist_do_maze (void) {
     12c:	b570      	push	{r4, r5, r6, lr}
	if(past_distance.direction == RIGHT || past_distance.direction == LEFT){
     12e:	4b66      	ldr	r3, [pc, #408]	; (2c8 <artist_do_maze+0x19c>)
     130:	781b      	ldrb	r3, [r3, #0]
     132:	3b01      	subs	r3, #1
     134:	2b01      	cmp	r3, #1
     136:	d92f      	bls.n	198 <artist_do_maze+0x6c>
		artist_front.maze_status = STRAIGHT;
	}
	else if(artist_front.center_distance < MAZE_FRONT_WALL_EXIST_DETERMINATE){
     138:	4964      	ldr	r1, [pc, #400]	; (2cc <artist_do_maze+0x1a0>)
     13a:	23cc      	movs	r3, #204	; 0xcc
     13c:	4a64      	ldr	r2, [pc, #400]	; (2d0 <artist_do_maze+0x1a4>)
     13e:	58d0      	ldr	r0, [r2, r3]
     140:	4b64      	ldr	r3, [pc, #400]	; (2d4 <artist_do_maze+0x1a8>)
     142:	4798      	blx	r3
     144:	2800      	cmp	r0, #0
     146:	d02c      	beq.n	1a2 <artist_do_maze+0x76>
		artist_front.maze_status = LEFT;
     148:	2101      	movs	r1, #1
     14a:	23d9      	movs	r3, #217	; 0xd9
     14c:	4a60      	ldr	r2, [pc, #384]	; (2d0 <artist_do_maze+0x1a4>)
     14e:	54d1      	strb	r1, [r2, r3]
	}
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.direction = artist_front.maze_status;
     150:	4b5d      	ldr	r3, [pc, #372]	; (2c8 <artist_do_maze+0x19c>)
     152:	4c5f      	ldr	r4, [pc, #380]	; (2d0 <artist_do_maze+0x1a4>)
     154:	25d9      	movs	r5, #217	; 0xd9
     156:	5d62      	ldrb	r2, [r4, r5]
     158:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     15a:	22d0      	movs	r2, #208	; 0xd0
     15c:	58a2      	ldr	r2, [r4, r2]
     15e:	605a      	str	r2, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     160:	22cc      	movs	r2, #204	; 0xcc
     162:	58a2      	ldr	r2, [r4, r2]
     164:	609a      	str	r2, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     166:	22d4      	movs	r2, #212	; 0xd4
     168:	58a2      	ldr	r2, [r4, r2]
     16a:	60da      	str	r2, [r3, #12]
	
	artist_print_ultrasonic_value();
     16c:	4b5a      	ldr	r3, [pc, #360]	; (2d8 <artist_do_maze+0x1ac>)
     16e:	4798      	blx	r3
	if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
     170:	5d63      	ldrb	r3, [r4, r5]
     172:	2b00      	cmp	r3, #0
     174:	d063      	beq.n	23e <artist_do_maze+0x112>
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
     176:	2b01      	cmp	r3, #1
     178:	d065      	beq.n	246 <artist_do_maze+0x11a>
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
     17a:	2b02      	cmp	r3, #2
     17c:	d068      	beq.n	250 <artist_do_maze+0x124>
	else printf("%s\n", "BACK\0");
     17e:	4857      	ldr	r0, [pc, #348]	; (2dc <artist_do_maze+0x1b0>)
     180:	3018      	adds	r0, #24
     182:	4b57      	ldr	r3, [pc, #348]	; (2e0 <artist_do_maze+0x1b4>)
     184:	4798      	blx	r3
	switch (artist_front.maze_status){
     186:	4a52      	ldr	r2, [pc, #328]	; (2d0 <artist_do_maze+0x1a4>)
     188:	23d9      	movs	r3, #217	; 0xd9
     18a:	5cd1      	ldrb	r1, [r2, r3]
     18c:	2904      	cmp	r1, #4
     18e:	d86a      	bhi.n	266 <artist_do_maze+0x13a>
     190:	008b      	lsls	r3, r1, #2
     192:	4a54      	ldr	r2, [pc, #336]	; (2e4 <artist_do_maze+0x1b8>)
     194:	58d3      	ldr	r3, [r2, r3]
     196:	469f      	mov	pc, r3
		artist_front.maze_status = STRAIGHT;
     198:	2100      	movs	r1, #0
     19a:	23d9      	movs	r3, #217	; 0xd9
     19c:	4a4c      	ldr	r2, [pc, #304]	; (2d0 <artist_do_maze+0x1a4>)
     19e:	54d1      	strb	r1, [r2, r3]
     1a0:	e7d6      	b.n	150 <artist_do_maze+0x24>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND
     1a2:	23d0      	movs	r3, #208	; 0xd0
     1a4:	4a4a      	ldr	r2, [pc, #296]	; (2d0 <artist_do_maze+0x1a4>)
     1a6:	58d4      	ldr	r4, [r2, r3]
     1a8:	494f      	ldr	r1, [pc, #316]	; (2e8 <artist_do_maze+0x1bc>)
     1aa:	1c20      	adds	r0, r4, #0
     1ac:	4b49      	ldr	r3, [pc, #292]	; (2d4 <artist_do_maze+0x1a8>)
     1ae:	4798      	blx	r3
     1b0:	2800      	cmp	r0, #0
     1b2:	d00d      	beq.n	1d0 <artist_do_maze+0xa4>
		&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     1b4:	494d      	ldr	r1, [pc, #308]	; (2ec <artist_do_maze+0x1c0>)
     1b6:	23d4      	movs	r3, #212	; 0xd4
     1b8:	4a45      	ldr	r2, [pc, #276]	; (2d0 <artist_do_maze+0x1a4>)
     1ba:	58d0      	ldr	r0, [r2, r3]
     1bc:	4b45      	ldr	r3, [pc, #276]	; (2d4 <artist_do_maze+0x1a8>)
     1be:	4798      	blx	r3
     1c0:	2800      	cmp	r0, #0
     1c2:	d100      	bne.n	1c6 <artist_do_maze+0x9a>
     1c4:	e06c      	b.n	2a0 <artist_do_maze+0x174>
		artist_front.maze_status = STRAIGHT;		
     1c6:	2100      	movs	r1, #0
     1c8:	23d9      	movs	r3, #217	; 0xd9
     1ca:	4a41      	ldr	r2, [pc, #260]	; (2d0 <artist_do_maze+0x1a4>)
     1cc:	54d1      	strb	r1, [r2, r3]
     1ce:	e7bf      	b.n	150 <artist_do_maze+0x24>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     1d0:	4947      	ldr	r1, [pc, #284]	; (2f0 <artist_do_maze+0x1c4>)
     1d2:	1c20      	adds	r0, r4, #0
     1d4:	4b47      	ldr	r3, [pc, #284]	; (2f4 <artist_do_maze+0x1c8>)
     1d6:	4798      	blx	r3
     1d8:	2800      	cmp	r0, #0
     1da:	d00c      	beq.n	1f6 <artist_do_maze+0xca>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     1dc:	4944      	ldr	r1, [pc, #272]	; (2f0 <artist_do_maze+0x1c4>)
     1de:	23d4      	movs	r3, #212	; 0xd4
     1e0:	4a3b      	ldr	r2, [pc, #236]	; (2d0 <artist_do_maze+0x1a4>)
     1e2:	58d0      	ldr	r0, [r2, r3]
     1e4:	4b43      	ldr	r3, [pc, #268]	; (2f4 <artist_do_maze+0x1c8>)
     1e6:	4798      	blx	r3
     1e8:	2800      	cmp	r0, #0
     1ea:	d004      	beq.n	1f6 <artist_do_maze+0xca>
		artist_front.maze_status = STRAIGHT;
     1ec:	2100      	movs	r1, #0
     1ee:	23d9      	movs	r3, #217	; 0xd9
     1f0:	4a37      	ldr	r2, [pc, #220]	; (2d0 <artist_do_maze+0x1a4>)
     1f2:	54d1      	strb	r1, [r2, r3]
     1f4:	e7ac      	b.n	150 <artist_do_maze+0x24>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND){
     1f6:	493c      	ldr	r1, [pc, #240]	; (2e8 <artist_do_maze+0x1bc>)
     1f8:	1c20      	adds	r0, r4, #0
     1fa:	4b36      	ldr	r3, [pc, #216]	; (2d4 <artist_do_maze+0x1a8>)
     1fc:	4798      	blx	r3
     1fe:	2800      	cmp	r0, #0
     200:	d15c      	bne.n	2bc <artist_do_maze+0x190>
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     202:	23d4      	movs	r3, #212	; 0xd4
     204:	4a32      	ldr	r2, [pc, #200]	; (2d0 <artist_do_maze+0x1a4>)
     206:	58d4      	ldr	r4, [r2, r3]
     208:	4938      	ldr	r1, [pc, #224]	; (2ec <artist_do_maze+0x1c0>)
     20a:	1c20      	adds	r0, r4, #0
     20c:	4b39      	ldr	r3, [pc, #228]	; (2f4 <artist_do_maze+0x1c8>)
     20e:	4798      	blx	r3
     210:	2800      	cmp	r0, #0
     212:	d004      	beq.n	21e <artist_do_maze+0xf2>
		artist_front.maze_status = RIGHT;
     214:	2102      	movs	r1, #2
     216:	23d9      	movs	r3, #217	; 0xd9
     218:	4a2d      	ldr	r2, [pc, #180]	; (2d0 <artist_do_maze+0x1a4>)
     21a:	54d1      	strb	r1, [r2, r3]
     21c:	e798      	b.n	150 <artist_do_maze+0x24>
	else if(artist_front.right_distance < MAZE_RIGHT_DISTANCE_LOWERBOUND){
     21e:	4936      	ldr	r1, [pc, #216]	; (2f8 <artist_do_maze+0x1cc>)
     220:	1c20      	adds	r0, r4, #0
     222:	4b2c      	ldr	r3, [pc, #176]	; (2d4 <artist_do_maze+0x1a8>)
     224:	4798      	blx	r3
     226:	2800      	cmp	r0, #0
     228:	d004      	beq.n	234 <artist_do_maze+0x108>
		artist_front.maze_status = LEFT;
     22a:	2101      	movs	r1, #1
     22c:	23d9      	movs	r3, #217	; 0xd9
     22e:	4a28      	ldr	r2, [pc, #160]	; (2d0 <artist_do_maze+0x1a4>)
     230:	54d1      	strb	r1, [r2, r3]
     232:	e78d      	b.n	150 <artist_do_maze+0x24>
		artist_front.maze_status = STRAIGHT;
     234:	2100      	movs	r1, #0
     236:	23d9      	movs	r3, #217	; 0xd9
     238:	4a25      	ldr	r2, [pc, #148]	; (2d0 <artist_do_maze+0x1a4>)
     23a:	54d1      	strb	r1, [r2, r3]
     23c:	e788      	b.n	150 <artist_do_maze+0x24>
	if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
     23e:	4827      	ldr	r0, [pc, #156]	; (2dc <artist_do_maze+0x1b0>)
     240:	4b27      	ldr	r3, [pc, #156]	; (2e0 <artist_do_maze+0x1b4>)
     242:	4798      	blx	r3
     244:	e79f      	b.n	186 <artist_do_maze+0x5a>
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
     246:	4825      	ldr	r0, [pc, #148]	; (2dc <artist_do_maze+0x1b0>)
     248:	3008      	adds	r0, #8
     24a:	4b25      	ldr	r3, [pc, #148]	; (2e0 <artist_do_maze+0x1b4>)
     24c:	4798      	blx	r3
     24e:	e79a      	b.n	186 <artist_do_maze+0x5a>
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
     250:	4822      	ldr	r0, [pc, #136]	; (2dc <artist_do_maze+0x1b0>)
     252:	3010      	adds	r0, #16
     254:	4b22      	ldr	r3, [pc, #136]	; (2e0 <artist_do_maze+0x1b4>)
     256:	4798      	blx	r3
     258:	e795      	b.n	186 <artist_do_maze+0x5a>
		case STRAIGHT :
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     25a:	2205      	movs	r2, #5
     25c:	491f      	ldr	r1, [pc, #124]	; (2dc <artist_do_maze+0x1b0>)
     25e:	3120      	adds	r1, #32
     260:	4826      	ldr	r0, [pc, #152]	; (2fc <artist_do_maze+0x1d0>)
     262:	4b27      	ldr	r3, [pc, #156]	; (300 <artist_do_maze+0x1d4>)
     264:	4798      	blx	r3
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     266:	bd70      	pop	{r4, r5, r6, pc}
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\0", MAX_RX_BUFFER_LENGTH);
     268:	2205      	movs	r2, #5
     26a:	491c      	ldr	r1, [pc, #112]	; (2dc <artist_do_maze+0x1b0>)
     26c:	3128      	adds	r1, #40	; 0x28
     26e:	4823      	ldr	r0, [pc, #140]	; (2fc <artist_do_maze+0x1d0>)
     270:	4b23      	ldr	r3, [pc, #140]	; (300 <artist_do_maze+0x1d4>)
     272:	4798      	blx	r3
		break;
     274:	e7f7      	b.n	266 <artist_do_maze+0x13a>
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\0", MAX_RX_BUFFER_LENGTH);
     276:	2205      	movs	r2, #5
     278:	4918      	ldr	r1, [pc, #96]	; (2dc <artist_do_maze+0x1b0>)
     27a:	3130      	adds	r1, #48	; 0x30
     27c:	481f      	ldr	r0, [pc, #124]	; (2fc <artist_do_maze+0x1d0>)
     27e:	4b20      	ldr	r3, [pc, #128]	; (300 <artist_do_maze+0x1d4>)
     280:	4798      	blx	r3
		break;
     282:	e7f0      	b.n	266 <artist_do_maze+0x13a>
		usart_write_buffer_job(&(artist_front.usart_instance), "ms\0\0\0", MAX_RX_BUFFER_LENGTH);
     284:	2205      	movs	r2, #5
     286:	4915      	ldr	r1, [pc, #84]	; (2dc <artist_do_maze+0x1b0>)
     288:	3138      	adds	r1, #56	; 0x38
     28a:	481c      	ldr	r0, [pc, #112]	; (2fc <artist_do_maze+0x1d0>)
     28c:	4b1c      	ldr	r3, [pc, #112]	; (300 <artist_do_maze+0x1d4>)
     28e:	4798      	blx	r3
		break;
     290:	e7e9      	b.n	266 <artist_do_maze+0x13a>
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     292:	2205      	movs	r2, #5
     294:	4911      	ldr	r1, [pc, #68]	; (2dc <artist_do_maze+0x1b0>)
     296:	3140      	adds	r1, #64	; 0x40
     298:	4818      	ldr	r0, [pc, #96]	; (2fc <artist_do_maze+0x1d0>)
     29a:	4b19      	ldr	r3, [pc, #100]	; (300 <artist_do_maze+0x1d4>)
     29c:	4798      	blx	r3
}
     29e:	e7e2      	b.n	266 <artist_do_maze+0x13a>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     2a0:	4913      	ldr	r1, [pc, #76]	; (2f0 <artist_do_maze+0x1c4>)
     2a2:	1c20      	adds	r0, r4, #0
     2a4:	4b13      	ldr	r3, [pc, #76]	; (2f4 <artist_do_maze+0x1c8>)
     2a6:	4798      	blx	r3
     2a8:	2800      	cmp	r0, #0
     2aa:	d007      	beq.n	2bc <artist_do_maze+0x190>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     2ac:	4910      	ldr	r1, [pc, #64]	; (2f0 <artist_do_maze+0x1c4>)
     2ae:	23d4      	movs	r3, #212	; 0xd4
     2b0:	4a07      	ldr	r2, [pc, #28]	; (2d0 <artist_do_maze+0x1a4>)
     2b2:	58d0      	ldr	r0, [r2, r3]
     2b4:	4b0f      	ldr	r3, [pc, #60]	; (2f4 <artist_do_maze+0x1c8>)
     2b6:	4798      	blx	r3
     2b8:	2800      	cmp	r0, #0
     2ba:	d197      	bne.n	1ec <artist_do_maze+0xc0>
		artist_front.maze_status = RIGHT;
     2bc:	2102      	movs	r1, #2
     2be:	23d9      	movs	r3, #217	; 0xd9
     2c0:	4a03      	ldr	r2, [pc, #12]	; (2d0 <artist_do_maze+0x1a4>)
     2c2:	54d1      	strb	r1, [r2, r3]
     2c4:	e744      	b.n	150 <artist_do_maze+0x24>
     2c6:	46c0      	nop			; (mov r8, r8)
     2c8:	20002210 	.word	0x20002210
     2cc:	41280000 	.word	0x41280000
     2d0:	200008c4 	.word	0x200008c4
     2d4:	00008309 	.word	0x00008309
     2d8:	00000795 	.word	0x00000795
     2dc:	0000aae8 	.word	0x0000aae8
     2e0:	00005ec1 	.word	0x00005ec1
     2e4:	0000aad4 	.word	0x0000aad4
     2e8:	40e00000 	.word	0x40e00000
     2ec:	40d00000 	.word	0x40d00000
     2f0:	41a00000 	.word	0x41a00000
     2f4:	00008331 	.word	0x00008331
     2f8:	40200000 	.word	0x40200000
     2fc:	2000093c 	.word	0x2000093c
     300:	00001e5d 	.word	0x00001e5d

00000304 <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     304:	2200      	movs	r2, #0
     306:	4b01      	ldr	r3, [pc, #4]	; (30c <sendDonePKT+0x8>)
     308:	701a      	strb	r2, [r3, #0]
}
     30a:	4770      	bx	lr
     30c:	200001f8 	.word	0x200001f8

00000310 <sendLNOK>:

void sendLNOK(void) {
     310:	b510      	push	{r4, lr}
	if(sendBusy)
     312:	4b0b      	ldr	r3, [pc, #44]	; (340 <sendLNOK+0x30>)
     314:	781b      	ldrb	r3, [r3, #0]
     316:	2b00      	cmp	r3, #0
     318:	d000      	beq.n	31c <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     31a:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     31c:	4809      	ldr	r0, [pc, #36]	; (344 <sendLNOK+0x34>)
     31e:	330a      	adds	r3, #10
     320:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     322:	2401      	movs	r4, #1
     324:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     326:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     328:	4b07      	ldr	r3, [pc, #28]	; (348 <sendLNOK+0x38>)
     32a:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     32c:	2305      	movs	r3, #5
     32e:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     330:	4b06      	ldr	r3, [pc, #24]	; (34c <sendLNOK+0x3c>)
     332:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     334:	4b06      	ldr	r3, [pc, #24]	; (350 <sendLNOK+0x40>)
     336:	4798      	blx	r3
	sendBusy = true;
     338:	4b01      	ldr	r3, [pc, #4]	; (340 <sendLNOK+0x30>)
     33a:	701c      	strb	r4, [r3, #0]
     33c:	e7ed      	b.n	31a <sendLNOK+0xa>
     33e:	46c0      	nop			; (mov r8, r8)
     340:	200001f8 	.word	0x200001f8
     344:	200009a0 	.word	0x200009a0
     348:	20002208 	.word	0x20002208
     34c:	00000305 	.word	0x00000305
     350:	00002f45 	.word	0x00002f45

00000354 <sendNACK>:
void sendNACK(void) {
     354:	b510      	push	{r4, lr}
	if(sendBusy)
     356:	4b0b      	ldr	r3, [pc, #44]	; (384 <sendNACK+0x30>)
     358:	781b      	ldrb	r3, [r3, #0]
     35a:	2b00      	cmp	r3, #0
     35c:	d000      	beq.n	360 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     35e:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     360:	4809      	ldr	r0, [pc, #36]	; (388 <sendNACK+0x34>)
     362:	330a      	adds	r3, #10
     364:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     366:	2401      	movs	r4, #1
     368:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     36a:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     36c:	4b07      	ldr	r3, [pc, #28]	; (38c <sendNACK+0x38>)
     36e:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     370:	2305      	movs	r3, #5
     372:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     374:	4b06      	ldr	r3, [pc, #24]	; (390 <sendNACK+0x3c>)
     376:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     378:	4b06      	ldr	r3, [pc, #24]	; (394 <sendNACK+0x40>)
     37a:	4798      	blx	r3
	sendBusy = true;
     37c:	4b01      	ldr	r3, [pc, #4]	; (384 <sendNACK+0x30>)
     37e:	701c      	strb	r4, [r3, #0]
     380:	e7ed      	b.n	35e <sendNACK+0xa>
     382:	46c0      	nop			; (mov r8, r8)
     384:	200001f8 	.word	0x200001f8
     388:	200009a0 	.word	0x200009a0
     38c:	20002224 	.word	0x20002224
     390:	00000305 	.word	0x00000305
     394:	00002f45 	.word	0x00002f45

00000398 <sendMDOK>:
void sendMDOK(void) {
     398:	b510      	push	{r4, lr}
	if(sendBusy)
     39a:	4b0b      	ldr	r3, [pc, #44]	; (3c8 <sendMDOK+0x30>)
     39c:	781b      	ldrb	r3, [r3, #0]
     39e:	2b00      	cmp	r3, #0
     3a0:	d000      	beq.n	3a4 <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     3a2:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     3a4:	4809      	ldr	r0, [pc, #36]	; (3cc <sendMDOK+0x34>)
     3a6:	330a      	adds	r3, #10
     3a8:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     3aa:	2401      	movs	r4, #1
     3ac:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     3ae:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     3b0:	4b07      	ldr	r3, [pc, #28]	; (3d0 <sendMDOK+0x38>)
     3b2:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     3b4:	2305      	movs	r3, #5
     3b6:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     3b8:	4b06      	ldr	r3, [pc, #24]	; (3d4 <sendMDOK+0x3c>)
     3ba:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     3bc:	4b06      	ldr	r3, [pc, #24]	; (3d8 <sendMDOK+0x40>)
     3be:	4798      	blx	r3
	sendBusy = true;
     3c0:	4b01      	ldr	r3, [pc, #4]	; (3c8 <sendMDOK+0x30>)
     3c2:	701c      	strb	r4, [r3, #0]
     3c4:	e7ed      	b.n	3a2 <sendMDOK+0xa>
     3c6:	46c0      	nop			; (mov r8, r8)
     3c8:	200001f8 	.word	0x200001f8
     3cc:	200009a0 	.word	0x200009a0
     3d0:	200009c0 	.word	0x200009c0
     3d4:	00000305 	.word	0x00000305
     3d8:	00002f45 	.word	0x00002f45

000003dc <artist_radio_configure>:
void artist_radio_configure() {
     3dc:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     3de:	4c0c      	ldr	r4, [pc, #48]	; (410 <artist_radio_configure+0x34>)
     3e0:	2205      	movs	r2, #5
     3e2:	0021      	movs	r1, r4
     3e4:	480b      	ldr	r0, [pc, #44]	; (414 <artist_radio_configure+0x38>)
     3e6:	4d0c      	ldr	r5, [pc, #48]	; (418 <artist_radio_configure+0x3c>)
     3e8:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     3ea:	0021      	movs	r1, r4
     3ec:	3108      	adds	r1, #8
     3ee:	2205      	movs	r2, #5
     3f0:	480a      	ldr	r0, [pc, #40]	; (41c <artist_radio_configure+0x40>)
     3f2:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     3f4:	0021      	movs	r1, r4
     3f6:	3110      	adds	r1, #16
     3f8:	2205      	movs	r2, #5
     3fa:	4809      	ldr	r0, [pc, #36]	; (420 <artist_radio_configure+0x44>)
     3fc:	47a8      	blx	r5
	receivedLine = 0;
     3fe:	2300      	movs	r3, #0
     400:	4a08      	ldr	r2, [pc, #32]	; (424 <artist_radio_configure+0x48>)
     402:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     404:	4a08      	ldr	r2, [pc, #32]	; (428 <artist_radio_configure+0x4c>)
     406:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     408:	4a08      	ldr	r2, [pc, #32]	; (42c <artist_radio_configure+0x50>)
     40a:	7013      	strb	r3, [r2, #0]
}
     40c:	bd70      	pop	{r4, r5, r6, pc}
     40e:	46c0      	nop			; (mov r8, r8)
     410:	0000ab44 	.word	0x0000ab44
     414:	20002224 	.word	0x20002224
     418:	000054a1 	.word	0x000054a1
     41c:	20002208 	.word	0x20002208
     420:	200009c0 	.word	0x200009c0
     424:	20002220 	.word	0x20002220
     428:	200001f8 	.word	0x200001f8
     42c:	20002206 	.word	0x20002206

00000430 <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     432:	6883      	ldr	r3, [r0, #8]
     434:	781a      	ldrb	r2, [r3, #0]
     436:	2a01      	cmp	r2, #1
     438:	d000      	beq.n	43c <handle_recvMode+0xc>
}
     43a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     43c:	785a      	ldrb	r2, [r3, #1]
     43e:	2a02      	cmp	r2, #2
     440:	d1fb      	bne.n	43a <handle_recvMode+0xa>
		switch(ind->data[4]) { 
     442:	791a      	ldrb	r2, [r3, #4]
     444:	2a04      	cmp	r2, #4
     446:	d843      	bhi.n	4d0 <handle_recvMode+0xa0>
     448:	0093      	lsls	r3, r2, #2
     44a:	4a2d      	ldr	r2, [pc, #180]	; (500 <handle_recvMode+0xd0>)
     44c:	58d3      	ldr	r3, [r2, r3]
     44e:	469f      	mov	pc, r3
				printf("STOP (WAIT)");
     450:	482c      	ldr	r0, [pc, #176]	; (504 <handle_recvMode+0xd4>)
     452:	4b2d      	ldr	r3, [pc, #180]	; (508 <handle_recvMode+0xd8>)
     454:	4798      	blx	r3
				artist_front.state = WAIT;  
     456:	2100      	movs	r1, #0
     458:	23d8      	movs	r3, #216	; 0xd8
     45a:	4a2c      	ldr	r2, [pc, #176]	; (50c <handle_recvMode+0xdc>)
     45c:	54d1      	strb	r1, [r2, r3]
     45e:	2432      	movs	r4, #50	; 0x32
								usart_write_buffer_job(
     460:	4d2b      	ldr	r5, [pc, #172]	; (510 <handle_recvMode+0xe0>)
     462:	3518      	adds	r5, #24
     464:	4f2b      	ldr	r7, [pc, #172]	; (514 <handle_recvMode+0xe4>)
     466:	4e2c      	ldr	r6, [pc, #176]	; (518 <handle_recvMode+0xe8>)
     468:	2205      	movs	r2, #5
     46a:	0029      	movs	r1, r5
     46c:	0038      	movs	r0, r7
     46e:	47b0      	blx	r6
     470:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     472:	2c00      	cmp	r4, #0
     474:	d1f8      	bne.n	468 <handle_recvMode+0x38>
				SYS_TimerStart(&sendM);
     476:	4829      	ldr	r0, [pc, #164]	; (51c <handle_recvMode+0xec>)
     478:	4b29      	ldr	r3, [pc, #164]	; (520 <handle_recvMode+0xf0>)
     47a:	4798      	blx	r3
				break;
     47c:	e7dd      	b.n	43a <handle_recvMode+0xa>
				printf("1\n"); 
     47e:	4829      	ldr	r0, [pc, #164]	; (524 <handle_recvMode+0xf4>)
     480:	4b29      	ldr	r3, [pc, #164]	; (528 <handle_recvMode+0xf8>)
     482:	4798      	blx	r3
				break;
     484:	e7d9      	b.n	43a <handle_recvMode+0xa>
				printf("DRAW MODE\n");
     486:	4829      	ldr	r0, [pc, #164]	; (52c <handle_recvMode+0xfc>)
     488:	4b27      	ldr	r3, [pc, #156]	; (528 <handle_recvMode+0xf8>)
     48a:	4798      	blx	r3
				my_state = RECVFRAME;
     48c:	2201      	movs	r2, #1
     48e:	4b28      	ldr	r3, [pc, #160]	; (530 <handle_recvMode+0x100>)
     490:	701a      	strb	r2, [r3, #0]
				artist_front.state = WAIT;
     492:	2100      	movs	r1, #0
     494:	23d8      	movs	r3, #216	; 0xd8
     496:	4a1d      	ldr	r2, [pc, #116]	; (50c <handle_recvMode+0xdc>)
     498:	54d1      	strb	r1, [r2, r3]
     49a:	240a      	movs	r4, #10
				usart_write_buffer_job(
     49c:	4d1c      	ldr	r5, [pc, #112]	; (510 <handle_recvMode+0xe0>)
     49e:	3518      	adds	r5, #24
     4a0:	4f1c      	ldr	r7, [pc, #112]	; (514 <handle_recvMode+0xe4>)
     4a2:	4e1d      	ldr	r6, [pc, #116]	; (518 <handle_recvMode+0xe8>)
     4a4:	2205      	movs	r2, #5
     4a6:	0029      	movs	r1, r5
     4a8:	0038      	movs	r0, r7
     4aa:	47b0      	blx	r6
     4ac:	3c01      	subs	r4, #1
				for (int i =0 ; i < 10; i ++)
     4ae:	2c00      	cmp	r4, #0
     4b0:	d1f8      	bne.n	4a4 <handle_recvMode+0x74>
				SYS_TimerStart(&sendM);
     4b2:	481a      	ldr	r0, [pc, #104]	; (51c <handle_recvMode+0xec>)
     4b4:	4b1a      	ldr	r3, [pc, #104]	; (520 <handle_recvMode+0xf0>)
     4b6:	4798      	blx	r3
				break;
     4b8:	e7bf      	b.n	43a <handle_recvMode+0xa>
				printf("MAZE MODE\n");
     4ba:	481e      	ldr	r0, [pc, #120]	; (534 <handle_recvMode+0x104>)
     4bc:	4b1a      	ldr	r3, [pc, #104]	; (528 <handle_recvMode+0xf8>)
     4be:	4798      	blx	r3
				artist_front.state = DOING_MAZE; 
     4c0:	2101      	movs	r1, #1
     4c2:	23d8      	movs	r3, #216	; 0xd8
     4c4:	4a11      	ldr	r2, [pc, #68]	; (50c <handle_recvMode+0xdc>)
     4c6:	54d1      	strb	r1, [r2, r3]
				SYS_TimerStart(&sendM);
     4c8:	4814      	ldr	r0, [pc, #80]	; (51c <handle_recvMode+0xec>)
     4ca:	4b15      	ldr	r3, [pc, #84]	; (520 <handle_recvMode+0xf0>)
     4cc:	4798      	blx	r3
				break;	
     4ce:	e7b4      	b.n	43a <handle_recvMode+0xa>
				printf("unknowm message (WAIT)");
     4d0:	4819      	ldr	r0, [pc, #100]	; (538 <handle_recvMode+0x108>)
     4d2:	4b0d      	ldr	r3, [pc, #52]	; (508 <handle_recvMode+0xd8>)
     4d4:	4798      	blx	r3
				artist_front.state = WAIT;
     4d6:	2100      	movs	r1, #0
     4d8:	23d8      	movs	r3, #216	; 0xd8
     4da:	4a0c      	ldr	r2, [pc, #48]	; (50c <handle_recvMode+0xdc>)
     4dc:	54d1      	strb	r1, [r2, r3]
     4de:	2432      	movs	r4, #50	; 0x32
				usart_write_buffer_job(
     4e0:	4d0b      	ldr	r5, [pc, #44]	; (510 <handle_recvMode+0xe0>)
     4e2:	3518      	adds	r5, #24
     4e4:	4f0b      	ldr	r7, [pc, #44]	; (514 <handle_recvMode+0xe4>)
     4e6:	4e0c      	ldr	r6, [pc, #48]	; (518 <handle_recvMode+0xe8>)
     4e8:	2205      	movs	r2, #5
     4ea:	0029      	movs	r1, r5
     4ec:	0038      	movs	r0, r7
     4ee:	47b0      	blx	r6
     4f0:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     4f2:	2c00      	cmp	r4, #0
     4f4:	d1f8      	bne.n	4e8 <handle_recvMode+0xb8>
				printf("undefined message\n");
     4f6:	4811      	ldr	r0, [pc, #68]	; (53c <handle_recvMode+0x10c>)
     4f8:	4b0b      	ldr	r3, [pc, #44]	; (528 <handle_recvMode+0xf8>)
     4fa:	4798      	blx	r3
}
     4fc:	e79d      	b.n	43a <handle_recvMode+0xa>
     4fe:	46c0      	nop			; (mov r8, r8)
     500:	0000ab30 	.word	0x0000ab30
     504:	0000ab70 	.word	0x0000ab70
     508:	00005da5 	.word	0x00005da5
     50c:	200008c4 	.word	0x200008c4
     510:	0000ab44 	.word	0x0000ab44
     514:	2000093c 	.word	0x2000093c
     518:	00001e5d 	.word	0x00001e5d
     51c:	20000210 	.word	0x20000210
     520:	000043f5 	.word	0x000043f5
     524:	0000ab7c 	.word	0x0000ab7c
     528:	00005ec1 	.word	0x00005ec1
     52c:	0000ab80 	.word	0x0000ab80
     530:	20002206 	.word	0x20002206
     534:	0000ab8c 	.word	0x0000ab8c
     538:	0000ab98 	.word	0x0000ab98
     53c:	0000abb0 	.word	0x0000abb0

00000540 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     540:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     542:	6883      	ldr	r3, [r0, #8]
     544:	7819      	ldrb	r1, [r3, #0]
     546:	4c0c      	ldr	r4, [pc, #48]	; (578 <handle_recvFrame+0x38>)
     548:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];	
     54a:	785a      	ldrb	r2, [r3, #1]
     54c:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     54e:	480b      	ldr	r0, [pc, #44]	; (57c <handle_recvFrame+0x3c>)
     550:	4b0b      	ldr	r3, [pc, #44]	; (580 <handle_recvFrame+0x40>)
     552:	4798      	blx	r3
	if(image_frame.height == 30 || image_frame.width == 30) {
     554:	7823      	ldrb	r3, [r4, #0]
     556:	2b1e      	cmp	r3, #30
     558:	d007      	beq.n	56a <handle_recvFrame+0x2a>
     55a:	4b07      	ldr	r3, [pc, #28]	; (578 <handle_recvFrame+0x38>)
     55c:	785b      	ldrb	r3, [r3, #1]
     55e:	2b1e      	cmp	r3, #30
     560:	d003      	beq.n	56a <handle_recvFrame+0x2a>
	receivedLine = 0;
     562:	2200      	movs	r2, #0
     564:	4b07      	ldr	r3, [pc, #28]	; (584 <handle_recvFrame+0x44>)
     566:	601a      	str	r2, [r3, #0]
}
     568:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     56a:	4807      	ldr	r0, [pc, #28]	; (588 <handle_recvFrame+0x48>)
     56c:	4b07      	ldr	r3, [pc, #28]	; (58c <handle_recvFrame+0x4c>)
     56e:	4798      	blx	r3
     570:	2202      	movs	r2, #2
     572:	4b07      	ldr	r3, [pc, #28]	; (590 <handle_recvFrame+0x50>)
     574:	701a      	strb	r2, [r3, #0]
     576:	e7f4      	b.n	562 <handle_recvFrame+0x22>
     578:	200008c0 	.word	0x200008c0
     57c:	0000ab64 	.word	0x0000ab64
     580:	00005da5 	.word	0x00005da5
     584:	20002220 	.word	0x20002220
     588:	200001fc 	.word	0x200001fc
     58c:	000043f5 	.word	0x000043f5
     590:	20002206 	.word	0x20002206

00000594 <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     596:	46ce      	mov	lr, r9
     598:	4647      	mov	r7, r8
     59a:	b580      	push	{r7, lr}
	int packet_num = ind->data[0];
     59c:	6883      	ldr	r3, [r0, #8]
     59e:	781c      	ldrb	r4, [r3, #0]
     5a0:	0161      	lsls	r1, r4, #5
     5a2:	1b09      	subs	r1, r1, r4
     5a4:	4b22      	ldr	r3, [pc, #136]	; (630 <handle_recvLine+0x9c>)
     5a6:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     5a8:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     5aa:	6882      	ldr	r2, [r0, #8]
     5ac:	5cd2      	ldrb	r2, [r2, r3]
     5ae:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     5b0:	3301      	adds	r3, #1
     5b2:	2b1f      	cmp	r3, #31
     5b4:	d1f9      	bne.n	5aa <handle_recvLine+0x16>
	if(packet_num == receivedLine) {
     5b6:	4b1f      	ldr	r3, [pc, #124]	; (634 <handle_recvLine+0xa0>)
     5b8:	681b      	ldr	r3, [r3, #0]
     5ba:	429c      	cmp	r4, r3
     5bc:	d00c      	beq.n	5d8 <handle_recvLine+0x44>
	else if(packet_num == receivedLine - 1) {
     5be:	3b01      	subs	r3, #1
     5c0:	429c      	cmp	r4, r3
     5c2:	d011      	beq.n	5e8 <handle_recvLine+0x54>
	if(receivedLine == image_frame.height) {
     5c4:	4b1c      	ldr	r3, [pc, #112]	; (638 <handle_recvLine+0xa4>)
     5c6:	781b      	ldrb	r3, [r3, #0]
     5c8:	4a1a      	ldr	r2, [pc, #104]	; (634 <handle_recvLine+0xa0>)
     5ca:	6812      	ldr	r2, [r2, #0]
     5cc:	4293      	cmp	r3, r2
     5ce:	d00f      	beq.n	5f0 <handle_recvLine+0x5c>
}
     5d0:	bc0c      	pop	{r2, r3}
     5d2:	4690      	mov	r8, r2
     5d4:	4699      	mov	r9, r3
     5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     5d8:	4818      	ldr	r0, [pc, #96]	; (63c <handle_recvLine+0xa8>)
     5da:	4b19      	ldr	r3, [pc, #100]	; (640 <handle_recvLine+0xac>)
     5dc:	4798      	blx	r3
		receivedLine++;
     5de:	4a15      	ldr	r2, [pc, #84]	; (634 <handle_recvLine+0xa0>)
     5e0:	6813      	ldr	r3, [r2, #0]
     5e2:	3301      	adds	r3, #1
     5e4:	6013      	str	r3, [r2, #0]
     5e6:	e7ed      	b.n	5c4 <handle_recvLine+0x30>
		SYS_TimerStart(&sendN);
     5e8:	4816      	ldr	r0, [pc, #88]	; (644 <handle_recvLine+0xb0>)
     5ea:	4b15      	ldr	r3, [pc, #84]	; (640 <handle_recvLine+0xac>)
     5ec:	4798      	blx	r3
     5ee:	e7e9      	b.n	5c4 <handle_recvLine+0x30>
		my_state = RECVMODE;
     5f0:	2100      	movs	r1, #0
     5f2:	4a15      	ldr	r2, [pc, #84]	; (648 <handle_recvLine+0xb4>)
     5f4:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     5f6:	2b00      	cmp	r3, #0
     5f8:	ddea      	ble.n	5d0 <handle_recvLine+0x3c>
     5fa:	4c0d      	ldr	r4, [pc, #52]	; (630 <handle_recvLine+0x9c>)
     5fc:	2300      	movs	r3, #0
     5fe:	4698      	mov	r8, r3
				printf("%2d", r_data[i][j]);
     600:	4e12      	ldr	r6, [pc, #72]	; (64c <handle_recvLine+0xb8>)
     602:	4f13      	ldr	r7, [pc, #76]	; (650 <handle_recvLine+0xbc>)
			printf("\n");
     604:	4b13      	ldr	r3, [pc, #76]	; (654 <handle_recvLine+0xc0>)
     606:	4699      	mov	r9, r3
     608:	0025      	movs	r5, r4
     60a:	351f      	adds	r5, #31
				printf("%2d", r_data[i][j]);
     60c:	7821      	ldrb	r1, [r4, #0]
     60e:	0030      	movs	r0, r6
     610:	47b8      	blx	r7
     612:	3401      	adds	r4, #1
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     614:	42ac      	cmp	r4, r5
     616:	d1f9      	bne.n	60c <handle_recvLine+0x78>
			printf("\n");
     618:	200a      	movs	r0, #10
     61a:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     61c:	2301      	movs	r3, #1
     61e:	469c      	mov	ip, r3
     620:	44e0      	add	r8, ip
     622:	002c      	movs	r4, r5
     624:	4b04      	ldr	r3, [pc, #16]	; (638 <handle_recvLine+0xa4>)
     626:	781b      	ldrb	r3, [r3, #0]
     628:	4543      	cmp	r3, r8
     62a:	dced      	bgt.n	608 <handle_recvLine+0x74>
     62c:	e7d0      	b.n	5d0 <handle_recvLine+0x3c>
     62e:	46c0      	nop			; (mov r8, r8)
     630:	200009c8 	.word	0x200009c8
     634:	20002220 	.word	0x20002220
     638:	200008c0 	.word	0x200008c0
     63c:	200001fc 	.word	0x200001fc
     640:	000043f5 	.word	0x000043f5
     644:	20000224 	.word	0x20000224
     648:	20002206 	.word	0x20002206
     64c:	0000ab6c 	.word	0x0000ab6c
     650:	00005da5 	.word	0x00005da5
     654:	00005dd9 	.word	0x00005dd9

00000658 <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     658:	b510      	push	{r4, lr}
     65a:	0004      	movs	r4, r0
	printf("%s", ind->data);  
     65c:	6881      	ldr	r1, [r0, #8]
     65e:	480c      	ldr	r0, [pc, #48]	; (690 <receivePKT+0x38>)
     660:	4b0c      	ldr	r3, [pc, #48]	; (694 <receivePKT+0x3c>)
     662:	4798      	blx	r3
	switch (my_state) {
     664:	4b0c      	ldr	r3, [pc, #48]	; (698 <receivePKT+0x40>)
     666:	781b      	ldrb	r3, [r3, #0]
     668:	2b01      	cmp	r3, #1
     66a:	d009      	beq.n	680 <receivePKT+0x28>
     66c:	2b00      	cmp	r3, #0
     66e:	d003      	beq.n	678 <receivePKT+0x20>
     670:	2b02      	cmp	r3, #2
     672:	d009      	beq.n	688 <receivePKT+0x30>
}
     674:	2001      	movs	r0, #1
     676:	bd10      	pop	{r4, pc}
			handle_recvMode(ind);
     678:	0020      	movs	r0, r4
     67a:	4b08      	ldr	r3, [pc, #32]	; (69c <receivePKT+0x44>)
     67c:	4798      	blx	r3
			break;
     67e:	e7f9      	b.n	674 <receivePKT+0x1c>
			handle_recvFrame(ind);
     680:	0020      	movs	r0, r4
     682:	4b07      	ldr	r3, [pc, #28]	; (6a0 <receivePKT+0x48>)
     684:	4798      	blx	r3
			break;
     686:	e7f5      	b.n	674 <receivePKT+0x1c>
			handle_recvLine(ind);
     688:	0020      	movs	r0, r4
     68a:	4b06      	ldr	r3, [pc, #24]	; (6a4 <receivePKT+0x4c>)
     68c:	4798      	blx	r3
			break;
     68e:	e7f1      	b.n	674 <receivePKT+0x1c>
     690:	0000abc4 	.word	0x0000abc4
     694:	00005da5 	.word	0x00005da5
     698:	20002206 	.word	0x20002206
     69c:	00000431 	.word	0x00000431
     6a0:	00000541 	.word	0x00000541
     6a4:	00000595 	.word	0x00000595

000006a8 <radioInit>:

void radioInit(void) {
     6a8:	b510      	push	{r4, lr}
	artist_radio_configure();
     6aa:	4b12      	ldr	r3, [pc, #72]	; (6f4 <radioInit+0x4c>)
     6ac:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     6ae:	200b      	movs	r0, #11
     6b0:	4b11      	ldr	r3, [pc, #68]	; (6f8 <radioInit+0x50>)
     6b2:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     6b4:	4811      	ldr	r0, [pc, #68]	; (6fc <radioInit+0x54>)
     6b6:	4b12      	ldr	r3, [pc, #72]	; (700 <radioInit+0x58>)
     6b8:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     6ba:	200e      	movs	r0, #14
     6bc:	4b11      	ldr	r3, [pc, #68]	; (704 <radioInit+0x5c>)
     6be:	4798      	blx	r3
	PHY_SetRxState(true);
     6c0:	2001      	movs	r0, #1
     6c2:	4b11      	ldr	r3, [pc, #68]	; (708 <radioInit+0x60>)
     6c4:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     6c6:	4911      	ldr	r1, [pc, #68]	; (70c <radioInit+0x64>)
     6c8:	2001      	movs	r0, #1
     6ca:	4b11      	ldr	r3, [pc, #68]	; (710 <radioInit+0x68>)
     6cc:	4798      	blx	r3
	
	sendL.interval = 100;
     6ce:	4b11      	ldr	r3, [pc, #68]	; (714 <radioInit+0x6c>)
     6d0:	2164      	movs	r1, #100	; 0x64
     6d2:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     6d4:	2200      	movs	r2, #0
     6d6:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     6d8:	480f      	ldr	r0, [pc, #60]	; (718 <radioInit+0x70>)
     6da:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     6dc:	4b0f      	ldr	r3, [pc, #60]	; (71c <radioInit+0x74>)
     6de:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     6e0:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     6e2:	480f      	ldr	r0, [pc, #60]	; (720 <radioInit+0x78>)
     6e4:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     6e6:	4b0f      	ldr	r3, [pc, #60]	; (724 <radioInit+0x7c>)
     6e8:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     6ea:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     6ec:	4a0e      	ldr	r2, [pc, #56]	; (728 <radioInit+0x80>)
     6ee:	611a      	str	r2, [r3, #16]
}
     6f0:	bd10      	pop	{r4, pc}
     6f2:	46c0      	nop			; (mov r8, r8)
     6f4:	000003dd 	.word	0x000003dd
     6f8:	00002ea1 	.word	0x00002ea1
     6fc:	00004567 	.word	0x00004567
     700:	00002eb5 	.word	0x00002eb5
     704:	0000411d 	.word	0x0000411d
     708:	00004109 	.word	0x00004109
     70c:	00000659 	.word	0x00000659
     710:	00002ec9 	.word	0x00002ec9
     714:	200001fc 	.word	0x200001fc
     718:	00000311 	.word	0x00000311
     71c:	20000224 	.word	0x20000224
     720:	00000355 	.word	0x00000355
     724:	20000210 	.word	0x20000210
     728:	00000399 	.word	0x00000399

0000072c <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     72c:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     72e:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     730:	2300      	movs	r3, #0
     732:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     734:	2300      	movs	r3, #0
     736:	6043      	str	r3, [r0, #4]
}
     738:	4770      	bx	lr
	...

0000073c <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     73c:	b5f0      	push	{r4, r5, r6, r7, lr}
     73e:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     740:	a903      	add	r1, sp, #12
     742:	2201      	movs	r2, #1
     744:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     746:	2300      	movs	r3, #0
     748:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     74a:	ad02      	add	r5, sp, #8
     74c:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     74e:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     750:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     752:	4668      	mov	r0, sp
     754:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     756:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     758:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     75a:	ac01      	add	r4, sp, #4
     75c:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     75e:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     760:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     762:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     764:	4f09      	ldr	r7, [pc, #36]	; (78c <artist_ultrasonic_gpio_init+0x50>)
     766:	33b5      	adds	r3, #181	; 0xb5
     768:	5cf8      	ldrb	r0, [r7, r3]
     76a:	4e09      	ldr	r6, [pc, #36]	; (790 <artist_ultrasonic_gpio_init+0x54>)
     76c:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     76e:	23b4      	movs	r3, #180	; 0xb4
     770:	5cf8      	ldrb	r0, [r7, r3]
     772:	0029      	movs	r1, r5
     774:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     776:	23bc      	movs	r3, #188	; 0xbc
     778:	5cf8      	ldrb	r0, [r7, r3]
     77a:	0021      	movs	r1, r4
     77c:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     77e:	23c4      	movs	r3, #196	; 0xc4
     780:	5cf8      	ldrb	r0, [r7, r3]
     782:	4669      	mov	r1, sp
     784:	47b0      	blx	r6
}
     786:	b005      	add	sp, #20
     788:	bdf0      	pop	{r4, r5, r6, r7, pc}
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	200008c4 	.word	0x200008c4
     790:	0000113d 	.word	0x0000113d

00000794 <artist_print_ultrasonic_value>:
	else if (FILTER_VAL < 0)	FILTER_VAL = 0;

	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
}

void artist_print_ultrasonic_value() {
     794:	b5f0      	push	{r4, r5, r6, r7, lr}
     796:	b085      	sub	sp, #20
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
     798:	4d0b      	ldr	r5, [pc, #44]	; (7c8 <artist_print_ultrasonic_value+0x34>)
	printf("%5.2f, %5.2f, %5.2f\n", 
     79a:	4c0c      	ldr	r4, [pc, #48]	; (7cc <artist_print_ultrasonic_value+0x38>)
     79c:	23d0      	movs	r3, #208	; 0xd0
     79e:	58e8      	ldr	r0, [r5, r3]
     7a0:	47a0      	blx	r4
     7a2:	0006      	movs	r6, r0
     7a4:	000f      	movs	r7, r1
				artist_front.center_distance, 
				artist_front.right_distance);  
     7a6:	23d4      	movs	r3, #212	; 0xd4
	printf("%5.2f, %5.2f, %5.2f\n", 
     7a8:	58e8      	ldr	r0, [r5, r3]
     7aa:	47a0      	blx	r4
     7ac:	9002      	str	r0, [sp, #8]
     7ae:	9103      	str	r1, [sp, #12]
				artist_front.center_distance, 
     7b0:	23cc      	movs	r3, #204	; 0xcc
	printf("%5.2f, %5.2f, %5.2f\n", 
     7b2:	58e8      	ldr	r0, [r5, r3]
     7b4:	47a0      	blx	r4
     7b6:	9000      	str	r0, [sp, #0]
     7b8:	9101      	str	r1, [sp, #4]
     7ba:	0032      	movs	r2, r6
     7bc:	003b      	movs	r3, r7
     7be:	4804      	ldr	r0, [pc, #16]	; (7d0 <artist_print_ultrasonic_value+0x3c>)
     7c0:	4904      	ldr	r1, [pc, #16]	; (7d4 <artist_print_ultrasonic_value+0x40>)
     7c2:	4788      	blx	r1
}
     7c4:	b005      	add	sp, #20
     7c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7c8:	200008c4 	.word	0x200008c4
     7cc:	0000a8e1 	.word	0x0000a8e1
     7d0:	0000abc8 	.word	0x0000abc8
     7d4:	00005da5 	.word	0x00005da5

000007d8 <artist_ultrasonic_get_value>:
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     7da:	b083      	sub	sp, #12
     7dc:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     7de:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7e0:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     7e2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     7e4:	2900      	cmp	r1, #0
     7e6:	d104      	bne.n	7f2 <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     7e8:	0953      	lsrs	r3, r2, #5
     7ea:	01db      	lsls	r3, r3, #7
     7ec:	495c      	ldr	r1, [pc, #368]	; (960 <artist_ultrasonic_get_value+0x188>)
     7ee:	468c      	mov	ip, r1
     7f0:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7f2:	211f      	movs	r1, #31
     7f4:	4011      	ands	r1, r2
     7f6:	2201      	movs	r2, #1
     7f8:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     7fa:	615a      	str	r2, [r3, #20]
	delay_us(40);
     7fc:	2028      	movs	r0, #40	; 0x28
     7fe:	4b59      	ldr	r3, [pc, #356]	; (964 <artist_ultrasonic_get_value+0x18c>)
     800:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     802:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     804:	09d1      	lsrs	r1, r2, #7
		return NULL;
     806:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     808:	2900      	cmp	r1, #0
     80a:	d104      	bne.n	816 <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     80c:	0953      	lsrs	r3, r2, #5
     80e:	01db      	lsls	r3, r3, #7
     810:	4953      	ldr	r1, [pc, #332]	; (960 <artist_ultrasonic_get_value+0x188>)
     812:	468c      	mov	ip, r1
     814:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     816:	211f      	movs	r1, #31
     818:	4011      	ands	r1, r2
     81a:	2201      	movs	r2, #1
     81c:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     81e:	619a      	str	r2, [r3, #24]
	delay_us(10);
     820:	200a      	movs	r0, #10
     822:	4b50      	ldr	r3, [pc, #320]	; (964 <artist_ultrasonic_get_value+0x18c>)
     824:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     826:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     828:	09d1      	lsrs	r1, r2, #7
		return NULL;
     82a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     82c:	2900      	cmp	r1, #0
     82e:	d104      	bne.n	83a <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     830:	0953      	lsrs	r3, r2, #5
     832:	01db      	lsls	r3, r3, #7
     834:	494a      	ldr	r1, [pc, #296]	; (960 <artist_ultrasonic_get_value+0x188>)
     836:	468c      	mov	ip, r1
     838:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     83a:	211f      	movs	r1, #31
     83c:	4011      	ands	r1, r2
     83e:	2201      	movs	r2, #1
     840:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     842:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     844:	4b48      	ldr	r3, [pc, #288]	; (968 <artist_ultrasonic_get_value+0x190>)
     846:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     848:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     84a:	b25b      	sxtb	r3, r3
     84c:	2b00      	cmp	r3, #0
     84e:	dbfb      	blt.n	848 <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     850:	2300      	movs	r3, #0
     852:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     854:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     856:	b25b      	sxtb	r3, r3
     858:	2b00      	cmp	r3, #0
     85a:	dbfb      	blt.n	854 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     85c:	2340      	movs	r3, #64	; 0x40
     85e:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     860:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     862:	221f      	movs	r2, #31
     864:	401a      	ands	r2, r3
     866:	2001      	movs	r0, #1
     868:	4090      	lsls	r0, r2
     86a:	09da      	lsrs	r2, r3, #7
     86c:	2100      	movs	r1, #0
     86e:	2a00      	cmp	r2, #0
     870:	d104      	bne.n	87c <artist_ultrasonic_get_value+0xa4>
     872:	0959      	lsrs	r1, r3, #5
     874:	01c9      	lsls	r1, r1, #7
     876:	4b3a      	ldr	r3, [pc, #232]	; (960 <artist_ultrasonic_get_value+0x188>)
     878:	469c      	mov	ip, r3
     87a:	4461      	add	r1, ip
     87c:	4b3b      	ldr	r3, [pc, #236]	; (96c <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     87e:	6a0a      	ldr	r2, [r1, #32]
     880:	4202      	tst	r2, r0
     882:	d105      	bne.n	890 <artist_ultrasonic_get_value+0xb8>
     884:	3b01      	subs	r3, #1
     886:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     888:	2b00      	cmp	r3, #0
     88a:	d1f8      	bne.n	87e <artist_ultrasonic_get_value+0xa6>
     88c:	6860      	ldr	r0, [r4, #4]
     88e:	e062      	b.n	956 <artist_ultrasonic_get_value+0x17e>
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     890:	4835      	ldr	r0, [pc, #212]	; (968 <artist_ultrasonic_get_value+0x190>)
     892:	4b37      	ldr	r3, [pc, #220]	; (970 <artist_ultrasonic_get_value+0x198>)
     894:	4798      	blx	r3
     896:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     898:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     89a:	221f      	movs	r2, #31
     89c:	401a      	ands	r2, r3
     89e:	2001      	movs	r0, #1
     8a0:	4090      	lsls	r0, r2
     8a2:	09da      	lsrs	r2, r3, #7
     8a4:	2100      	movs	r1, #0
     8a6:	2a00      	cmp	r2, #0
     8a8:	d104      	bne.n	8b4 <artist_ultrasonic_get_value+0xdc>
     8aa:	0959      	lsrs	r1, r3, #5
     8ac:	01c9      	lsls	r1, r1, #7
     8ae:	4b2c      	ldr	r3, [pc, #176]	; (960 <artist_ultrasonic_get_value+0x188>)
     8b0:	469c      	mov	ip, r3
     8b2:	4461      	add	r1, ip
     8b4:	4b2d      	ldr	r3, [pc, #180]	; (96c <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     8b6:	6a0a      	ldr	r2, [r1, #32]
     8b8:	4202      	tst	r2, r0
     8ba:	d005      	beq.n	8c8 <artist_ultrasonic_get_value+0xf0>
     8bc:	3b01      	subs	r3, #1
     8be:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     8c0:	2b00      	cmp	r3, #0
     8c2:	d1f8      	bne.n	8b6 <artist_ultrasonic_get_value+0xde>
     8c4:	6860      	ldr	r0, [r4, #4]
     8c6:	e046      	b.n	956 <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     8c8:	4e27      	ldr	r6, [pc, #156]	; (968 <artist_ultrasonic_get_value+0x190>)
     8ca:	0030      	movs	r0, r6
     8cc:	4b28      	ldr	r3, [pc, #160]	; (970 <artist_ultrasonic_get_value+0x198>)
     8ce:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     8d0:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     8d2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     8d4:	b25b      	sxtb	r3, r3
     8d6:	2b00      	cmp	r3, #0
     8d8:	dbfb      	blt.n	8d2 <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     8da:	2380      	movs	r3, #128	; 0x80
     8dc:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     8de:	0400      	lsls	r0, r0, #16
     8e0:	0c00      	lsrs	r0, r0, #16
     8e2:	042d      	lsls	r5, r5, #16
     8e4:	0c2d      	lsrs	r5, r5, #16
     8e6:	1b40      	subs	r0, r0, r5
     8e8:	4f22      	ldr	r7, [pc, #136]	; (974 <artist_ultrasonic_get_value+0x19c>)
     8ea:	47b8      	blx	r7
     8ec:	4b22      	ldr	r3, [pc, #136]	; (978 <artist_ultrasonic_get_value+0x1a0>)
     8ee:	4798      	blx	r3
     8f0:	4a22      	ldr	r2, [pc, #136]	; (97c <artist_ultrasonic_get_value+0x1a4>)
     8f2:	4b23      	ldr	r3, [pc, #140]	; (980 <artist_ultrasonic_get_value+0x1a8>)
     8f4:	4d23      	ldr	r5, [pc, #140]	; (984 <artist_ultrasonic_get_value+0x1ac>)
     8f6:	47a8      	blx	r5
     8f8:	4b23      	ldr	r3, [pc, #140]	; (988 <artist_ultrasonic_get_value+0x1b0>)
     8fa:	4798      	blx	r3
     8fc:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     8fe:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     900:	78a6      	ldrb	r6, [r4, #2]
     902:	0030      	movs	r0, r6
     904:	47b8      	blx	r7
     906:	1c07      	adds	r7, r0, #0
     908:	1c01      	adds	r1, r0, #0
     90a:	1c28      	adds	r0, r5, #0
     90c:	4b1f      	ldr	r3, [pc, #124]	; (98c <artist_ultrasonic_get_value+0x1b4>)
     90e:	4798      	blx	r3
     910:	1c01      	adds	r1, r0, #0
     912:	9801      	ldr	r0, [sp, #4]
     914:	4b1e      	ldr	r3, [pc, #120]	; (990 <artist_ultrasonic_get_value+0x1b8>)
     916:	4798      	blx	r3
     918:	2800      	cmp	r0, #0
     91a:	d109      	bne.n	930 <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     91c:	1c39      	adds	r1, r7, #0
     91e:	1c28      	adds	r0, r5, #0
     920:	4b1c      	ldr	r3, [pc, #112]	; (994 <artist_ultrasonic_get_value+0x1bc>)
     922:	4798      	blx	r3
     924:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     926:	9801      	ldr	r0, [sp, #4]
     928:	4b1b      	ldr	r3, [pc, #108]	; (998 <artist_ultrasonic_get_value+0x1c0>)
     92a:	4798      	blx	r3
     92c:	2800      	cmp	r0, #0
     92e:	d005      	beq.n	93c <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     930:	1c73      	adds	r3, r6, #1
     932:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     934:	2b03      	cmp	r3, #3
     936:	d810      	bhi.n	95a <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     938:	70a3      	strb	r3, [r4, #2]
			new = old;
     93a:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     93c:	4f13      	ldr	r7, [pc, #76]	; (98c <artist_ultrasonic_get_value+0x1b4>)
     93e:	4917      	ldr	r1, [pc, #92]	; (99c <artist_ultrasonic_get_value+0x1c4>)
     940:	9801      	ldr	r0, [sp, #4]
     942:	47b8      	blx	r7
     944:	1c06      	adds	r6, r0, #0
     946:	4916      	ldr	r1, [pc, #88]	; (9a0 <artist_ultrasonic_get_value+0x1c8>)
     948:	1c28      	adds	r0, r5, #0
     94a:	47b8      	blx	r7
     94c:	1c01      	adds	r1, r0, #0
     94e:	1c30      	adds	r0, r6, #0
     950:	4b14      	ldr	r3, [pc, #80]	; (9a4 <artist_ultrasonic_get_value+0x1cc>)
     952:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     954:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     956:	b003      	add	sp, #12
     958:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     95a:	2300      	movs	r3, #0
     95c:	70a3      	strb	r3, [r4, #2]
     95e:	e7ed      	b.n	93c <artist_ultrasonic_get_value+0x164>
     960:	41004400 	.word	0x41004400
     964:	00000dfd 	.word	0x00000dfd
     968:	200008c4 	.word	0x200008c4
     96c:	0000ff01 	.word	0x0000ff01
     970:	00002c19 	.word	0x00002c19
     974:	00008cf1 	.word	0x00008cf1
     978:	0000a8e1 	.word	0x0000a8e1
     97c:	b020c49c 	.word	0xb020c49c
     980:	3f916872 	.word	0x3f916872
     984:	00009c19 	.word	0x00009c19
     988:	0000a985 	.word	0x0000a985
     98c:	00008ab1 	.word	0x00008ab1
     990:	00008331 	.word	0x00008331
     994:	000086d1 	.word	0x000086d1
     998:	00008309 	.word	0x00008309
     99c:	3ecccccc 	.word	0x3ecccccc
     9a0:	3f19999a 	.word	0x3f19999a
     9a4:	000083ad 	.word	0x000083ad

000009a8 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     9aa:	46c6      	mov	lr, r8
     9ac:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     9ae:	0080      	lsls	r0, r0, #2
     9b0:	4b0e      	ldr	r3, [pc, #56]	; (9ec <_tcc_interrupt_handler+0x44>)
     9b2:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     9b4:	683b      	ldr	r3, [r7, #0]
     9b6:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     9ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     9bc:	4013      	ands	r3, r2
     9be:	401e      	ands	r6, r3
     9c0:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     9c2:	4b0b      	ldr	r3, [pc, #44]	; (9f0 <_tcc_interrupt_handler+0x48>)
     9c4:	4698      	mov	r8, r3
     9c6:	e002      	b.n	9ce <_tcc_interrupt_handler+0x26>
     9c8:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     9ca:	2c30      	cmp	r4, #48	; 0x30
     9cc:	d00a      	beq.n	9e4 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     9ce:	4643      	mov	r3, r8
     9d0:	58e5      	ldr	r5, [r4, r3]
     9d2:	4235      	tst	r5, r6
     9d4:	d0f8      	beq.n	9c8 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     9d6:	193b      	adds	r3, r7, r4
     9d8:	685b      	ldr	r3, [r3, #4]
     9da:	0038      	movs	r0, r7
     9dc:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     9de:	683b      	ldr	r3, [r7, #0]
     9e0:	62dd      	str	r5, [r3, #44]	; 0x2c
     9e2:	e7f1      	b.n	9c8 <_tcc_interrupt_handler+0x20>
		}
	}
}
     9e4:	bc04      	pop	{r2}
     9e6:	4690      	mov	r8, r2
     9e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9ea:	46c0      	nop			; (mov r8, r8)
     9ec:	2000222c 	.word	0x2000222c
     9f0:	0000abe0 	.word	0x0000abe0

000009f4 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     9f4:	b510      	push	{r4, lr}
     9f6:	2000      	movs	r0, #0
     9f8:	4b01      	ldr	r3, [pc, #4]	; (a00 <TCC0_Handler+0xc>)
     9fa:	4798      	blx	r3
     9fc:	bd10      	pop	{r4, pc}
     9fe:	46c0      	nop			; (mov r8, r8)
     a00:	000009a9 	.word	0x000009a9

00000a04 <TCC1_Handler>:
     a04:	b510      	push	{r4, lr}
     a06:	2001      	movs	r0, #1
     a08:	4b01      	ldr	r3, [pc, #4]	; (a10 <TCC1_Handler+0xc>)
     a0a:	4798      	blx	r3
     a0c:	bd10      	pop	{r4, pc}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	000009a9 	.word	0x000009a9

00000a14 <TCC2_Handler>:
     a14:	b510      	push	{r4, lr}
     a16:	2002      	movs	r0, #2
     a18:	4b01      	ldr	r3, [pc, #4]	; (a20 <TCC2_Handler+0xc>)
     a1a:	4798      	blx	r3
     a1c:	bd10      	pop	{r4, pc}
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	000009a9 	.word	0x000009a9

00000a24 <usart_write_callback>:
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
void usart_write_callback(struct usart_module *const usart_module){}
     a24:	4770      	bx	lr
	...

00000a28 <usart_read_callback>:
{
     a28:	b510      	push	{r4, lr}
     a2a:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     a2c:	4b0b      	ldr	r3, [pc, #44]	; (a5c <usart_read_callback+0x34>)
     a2e:	781b      	ldrb	r3, [r3, #0]
     a30:	b2db      	uxtb	r3, r3
     a32:	2b20      	cmp	r3, #32
     a34:	d00b      	beq.n	a4e <usart_read_callback+0x26>
     a36:	2b77      	cmp	r3, #119	; 0x77
     a38:	d103      	bne.n	a42 <usart_read_callback+0x1a>
		usart_write_buffer_job(usart_instance, "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     a3a:	2205      	movs	r2, #5
     a3c:	4908      	ldr	r1, [pc, #32]	; (a60 <usart_read_callback+0x38>)
     a3e:	4b09      	ldr	r3, [pc, #36]	; (a64 <usart_read_callback+0x3c>)
     a40:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
     a42:	2205      	movs	r2, #5
     a44:	4905      	ldr	r1, [pc, #20]	; (a5c <usart_read_callback+0x34>)
     a46:	0020      	movs	r0, r4
     a48:	4b07      	ldr	r3, [pc, #28]	; (a68 <usart_read_callback+0x40>)
     a4a:	4798      	blx	r3
}
     a4c:	bd10      	pop	{r4, pc}
		usart_write_buffer_job(usart_instance, "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     a4e:	2205      	movs	r2, #5
     a50:	4903      	ldr	r1, [pc, #12]	; (a60 <usart_read_callback+0x38>)
     a52:	3108      	adds	r1, #8
     a54:	4b03      	ldr	r3, [pc, #12]	; (a64 <usart_read_callback+0x3c>)
     a56:	4798      	blx	r3
		break;
     a58:	e7f3      	b.n	a42 <usart_read_callback+0x1a>
     a5a:	46c0      	nop			; (mov r8, r8)
     a5c:	20002200 	.word	0x20002200
     a60:	0000ac10 	.word	0x0000ac10
     a64:	00001e5d 	.word	0x00001e5d
     a68:	00001e7d 	.word	0x00001e7d

00000a6c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     a6c:	b570      	push	{r4, r5, r6, lr}
     a6e:	b082      	sub	sp, #8
     a70:	0005      	movs	r5, r0
     a72:	000e      	movs	r6, r1
	uint16_t temp = 0;
     a74:	2200      	movs	r2, #0
     a76:	466b      	mov	r3, sp
     a78:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     a7a:	4c06      	ldr	r4, [pc, #24]	; (a94 <usart_serial_getchar+0x28>)
     a7c:	466b      	mov	r3, sp
     a7e:	1d99      	adds	r1, r3, #6
     a80:	0028      	movs	r0, r5
     a82:	47a0      	blx	r4
     a84:	2800      	cmp	r0, #0
     a86:	d1f9      	bne.n	a7c <usart_serial_getchar+0x10>

	*c = temp;
     a88:	466b      	mov	r3, sp
     a8a:	3306      	adds	r3, #6
     a8c:	881b      	ldrh	r3, [r3, #0]
     a8e:	7033      	strb	r3, [r6, #0]
}
     a90:	b002      	add	sp, #8
     a92:	bd70      	pop	{r4, r5, r6, pc}
     a94:	00001d49 	.word	0x00001d49

00000a98 <usart_serial_putchar>:
{
     a98:	b570      	push	{r4, r5, r6, lr}
     a9a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     a9c:	b28c      	uxth	r4, r1
     a9e:	4e03      	ldr	r6, [pc, #12]	; (aac <usart_serial_putchar+0x14>)
     aa0:	0021      	movs	r1, r4
     aa2:	0028      	movs	r0, r5
     aa4:	47b0      	blx	r6
     aa6:	2800      	cmp	r0, #0
     aa8:	d1fa      	bne.n	aa0 <usart_serial_putchar+0x8>
}
     aaa:	bd70      	pop	{r4, r5, r6, pc}
     aac:	00001d1d 	.word	0x00001d1d

00000ab0 <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
     ab0:	b510      	push	{r4, lr}
     ab2:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     ab4:	aa01      	add	r2, sp, #4
     ab6:	2300      	movs	r3, #0
     ab8:	2100      	movs	r1, #0
     aba:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     abc:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     abe:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     ac0:	2000      	movs	r0, #0
     ac2:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     ac4:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     ac6:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     ac8:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     aca:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     acc:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     ace:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ad0:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ad2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ad4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ad6:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     ad8:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     ada:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     adc:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
     ade:	3303      	adds	r3, #3
     ae0:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     ae2:	23c0      	movs	r3, #192	; 0xc0
     ae4:	009b      	lsls	r3, r3, #2
     ae6:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     ae8:	2301      	movs	r3, #1
     aea:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     aec:	4c07      	ldr	r4, [pc, #28]	; (b0c <artist_ultrasonic_tc_configure+0x5c>)
     aee:	4908      	ldr	r1, [pc, #32]	; (b10 <artist_ultrasonic_tc_configure+0x60>)
     af0:	0020      	movs	r0, r4
     af2:	4b08      	ldr	r3, [pc, #32]	; (b14 <artist_ultrasonic_tc_configure+0x64>)
     af4:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     af6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     af8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     afa:	b25b      	sxtb	r3, r3
     afc:	2b00      	cmp	r3, #0
     afe:	dbfb      	blt.n	af8 <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     b00:	8813      	ldrh	r3, [r2, #0]
     b02:	2102      	movs	r1, #2
     b04:	430b      	orrs	r3, r1
     b06:	8013      	strh	r3, [r2, #0]
}
     b08:	b00e      	add	sp, #56	; 0x38
     b0a:	bd10      	pop	{r4, pc}
     b0c:	200008c4 	.word	0x200008c4
     b10:	42003000 	.word	0x42003000
     b14:	000029dd 	.word	0x000029dd

00000b18 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     b18:	b570      	push	{r4, r5, r6, lr}
     b1a:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     b1c:	2200      	movs	r2, #0
     b1e:	4906      	ldr	r1, [pc, #24]	; (b38 <configure_usart_callbacks+0x20>)
     b20:	4d06      	ldr	r5, [pc, #24]	; (b3c <configure_usart_callbacks+0x24>)
     b22:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     b24:	2201      	movs	r2, #1
     b26:	4906      	ldr	r1, [pc, #24]	; (b40 <configure_usart_callbacks+0x28>)
     b28:	0020      	movs	r0, r4
     b2a:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     b2c:	2231      	movs	r2, #49	; 0x31
     b2e:	5ca3      	ldrb	r3, [r4, r2]
     b30:	2103      	movs	r1, #3
     b32:	430b      	orrs	r3, r1
     b34:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     b36:	bd70      	pop	{r4, r5, r6, pc}
     b38:	00000a25 	.word	0x00000a25
     b3c:	00001e45 	.word	0x00001e45
     b40:	00000a29 	.word	0x00000a29

00000b44 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     b44:	b570      	push	{r4, r5, r6, lr}
     b46:	b090      	sub	sp, #64	; 0x40
     b48:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     b4a:	2380      	movs	r3, #128	; 0x80
     b4c:	05db      	lsls	r3, r3, #23
     b4e:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     b50:	2300      	movs	r3, #0
     b52:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     b54:	22ff      	movs	r2, #255	; 0xff
     b56:	4669      	mov	r1, sp
     b58:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     b5a:	2200      	movs	r2, #0
     b5c:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     b5e:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     b60:	2196      	movs	r1, #150	; 0x96
     b62:	0189      	lsls	r1, r1, #6
     b64:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     b66:	2101      	movs	r1, #1
     b68:	2024      	movs	r0, #36	; 0x24
     b6a:	466d      	mov	r5, sp
     b6c:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     b6e:	3001      	adds	r0, #1
     b70:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     b72:	3125      	adds	r1, #37	; 0x25
     b74:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     b76:	3101      	adds	r1, #1
     b78:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     b7a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     b7c:	3105      	adds	r1, #5
     b7e:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     b80:	3101      	adds	r1, #1
     b82:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     b84:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     b86:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     b88:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     b8a:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     b8c:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     b8e:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     b90:	2313      	movs	r3, #19
     b92:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     b94:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     b96:	2380      	movs	r3, #128	; 0x80
     b98:	035b      	lsls	r3, r3, #13
     b9a:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     b9c:	4b1e      	ldr	r3, [pc, #120]	; (c18 <artist_usart_configure+0xd4>)
     b9e:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     ba0:	4b1e      	ldr	r3, [pc, #120]	; (c1c <artist_usart_configure+0xd8>)
     ba2:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     ba4:	2301      	movs	r3, #1
     ba6:	425b      	negs	r3, r3
     ba8:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     baa:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     bac:	4e1c      	ldr	r6, [pc, #112]	; (c20 <artist_usart_configure+0xdc>)
     bae:	4d1d      	ldr	r5, [pc, #116]	; (c24 <artist_usart_configure+0xe0>)
     bb0:	466a      	mov	r2, sp
     bb2:	0031      	movs	r1, r6
     bb4:	0020      	movs	r0, r4
     bb6:	47a8      	blx	r5
     bb8:	2800      	cmp	r0, #0
     bba:	d1f9      	bne.n	bb0 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     bbc:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     bbe:	0028      	movs	r0, r5
     bc0:	4b19      	ldr	r3, [pc, #100]	; (c28 <artist_usart_configure+0xe4>)
     bc2:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     bc4:	231f      	movs	r3, #31
     bc6:	4018      	ands	r0, r3
     bc8:	3b1e      	subs	r3, #30
     bca:	4083      	lsls	r3, r0
     bcc:	4a17      	ldr	r2, [pc, #92]	; (c2c <artist_usart_configure+0xe8>)
     bce:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     bd0:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     bd2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     bd4:	2b00      	cmp	r3, #0
     bd6:	d1fc      	bne.n	bd2 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     bd8:	682b      	ldr	r3, [r5, #0]
     bda:	2202      	movs	r2, #2
     bdc:	4313      	orrs	r3, r2
     bde:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     be0:	0020      	movs	r0, r4
     be2:	4b13      	ldr	r3, [pc, #76]	; (c30 <artist_usart_configure+0xec>)
     be4:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     be6:	4b13      	ldr	r3, [pc, #76]	; (c34 <artist_usart_configure+0xf0>)
     be8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     bea:	4a13      	ldr	r2, [pc, #76]	; (c38 <artist_usart_configure+0xf4>)
     bec:	4b13      	ldr	r3, [pc, #76]	; (c3c <artist_usart_configure+0xf8>)
     bee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     bf0:	4a13      	ldr	r2, [pc, #76]	; (c40 <artist_usart_configure+0xfc>)
     bf2:	4b14      	ldr	r3, [pc, #80]	; (c44 <artist_usart_configure+0x100>)
     bf4:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     bf6:	466a      	mov	r2, sp
     bf8:	4909      	ldr	r1, [pc, #36]	; (c20 <artist_usart_configure+0xdc>)
     bfa:	0020      	movs	r0, r4
     bfc:	4b09      	ldr	r3, [pc, #36]	; (c24 <artist_usart_configure+0xe0>)
     bfe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     c00:	4d11      	ldr	r5, [pc, #68]	; (c48 <artist_usart_configure+0x104>)
     c02:	682b      	ldr	r3, [r5, #0]
     c04:	6898      	ldr	r0, [r3, #8]
     c06:	2100      	movs	r1, #0
     c08:	4c10      	ldr	r4, [pc, #64]	; (c4c <artist_usart_configure+0x108>)
     c0a:	47a0      	blx	r4
	setbuf(stdin, NULL);
     c0c:	682b      	ldr	r3, [r5, #0]
     c0e:	6858      	ldr	r0, [r3, #4]
     c10:	2100      	movs	r1, #0
     c12:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     c14:	b010      	add	sp, #64	; 0x40
     c16:	bd70      	pop	{r4, r5, r6, pc}
     c18:	00040003 	.word	0x00040003
     c1c:	00050003 	.word	0x00050003
     c20:	42000800 	.word	0x42000800
     c24:	000019dd 	.word	0x000019dd
     c28:	00001595 	.word	0x00001595
     c2c:	e000e100 	.word	0xe000e100
     c30:	00000b19 	.word	0x00000b19
     c34:	200022a8 	.word	0x200022a8
     c38:	00000a99 	.word	0x00000a99
     c3c:	200022a4 	.word	0x200022a4
     c40:	00000a6d 	.word	0x00000a6d
     c44:	200022a0 	.word	0x200022a0
     c48:	2000000c 	.word	0x2000000c
     c4c:	00005f4d 	.word	0x00005f4d

00000c50 <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     c50:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     c52:	4e09      	ldr	r6, [pc, #36]	; (c78 <artist_ultrasonic_update+0x28>)
     c54:	0030      	movs	r0, r6
     c56:	4d09      	ldr	r5, [pc, #36]	; (c7c <artist_ultrasonic_update+0x2c>)
     c58:	47a8      	blx	r5
     c5a:	0034      	movs	r4, r6
     c5c:	3cb4      	subs	r4, #180	; 0xb4
     c5e:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     c60:	0020      	movs	r0, r4
     c62:	30c4      	adds	r0, #196	; 0xc4
     c64:	47a8      	blx	r5
     c66:	23d4      	movs	r3, #212	; 0xd4
     c68:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     c6a:	0020      	movs	r0, r4
     c6c:	30bc      	adds	r0, #188	; 0xbc
     c6e:	47a8      	blx	r5
     c70:	23d0      	movs	r3, #208	; 0xd0
     c72:	50e0      	str	r0, [r4, r3]
}
     c74:	bd70      	pop	{r4, r5, r6, pc}
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	20000978 	.word	0x20000978
     c7c:	000007d9 	.word	0x000007d9

00000c80 <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
     c80:	b510      	push	{r4, lr}
     c82:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     c84:	aa01      	add	r2, sp, #4
     c86:	2300      	movs	r3, #0
     c88:	2100      	movs	r1, #0
     c8a:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     c8c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     c8e:	2000      	movs	r0, #0
     c90:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     c92:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     c94:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     c96:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     c98:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     c9a:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     c9c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     c9e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ca0:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ca2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ca4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ca6:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     ca8:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     caa:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     cac:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     cae:	3304      	adds	r3, #4
     cb0:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     cb2:	3b01      	subs	r3, #1
     cb4:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     cb6:	23e0      	movs	r3, #224	; 0xe0
     cb8:	00db      	lsls	r3, r3, #3
     cba:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     cbc:	2132      	movs	r1, #50	; 0x32
     cbe:	2329      	movs	r3, #41	; 0x29
     cc0:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     cc2:	4c08      	ldr	r4, [pc, #32]	; (ce4 <artist_scheduler_tc_configure+0x64>)
     cc4:	4908      	ldr	r1, [pc, #32]	; (ce8 <artist_scheduler_tc_configure+0x68>)
     cc6:	0020      	movs	r0, r4
     cc8:	4b08      	ldr	r3, [pc, #32]	; (cec <artist_scheduler_tc_configure+0x6c>)
     cca:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ccc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     cce:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     cd0:	b25b      	sxtb	r3, r3
     cd2:	2b00      	cmp	r3, #0
     cd4:	dbfb      	blt.n	cce <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     cd6:	8813      	ldrh	r3, [r2, #0]
     cd8:	2102      	movs	r1, #2
     cda:	430b      	orrs	r3, r1
     cdc:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     cde:	b00e      	add	sp, #56	; 0x38
     ce0:	bd10      	pop	{r4, pc}
     ce2:	46c0      	nop			; (mov r8, r8)
     ce4:	200008e0 	.word	0x200008e0
     ce8:	42003400 	.word	0x42003400
     cec:	000029dd 	.word	0x000029dd

00000cf0 <do_state_maze>:


enum artist_state do_state_maze() {
     cf0:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
     cf2:	4a0e      	ldr	r2, [pc, #56]	; (d2c <do_state_maze+0x3c>)
     cf4:	8813      	ldrh	r3, [r2, #0]
     cf6:	3301      	adds	r3, #1
     cf8:	b29b      	uxth	r3, r3
     cfa:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
     cfc:	2b05      	cmp	r3, #5
     cfe:	d808      	bhi.n	d12 <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
     d00:	4a0b      	ldr	r2, [pc, #44]	; (d30 <do_state_maze+0x40>)
     d02:	8813      	ldrh	r3, [r2, #0]
     d04:	3301      	adds	r3, #1
     d06:	b29b      	uxth	r3, r3
     d08:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 10) {
     d0a:	2b0a      	cmp	r3, #10
     d0c:	d807      	bhi.n	d1e <do_state_maze+0x2e>
	#endif
	

	// ! [ultra sonic]
	return DOING_MAZE;
}
     d0e:	2001      	movs	r0, #1
     d10:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
     d12:	4b08      	ldr	r3, [pc, #32]	; (d34 <do_state_maze+0x44>)
     d14:	4798      	blx	r3
		ultrasonic_counter = 0;
     d16:	2200      	movs	r2, #0
     d18:	4b04      	ldr	r3, [pc, #16]	; (d2c <do_state_maze+0x3c>)
     d1a:	801a      	strh	r2, [r3, #0]
     d1c:	e7f0      	b.n	d00 <do_state_maze+0x10>
		artist_do_maze();
     d1e:	4b06      	ldr	r3, [pc, #24]	; (d38 <do_state_maze+0x48>)
     d20:	4798      	blx	r3
		maze_counter = 0;
     d22:	2200      	movs	r2, #0
     d24:	4b02      	ldr	r3, [pc, #8]	; (d30 <do_state_maze+0x40>)
     d26:	801a      	strh	r2, [r3, #0]
     d28:	e7f1      	b.n	d0e <do_state_maze+0x1e>
     d2a:	46c0      	nop			; (mov r8, r8)
     d2c:	2000023a 	.word	0x2000023a
     d30:	20000238 	.word	0x20000238
     d34:	00000c51 	.word	0x00000c51
     d38:	0000012d 	.word	0x0000012d

00000d3c <callbacks>:
enum artist_state do_state_tracing_line() { return TRACING_LINE; }
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
     d3c:	b510      	push	{r4, lr}
	
	
	switch (artist_front.state) {
     d3e:	23d8      	movs	r3, #216	; 0xd8
     d40:	4a08      	ldr	r2, [pc, #32]	; (d64 <callbacks+0x28>)
     d42:	5cd3      	ldrb	r3, [r2, r3]
     d44:	2b01      	cmp	r3, #1
     d46:	d006      	beq.n	d56 <callbacks+0x1a>
     d48:	2b02      	cmp	r3, #2
     d4a:	d009      	beq.n	d60 <callbacks+0x24>
		artist_front.state = do_state_tracing_line();
		break;
		
		case WAIT:
		default : 
		artist_front.state = do_state_wait();
     d4c:	2100      	movs	r1, #0
     d4e:	23d8      	movs	r3, #216	; 0xd8
     d50:	4a04      	ldr	r2, [pc, #16]	; (d64 <callbacks+0x28>)
     d52:	54d1      	strb	r1, [r2, r3]
	}
}
     d54:	e004      	b.n	d60 <callbacks+0x24>
		artist_front.state = do_state_maze();
     d56:	4b04      	ldr	r3, [pc, #16]	; (d68 <callbacks+0x2c>)
     d58:	4798      	blx	r3
     d5a:	23d8      	movs	r3, #216	; 0xd8
     d5c:	4a01      	ldr	r2, [pc, #4]	; (d64 <callbacks+0x28>)
     d5e:	54d0      	strb	r0, [r2, r3]
}
     d60:	bd10      	pop	{r4, pc}
     d62:	46c0      	nop			; (mov r8, r8)
     d64:	200008c4 	.word	0x200008c4
     d68:	00000cf1 	.word	0x00000cf1

00000d6c <artist_configure_tc_callbacks>:
void artist_configure_tc_callbacks(void)
{
     d6c:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     d6e:	4c0d      	ldr	r4, [pc, #52]	; (da4 <artist_configure_tc_callbacks+0x38>)
     d70:	2200      	movs	r2, #0
     d72:	490d      	ldr	r1, [pc, #52]	; (da8 <artist_configure_tc_callbacks+0x3c>)
     d74:	0020      	movs	r0, r4
     d76:	4b0d      	ldr	r3, [pc, #52]	; (dac <artist_configure_tc_callbacks+0x40>)
     d78:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     d7a:	6820      	ldr	r0, [r4, #0]
     d7c:	3c1c      	subs	r4, #28
     d7e:	4b0c      	ldr	r3, [pc, #48]	; (db0 <artist_configure_tc_callbacks+0x44>)
     d80:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     d82:	4b0c      	ldr	r3, [pc, #48]	; (db4 <artist_configure_tc_callbacks+0x48>)
     d84:	5c1a      	ldrb	r2, [r3, r0]
     d86:	231f      	movs	r3, #31
     d88:	4013      	ands	r3, r2
     d8a:	2201      	movs	r2, #1
     d8c:	0011      	movs	r1, r2
     d8e:	4099      	lsls	r1, r3
     d90:	4b09      	ldr	r3, [pc, #36]	; (db8 <artist_configure_tc_callbacks+0x4c>)
     d92:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     d94:	2135      	movs	r1, #53	; 0x35
     d96:	5c63      	ldrb	r3, [r4, r1]
     d98:	2001      	movs	r0, #1
     d9a:	4303      	orrs	r3, r0
     d9c:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     d9e:	69e3      	ldr	r3, [r4, #28]
     da0:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     da2:	bd10      	pop	{r4, pc}
     da4:	200008e0 	.word	0x200008e0
     da8:	00000d3d 	.word	0x00000d3d
     dac:	000028dd 	.word	0x000028dd
     db0:	000029a5 	.word	0x000029a5
     db4:	0000ac20 	.word	0x0000ac20
     db8:	e000e100 	.word	0xe000e100

00000dbc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     dbc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dbe:	2000      	movs	r0, #0
     dc0:	4b08      	ldr	r3, [pc, #32]	; (de4 <delay_init+0x28>)
     dc2:	4798      	blx	r3
     dc4:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     dc6:	4c08      	ldr	r4, [pc, #32]	; (de8 <delay_init+0x2c>)
     dc8:	21fa      	movs	r1, #250	; 0xfa
     dca:	0089      	lsls	r1, r1, #2
     dcc:	47a0      	blx	r4
     dce:	4b07      	ldr	r3, [pc, #28]	; (dec <delay_init+0x30>)
     dd0:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     dd2:	4907      	ldr	r1, [pc, #28]	; (df0 <delay_init+0x34>)
     dd4:	0028      	movs	r0, r5
     dd6:	47a0      	blx	r4
     dd8:	4b06      	ldr	r3, [pc, #24]	; (df4 <delay_init+0x38>)
     dda:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     ddc:	2205      	movs	r2, #5
     dde:	4b06      	ldr	r3, [pc, #24]	; (df8 <delay_init+0x3c>)
     de0:	601a      	str	r2, [r3, #0]
}
     de2:	bd70      	pop	{r4, r5, r6, pc}
     de4:	0000266d 	.word	0x0000266d
     de8:	00007f7d 	.word	0x00007f7d
     dec:	20000000 	.word	0x20000000
     df0:	000f4240 	.word	0x000f4240
     df4:	20000004 	.word	0x20000004
     df8:	e000e010 	.word	0xe000e010

00000dfc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     dfc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     dfe:	4b08      	ldr	r3, [pc, #32]	; (e20 <delay_cycles_us+0x24>)
     e00:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     e02:	4a08      	ldr	r2, [pc, #32]	; (e24 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     e04:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e06:	2180      	movs	r1, #128	; 0x80
     e08:	0249      	lsls	r1, r1, #9
	while (n--) {
     e0a:	3801      	subs	r0, #1
     e0c:	d307      	bcc.n	e1e <delay_cycles_us+0x22>
	if (n > 0) {
     e0e:	2c00      	cmp	r4, #0
     e10:	d0fb      	beq.n	e0a <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     e12:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e14:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e16:	6813      	ldr	r3, [r2, #0]
     e18:	420b      	tst	r3, r1
     e1a:	d0fc      	beq.n	e16 <delay_cycles_us+0x1a>
     e1c:	e7f5      	b.n	e0a <delay_cycles_us+0xe>
	}
}
     e1e:	bd30      	pop	{r4, r5, pc}
     e20:	20000004 	.word	0x20000004
     e24:	e000e010 	.word	0xe000e010

00000e28 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e28:	4b0c      	ldr	r3, [pc, #48]	; (e5c <cpu_irq_enter_critical+0x34>)
     e2a:	681b      	ldr	r3, [r3, #0]
     e2c:	2b00      	cmp	r3, #0
     e2e:	d106      	bne.n	e3e <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e30:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e34:	2b00      	cmp	r3, #0
     e36:	d007      	beq.n	e48 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e38:	2200      	movs	r2, #0
     e3a:	4b09      	ldr	r3, [pc, #36]	; (e60 <cpu_irq_enter_critical+0x38>)
     e3c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e3e:	4a07      	ldr	r2, [pc, #28]	; (e5c <cpu_irq_enter_critical+0x34>)
     e40:	6813      	ldr	r3, [r2, #0]
     e42:	3301      	adds	r3, #1
     e44:	6013      	str	r3, [r2, #0]
}
     e46:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     e48:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     e4a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e4e:	2200      	movs	r2, #0
     e50:	4b04      	ldr	r3, [pc, #16]	; (e64 <cpu_irq_enter_critical+0x3c>)
     e52:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e54:	3201      	adds	r2, #1
     e56:	4b02      	ldr	r3, [pc, #8]	; (e60 <cpu_irq_enter_critical+0x38>)
     e58:	701a      	strb	r2, [r3, #0]
     e5a:	e7f0      	b.n	e3e <cpu_irq_enter_critical+0x16>
     e5c:	2000023c 	.word	0x2000023c
     e60:	20000240 	.word	0x20000240
     e64:	20000008 	.word	0x20000008

00000e68 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e68:	4b08      	ldr	r3, [pc, #32]	; (e8c <cpu_irq_leave_critical+0x24>)
     e6a:	681a      	ldr	r2, [r3, #0]
     e6c:	3a01      	subs	r2, #1
     e6e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e70:	681b      	ldr	r3, [r3, #0]
     e72:	2b00      	cmp	r3, #0
     e74:	d109      	bne.n	e8a <cpu_irq_leave_critical+0x22>
     e76:	4b06      	ldr	r3, [pc, #24]	; (e90 <cpu_irq_leave_critical+0x28>)
     e78:	781b      	ldrb	r3, [r3, #0]
     e7a:	2b00      	cmp	r3, #0
     e7c:	d005      	beq.n	e8a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     e7e:	2201      	movs	r2, #1
     e80:	4b04      	ldr	r3, [pc, #16]	; (e94 <cpu_irq_leave_critical+0x2c>)
     e82:	701a      	strb	r2, [r3, #0]
     e84:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e88:	b662      	cpsie	i
	}
}
     e8a:	4770      	bx	lr
     e8c:	2000023c 	.word	0x2000023c
     e90:	20000240 	.word	0x20000240
     e94:	20000008 	.word	0x20000008

00000e98 <system_board_init>:




void system_board_init(void)
{
     e98:	b5f0      	push	{r4, r5, r6, r7, lr}
     e9a:	46c6      	mov	lr, r8
     e9c:	b500      	push	{lr}
     e9e:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ea0:	ac01      	add	r4, sp, #4
     ea2:	2601      	movs	r6, #1
     ea4:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     ea6:	2700      	movs	r7, #0
     ea8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     eaa:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     eac:	0021      	movs	r1, r4
     eae:	2013      	movs	r0, #19
     eb0:	4d27      	ldr	r5, [pc, #156]	; (f50 <system_board_init+0xb8>)
     eb2:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     eb4:	4b27      	ldr	r3, [pc, #156]	; (f54 <system_board_init+0xbc>)
     eb6:	4698      	mov	r8, r3
     eb8:	2380      	movs	r3, #128	; 0x80
     eba:	031b      	lsls	r3, r3, #12
     ebc:	4642      	mov	r2, r8
     ebe:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     ec0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     ec2:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     ec4:	0021      	movs	r1, r4
     ec6:	201c      	movs	r0, #28
     ec8:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     eca:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     ecc:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     ece:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     ed0:	0021      	movs	r1, r4
     ed2:	2052      	movs	r0, #82	; 0x52
     ed4:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     ed6:	0021      	movs	r1, r4
     ed8:	203e      	movs	r0, #62	; 0x3e
     eda:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     edc:	0021      	movs	r1, r4
     ede:	203f      	movs	r0, #63	; 0x3f
     ee0:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     ee2:	0021      	movs	r1, r4
     ee4:	202f      	movs	r0, #47	; 0x2f
     ee6:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     ee8:	0021      	movs	r1, r4
     eea:	2014      	movs	r0, #20
     eec:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     eee:	2280      	movs	r2, #128	; 0x80
     ef0:	02d2      	lsls	r2, r2, #11
     ef2:	4b19      	ldr	r3, [pc, #100]	; (f58 <system_board_init+0xc0>)
     ef4:	619a      	str	r2, [r3, #24]
     ef6:	4b19      	ldr	r3, [pc, #100]	; (f5c <system_board_init+0xc4>)
     ef8:	2280      	movs	r2, #128	; 0x80
     efa:	05d2      	lsls	r2, r2, #23
     efc:	619a      	str	r2, [r3, #24]
     efe:	2280      	movs	r2, #128	; 0x80
     f00:	0612      	lsls	r2, r2, #24
     f02:	619a      	str	r2, [r3, #24]
     f04:	2280      	movs	r2, #128	; 0x80
     f06:	0212      	lsls	r2, r2, #8
     f08:	619a      	str	r2, [r3, #24]
     f0a:	2380      	movs	r3, #128	; 0x80
     f0c:	035b      	lsls	r3, r3, #13
     f0e:	4642      	mov	r2, r8
     f10:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     f12:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     f14:	0021      	movs	r1, r4
     f16:	2053      	movs	r0, #83	; 0x53
     f18:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     f1a:	4a11      	ldr	r2, [pc, #68]	; (f60 <system_board_init+0xc8>)
     f1c:	6a11      	ldr	r1, [r2, #32]
     f1e:	2380      	movs	r3, #128	; 0x80
     f20:	039b      	lsls	r3, r3, #14
     f22:	430b      	orrs	r3, r1
     f24:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     f26:	2204      	movs	r2, #4
     f28:	4b0e      	ldr	r3, [pc, #56]	; (f64 <system_board_init+0xcc>)
     f2a:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     f2c:	466b      	mov	r3, sp
     f2e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     f30:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     f32:	2305      	movs	r3, #5
     f34:	466a      	mov	r2, sp
     f36:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     f38:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     f3a:	4669      	mov	r1, sp
     f3c:	2009      	movs	r0, #9
     f3e:	4c0a      	ldr	r4, [pc, #40]	; (f68 <system_board_init+0xd0>)
     f40:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     f42:	4669      	mov	r1, sp
     f44:	200c      	movs	r0, #12
     f46:	47a0      	blx	r4
#endif

}
     f48:	b002      	add	sp, #8
     f4a:	bc04      	pop	{r2}
     f4c:	4690      	mov	r8, r2
     f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f50:	0000113d 	.word	0x0000113d
     f54:	41004400 	.word	0x41004400
     f58:	41004500 	.word	0x41004500
     f5c:	41004480 	.word	0x41004480
     f60:	40000400 	.word	0x40000400
     f64:	42005400 	.word	0x42005400
     f68:	0000287d 	.word	0x0000287d

00000f6c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f6c:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     f6e:	2a00      	cmp	r2, #0
     f70:	d001      	beq.n	f76 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     f72:	0018      	movs	r0, r3
     f74:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     f76:	008b      	lsls	r3, r1, #2
     f78:	4a06      	ldr	r2, [pc, #24]	; (f94 <extint_register_callback+0x28>)
     f7a:	589b      	ldr	r3, [r3, r2]
     f7c:	2b00      	cmp	r3, #0
     f7e:	d003      	beq.n	f88 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     f80:	4283      	cmp	r3, r0
     f82:	d005      	beq.n	f90 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     f84:	231d      	movs	r3, #29
     f86:	e7f4      	b.n	f72 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     f88:	0089      	lsls	r1, r1, #2
     f8a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     f8c:	2300      	movs	r3, #0
     f8e:	e7f0      	b.n	f72 <extint_register_callback+0x6>
		return STATUS_OK;
     f90:	2300      	movs	r3, #0
     f92:	e7ee      	b.n	f72 <extint_register_callback+0x6>
     f94:	2000223c 	.word	0x2000223c

00000f98 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f98:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f9a:	2900      	cmp	r1, #0
     f9c:	d001      	beq.n	fa2 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     f9e:	0018      	movs	r0, r3
     fa0:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     fa2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     fa4:	281f      	cmp	r0, #31
     fa6:	d800      	bhi.n	faa <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     fa8:	4a02      	ldr	r2, [pc, #8]	; (fb4 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     faa:	2301      	movs	r3, #1
     fac:	4083      	lsls	r3, r0
     fae:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     fb0:	2300      	movs	r3, #0
     fb2:	e7f4      	b.n	f9e <extint_chan_enable_callback+0x6>
     fb4:	40001800 	.word	0x40001800

00000fb8 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     fb8:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     fba:	2900      	cmp	r1, #0
     fbc:	d001      	beq.n	fc2 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     fbe:	0018      	movs	r0, r3
     fc0:	4770      	bx	lr
		return NULL;
     fc2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     fc4:	281f      	cmp	r0, #31
     fc6:	d800      	bhi.n	fca <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     fc8:	4a02      	ldr	r2, [pc, #8]	; (fd4 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     fca:	2301      	movs	r3, #1
     fcc:	4083      	lsls	r3, r0
     fce:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     fd0:	2300      	movs	r3, #0
     fd2:	e7f4      	b.n	fbe <extint_chan_disable_callback+0x6>
     fd4:	40001800 	.word	0x40001800

00000fd8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     fd8:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fda:	2200      	movs	r2, #0
     fdc:	4b10      	ldr	r3, [pc, #64]	; (1020 <EIC_Handler+0x48>)
     fde:	701a      	strb	r2, [r3, #0]
     fe0:	2300      	movs	r3, #0
     fe2:	4910      	ldr	r1, [pc, #64]	; (1024 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     fe4:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     fe6:	4e10      	ldr	r6, [pc, #64]	; (1028 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     fe8:	4c0d      	ldr	r4, [pc, #52]	; (1020 <EIC_Handler+0x48>)
     fea:	e00a      	b.n	1002 <EIC_Handler+0x2a>
		return eics[eic_index];
     fec:	490d      	ldr	r1, [pc, #52]	; (1024 <EIC_Handler+0x4c>)
     fee:	e008      	b.n	1002 <EIC_Handler+0x2a>
     ff0:	7823      	ldrb	r3, [r4, #0]
     ff2:	3301      	adds	r3, #1
     ff4:	b2db      	uxtb	r3, r3
     ff6:	7023      	strb	r3, [r4, #0]
     ff8:	2b0f      	cmp	r3, #15
     ffa:	d810      	bhi.n	101e <EIC_Handler+0x46>
		return NULL;
     ffc:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     ffe:	2b1f      	cmp	r3, #31
    1000:	d9f4      	bls.n	fec <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    1002:	0028      	movs	r0, r5
    1004:	4018      	ands	r0, r3
    1006:	2201      	movs	r2, #1
    1008:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    100a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    100c:	4210      	tst	r0, r2
    100e:	d0ef      	beq.n	ff0 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    1010:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1012:	009b      	lsls	r3, r3, #2
    1014:	599b      	ldr	r3, [r3, r6]
    1016:	2b00      	cmp	r3, #0
    1018:	d0ea      	beq.n	ff0 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    101a:	4798      	blx	r3
    101c:	e7e8      	b.n	ff0 <EIC_Handler+0x18>
			}
		}
	}
}
    101e:	bd70      	pop	{r4, r5, r6, pc}
    1020:	20002238 	.word	0x20002238
    1024:	40001800 	.word	0x40001800
    1028:	2000223c 	.word	0x2000223c

0000102c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    102c:	4a04      	ldr	r2, [pc, #16]	; (1040 <_extint_enable+0x14>)
    102e:	7813      	ldrb	r3, [r2, #0]
    1030:	2102      	movs	r1, #2
    1032:	430b      	orrs	r3, r1
    1034:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    1036:	7853      	ldrb	r3, [r2, #1]
    1038:	b25b      	sxtb	r3, r3
    103a:	2b00      	cmp	r3, #0
    103c:	dbfb      	blt.n	1036 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    103e:	4770      	bx	lr
    1040:	40001800 	.word	0x40001800

00001044 <_system_extint_init>:
{
    1044:	b500      	push	{lr}
    1046:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1048:	4a12      	ldr	r2, [pc, #72]	; (1094 <_system_extint_init+0x50>)
    104a:	6993      	ldr	r3, [r2, #24]
    104c:	2140      	movs	r1, #64	; 0x40
    104e:	430b      	orrs	r3, r1
    1050:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    1052:	a901      	add	r1, sp, #4
    1054:	2300      	movs	r3, #0
    1056:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1058:	2005      	movs	r0, #5
    105a:	4b0f      	ldr	r3, [pc, #60]	; (1098 <_system_extint_init+0x54>)
    105c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    105e:	2005      	movs	r0, #5
    1060:	4b0e      	ldr	r3, [pc, #56]	; (109c <_system_extint_init+0x58>)
    1062:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    1064:	4a0e      	ldr	r2, [pc, #56]	; (10a0 <_system_extint_init+0x5c>)
    1066:	7813      	ldrb	r3, [r2, #0]
    1068:	2101      	movs	r1, #1
    106a:	430b      	orrs	r3, r1
    106c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    106e:	7853      	ldrb	r3, [r2, #1]
    1070:	b25b      	sxtb	r3, r3
    1072:	2b00      	cmp	r3, #0
    1074:	dbfb      	blt.n	106e <_system_extint_init+0x2a>
    1076:	4b0b      	ldr	r3, [pc, #44]	; (10a4 <_system_extint_init+0x60>)
    1078:	0019      	movs	r1, r3
    107a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    107c:	2200      	movs	r2, #0
    107e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    1080:	4299      	cmp	r1, r3
    1082:	d1fc      	bne.n	107e <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1084:	2210      	movs	r2, #16
    1086:	4b08      	ldr	r3, [pc, #32]	; (10a8 <_system_extint_init+0x64>)
    1088:	601a      	str	r2, [r3, #0]
	_extint_enable();
    108a:	4b08      	ldr	r3, [pc, #32]	; (10ac <_system_extint_init+0x68>)
    108c:	4798      	blx	r3
}
    108e:	b003      	add	sp, #12
    1090:	bd00      	pop	{pc}
    1092:	46c0      	nop			; (mov r8, r8)
    1094:	40000400 	.word	0x40000400
    1098:	00002785 	.word	0x00002785
    109c:	000026f9 	.word	0x000026f9
    10a0:	40001800 	.word	0x40001800
    10a4:	2000223c 	.word	0x2000223c
    10a8:	e000e100 	.word	0xe000e100
    10ac:	0000102d 	.word	0x0000102d

000010b0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    10b0:	2300      	movs	r3, #0
    10b2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    10b4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    10b6:	2201      	movs	r2, #1
    10b8:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    10ba:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    10bc:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    10be:	3302      	adds	r3, #2
    10c0:	72c3      	strb	r3, [r0, #11]
}
    10c2:	4770      	bx	lr

000010c4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    10c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10c6:	b083      	sub	sp, #12
    10c8:	0005      	movs	r5, r0
    10ca:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    10cc:	a901      	add	r1, sp, #4
    10ce:	2300      	movs	r3, #0
    10d0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    10d2:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    10d4:	7923      	ldrb	r3, [r4, #4]
    10d6:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    10d8:	7a23      	ldrb	r3, [r4, #8]
    10da:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    10dc:	7820      	ldrb	r0, [r4, #0]
    10de:	4b15      	ldr	r3, [pc, #84]	; (1134 <extint_chan_set_config+0x70>)
    10e0:	4798      	blx	r3
		return NULL;
    10e2:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    10e4:	2d1f      	cmp	r5, #31
    10e6:	d800      	bhi.n	10ea <extint_chan_set_config+0x26>
		return eics[eic_index];
    10e8:	4813      	ldr	r0, [pc, #76]	; (1138 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    10ea:	2207      	movs	r2, #7
    10ec:	402a      	ands	r2, r5
    10ee:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    10f0:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    10f2:	7aa3      	ldrb	r3, [r4, #10]
    10f4:	2b00      	cmp	r3, #0
    10f6:	d001      	beq.n	10fc <extint_chan_set_config+0x38>
    10f8:	2308      	movs	r3, #8
    10fa:	431f      	orrs	r7, r3
    10fc:	08eb      	lsrs	r3, r5, #3
    10fe:	009b      	lsls	r3, r3, #2
    1100:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1102:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1104:	260f      	movs	r6, #15
    1106:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1108:	43b1      	bics	r1, r6
			(new_config << config_pos);
    110a:	4097      	lsls	r7, r2
    110c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    110e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    1110:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    1112:	7a63      	ldrb	r3, [r4, #9]
    1114:	2b00      	cmp	r3, #0
    1116:	d106      	bne.n	1126 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1118:	6943      	ldr	r3, [r0, #20]
    111a:	2201      	movs	r2, #1
    111c:	40aa      	lsls	r2, r5
    111e:	4393      	bics	r3, r2
    1120:	6143      	str	r3, [r0, #20]
	}
}
    1122:	b003      	add	sp, #12
    1124:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    1126:	6942      	ldr	r2, [r0, #20]
    1128:	2301      	movs	r3, #1
    112a:	40ab      	lsls	r3, r5
    112c:	4313      	orrs	r3, r2
    112e:	6143      	str	r3, [r0, #20]
    1130:	e7f7      	b.n	1122 <extint_chan_set_config+0x5e>
    1132:	46c0      	nop			; (mov r8, r8)
    1134:	0000287d 	.word	0x0000287d
    1138:	40001800 	.word	0x40001800

0000113c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    113c:	b500      	push	{lr}
    113e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1140:	ab01      	add	r3, sp, #4
    1142:	2280      	movs	r2, #128	; 0x80
    1144:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1146:	780a      	ldrb	r2, [r1, #0]
    1148:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    114a:	784a      	ldrb	r2, [r1, #1]
    114c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    114e:	788a      	ldrb	r2, [r1, #2]
    1150:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1152:	0019      	movs	r1, r3
    1154:	4b01      	ldr	r3, [pc, #4]	; (115c <port_pin_set_config+0x20>)
    1156:	4798      	blx	r3
}
    1158:	b003      	add	sp, #12
    115a:	bd00      	pop	{pc}
    115c:	0000287d 	.word	0x0000287d

00001160 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1160:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1162:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1164:	2340      	movs	r3, #64	; 0x40
    1166:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1168:	4281      	cmp	r1, r0
    116a:	d202      	bcs.n	1172 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    116c:	0018      	movs	r0, r3
    116e:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1170:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1172:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1174:	1c63      	adds	r3, r4, #1
    1176:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1178:	4288      	cmp	r0, r1
    117a:	d9f9      	bls.n	1170 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    117c:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    117e:	2cff      	cmp	r4, #255	; 0xff
    1180:	d8f4      	bhi.n	116c <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1182:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1184:	2300      	movs	r3, #0
    1186:	e7f1      	b.n	116c <_sercom_get_sync_baud_val+0xc>

00001188 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1188:	b5f0      	push	{r4, r5, r6, r7, lr}
    118a:	46de      	mov	lr, fp
    118c:	4657      	mov	r7, sl
    118e:	464e      	mov	r6, r9
    1190:	4645      	mov	r5, r8
    1192:	b5e0      	push	{r5, r6, r7, lr}
    1194:	b089      	sub	sp, #36	; 0x24
    1196:	000c      	movs	r4, r1
    1198:	9205      	str	r2, [sp, #20]
    119a:	aa12      	add	r2, sp, #72	; 0x48
    119c:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    119e:	0005      	movs	r5, r0
    11a0:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11a2:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    11a4:	42a5      	cmp	r5, r4
    11a6:	d907      	bls.n	11b8 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    11a8:	0010      	movs	r0, r2
    11aa:	b009      	add	sp, #36	; 0x24
    11ac:	bc3c      	pop	{r2, r3, r4, r5}
    11ae:	4690      	mov	r8, r2
    11b0:	4699      	mov	r9, r3
    11b2:	46a2      	mov	sl, r4
    11b4:	46ab      	mov	fp, r5
    11b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    11b8:	2b00      	cmp	r3, #0
    11ba:	d155      	bne.n	1268 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    11bc:	0002      	movs	r2, r0
    11be:	0008      	movs	r0, r1
    11c0:	2100      	movs	r1, #0
    11c2:	4d63      	ldr	r5, [pc, #396]	; (1350 <_sercom_get_async_baud_val+0x1c8>)
    11c4:	47a8      	blx	r5
    11c6:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    11c8:	0026      	movs	r6, r4
    11ca:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    11cc:	2300      	movs	r3, #0
    11ce:	2400      	movs	r4, #0
    11d0:	9300      	str	r3, [sp, #0]
    11d2:	9401      	str	r4, [sp, #4]
    11d4:	2200      	movs	r2, #0
    11d6:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    11d8:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    11da:	2120      	movs	r1, #32
    11dc:	468c      	mov	ip, r1
    11de:	391f      	subs	r1, #31
    11e0:	9602      	str	r6, [sp, #8]
    11e2:	9703      	str	r7, [sp, #12]
    11e4:	e014      	b.n	1210 <_sercom_get_async_baud_val+0x88>
    11e6:	4664      	mov	r4, ip
    11e8:	1a24      	subs	r4, r4, r0
    11ea:	000d      	movs	r5, r1
    11ec:	40e5      	lsrs	r5, r4
    11ee:	46a8      	mov	r8, r5
    11f0:	e015      	b.n	121e <_sercom_get_async_baud_val+0x96>
			r = r - d;
    11f2:	9c02      	ldr	r4, [sp, #8]
    11f4:	9d03      	ldr	r5, [sp, #12]
    11f6:	1b12      	subs	r2, r2, r4
    11f8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    11fa:	464d      	mov	r5, r9
    11fc:	9e00      	ldr	r6, [sp, #0]
    11fe:	9f01      	ldr	r7, [sp, #4]
    1200:	4335      	orrs	r5, r6
    1202:	003c      	movs	r4, r7
    1204:	4646      	mov	r6, r8
    1206:	4334      	orrs	r4, r6
    1208:	9500      	str	r5, [sp, #0]
    120a:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    120c:	3801      	subs	r0, #1
    120e:	d31d      	bcc.n	124c <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    1210:	2420      	movs	r4, #32
    1212:	4264      	negs	r4, r4
    1214:	1904      	adds	r4, r0, r4
    1216:	d4e6      	bmi.n	11e6 <_sercom_get_async_baud_val+0x5e>
    1218:	000d      	movs	r5, r1
    121a:	40a5      	lsls	r5, r4
    121c:	46a8      	mov	r8, r5
    121e:	000c      	movs	r4, r1
    1220:	4084      	lsls	r4, r0
    1222:	46a1      	mov	r9, r4
		r = r << 1;
    1224:	1892      	adds	r2, r2, r2
    1226:	415b      	adcs	r3, r3
    1228:	0014      	movs	r4, r2
    122a:	001d      	movs	r5, r3
		if (n & bit_shift) {
    122c:	4646      	mov	r6, r8
    122e:	465f      	mov	r7, fp
    1230:	423e      	tst	r6, r7
    1232:	d003      	beq.n	123c <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    1234:	000e      	movs	r6, r1
    1236:	4326      	orrs	r6, r4
    1238:	0032      	movs	r2, r6
    123a:	002b      	movs	r3, r5
		if (r >= d) {
    123c:	9c02      	ldr	r4, [sp, #8]
    123e:	9d03      	ldr	r5, [sp, #12]
    1240:	429d      	cmp	r5, r3
    1242:	d8e3      	bhi.n	120c <_sercom_get_async_baud_val+0x84>
    1244:	d1d5      	bne.n	11f2 <_sercom_get_async_baud_val+0x6a>
    1246:	4294      	cmp	r4, r2
    1248:	d8e0      	bhi.n	120c <_sercom_get_async_baud_val+0x84>
    124a:	e7d2      	b.n	11f2 <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    124c:	2200      	movs	r2, #0
    124e:	2301      	movs	r3, #1
    1250:	9800      	ldr	r0, [sp, #0]
    1252:	9901      	ldr	r1, [sp, #4]
    1254:	1a12      	subs	r2, r2, r0
    1256:	418b      	sbcs	r3, r1
    1258:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    125a:	0c13      	lsrs	r3, r2, #16
    125c:	040a      	lsls	r2, r1, #16
    125e:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1260:	9b05      	ldr	r3, [sp, #20]
    1262:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1264:	2200      	movs	r2, #0
    1266:	e79f      	b.n	11a8 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    1268:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    126a:	2b01      	cmp	r3, #1
    126c:	d1f8      	bne.n	1260 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    126e:	0f63      	lsrs	r3, r4, #29
    1270:	9304      	str	r3, [sp, #16]
    1272:	00e3      	lsls	r3, r4, #3
    1274:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1276:	000a      	movs	r2, r1
    1278:	2300      	movs	r3, #0
    127a:	2100      	movs	r1, #0
    127c:	4c34      	ldr	r4, [pc, #208]	; (1350 <_sercom_get_async_baud_val+0x1c8>)
    127e:	47a0      	blx	r4
    1280:	0004      	movs	r4, r0
    1282:	000d      	movs	r5, r1
    1284:	2300      	movs	r3, #0
    1286:	469c      	mov	ip, r3
    1288:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    128a:	3320      	adds	r3, #32
    128c:	469b      	mov	fp, r3
    128e:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    1290:	4663      	mov	r3, ip
    1292:	9307      	str	r3, [sp, #28]
    1294:	e048      	b.n	1328 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    1296:	4659      	mov	r1, fp
    1298:	1bc9      	subs	r1, r1, r7
    129a:	0030      	movs	r0, r6
    129c:	40c8      	lsrs	r0, r1
    129e:	4682      	mov	sl, r0
    12a0:	e010      	b.n	12c4 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    12a2:	9800      	ldr	r0, [sp, #0]
    12a4:	9901      	ldr	r1, [sp, #4]
    12a6:	1a12      	subs	r2, r2, r0
    12a8:	418b      	sbcs	r3, r1
			q |= bit_shift;
    12aa:	9902      	ldr	r1, [sp, #8]
    12ac:	4648      	mov	r0, r9
    12ae:	4301      	orrs	r1, r0
    12b0:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    12b2:	3f01      	subs	r7, #1
    12b4:	d325      	bcc.n	1302 <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    12b6:	2120      	movs	r1, #32
    12b8:	4249      	negs	r1, r1
    12ba:	1879      	adds	r1, r7, r1
    12bc:	d4eb      	bmi.n	1296 <_sercom_get_async_baud_val+0x10e>
    12be:	0030      	movs	r0, r6
    12c0:	4088      	lsls	r0, r1
    12c2:	4682      	mov	sl, r0
    12c4:	0031      	movs	r1, r6
    12c6:	40b9      	lsls	r1, r7
    12c8:	4689      	mov	r9, r1
		r = r << 1;
    12ca:	1892      	adds	r2, r2, r2
    12cc:	415b      	adcs	r3, r3
    12ce:	0010      	movs	r0, r2
    12d0:	0019      	movs	r1, r3
		if (n & bit_shift) {
    12d2:	4644      	mov	r4, r8
    12d4:	464d      	mov	r5, r9
    12d6:	402c      	ands	r4, r5
    12d8:	46a4      	mov	ip, r4
    12da:	4654      	mov	r4, sl
    12dc:	9d04      	ldr	r5, [sp, #16]
    12de:	402c      	ands	r4, r5
    12e0:	46a2      	mov	sl, r4
    12e2:	4664      	mov	r4, ip
    12e4:	4655      	mov	r5, sl
    12e6:	432c      	orrs	r4, r5
    12e8:	d003      	beq.n	12f2 <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    12ea:	0034      	movs	r4, r6
    12ec:	4304      	orrs	r4, r0
    12ee:	0022      	movs	r2, r4
    12f0:	000b      	movs	r3, r1
		if (r >= d) {
    12f2:	9800      	ldr	r0, [sp, #0]
    12f4:	9901      	ldr	r1, [sp, #4]
    12f6:	4299      	cmp	r1, r3
    12f8:	d8db      	bhi.n	12b2 <_sercom_get_async_baud_val+0x12a>
    12fa:	d1d2      	bne.n	12a2 <_sercom_get_async_baud_val+0x11a>
    12fc:	4290      	cmp	r0, r2
    12fe:	d8d8      	bhi.n	12b2 <_sercom_get_async_baud_val+0x12a>
    1300:	e7cf      	b.n	12a2 <_sercom_get_async_baud_val+0x11a>
    1302:	9c00      	ldr	r4, [sp, #0]
    1304:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1306:	9902      	ldr	r1, [sp, #8]
    1308:	9a07      	ldr	r2, [sp, #28]
    130a:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    130c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    130e:	4911      	ldr	r1, [pc, #68]	; (1354 <_sercom_get_async_baud_val+0x1cc>)
    1310:	428b      	cmp	r3, r1
    1312:	d914      	bls.n	133e <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1314:	9b06      	ldr	r3, [sp, #24]
    1316:	3301      	adds	r3, #1
    1318:	b2db      	uxtb	r3, r3
    131a:	0019      	movs	r1, r3
    131c:	9306      	str	r3, [sp, #24]
    131e:	0013      	movs	r3, r2
    1320:	3301      	adds	r3, #1
    1322:	9307      	str	r3, [sp, #28]
    1324:	2908      	cmp	r1, #8
    1326:	d008      	beq.n	133a <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1328:	2300      	movs	r3, #0
    132a:	9302      	str	r3, [sp, #8]
    132c:	2200      	movs	r2, #0
    132e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1330:	213f      	movs	r1, #63	; 0x3f
    1332:	9400      	str	r4, [sp, #0]
    1334:	9501      	str	r5, [sp, #4]
    1336:	000f      	movs	r7, r1
    1338:	e7bd      	b.n	12b6 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    133a:	2240      	movs	r2, #64	; 0x40
    133c:	e734      	b.n	11a8 <_sercom_get_async_baud_val+0x20>
    133e:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    1340:	9906      	ldr	r1, [sp, #24]
    1342:	2908      	cmp	r1, #8
    1344:	d100      	bne.n	1348 <_sercom_get_async_baud_val+0x1c0>
    1346:	e72f      	b.n	11a8 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1348:	034a      	lsls	r2, r1, #13
    134a:	431a      	orrs	r2, r3
    134c:	e788      	b.n	1260 <_sercom_get_async_baud_val+0xd8>
    134e:	46c0      	nop			; (mov r8, r8)
    1350:	00008359 	.word	0x00008359
    1354:	00001fff 	.word	0x00001fff

00001358 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1358:	b510      	push	{r4, lr}
    135a:	b082      	sub	sp, #8
    135c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    135e:	4b0e      	ldr	r3, [pc, #56]	; (1398 <sercom_set_gclk_generator+0x40>)
    1360:	781b      	ldrb	r3, [r3, #0]
    1362:	2b00      	cmp	r3, #0
    1364:	d007      	beq.n	1376 <sercom_set_gclk_generator+0x1e>
    1366:	2900      	cmp	r1, #0
    1368:	d105      	bne.n	1376 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    136a:	4b0b      	ldr	r3, [pc, #44]	; (1398 <sercom_set_gclk_generator+0x40>)
    136c:	785b      	ldrb	r3, [r3, #1]
    136e:	4283      	cmp	r3, r0
    1370:	d010      	beq.n	1394 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1372:	201d      	movs	r0, #29
    1374:	e00c      	b.n	1390 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1376:	a901      	add	r1, sp, #4
    1378:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    137a:	2013      	movs	r0, #19
    137c:	4b07      	ldr	r3, [pc, #28]	; (139c <sercom_set_gclk_generator+0x44>)
    137e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1380:	2013      	movs	r0, #19
    1382:	4b07      	ldr	r3, [pc, #28]	; (13a0 <sercom_set_gclk_generator+0x48>)
    1384:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1386:	4b04      	ldr	r3, [pc, #16]	; (1398 <sercom_set_gclk_generator+0x40>)
    1388:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    138a:	2201      	movs	r2, #1
    138c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    138e:	2000      	movs	r0, #0
}
    1390:	b002      	add	sp, #8
    1392:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1394:	2000      	movs	r0, #0
    1396:	e7fb      	b.n	1390 <sercom_set_gclk_generator+0x38>
    1398:	20000244 	.word	0x20000244
    139c:	00002785 	.word	0x00002785
    13a0:	000026f9 	.word	0x000026f9

000013a4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    13a4:	4b40      	ldr	r3, [pc, #256]	; (14a8 <_sercom_get_default_pad+0x104>)
    13a6:	4298      	cmp	r0, r3
    13a8:	d031      	beq.n	140e <_sercom_get_default_pad+0x6a>
    13aa:	d90a      	bls.n	13c2 <_sercom_get_default_pad+0x1e>
    13ac:	4b3f      	ldr	r3, [pc, #252]	; (14ac <_sercom_get_default_pad+0x108>)
    13ae:	4298      	cmp	r0, r3
    13b0:	d04d      	beq.n	144e <_sercom_get_default_pad+0xaa>
    13b2:	4b3f      	ldr	r3, [pc, #252]	; (14b0 <_sercom_get_default_pad+0x10c>)
    13b4:	4298      	cmp	r0, r3
    13b6:	d05a      	beq.n	146e <_sercom_get_default_pad+0xca>
    13b8:	4b3e      	ldr	r3, [pc, #248]	; (14b4 <_sercom_get_default_pad+0x110>)
    13ba:	4298      	cmp	r0, r3
    13bc:	d037      	beq.n	142e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    13be:	2000      	movs	r0, #0
}
    13c0:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    13c2:	4b3d      	ldr	r3, [pc, #244]	; (14b8 <_sercom_get_default_pad+0x114>)
    13c4:	4298      	cmp	r0, r3
    13c6:	d00c      	beq.n	13e2 <_sercom_get_default_pad+0x3e>
    13c8:	4b3c      	ldr	r3, [pc, #240]	; (14bc <_sercom_get_default_pad+0x118>)
    13ca:	4298      	cmp	r0, r3
    13cc:	d1f7      	bne.n	13be <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13ce:	2901      	cmp	r1, #1
    13d0:	d017      	beq.n	1402 <_sercom_get_default_pad+0x5e>
    13d2:	2900      	cmp	r1, #0
    13d4:	d05d      	beq.n	1492 <_sercom_get_default_pad+0xee>
    13d6:	2902      	cmp	r1, #2
    13d8:	d015      	beq.n	1406 <_sercom_get_default_pad+0x62>
    13da:	2903      	cmp	r1, #3
    13dc:	d015      	beq.n	140a <_sercom_get_default_pad+0x66>
	return 0;
    13de:	2000      	movs	r0, #0
    13e0:	e7ee      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13e2:	2901      	cmp	r1, #1
    13e4:	d007      	beq.n	13f6 <_sercom_get_default_pad+0x52>
    13e6:	2900      	cmp	r1, #0
    13e8:	d051      	beq.n	148e <_sercom_get_default_pad+0xea>
    13ea:	2902      	cmp	r1, #2
    13ec:	d005      	beq.n	13fa <_sercom_get_default_pad+0x56>
    13ee:	2903      	cmp	r1, #3
    13f0:	d005      	beq.n	13fe <_sercom_get_default_pad+0x5a>
	return 0;
    13f2:	2000      	movs	r0, #0
    13f4:	e7e4      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13f6:	4832      	ldr	r0, [pc, #200]	; (14c0 <_sercom_get_default_pad+0x11c>)
    13f8:	e7e2      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    13fa:	4832      	ldr	r0, [pc, #200]	; (14c4 <_sercom_get_default_pad+0x120>)
    13fc:	e7e0      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    13fe:	4832      	ldr	r0, [pc, #200]	; (14c8 <_sercom_get_default_pad+0x124>)
    1400:	e7de      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1402:	4832      	ldr	r0, [pc, #200]	; (14cc <_sercom_get_default_pad+0x128>)
    1404:	e7dc      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1406:	4832      	ldr	r0, [pc, #200]	; (14d0 <_sercom_get_default_pad+0x12c>)
    1408:	e7da      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    140a:	4832      	ldr	r0, [pc, #200]	; (14d4 <_sercom_get_default_pad+0x130>)
    140c:	e7d8      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    140e:	2901      	cmp	r1, #1
    1410:	d007      	beq.n	1422 <_sercom_get_default_pad+0x7e>
    1412:	2900      	cmp	r1, #0
    1414:	d03f      	beq.n	1496 <_sercom_get_default_pad+0xf2>
    1416:	2902      	cmp	r1, #2
    1418:	d005      	beq.n	1426 <_sercom_get_default_pad+0x82>
    141a:	2903      	cmp	r1, #3
    141c:	d005      	beq.n	142a <_sercom_get_default_pad+0x86>
	return 0;
    141e:	2000      	movs	r0, #0
    1420:	e7ce      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1422:	482d      	ldr	r0, [pc, #180]	; (14d8 <_sercom_get_default_pad+0x134>)
    1424:	e7cc      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1426:	482d      	ldr	r0, [pc, #180]	; (14dc <_sercom_get_default_pad+0x138>)
    1428:	e7ca      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    142a:	482d      	ldr	r0, [pc, #180]	; (14e0 <_sercom_get_default_pad+0x13c>)
    142c:	e7c8      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    142e:	2901      	cmp	r1, #1
    1430:	d007      	beq.n	1442 <_sercom_get_default_pad+0x9e>
    1432:	2900      	cmp	r1, #0
    1434:	d031      	beq.n	149a <_sercom_get_default_pad+0xf6>
    1436:	2902      	cmp	r1, #2
    1438:	d005      	beq.n	1446 <_sercom_get_default_pad+0xa2>
    143a:	2903      	cmp	r1, #3
    143c:	d005      	beq.n	144a <_sercom_get_default_pad+0xa6>
	return 0;
    143e:	2000      	movs	r0, #0
    1440:	e7be      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1442:	4828      	ldr	r0, [pc, #160]	; (14e4 <_sercom_get_default_pad+0x140>)
    1444:	e7bc      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1446:	4828      	ldr	r0, [pc, #160]	; (14e8 <_sercom_get_default_pad+0x144>)
    1448:	e7ba      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    144a:	4828      	ldr	r0, [pc, #160]	; (14ec <_sercom_get_default_pad+0x148>)
    144c:	e7b8      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    144e:	2901      	cmp	r1, #1
    1450:	d007      	beq.n	1462 <_sercom_get_default_pad+0xbe>
    1452:	2900      	cmp	r1, #0
    1454:	d023      	beq.n	149e <_sercom_get_default_pad+0xfa>
    1456:	2902      	cmp	r1, #2
    1458:	d005      	beq.n	1466 <_sercom_get_default_pad+0xc2>
    145a:	2903      	cmp	r1, #3
    145c:	d005      	beq.n	146a <_sercom_get_default_pad+0xc6>
	return 0;
    145e:	2000      	movs	r0, #0
    1460:	e7ae      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1462:	4823      	ldr	r0, [pc, #140]	; (14f0 <_sercom_get_default_pad+0x14c>)
    1464:	e7ac      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1466:	4823      	ldr	r0, [pc, #140]	; (14f4 <_sercom_get_default_pad+0x150>)
    1468:	e7aa      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    146a:	4823      	ldr	r0, [pc, #140]	; (14f8 <_sercom_get_default_pad+0x154>)
    146c:	e7a8      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    146e:	2901      	cmp	r1, #1
    1470:	d007      	beq.n	1482 <_sercom_get_default_pad+0xde>
    1472:	2900      	cmp	r1, #0
    1474:	d015      	beq.n	14a2 <_sercom_get_default_pad+0xfe>
    1476:	2902      	cmp	r1, #2
    1478:	d005      	beq.n	1486 <_sercom_get_default_pad+0xe2>
    147a:	2903      	cmp	r1, #3
    147c:	d005      	beq.n	148a <_sercom_get_default_pad+0xe6>
	return 0;
    147e:	2000      	movs	r0, #0
    1480:	e79e      	b.n	13c0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1482:	481e      	ldr	r0, [pc, #120]	; (14fc <_sercom_get_default_pad+0x158>)
    1484:	e79c      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1486:	481e      	ldr	r0, [pc, #120]	; (1500 <_sercom_get_default_pad+0x15c>)
    1488:	e79a      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    148a:	481e      	ldr	r0, [pc, #120]	; (1504 <_sercom_get_default_pad+0x160>)
    148c:	e798      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    148e:	481e      	ldr	r0, [pc, #120]	; (1508 <_sercom_get_default_pad+0x164>)
    1490:	e796      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1492:	2003      	movs	r0, #3
    1494:	e794      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    1496:	481d      	ldr	r0, [pc, #116]	; (150c <_sercom_get_default_pad+0x168>)
    1498:	e792      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    149a:	481d      	ldr	r0, [pc, #116]	; (1510 <_sercom_get_default_pad+0x16c>)
    149c:	e790      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    149e:	481d      	ldr	r0, [pc, #116]	; (1514 <_sercom_get_default_pad+0x170>)
    14a0:	e78e      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    14a2:	481d      	ldr	r0, [pc, #116]	; (1518 <_sercom_get_default_pad+0x174>)
    14a4:	e78c      	b.n	13c0 <_sercom_get_default_pad+0x1c>
    14a6:	46c0      	nop			; (mov r8, r8)
    14a8:	42001000 	.word	0x42001000
    14ac:	42001800 	.word	0x42001800
    14b0:	42001c00 	.word	0x42001c00
    14b4:	42001400 	.word	0x42001400
    14b8:	42000800 	.word	0x42000800
    14bc:	42000c00 	.word	0x42000c00
    14c0:	00050003 	.word	0x00050003
    14c4:	00060003 	.word	0x00060003
    14c8:	00070003 	.word	0x00070003
    14cc:	00010003 	.word	0x00010003
    14d0:	001e0003 	.word	0x001e0003
    14d4:	001f0003 	.word	0x001f0003
    14d8:	000d0002 	.word	0x000d0002
    14dc:	000e0002 	.word	0x000e0002
    14e0:	000f0002 	.word	0x000f0002
    14e4:	00110003 	.word	0x00110003
    14e8:	00120003 	.word	0x00120003
    14ec:	00130003 	.word	0x00130003
    14f0:	003f0005 	.word	0x003f0005
    14f4:	003e0005 	.word	0x003e0005
    14f8:	00520005 	.word	0x00520005
    14fc:	00170003 	.word	0x00170003
    1500:	00180003 	.word	0x00180003
    1504:	00190003 	.word	0x00190003
    1508:	00040003 	.word	0x00040003
    150c:	000c0002 	.word	0x000c0002
    1510:	00100003 	.word	0x00100003
    1514:	00530005 	.word	0x00530005
    1518:	00160003 	.word	0x00160003

0000151c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    151c:	b530      	push	{r4, r5, lr}
    151e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1520:	4b0b      	ldr	r3, [pc, #44]	; (1550 <_sercom_get_sercom_inst_index+0x34>)
    1522:	466a      	mov	r2, sp
    1524:	cb32      	ldmia	r3!, {r1, r4, r5}
    1526:	c232      	stmia	r2!, {r1, r4, r5}
    1528:	cb32      	ldmia	r3!, {r1, r4, r5}
    152a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    152c:	9b00      	ldr	r3, [sp, #0]
    152e:	4283      	cmp	r3, r0
    1530:	d00b      	beq.n	154a <_sercom_get_sercom_inst_index+0x2e>
    1532:	2301      	movs	r3, #1
    1534:	009a      	lsls	r2, r3, #2
    1536:	4669      	mov	r1, sp
    1538:	5852      	ldr	r2, [r2, r1]
    153a:	4282      	cmp	r2, r0
    153c:	d006      	beq.n	154c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    153e:	3301      	adds	r3, #1
    1540:	2b06      	cmp	r3, #6
    1542:	d1f7      	bne.n	1534 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1544:	2000      	movs	r0, #0
}
    1546:	b007      	add	sp, #28
    1548:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    154a:	2300      	movs	r3, #0
			return i;
    154c:	b2d8      	uxtb	r0, r3
    154e:	e7fa      	b.n	1546 <_sercom_get_sercom_inst_index+0x2a>
    1550:	0000ac24 	.word	0x0000ac24

00001554 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1554:	4770      	bx	lr
	...

00001558 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1558:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    155a:	4b0a      	ldr	r3, [pc, #40]	; (1584 <_sercom_set_handler+0x2c>)
    155c:	781b      	ldrb	r3, [r3, #0]
    155e:	2b00      	cmp	r3, #0
    1560:	d10c      	bne.n	157c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1562:	4f09      	ldr	r7, [pc, #36]	; (1588 <_sercom_set_handler+0x30>)
    1564:	4e09      	ldr	r6, [pc, #36]	; (158c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1566:	4d0a      	ldr	r5, [pc, #40]	; (1590 <_sercom_set_handler+0x38>)
    1568:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    156a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    156c:	195a      	adds	r2, r3, r5
    156e:	6014      	str	r4, [r2, #0]
    1570:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1572:	2b18      	cmp	r3, #24
    1574:	d1f9      	bne.n	156a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1576:	2201      	movs	r2, #1
    1578:	4b02      	ldr	r3, [pc, #8]	; (1584 <_sercom_set_handler+0x2c>)
    157a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    157c:	0080      	lsls	r0, r0, #2
    157e:	4b02      	ldr	r3, [pc, #8]	; (1588 <_sercom_set_handler+0x30>)
    1580:	50c1      	str	r1, [r0, r3]
}
    1582:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1584:	20000246 	.word	0x20000246
    1588:	20000248 	.word	0x20000248
    158c:	00001555 	.word	0x00001555
    1590:	2000227c 	.word	0x2000227c

00001594 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1594:	b500      	push	{lr}
    1596:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1598:	2309      	movs	r3, #9
    159a:	466a      	mov	r2, sp
    159c:	7013      	strb	r3, [r2, #0]
    159e:	3301      	adds	r3, #1
    15a0:	7053      	strb	r3, [r2, #1]
    15a2:	3301      	adds	r3, #1
    15a4:	7093      	strb	r3, [r2, #2]
    15a6:	3301      	adds	r3, #1
    15a8:	70d3      	strb	r3, [r2, #3]
    15aa:	3301      	adds	r3, #1
    15ac:	7113      	strb	r3, [r2, #4]
    15ae:	3301      	adds	r3, #1
    15b0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    15b2:	4b03      	ldr	r3, [pc, #12]	; (15c0 <_sercom_get_interrupt_vector+0x2c>)
    15b4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    15b6:	466b      	mov	r3, sp
    15b8:	5618      	ldrsb	r0, [r3, r0]
}
    15ba:	b003      	add	sp, #12
    15bc:	bd00      	pop	{pc}
    15be:	46c0      	nop			; (mov r8, r8)
    15c0:	0000151d 	.word	0x0000151d

000015c4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    15c4:	b510      	push	{r4, lr}
    15c6:	4b02      	ldr	r3, [pc, #8]	; (15d0 <SERCOM0_Handler+0xc>)
    15c8:	681b      	ldr	r3, [r3, #0]
    15ca:	2000      	movs	r0, #0
    15cc:	4798      	blx	r3
    15ce:	bd10      	pop	{r4, pc}
    15d0:	20000248 	.word	0x20000248

000015d4 <SERCOM1_Handler>:
    15d4:	b510      	push	{r4, lr}
    15d6:	4b02      	ldr	r3, [pc, #8]	; (15e0 <SERCOM1_Handler+0xc>)
    15d8:	685b      	ldr	r3, [r3, #4]
    15da:	2001      	movs	r0, #1
    15dc:	4798      	blx	r3
    15de:	bd10      	pop	{r4, pc}
    15e0:	20000248 	.word	0x20000248

000015e4 <SERCOM2_Handler>:
    15e4:	b510      	push	{r4, lr}
    15e6:	4b02      	ldr	r3, [pc, #8]	; (15f0 <SERCOM2_Handler+0xc>)
    15e8:	689b      	ldr	r3, [r3, #8]
    15ea:	2002      	movs	r0, #2
    15ec:	4798      	blx	r3
    15ee:	bd10      	pop	{r4, pc}
    15f0:	20000248 	.word	0x20000248

000015f4 <SERCOM3_Handler>:
    15f4:	b510      	push	{r4, lr}
    15f6:	4b02      	ldr	r3, [pc, #8]	; (1600 <SERCOM3_Handler+0xc>)
    15f8:	68db      	ldr	r3, [r3, #12]
    15fa:	2003      	movs	r0, #3
    15fc:	4798      	blx	r3
    15fe:	bd10      	pop	{r4, pc}
    1600:	20000248 	.word	0x20000248

00001604 <SERCOM4_Handler>:
    1604:	b510      	push	{r4, lr}
    1606:	4b02      	ldr	r3, [pc, #8]	; (1610 <SERCOM4_Handler+0xc>)
    1608:	691b      	ldr	r3, [r3, #16]
    160a:	2004      	movs	r0, #4
    160c:	4798      	blx	r3
    160e:	bd10      	pop	{r4, pc}
    1610:	20000248 	.word	0x20000248

00001614 <SERCOM5_Handler>:
    1614:	b510      	push	{r4, lr}
    1616:	4b02      	ldr	r3, [pc, #8]	; (1620 <SERCOM5_Handler+0xc>)
    1618:	695b      	ldr	r3, [r3, #20]
    161a:	2005      	movs	r0, #5
    161c:	4798      	blx	r3
    161e:	bd10      	pop	{r4, pc}
    1620:	20000248 	.word	0x20000248

00001624 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1624:	b5f0      	push	{r4, r5, r6, r7, lr}
    1626:	46d6      	mov	lr, sl
    1628:	464f      	mov	r7, r9
    162a:	b580      	push	{r7, lr}
    162c:	b08b      	sub	sp, #44	; 0x2c
    162e:	4681      	mov	r9, r0
    1630:	000f      	movs	r7, r1
    1632:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1634:	0003      	movs	r3, r0
    1636:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1638:	680b      	ldr	r3, [r1, #0]
    163a:	079b      	lsls	r3, r3, #30
    163c:	d409      	bmi.n	1652 <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    163e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1640:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1642:	07db      	lsls	r3, r3, #31
    1644:	d400      	bmi.n	1648 <spi_init+0x24>
    1646:	e098      	b.n	177a <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1648:	b00b      	add	sp, #44	; 0x2c
    164a:	bc0c      	pop	{r2, r3}
    164c:	4691      	mov	r9, r2
    164e:	469a      	mov	sl, r3
    1650:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    1652:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1654:	9305      	str	r3, [sp, #20]
    1656:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1658:	9306      	str	r3, [sp, #24]
    165a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    165c:	9307      	str	r3, [sp, #28]
    165e:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1660:	9308      	str	r3, [sp, #32]
    1662:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1664:	ab05      	add	r3, sp, #20
    1666:	9301      	str	r3, [sp, #4]
    1668:	e00a      	b.n	1680 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    166a:	0038      	movs	r0, r7
    166c:	4b93      	ldr	r3, [pc, #588]	; (18bc <spi_init+0x298>)
    166e:	4798      	blx	r3
    1670:	e00c      	b.n	168c <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    1672:	230f      	movs	r3, #15
    1674:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    1676:	4281      	cmp	r1, r0
    1678:	d12d      	bne.n	16d6 <spi_init+0xb2>
    167a:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    167c:	2e04      	cmp	r6, #4
    167e:	d02f      	beq.n	16e0 <spi_init+0xbc>
    1680:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1682:	00b3      	lsls	r3, r6, #2
    1684:	9a01      	ldr	r2, [sp, #4]
    1686:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    1688:	2800      	cmp	r0, #0
    168a:	d0ee      	beq.n	166a <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    168c:	1c43      	adds	r3, r0, #1
    168e:	d0f4      	beq.n	167a <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    1690:	0401      	lsls	r1, r0, #16
    1692:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1694:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    1696:	b2c3      	uxtb	r3, r0
    1698:	469c      	mov	ip, r3
		return NULL;
    169a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    169c:	0602      	lsls	r2, r0, #24
    169e:	d405      	bmi.n	16ac <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    16a0:	4663      	mov	r3, ip
    16a2:	095b      	lsrs	r3, r3, #5
    16a4:	01db      	lsls	r3, r3, #7
    16a6:	4a86      	ldr	r2, [pc, #536]	; (18c0 <spi_init+0x29c>)
    16a8:	4692      	mov	sl, r2
    16aa:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    16ac:	221f      	movs	r2, #31
    16ae:	4660      	mov	r0, ip
    16b0:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    16b2:	1898      	adds	r0, r3, r2
    16b4:	3040      	adds	r0, #64	; 0x40
    16b6:	7800      	ldrb	r0, [r0, #0]
    16b8:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    16ba:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    16bc:	4655      	mov	r5, sl
    16be:	07ed      	lsls	r5, r5, #31
    16c0:	d5d9      	bpl.n	1676 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    16c2:	0852      	lsrs	r2, r2, #1
    16c4:	189b      	adds	r3, r3, r2
    16c6:	3330      	adds	r3, #48	; 0x30
    16c8:	7818      	ldrb	r0, [r3, #0]
    16ca:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    16cc:	4663      	mov	r3, ip
    16ce:	07db      	lsls	r3, r3, #31
    16d0:	d5cf      	bpl.n	1672 <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    16d2:	0900      	lsrs	r0, r0, #4
    16d4:	e7cf      	b.n	1676 <spi_init+0x52>
			module->hw = NULL;
    16d6:	2300      	movs	r3, #0
    16d8:	464a      	mov	r2, r9
    16da:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    16dc:	201c      	movs	r0, #28
    16de:	e7b3      	b.n	1648 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    16e0:	2013      	movs	r0, #19
    16e2:	4b78      	ldr	r3, [pc, #480]	; (18c4 <spi_init+0x2a0>)
    16e4:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    16e6:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    16e8:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    16ea:	2a01      	cmp	r2, #1
    16ec:	d027      	beq.n	173e <spi_init+0x11a>
	ctrla |= config->mux_setting;
    16ee:	6863      	ldr	r3, [r4, #4]
    16f0:	68a2      	ldr	r2, [r4, #8]
    16f2:	4313      	orrs	r3, r2
    16f4:	68e2      	ldr	r2, [r4, #12]
    16f6:	4313      	orrs	r3, r2
    16f8:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    16fa:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    16fc:	7c61      	ldrb	r1, [r4, #17]
    16fe:	2900      	cmp	r1, #0
    1700:	d001      	beq.n	1706 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1702:	2180      	movs	r1, #128	; 0x80
    1704:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1706:	7ca1      	ldrb	r1, [r4, #18]
    1708:	2900      	cmp	r1, #0
    170a:	d002      	beq.n	1712 <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    170c:	2180      	movs	r1, #128	; 0x80
    170e:	0289      	lsls	r1, r1, #10
    1710:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    1712:	7ce1      	ldrb	r1, [r4, #19]
    1714:	2900      	cmp	r1, #0
    1716:	d002      	beq.n	171e <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1718:	2180      	movs	r1, #128	; 0x80
    171a:	0089      	lsls	r1, r1, #2
    171c:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    171e:	7d21      	ldrb	r1, [r4, #20]
    1720:	2900      	cmp	r1, #0
    1722:	d002      	beq.n	172a <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1724:	2180      	movs	r1, #128	; 0x80
    1726:	0189      	lsls	r1, r1, #6
    1728:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    172a:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    172c:	2002      	movs	r0, #2
    172e:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    1730:	428b      	cmp	r3, r1
    1732:	d018      	beq.n	1766 <spi_init+0x142>
	module->hw = NULL;
    1734:	2300      	movs	r3, #0
    1736:	464a      	mov	r2, r9
    1738:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    173a:	201c      	movs	r0, #28
    173c:	e784      	b.n	1648 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    173e:	aa04      	add	r2, sp, #16
    1740:	0001      	movs	r1, r0
    1742:	69a0      	ldr	r0, [r4, #24]
    1744:	4b60      	ldr	r3, [pc, #384]	; (18c8 <spi_init+0x2a4>)
    1746:	4798      	blx	r3
    1748:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    174a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    174c:	2b00      	cmp	r3, #0
    174e:	d000      	beq.n	1752 <spi_init+0x12e>
    1750:	e77a      	b.n	1648 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1752:	7b3b      	ldrb	r3, [r7, #12]
    1754:	b2db      	uxtb	r3, r3
    1756:	aa04      	add	r2, sp, #16
    1758:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    175a:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    175c:	429a      	cmp	r2, r3
    175e:	d000      	beq.n	1762 <spi_init+0x13e>
    1760:	e772      	b.n	1648 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    1762:	350c      	adds	r5, #12
    1764:	e7c3      	b.n	16ee <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    1766:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1768:	4293      	cmp	r3, r2
    176a:	d1e3      	bne.n	1734 <spi_init+0x110>
		module->mode           = config->mode;
    176c:	7823      	ldrb	r3, [r4, #0]
    176e:	464a      	mov	r2, r9
    1770:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    1772:	7c23      	ldrb	r3, [r4, #16]
    1774:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    1776:	2000      	movs	r0, #0
    1778:	e766      	b.n	1648 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    177a:	0008      	movs	r0, r1
    177c:	4b53      	ldr	r3, [pc, #332]	; (18cc <spi_init+0x2a8>)
    177e:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1780:	4a53      	ldr	r2, [pc, #332]	; (18d0 <spi_init+0x2ac>)
    1782:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1784:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1786:	2301      	movs	r3, #1
    1788:	40ab      	lsls	r3, r5
    178a:	430b      	orrs	r3, r1
    178c:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    178e:	a909      	add	r1, sp, #36	; 0x24
    1790:	2624      	movs	r6, #36	; 0x24
    1792:	5da3      	ldrb	r3, [r4, r6]
    1794:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1796:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1798:	b2c5      	uxtb	r5, r0
    179a:	0028      	movs	r0, r5
    179c:	4b4d      	ldr	r3, [pc, #308]	; (18d4 <spi_init+0x2b0>)
    179e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    17a0:	0028      	movs	r0, r5
    17a2:	4b4d      	ldr	r3, [pc, #308]	; (18d8 <spi_init+0x2b4>)
    17a4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    17a6:	5da0      	ldrb	r0, [r4, r6]
    17a8:	2100      	movs	r1, #0
    17aa:	4b4c      	ldr	r3, [pc, #304]	; (18dc <spi_init+0x2b8>)
    17ac:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    17ae:	7823      	ldrb	r3, [r4, #0]
    17b0:	2b01      	cmp	r3, #1
    17b2:	d019      	beq.n	17e8 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    17b4:	464b      	mov	r3, r9
    17b6:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    17b8:	ab04      	add	r3, sp, #16
    17ba:	2280      	movs	r2, #128	; 0x80
    17bc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    17be:	2200      	movs	r2, #0
    17c0:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    17c2:	2101      	movs	r1, #1
    17c4:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    17c6:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    17c8:	7823      	ldrb	r3, [r4, #0]
    17ca:	2b00      	cmp	r3, #0
    17cc:	d101      	bne.n	17d2 <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    17ce:	ab04      	add	r3, sp, #16
    17d0:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    17d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    17d4:	9305      	str	r3, [sp, #20]
    17d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    17d8:	9306      	str	r3, [sp, #24]
    17da:	6b23      	ldr	r3, [r4, #48]	; 0x30
    17dc:	9307      	str	r3, [sp, #28]
    17de:	6b63      	ldr	r3, [r4, #52]	; 0x34
    17e0:	9308      	str	r3, [sp, #32]
    17e2:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    17e4:	ad05      	add	r5, sp, #20
    17e6:	e011      	b.n	180c <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    17e8:	683b      	ldr	r3, [r7, #0]
    17ea:	220c      	movs	r2, #12
    17ec:	4313      	orrs	r3, r2
    17ee:	603b      	str	r3, [r7, #0]
    17f0:	e7e0      	b.n	17b4 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    17f2:	0030      	movs	r0, r6
    17f4:	4b31      	ldr	r3, [pc, #196]	; (18bc <spi_init+0x298>)
    17f6:	4798      	blx	r3
    17f8:	e00d      	b.n	1816 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    17fa:	a904      	add	r1, sp, #16
    17fc:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    17fe:	0c00      	lsrs	r0, r0, #16
    1800:	b2c0      	uxtb	r0, r0
    1802:	4b37      	ldr	r3, [pc, #220]	; (18e0 <spi_init+0x2bc>)
    1804:	4798      	blx	r3
    1806:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1808:	2f04      	cmp	r7, #4
    180a:	d007      	beq.n	181c <spi_init+0x1f8>
    180c:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    180e:	00bb      	lsls	r3, r7, #2
    1810:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    1812:	2800      	cmp	r0, #0
    1814:	d0ed      	beq.n	17f2 <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    1816:	1c43      	adds	r3, r0, #1
    1818:	d1ef      	bne.n	17fa <spi_init+0x1d6>
    181a:	e7f4      	b.n	1806 <spi_init+0x1e2>
	module->mode             = config->mode;
    181c:	7823      	ldrb	r3, [r4, #0]
    181e:	464a      	mov	r2, r9
    1820:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    1822:	7c23      	ldrb	r3, [r4, #16]
    1824:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    1826:	7ca3      	ldrb	r3, [r4, #18]
    1828:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    182a:	7d23      	ldrb	r3, [r4, #20]
    182c:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    182e:	2200      	movs	r2, #0
    1830:	ab02      	add	r3, sp, #8
    1832:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1834:	7823      	ldrb	r3, [r4, #0]
    1836:	2b01      	cmp	r3, #1
    1838:	d028      	beq.n	188c <spi_init+0x268>
	ctrla |= config->transfer_mode;
    183a:	6863      	ldr	r3, [r4, #4]
    183c:	68a2      	ldr	r2, [r4, #8]
    183e:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1840:	68e2      	ldr	r2, [r4, #12]
    1842:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1844:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    1846:	7c62      	ldrb	r2, [r4, #17]
    1848:	2a00      	cmp	r2, #0
    184a:	d103      	bne.n	1854 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    184c:	4a25      	ldr	r2, [pc, #148]	; (18e4 <spi_init+0x2c0>)
    184e:	7892      	ldrb	r2, [r2, #2]
    1850:	0792      	lsls	r2, r2, #30
    1852:	d501      	bpl.n	1858 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1854:	2280      	movs	r2, #128	; 0x80
    1856:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    1858:	7ca2      	ldrb	r2, [r4, #18]
    185a:	2a00      	cmp	r2, #0
    185c:	d002      	beq.n	1864 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    185e:	2280      	movs	r2, #128	; 0x80
    1860:	0292      	lsls	r2, r2, #10
    1862:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    1864:	7ce2      	ldrb	r2, [r4, #19]
    1866:	2a00      	cmp	r2, #0
    1868:	d002      	beq.n	1870 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    186a:	2280      	movs	r2, #128	; 0x80
    186c:	0092      	lsls	r2, r2, #2
    186e:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1870:	7d22      	ldrb	r2, [r4, #20]
    1872:	2a00      	cmp	r2, #0
    1874:	d002      	beq.n	187c <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1876:	2280      	movs	r2, #128	; 0x80
    1878:	0192      	lsls	r2, r2, #6
    187a:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    187c:	6832      	ldr	r2, [r6, #0]
    187e:	4313      	orrs	r3, r2
    1880:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    1882:	6873      	ldr	r3, [r6, #4]
    1884:	430b      	orrs	r3, r1
    1886:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    1888:	2000      	movs	r0, #0
    188a:	e6dd      	b.n	1648 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    188c:	464b      	mov	r3, r9
    188e:	6818      	ldr	r0, [r3, #0]
    1890:	4b0e      	ldr	r3, [pc, #56]	; (18cc <spi_init+0x2a8>)
    1892:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1894:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1896:	b2c0      	uxtb	r0, r0
    1898:	4b0a      	ldr	r3, [pc, #40]	; (18c4 <spi_init+0x2a0>)
    189a:	4798      	blx	r3
    189c:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    189e:	ab02      	add	r3, sp, #8
    18a0:	1d9a      	adds	r2, r3, #6
    18a2:	69a0      	ldr	r0, [r4, #24]
    18a4:	4b08      	ldr	r3, [pc, #32]	; (18c8 <spi_init+0x2a4>)
    18a6:	4798      	blx	r3
    18a8:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    18aa:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    18ac:	2b00      	cmp	r3, #0
    18ae:	d000      	beq.n	18b2 <spi_init+0x28e>
    18b0:	e6ca      	b.n	1648 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    18b2:	ab02      	add	r3, sp, #8
    18b4:	3306      	adds	r3, #6
    18b6:	781b      	ldrb	r3, [r3, #0]
    18b8:	7333      	strb	r3, [r6, #12]
    18ba:	e7be      	b.n	183a <spi_init+0x216>
    18bc:	000013a5 	.word	0x000013a5
    18c0:	41004400 	.word	0x41004400
    18c4:	000027a1 	.word	0x000027a1
    18c8:	00001161 	.word	0x00001161
    18cc:	0000151d 	.word	0x0000151d
    18d0:	40000400 	.word	0x40000400
    18d4:	00002785 	.word	0x00002785
    18d8:	000026f9 	.word	0x000026f9
    18dc:	00001359 	.word	0x00001359
    18e0:	0000287d 	.word	0x0000287d
    18e4:	41002000 	.word	0x41002000

000018e8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    18e8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    18ea:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    18ec:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    18ee:	2c01      	cmp	r4, #1
    18f0:	d001      	beq.n	18f6 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    18f2:	0018      	movs	r0, r3
    18f4:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    18f6:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    18f8:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    18fa:	2c00      	cmp	r4, #0
    18fc:	d1f9      	bne.n	18f2 <spi_select_slave+0xa>
		if (select) {
    18fe:	2a00      	cmp	r2, #0
    1900:	d058      	beq.n	19b4 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    1902:	784b      	ldrb	r3, [r1, #1]
    1904:	2b00      	cmp	r3, #0
    1906:	d044      	beq.n	1992 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1908:	6803      	ldr	r3, [r0, #0]
    190a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    190c:	07db      	lsls	r3, r3, #31
    190e:	d410      	bmi.n	1932 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1910:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1912:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1914:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1916:	2900      	cmp	r1, #0
    1918:	d104      	bne.n	1924 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    191a:	0953      	lsrs	r3, r2, #5
    191c:	01db      	lsls	r3, r3, #7
    191e:	492e      	ldr	r1, [pc, #184]	; (19d8 <spi_select_slave+0xf0>)
    1920:	468c      	mov	ip, r1
    1922:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1924:	211f      	movs	r1, #31
    1926:	4011      	ands	r1, r2
    1928:	2201      	movs	r2, #1
    192a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    192c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    192e:	2305      	movs	r3, #5
    1930:	e7df      	b.n	18f2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1932:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1934:	09d4      	lsrs	r4, r2, #7
		return NULL;
    1936:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1938:	2c00      	cmp	r4, #0
    193a:	d104      	bne.n	1946 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    193c:	0953      	lsrs	r3, r2, #5
    193e:	01db      	lsls	r3, r3, #7
    1940:	4c25      	ldr	r4, [pc, #148]	; (19d8 <spi_select_slave+0xf0>)
    1942:	46a4      	mov	ip, r4
    1944:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1946:	241f      	movs	r4, #31
    1948:	4014      	ands	r4, r2
    194a:	2201      	movs	r2, #1
    194c:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    194e:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1950:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1952:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1954:	07d2      	lsls	r2, r2, #31
    1956:	d501      	bpl.n	195c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1958:	788a      	ldrb	r2, [r1, #2]
    195a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    195c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    195e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    1960:	2a00      	cmp	r2, #0
    1962:	d1c6      	bne.n	18f2 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1964:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    1966:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1968:	7e13      	ldrb	r3, [r2, #24]
    196a:	420b      	tst	r3, r1
    196c:	d0fc      	beq.n	1968 <spi_select_slave+0x80>
    196e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    1970:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1972:	0749      	lsls	r1, r1, #29
    1974:	d5bd      	bpl.n	18f2 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1976:	8b53      	ldrh	r3, [r2, #26]
    1978:	075b      	lsls	r3, r3, #29
    197a:	d501      	bpl.n	1980 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    197c:	2304      	movs	r3, #4
    197e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1980:	7983      	ldrb	r3, [r0, #6]
    1982:	2b01      	cmp	r3, #1
    1984:	d002      	beq.n	198c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1986:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1988:	2300      	movs	r3, #0
    198a:	e7b2      	b.n	18f2 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    198c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    198e:	2300      	movs	r3, #0
    1990:	e7af      	b.n	18f2 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1992:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1994:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1996:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1998:	2900      	cmp	r1, #0
    199a:	d104      	bne.n	19a6 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    199c:	0953      	lsrs	r3, r2, #5
    199e:	01db      	lsls	r3, r3, #7
    19a0:	490d      	ldr	r1, [pc, #52]	; (19d8 <spi_select_slave+0xf0>)
    19a2:	468c      	mov	ip, r1
    19a4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    19a6:	211f      	movs	r1, #31
    19a8:	4011      	ands	r1, r2
    19aa:	2201      	movs	r2, #1
    19ac:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    19ae:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    19b0:	2300      	movs	r3, #0
    19b2:	e79e      	b.n	18f2 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    19b4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    19b6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    19b8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    19ba:	2900      	cmp	r1, #0
    19bc:	d104      	bne.n	19c8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    19be:	0953      	lsrs	r3, r2, #5
    19c0:	01db      	lsls	r3, r3, #7
    19c2:	4905      	ldr	r1, [pc, #20]	; (19d8 <spi_select_slave+0xf0>)
    19c4:	468c      	mov	ip, r1
    19c6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    19c8:	211f      	movs	r1, #31
    19ca:	4011      	ands	r1, r2
    19cc:	2201      	movs	r2, #1
    19ce:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    19d0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    19d2:	2300      	movs	r3, #0
    19d4:	e78d      	b.n	18f2 <spi_select_slave+0xa>
    19d6:	46c0      	nop			; (mov r8, r8)
    19d8:	41004400 	.word	0x41004400

000019dc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    19dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    19de:	46de      	mov	lr, fp
    19e0:	4657      	mov	r7, sl
    19e2:	464e      	mov	r6, r9
    19e4:	4645      	mov	r5, r8
    19e6:	b5e0      	push	{r5, r6, r7, lr}
    19e8:	b091      	sub	sp, #68	; 0x44
    19ea:	0005      	movs	r5, r0
    19ec:	000c      	movs	r4, r1
    19ee:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    19f0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    19f2:	0008      	movs	r0, r1
    19f4:	4bbb      	ldr	r3, [pc, #748]	; (1ce4 <usart_init+0x308>)
    19f6:	4798      	blx	r3
    19f8:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    19fa:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    19fc:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    19fe:	07db      	lsls	r3, r3, #31
    1a00:	d506      	bpl.n	1a10 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1a02:	b011      	add	sp, #68	; 0x44
    1a04:	bc3c      	pop	{r2, r3, r4, r5}
    1a06:	4690      	mov	r8, r2
    1a08:	4699      	mov	r9, r3
    1a0a:	46a2      	mov	sl, r4
    1a0c:	46ab      	mov	fp, r5
    1a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a10:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1a12:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a14:	079b      	lsls	r3, r3, #30
    1a16:	d4f4      	bmi.n	1a02 <usart_init+0x26>
    1a18:	49b3      	ldr	r1, [pc, #716]	; (1ce8 <usart_init+0x30c>)
    1a1a:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1a1c:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1a1e:	2301      	movs	r3, #1
    1a20:	40bb      	lsls	r3, r7
    1a22:	4303      	orrs	r3, r0
    1a24:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1a26:	a90f      	add	r1, sp, #60	; 0x3c
    1a28:	272d      	movs	r7, #45	; 0x2d
    1a2a:	5df3      	ldrb	r3, [r6, r7]
    1a2c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a2e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1a30:	b2d3      	uxtb	r3, r2
    1a32:	9302      	str	r3, [sp, #8]
    1a34:	0018      	movs	r0, r3
    1a36:	4bad      	ldr	r3, [pc, #692]	; (1cec <usart_init+0x310>)
    1a38:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1a3a:	9802      	ldr	r0, [sp, #8]
    1a3c:	4bac      	ldr	r3, [pc, #688]	; (1cf0 <usart_init+0x314>)
    1a3e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1a40:	5df0      	ldrb	r0, [r6, r7]
    1a42:	2100      	movs	r1, #0
    1a44:	4bab      	ldr	r3, [pc, #684]	; (1cf4 <usart_init+0x318>)
    1a46:	4798      	blx	r3
	module->character_size = config->character_size;
    1a48:	7af3      	ldrb	r3, [r6, #11]
    1a4a:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1a4c:	2324      	movs	r3, #36	; 0x24
    1a4e:	5cf3      	ldrb	r3, [r6, r3]
    1a50:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1a52:	2325      	movs	r3, #37	; 0x25
    1a54:	5cf3      	ldrb	r3, [r6, r3]
    1a56:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1a58:	7ef3      	ldrb	r3, [r6, #27]
    1a5a:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1a5c:	7f33      	ldrb	r3, [r6, #28]
    1a5e:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a60:	682b      	ldr	r3, [r5, #0]
    1a62:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a64:	0018      	movs	r0, r3
    1a66:	4b9f      	ldr	r3, [pc, #636]	; (1ce4 <usart_init+0x308>)
    1a68:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a6a:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1a6c:	2200      	movs	r2, #0
    1a6e:	230e      	movs	r3, #14
    1a70:	a906      	add	r1, sp, #24
    1a72:	468c      	mov	ip, r1
    1a74:	4463      	add	r3, ip
    1a76:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1a78:	8a32      	ldrh	r2, [r6, #16]
    1a7a:	9202      	str	r2, [sp, #8]
    1a7c:	2380      	movs	r3, #128	; 0x80
    1a7e:	01db      	lsls	r3, r3, #7
    1a80:	429a      	cmp	r2, r3
    1a82:	d100      	bne.n	1a86 <usart_init+0xaa>
    1a84:	e09c      	b.n	1bc0 <usart_init+0x1e4>
    1a86:	d90f      	bls.n	1aa8 <usart_init+0xcc>
    1a88:	23c0      	movs	r3, #192	; 0xc0
    1a8a:	01db      	lsls	r3, r3, #7
    1a8c:	9a02      	ldr	r2, [sp, #8]
    1a8e:	429a      	cmp	r2, r3
    1a90:	d100      	bne.n	1a94 <usart_init+0xb8>
    1a92:	e090      	b.n	1bb6 <usart_init+0x1da>
    1a94:	2380      	movs	r3, #128	; 0x80
    1a96:	021b      	lsls	r3, r3, #8
    1a98:	429a      	cmp	r2, r3
    1a9a:	d000      	beq.n	1a9e <usart_init+0xc2>
    1a9c:	e11d      	b.n	1cda <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1a9e:	2303      	movs	r3, #3
    1aa0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1aa2:	2300      	movs	r3, #0
    1aa4:	9307      	str	r3, [sp, #28]
    1aa6:	e008      	b.n	1aba <usart_init+0xde>
	switch (config->sample_rate) {
    1aa8:	2380      	movs	r3, #128	; 0x80
    1aaa:	019b      	lsls	r3, r3, #6
    1aac:	429a      	cmp	r2, r3
    1aae:	d000      	beq.n	1ab2 <usart_init+0xd6>
    1ab0:	e113      	b.n	1cda <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1ab2:	2310      	movs	r3, #16
    1ab4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1ab6:	3b0f      	subs	r3, #15
    1ab8:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1aba:	6833      	ldr	r3, [r6, #0]
    1abc:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1abe:	68f3      	ldr	r3, [r6, #12]
    1ac0:	469b      	mov	fp, r3
		config->sample_adjustment |
    1ac2:	6973      	ldr	r3, [r6, #20]
    1ac4:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ac6:	7e33      	ldrb	r3, [r6, #24]
    1ac8:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1aca:	2326      	movs	r3, #38	; 0x26
    1acc:	5cf3      	ldrb	r3, [r6, r3]
    1ace:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1ad0:	6873      	ldr	r3, [r6, #4]
    1ad2:	4699      	mov	r9, r3
	switch (transfer_mode)
    1ad4:	2b00      	cmp	r3, #0
    1ad6:	d100      	bne.n	1ada <usart_init+0xfe>
    1ad8:	e09e      	b.n	1c18 <usart_init+0x23c>
    1ada:	2380      	movs	r3, #128	; 0x80
    1adc:	055b      	lsls	r3, r3, #21
    1ade:	4599      	cmp	r9, r3
    1ae0:	d100      	bne.n	1ae4 <usart_init+0x108>
    1ae2:	e082      	b.n	1bea <usart_init+0x20e>
	if(config->encoding_format_enable) {
    1ae4:	7e73      	ldrb	r3, [r6, #25]
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	d002      	beq.n	1af0 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1aea:	7eb3      	ldrb	r3, [r6, #26]
    1aec:	4642      	mov	r2, r8
    1aee:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1af0:	682a      	ldr	r2, [r5, #0]
    1af2:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1af4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1af6:	2b00      	cmp	r3, #0
    1af8:	d1fc      	bne.n	1af4 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1afa:	330e      	adds	r3, #14
    1afc:	aa06      	add	r2, sp, #24
    1afe:	4694      	mov	ip, r2
    1b00:	4463      	add	r3, ip
    1b02:	881b      	ldrh	r3, [r3, #0]
    1b04:	4642      	mov	r2, r8
    1b06:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1b08:	9b05      	ldr	r3, [sp, #20]
    1b0a:	465a      	mov	r2, fp
    1b0c:	4313      	orrs	r3, r2
    1b0e:	9a03      	ldr	r2, [sp, #12]
    1b10:	4313      	orrs	r3, r2
    1b12:	464a      	mov	r2, r9
    1b14:	4313      	orrs	r3, r2
    1b16:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b18:	9b04      	ldr	r3, [sp, #16]
    1b1a:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1b1c:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b1e:	4653      	mov	r3, sl
    1b20:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1b22:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1b24:	2327      	movs	r3, #39	; 0x27
    1b26:	5cf3      	ldrb	r3, [r6, r3]
    1b28:	2b00      	cmp	r3, #0
    1b2a:	d101      	bne.n	1b30 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1b2c:	3304      	adds	r3, #4
    1b2e:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1b30:	7e73      	ldrb	r3, [r6, #25]
    1b32:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1b34:	7f32      	ldrb	r2, [r6, #28]
    1b36:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1b38:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1b3a:	7f72      	ldrb	r2, [r6, #29]
    1b3c:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1b3e:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1b40:	2224      	movs	r2, #36	; 0x24
    1b42:	5cb2      	ldrb	r2, [r6, r2]
    1b44:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1b46:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1b48:	2225      	movs	r2, #37	; 0x25
    1b4a:	5cb2      	ldrb	r2, [r6, r2]
    1b4c:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1b4e:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1b50:	7af1      	ldrb	r1, [r6, #11]
    1b52:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1b54:	8933      	ldrh	r3, [r6, #8]
    1b56:	2bff      	cmp	r3, #255	; 0xff
    1b58:	d100      	bne.n	1b5c <usart_init+0x180>
    1b5a:	e081      	b.n	1c60 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1b5c:	2280      	movs	r2, #128	; 0x80
    1b5e:	0452      	lsls	r2, r2, #17
    1b60:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1b62:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1b64:	232c      	movs	r3, #44	; 0x2c
    1b66:	5cf3      	ldrb	r3, [r6, r3]
    1b68:	2b00      	cmp	r3, #0
    1b6a:	d103      	bne.n	1b74 <usart_init+0x198>
    1b6c:	4b62      	ldr	r3, [pc, #392]	; (1cf8 <usart_init+0x31c>)
    1b6e:	789b      	ldrb	r3, [r3, #2]
    1b70:	079b      	lsls	r3, r3, #30
    1b72:	d501      	bpl.n	1b78 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1b74:	2380      	movs	r3, #128	; 0x80
    1b76:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b78:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b7a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b7c:	2b00      	cmp	r3, #0
    1b7e:	d1fc      	bne.n	1b7a <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    1b80:	4643      	mov	r3, r8
    1b82:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b84:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b86:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b88:	2b00      	cmp	r3, #0
    1b8a:	d1fc      	bne.n	1b86 <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    1b8c:	4643      	mov	r3, r8
    1b8e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b90:	ab0e      	add	r3, sp, #56	; 0x38
    1b92:	2280      	movs	r2, #128	; 0x80
    1b94:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b96:	2200      	movs	r2, #0
    1b98:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1b9a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1b9c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1b9e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1ba0:	930a      	str	r3, [sp, #40]	; 0x28
    1ba2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1ba4:	930b      	str	r3, [sp, #44]	; 0x2c
    1ba6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1ba8:	930c      	str	r3, [sp, #48]	; 0x30
    1baa:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1bac:	9302      	str	r3, [sp, #8]
    1bae:	930d      	str	r3, [sp, #52]	; 0x34
    1bb0:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1bb2:	ae0a      	add	r6, sp, #40	; 0x28
    1bb4:	e063      	b.n	1c7e <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1bb6:	2308      	movs	r3, #8
    1bb8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1bba:	3b07      	subs	r3, #7
    1bbc:	9307      	str	r3, [sp, #28]
    1bbe:	e77c      	b.n	1aba <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1bc0:	6833      	ldr	r3, [r6, #0]
    1bc2:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1bc4:	68f3      	ldr	r3, [r6, #12]
    1bc6:	469b      	mov	fp, r3
		config->sample_adjustment |
    1bc8:	6973      	ldr	r3, [r6, #20]
    1bca:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1bcc:	7e33      	ldrb	r3, [r6, #24]
    1bce:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1bd0:	2326      	movs	r3, #38	; 0x26
    1bd2:	5cf3      	ldrb	r3, [r6, r3]
    1bd4:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1bd6:	6873      	ldr	r3, [r6, #4]
    1bd8:	4699      	mov	r9, r3
	switch (transfer_mode)
    1bda:	2b00      	cmp	r3, #0
    1bdc:	d018      	beq.n	1c10 <usart_init+0x234>
    1bde:	2380      	movs	r3, #128	; 0x80
    1be0:	055b      	lsls	r3, r3, #21
    1be2:	4599      	cmp	r9, r3
    1be4:	d001      	beq.n	1bea <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    1be6:	2000      	movs	r0, #0
    1be8:	e025      	b.n	1c36 <usart_init+0x25a>
			if (!config->use_external_clock) {
    1bea:	2327      	movs	r3, #39	; 0x27
    1bec:	5cf3      	ldrb	r3, [r6, r3]
    1bee:	2b00      	cmp	r3, #0
    1bf0:	d000      	beq.n	1bf4 <usart_init+0x218>
    1bf2:	e777      	b.n	1ae4 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1bf4:	6a33      	ldr	r3, [r6, #32]
    1bf6:	001f      	movs	r7, r3
    1bf8:	b2c0      	uxtb	r0, r0
    1bfa:	4b40      	ldr	r3, [pc, #256]	; (1cfc <usart_init+0x320>)
    1bfc:	4798      	blx	r3
    1bfe:	0001      	movs	r1, r0
    1c00:	220e      	movs	r2, #14
    1c02:	ab06      	add	r3, sp, #24
    1c04:	469c      	mov	ip, r3
    1c06:	4462      	add	r2, ip
    1c08:	0038      	movs	r0, r7
    1c0a:	4b3d      	ldr	r3, [pc, #244]	; (1d00 <usart_init+0x324>)
    1c0c:	4798      	blx	r3
    1c0e:	e012      	b.n	1c36 <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c10:	2308      	movs	r3, #8
    1c12:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c14:	2300      	movs	r3, #0
    1c16:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1c18:	2327      	movs	r3, #39	; 0x27
    1c1a:	5cf3      	ldrb	r3, [r6, r3]
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d00e      	beq.n	1c3e <usart_init+0x262>
				status_code =
    1c20:	9b06      	ldr	r3, [sp, #24]
    1c22:	9300      	str	r3, [sp, #0]
    1c24:	9b07      	ldr	r3, [sp, #28]
    1c26:	220e      	movs	r2, #14
    1c28:	a906      	add	r1, sp, #24
    1c2a:	468c      	mov	ip, r1
    1c2c:	4462      	add	r2, ip
    1c2e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1c30:	6a30      	ldr	r0, [r6, #32]
    1c32:	4f34      	ldr	r7, [pc, #208]	; (1d04 <usart_init+0x328>)
    1c34:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1c36:	2800      	cmp	r0, #0
    1c38:	d000      	beq.n	1c3c <usart_init+0x260>
    1c3a:	e6e2      	b.n	1a02 <usart_init+0x26>
    1c3c:	e752      	b.n	1ae4 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1c3e:	6a33      	ldr	r3, [r6, #32]
    1c40:	001f      	movs	r7, r3
    1c42:	b2c0      	uxtb	r0, r0
    1c44:	4b2d      	ldr	r3, [pc, #180]	; (1cfc <usart_init+0x320>)
    1c46:	4798      	blx	r3
    1c48:	0001      	movs	r1, r0
				status_code =
    1c4a:	9b06      	ldr	r3, [sp, #24]
    1c4c:	9300      	str	r3, [sp, #0]
    1c4e:	9b07      	ldr	r3, [sp, #28]
    1c50:	220e      	movs	r2, #14
    1c52:	a806      	add	r0, sp, #24
    1c54:	4684      	mov	ip, r0
    1c56:	4462      	add	r2, ip
    1c58:	0038      	movs	r0, r7
    1c5a:	4f2a      	ldr	r7, [pc, #168]	; (1d04 <usart_init+0x328>)
    1c5c:	47b8      	blx	r7
    1c5e:	e7ea      	b.n	1c36 <usart_init+0x25a>
		if(config->lin_slave_enable) {
    1c60:	7ef3      	ldrb	r3, [r6, #27]
    1c62:	2b00      	cmp	r3, #0
    1c64:	d100      	bne.n	1c68 <usart_init+0x28c>
    1c66:	e77d      	b.n	1b64 <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1c68:	2380      	movs	r3, #128	; 0x80
    1c6a:	04db      	lsls	r3, r3, #19
    1c6c:	431f      	orrs	r7, r3
    1c6e:	e779      	b.n	1b64 <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1c70:	0020      	movs	r0, r4
    1c72:	4b25      	ldr	r3, [pc, #148]	; (1d08 <usart_init+0x32c>)
    1c74:	4798      	blx	r3
    1c76:	e007      	b.n	1c88 <usart_init+0x2ac>
    1c78:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1c7a:	2f04      	cmp	r7, #4
    1c7c:	d00d      	beq.n	1c9a <usart_init+0x2be>
    1c7e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c80:	00bb      	lsls	r3, r7, #2
    1c82:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1c84:	2800      	cmp	r0, #0
    1c86:	d0f3      	beq.n	1c70 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    1c88:	1c43      	adds	r3, r0, #1
    1c8a:	d0f5      	beq.n	1c78 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1c8c:	a90e      	add	r1, sp, #56	; 0x38
    1c8e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1c90:	0c00      	lsrs	r0, r0, #16
    1c92:	b2c0      	uxtb	r0, r0
    1c94:	4b1d      	ldr	r3, [pc, #116]	; (1d0c <usart_init+0x330>)
    1c96:	4798      	blx	r3
    1c98:	e7ee      	b.n	1c78 <usart_init+0x29c>
		module->callback[i]            = NULL;
    1c9a:	2300      	movs	r3, #0
    1c9c:	60eb      	str	r3, [r5, #12]
    1c9e:	612b      	str	r3, [r5, #16]
    1ca0:	616b      	str	r3, [r5, #20]
    1ca2:	61ab      	str	r3, [r5, #24]
    1ca4:	61eb      	str	r3, [r5, #28]
    1ca6:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1ca8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1caa:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1cac:	2200      	movs	r2, #0
    1cae:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1cb0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1cb2:	3330      	adds	r3, #48	; 0x30
    1cb4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1cb6:	3301      	adds	r3, #1
    1cb8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1cba:	3301      	adds	r3, #1
    1cbc:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1cbe:	3301      	adds	r3, #1
    1cc0:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1cc2:	6828      	ldr	r0, [r5, #0]
    1cc4:	4b07      	ldr	r3, [pc, #28]	; (1ce4 <usart_init+0x308>)
    1cc6:	4798      	blx	r3
    1cc8:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1cca:	4911      	ldr	r1, [pc, #68]	; (1d10 <usart_init+0x334>)
    1ccc:	4b11      	ldr	r3, [pc, #68]	; (1d14 <usart_init+0x338>)
    1cce:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1cd0:	00a4      	lsls	r4, r4, #2
    1cd2:	4b11      	ldr	r3, [pc, #68]	; (1d18 <usart_init+0x33c>)
    1cd4:	50e5      	str	r5, [r4, r3]
	return status_code;
    1cd6:	2000      	movs	r0, #0
    1cd8:	e693      	b.n	1a02 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1cda:	2310      	movs	r3, #16
    1cdc:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1cde:	2300      	movs	r3, #0
    1ce0:	9307      	str	r3, [sp, #28]
    1ce2:	e6ea      	b.n	1aba <usart_init+0xde>
    1ce4:	0000151d 	.word	0x0000151d
    1ce8:	40000400 	.word	0x40000400
    1cec:	00002785 	.word	0x00002785
    1cf0:	000026f9 	.word	0x000026f9
    1cf4:	00001359 	.word	0x00001359
    1cf8:	41002000 	.word	0x41002000
    1cfc:	000027a1 	.word	0x000027a1
    1d00:	00001161 	.word	0x00001161
    1d04:	00001189 	.word	0x00001189
    1d08:	000013a5 	.word	0x000013a5
    1d0c:	0000287d 	.word	0x0000287d
    1d10:	00001e9d 	.word	0x00001e9d
    1d14:	00001559 	.word	0x00001559
    1d18:	2000227c 	.word	0x2000227c

00001d1c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1d1c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1d1e:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1d20:	2a00      	cmp	r2, #0
    1d22:	d101      	bne.n	1d28 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1d24:	0018      	movs	r0, r3
    1d26:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1d28:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1d2a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d2c:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1d2e:	2a00      	cmp	r2, #0
    1d30:	d1f8      	bne.n	1d24 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d32:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1d34:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1d36:	2a00      	cmp	r2, #0
    1d38:	d1fc      	bne.n	1d34 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1d3a:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1d3c:	2102      	movs	r1, #2
    1d3e:	7e1a      	ldrb	r2, [r3, #24]
    1d40:	420a      	tst	r2, r1
    1d42:	d0fc      	beq.n	1d3e <usart_write_wait+0x22>
	return STATUS_OK;
    1d44:	2300      	movs	r3, #0
    1d46:	e7ed      	b.n	1d24 <usart_write_wait+0x8>

00001d48 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1d48:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1d4a:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1d4c:	2a00      	cmp	r2, #0
    1d4e:	d101      	bne.n	1d54 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1d50:	0018      	movs	r0, r3
    1d52:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1d54:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1d56:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d58:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1d5a:	2a00      	cmp	r2, #0
    1d5c:	d1f8      	bne.n	1d50 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d5e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1d60:	7e10      	ldrb	r0, [r2, #24]
    1d62:	0740      	lsls	r0, r0, #29
    1d64:	d5f4      	bpl.n	1d50 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1d66:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d1fc      	bne.n	1d66 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1d6c:	8b53      	ldrh	r3, [r2, #26]
    1d6e:	b2db      	uxtb	r3, r3
	if (error_code) {
    1d70:	0698      	lsls	r0, r3, #26
    1d72:	d01d      	beq.n	1db0 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1d74:	0798      	lsls	r0, r3, #30
    1d76:	d503      	bpl.n	1d80 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1d78:	2302      	movs	r3, #2
    1d7a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1d7c:	3318      	adds	r3, #24
    1d7e:	e7e7      	b.n	1d50 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1d80:	0758      	lsls	r0, r3, #29
    1d82:	d503      	bpl.n	1d8c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1d84:	2304      	movs	r3, #4
    1d86:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1d88:	331a      	adds	r3, #26
    1d8a:	e7e1      	b.n	1d50 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1d8c:	07d8      	lsls	r0, r3, #31
    1d8e:	d503      	bpl.n	1d98 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1d90:	2301      	movs	r3, #1
    1d92:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1d94:	3312      	adds	r3, #18
    1d96:	e7db      	b.n	1d50 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1d98:	06d8      	lsls	r0, r3, #27
    1d9a:	d503      	bpl.n	1da4 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1d9c:	2310      	movs	r3, #16
    1d9e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1da0:	3332      	adds	r3, #50	; 0x32
    1da2:	e7d5      	b.n	1d50 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1da4:	069b      	lsls	r3, r3, #26
    1da6:	d503      	bpl.n	1db0 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1da8:	2320      	movs	r3, #32
    1daa:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1dac:	3321      	adds	r3, #33	; 0x21
    1dae:	e7cf      	b.n	1d50 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1db0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1db2:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1db4:	2300      	movs	r3, #0
    1db6:	e7cb      	b.n	1d50 <usart_read_wait+0x8>

00001db8 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1dba:	0006      	movs	r6, r0
    1dbc:	000c      	movs	r4, r1
    1dbe:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dc0:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1dc2:	4b0a      	ldr	r3, [pc, #40]	; (1dec <_usart_write_buffer+0x34>)
    1dc4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1dc6:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1dc8:	b29b      	uxth	r3, r3
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d003      	beq.n	1dd6 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1dce:	4b08      	ldr	r3, [pc, #32]	; (1df0 <_usart_write_buffer+0x38>)
    1dd0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1dd2:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1dd6:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1dd8:	4b05      	ldr	r3, [pc, #20]	; (1df0 <_usart_write_buffer+0x38>)
    1dda:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1ddc:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1dde:	2205      	movs	r2, #5
    1de0:	2333      	movs	r3, #51	; 0x33
    1de2:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1de4:	3b32      	subs	r3, #50	; 0x32
    1de6:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1de8:	2000      	movs	r0, #0
    1dea:	e7f3      	b.n	1dd4 <_usart_write_buffer+0x1c>
    1dec:	00000e29 	.word	0x00000e29
    1df0:	00000e69 	.word	0x00000e69

00001df4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1df6:	0004      	movs	r4, r0
    1df8:	000d      	movs	r5, r1
    1dfa:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dfc:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1dfe:	4b0f      	ldr	r3, [pc, #60]	; (1e3c <_usart_read_buffer+0x48>)
    1e00:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1e02:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1e04:	b29b      	uxth	r3, r3
    1e06:	2b00      	cmp	r3, #0
    1e08:	d003      	beq.n	1e12 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1e0a:	4b0d      	ldr	r3, [pc, #52]	; (1e40 <_usart_read_buffer+0x4c>)
    1e0c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1e0e:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1e12:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1e14:	4b0a      	ldr	r3, [pc, #40]	; (1e40 <_usart_read_buffer+0x4c>)
    1e16:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1e18:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1e1a:	2205      	movs	r2, #5
    1e1c:	2332      	movs	r3, #50	; 0x32
    1e1e:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1e20:	3b2e      	subs	r3, #46	; 0x2e
    1e22:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1e24:	7a23      	ldrb	r3, [r4, #8]
    1e26:	2b00      	cmp	r3, #0
    1e28:	d001      	beq.n	1e2e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1e2a:	2320      	movs	r3, #32
    1e2c:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1e2e:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1e30:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1e32:	2b00      	cmp	r3, #0
    1e34:	d0ec      	beq.n	1e10 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1e36:	2308      	movs	r3, #8
    1e38:	75bb      	strb	r3, [r7, #22]
    1e3a:	e7e9      	b.n	1e10 <_usart_read_buffer+0x1c>
    1e3c:	00000e29 	.word	0x00000e29
    1e40:	00000e69 	.word	0x00000e69

00001e44 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1e44:	1c93      	adds	r3, r2, #2
    1e46:	009b      	lsls	r3, r3, #2
    1e48:	18c3      	adds	r3, r0, r3
    1e4a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1e4c:	2130      	movs	r1, #48	; 0x30
    1e4e:	2301      	movs	r3, #1
    1e50:	4093      	lsls	r3, r2
    1e52:	001a      	movs	r2, r3
    1e54:	5c43      	ldrb	r3, [r0, r1]
    1e56:	4313      	orrs	r3, r2
    1e58:	5443      	strb	r3, [r0, r1]
}
    1e5a:	4770      	bx	lr

00001e5c <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1e5c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e5e:	2317      	movs	r3, #23
	if (length == 0) {
    1e60:	2a00      	cmp	r2, #0
    1e62:	d101      	bne.n	1e68 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1e64:	0018      	movs	r0, r3
    1e66:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1e68:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1e6a:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1e6c:	2c00      	cmp	r4, #0
    1e6e:	d0f9      	beq.n	1e64 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1e70:	4b01      	ldr	r3, [pc, #4]	; (1e78 <usart_write_buffer_job+0x1c>)
    1e72:	4798      	blx	r3
    1e74:	0003      	movs	r3, r0
    1e76:	e7f5      	b.n	1e64 <usart_write_buffer_job+0x8>
    1e78:	00001db9 	.word	0x00001db9

00001e7c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1e7c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e7e:	2317      	movs	r3, #23
	if (length == 0) {
    1e80:	2a00      	cmp	r2, #0
    1e82:	d101      	bne.n	1e88 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1e84:	0018      	movs	r0, r3
    1e86:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1e88:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1e8a:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1e8c:	2c00      	cmp	r4, #0
    1e8e:	d0f9      	beq.n	1e84 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1e90:	4b01      	ldr	r3, [pc, #4]	; (1e98 <usart_read_buffer_job+0x1c>)
    1e92:	4798      	blx	r3
    1e94:	0003      	movs	r3, r0
    1e96:	e7f5      	b.n	1e84 <usart_read_buffer_job+0x8>
    1e98:	00001df5 	.word	0x00001df5

00001e9c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1e9e:	0080      	lsls	r0, r0, #2
    1ea0:	4b62      	ldr	r3, [pc, #392]	; (202c <STACK_SIZE+0x2c>)
    1ea2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1ea4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1ea6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1ea8:	2b00      	cmp	r3, #0
    1eaa:	d1fc      	bne.n	1ea6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1eac:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1eae:	7da6      	ldrb	r6, [r4, #22]
    1eb0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1eb2:	2330      	movs	r3, #48	; 0x30
    1eb4:	5ceb      	ldrb	r3, [r5, r3]
    1eb6:	2231      	movs	r2, #49	; 0x31
    1eb8:	5caf      	ldrb	r7, [r5, r2]
    1eba:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1ebc:	07f3      	lsls	r3, r6, #31
    1ebe:	d522      	bpl.n	1f06 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1ec0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1ec2:	b29b      	uxth	r3, r3
    1ec4:	2b00      	cmp	r3, #0
    1ec6:	d01c      	beq.n	1f02 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1ec8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1eca:	7813      	ldrb	r3, [r2, #0]
    1ecc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1ece:	1c51      	adds	r1, r2, #1
    1ed0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1ed2:	7969      	ldrb	r1, [r5, #5]
    1ed4:	2901      	cmp	r1, #1
    1ed6:	d00e      	beq.n	1ef6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1ed8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1eda:	05db      	lsls	r3, r3, #23
    1edc:	0ddb      	lsrs	r3, r3, #23
    1ede:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1ee0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1ee2:	3b01      	subs	r3, #1
    1ee4:	b29b      	uxth	r3, r3
    1ee6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1ee8:	2b00      	cmp	r3, #0
    1eea:	d10c      	bne.n	1f06 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1eec:	3301      	adds	r3, #1
    1eee:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1ef0:	3301      	adds	r3, #1
    1ef2:	75a3      	strb	r3, [r4, #22]
    1ef4:	e007      	b.n	1f06 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1ef6:	7851      	ldrb	r1, [r2, #1]
    1ef8:	0209      	lsls	r1, r1, #8
    1efa:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1efc:	3202      	adds	r2, #2
    1efe:	62aa      	str	r2, [r5, #40]	; 0x28
    1f00:	e7eb      	b.n	1eda <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f02:	2301      	movs	r3, #1
    1f04:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1f06:	07b3      	lsls	r3, r6, #30
    1f08:	d506      	bpl.n	1f18 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1f0a:	2302      	movs	r3, #2
    1f0c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1f0e:	2200      	movs	r2, #0
    1f10:	3331      	adds	r3, #49	; 0x31
    1f12:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1f14:	07fb      	lsls	r3, r7, #31
    1f16:	d41a      	bmi.n	1f4e <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1f18:	0773      	lsls	r3, r6, #29
    1f1a:	d565      	bpl.n	1fe8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1f1c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1f1e:	b29b      	uxth	r3, r3
    1f20:	2b00      	cmp	r3, #0
    1f22:	d05f      	beq.n	1fe4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f24:	8b63      	ldrh	r3, [r4, #26]
    1f26:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1f28:	071a      	lsls	r2, r3, #28
    1f2a:	d414      	bmi.n	1f56 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f2c:	223f      	movs	r2, #63	; 0x3f
    1f2e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1f30:	2b00      	cmp	r3, #0
    1f32:	d034      	beq.n	1f9e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1f34:	079a      	lsls	r2, r3, #30
    1f36:	d511      	bpl.n	1f5c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1f38:	221a      	movs	r2, #26
    1f3a:	2332      	movs	r3, #50	; 0x32
    1f3c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1f3e:	3b30      	subs	r3, #48	; 0x30
    1f40:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1f42:	077b      	lsls	r3, r7, #29
    1f44:	d550      	bpl.n	1fe8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1f46:	0028      	movs	r0, r5
    1f48:	696b      	ldr	r3, [r5, #20]
    1f4a:	4798      	blx	r3
    1f4c:	e04c      	b.n	1fe8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1f4e:	0028      	movs	r0, r5
    1f50:	68eb      	ldr	r3, [r5, #12]
    1f52:	4798      	blx	r3
    1f54:	e7e0      	b.n	1f18 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1f56:	2237      	movs	r2, #55	; 0x37
    1f58:	4013      	ands	r3, r2
    1f5a:	e7e9      	b.n	1f30 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1f5c:	075a      	lsls	r2, r3, #29
    1f5e:	d505      	bpl.n	1f6c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1f60:	221e      	movs	r2, #30
    1f62:	2332      	movs	r3, #50	; 0x32
    1f64:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1f66:	3b2e      	subs	r3, #46	; 0x2e
    1f68:	8363      	strh	r3, [r4, #26]
    1f6a:	e7ea      	b.n	1f42 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1f6c:	07da      	lsls	r2, r3, #31
    1f6e:	d505      	bpl.n	1f7c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1f70:	2213      	movs	r2, #19
    1f72:	2332      	movs	r3, #50	; 0x32
    1f74:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1f76:	3b31      	subs	r3, #49	; 0x31
    1f78:	8363      	strh	r3, [r4, #26]
    1f7a:	e7e2      	b.n	1f42 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1f7c:	06da      	lsls	r2, r3, #27
    1f7e:	d505      	bpl.n	1f8c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1f80:	2242      	movs	r2, #66	; 0x42
    1f82:	2332      	movs	r3, #50	; 0x32
    1f84:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1f86:	3b22      	subs	r3, #34	; 0x22
    1f88:	8363      	strh	r3, [r4, #26]
    1f8a:	e7da      	b.n	1f42 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1f8c:	2220      	movs	r2, #32
    1f8e:	421a      	tst	r2, r3
    1f90:	d0d7      	beq.n	1f42 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1f92:	3221      	adds	r2, #33	; 0x21
    1f94:	2332      	movs	r3, #50	; 0x32
    1f96:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1f98:	3b12      	subs	r3, #18
    1f9a:	8363      	strh	r3, [r4, #26]
    1f9c:	e7d1      	b.n	1f42 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1f9e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1fa0:	05db      	lsls	r3, r3, #23
    1fa2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1fa4:	b2da      	uxtb	r2, r3
    1fa6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1fa8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1faa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1fac:	1c51      	adds	r1, r2, #1
    1fae:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fb0:	7969      	ldrb	r1, [r5, #5]
    1fb2:	2901      	cmp	r1, #1
    1fb4:	d010      	beq.n	1fd8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1fb6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1fb8:	3b01      	subs	r3, #1
    1fba:	b29b      	uxth	r3, r3
    1fbc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1fbe:	2b00      	cmp	r3, #0
    1fc0:	d112      	bne.n	1fe8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1fc2:	3304      	adds	r3, #4
    1fc4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1fc6:	2200      	movs	r2, #0
    1fc8:	332e      	adds	r3, #46	; 0x2e
    1fca:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1fcc:	07bb      	lsls	r3, r7, #30
    1fce:	d50b      	bpl.n	1fe8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1fd0:	0028      	movs	r0, r5
    1fd2:	692b      	ldr	r3, [r5, #16]
    1fd4:	4798      	blx	r3
    1fd6:	e007      	b.n	1fe8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1fd8:	0a1b      	lsrs	r3, r3, #8
    1fda:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1fdc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1fde:	3301      	adds	r3, #1
    1fe0:	626b      	str	r3, [r5, #36]	; 0x24
    1fe2:	e7e8      	b.n	1fb6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1fe4:	2304      	movs	r3, #4
    1fe6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1fe8:	06f3      	lsls	r3, r6, #27
    1fea:	d504      	bpl.n	1ff6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1fec:	2310      	movs	r3, #16
    1fee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1ff0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1ff2:	06fb      	lsls	r3, r7, #27
    1ff4:	d40e      	bmi.n	2014 <STACK_SIZE+0x14>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1ff6:	06b3      	lsls	r3, r6, #26
    1ff8:	d504      	bpl.n	2004 <STACK_SIZE+0x4>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1ffa:	2320      	movs	r3, #32
    1ffc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1ffe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2000:	073b      	lsls	r3, r7, #28
    2002:	d40b      	bmi.n	201c <STACK_SIZE+0x1c>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2004:	0733      	lsls	r3, r6, #28
    2006:	d504      	bpl.n	2012 <STACK_SIZE+0x12>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2008:	2308      	movs	r3, #8
    200a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    200c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    200e:	06bb      	lsls	r3, r7, #26
    2010:	d408      	bmi.n	2024 <STACK_SIZE+0x24>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    2012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2014:	0028      	movs	r0, r5
    2016:	69eb      	ldr	r3, [r5, #28]
    2018:	4798      	blx	r3
    201a:	e7ec      	b.n	1ff6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    201c:	0028      	movs	r0, r5
    201e:	69ab      	ldr	r3, [r5, #24]
    2020:	4798      	blx	r3
    2022:	e7ef      	b.n	2004 <STACK_SIZE+0x4>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2024:	6a2b      	ldr	r3, [r5, #32]
    2026:	0028      	movs	r0, r5
    2028:	4798      	blx	r3
}
    202a:	e7f2      	b.n	2012 <STACK_SIZE+0x12>
    202c:	2000227c 	.word	0x2000227c

00002030 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2030:	b510      	push	{r4, lr}
	switch (clock_source) {
    2032:	2808      	cmp	r0, #8
    2034:	d803      	bhi.n	203e <system_clock_source_get_hz+0xe>
    2036:	0080      	lsls	r0, r0, #2
    2038:	4b1b      	ldr	r3, [pc, #108]	; (20a8 <system_clock_source_get_hz+0x78>)
    203a:	581b      	ldr	r3, [r3, r0]
    203c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    203e:	2000      	movs	r0, #0
    2040:	e030      	b.n	20a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    2042:	4b1a      	ldr	r3, [pc, #104]	; (20ac <system_clock_source_get_hz+0x7c>)
    2044:	6918      	ldr	r0, [r3, #16]
    2046:	e02d      	b.n	20a4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2048:	4b19      	ldr	r3, [pc, #100]	; (20b0 <system_clock_source_get_hz+0x80>)
    204a:	6a1b      	ldr	r3, [r3, #32]
    204c:	059b      	lsls	r3, r3, #22
    204e:	0f9b      	lsrs	r3, r3, #30
    2050:	4818      	ldr	r0, [pc, #96]	; (20b4 <system_clock_source_get_hz+0x84>)
    2052:	40d8      	lsrs	r0, r3
    2054:	e026      	b.n	20a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2056:	4b15      	ldr	r3, [pc, #84]	; (20ac <system_clock_source_get_hz+0x7c>)
    2058:	6958      	ldr	r0, [r3, #20]
    205a:	e023      	b.n	20a4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    205c:	4b13      	ldr	r3, [pc, #76]	; (20ac <system_clock_source_get_hz+0x7c>)
    205e:	681b      	ldr	r3, [r3, #0]
			return 0;
    2060:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2062:	079b      	lsls	r3, r3, #30
    2064:	d51e      	bpl.n	20a4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2066:	4912      	ldr	r1, [pc, #72]	; (20b0 <system_clock_source_get_hz+0x80>)
    2068:	2210      	movs	r2, #16
    206a:	68cb      	ldr	r3, [r1, #12]
    206c:	421a      	tst	r2, r3
    206e:	d0fc      	beq.n	206a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2070:	4b0e      	ldr	r3, [pc, #56]	; (20ac <system_clock_source_get_hz+0x7c>)
    2072:	681b      	ldr	r3, [r3, #0]
    2074:	075b      	lsls	r3, r3, #29
    2076:	d401      	bmi.n	207c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2078:	480f      	ldr	r0, [pc, #60]	; (20b8 <system_clock_source_get_hz+0x88>)
    207a:	e013      	b.n	20a4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    207c:	2000      	movs	r0, #0
    207e:	4b0f      	ldr	r3, [pc, #60]	; (20bc <system_clock_source_get_hz+0x8c>)
    2080:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2082:	4b0a      	ldr	r3, [pc, #40]	; (20ac <system_clock_source_get_hz+0x7c>)
    2084:	689b      	ldr	r3, [r3, #8]
    2086:	041b      	lsls	r3, r3, #16
    2088:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    208a:	4358      	muls	r0, r3
    208c:	e00a      	b.n	20a4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    208e:	2350      	movs	r3, #80	; 0x50
    2090:	4a07      	ldr	r2, [pc, #28]	; (20b0 <system_clock_source_get_hz+0x80>)
    2092:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2094:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2096:	075b      	lsls	r3, r3, #29
    2098:	d504      	bpl.n	20a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    209a:	4b04      	ldr	r3, [pc, #16]	; (20ac <system_clock_source_get_hz+0x7c>)
    209c:	68d8      	ldr	r0, [r3, #12]
    209e:	e001      	b.n	20a4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    20a0:	2080      	movs	r0, #128	; 0x80
    20a2:	0200      	lsls	r0, r0, #8
	}
}
    20a4:	bd10      	pop	{r4, pc}
    20a6:	46c0      	nop			; (mov r8, r8)
    20a8:	0000ac3c 	.word	0x0000ac3c
    20ac:	20000260 	.word	0x20000260
    20b0:	40000800 	.word	0x40000800
    20b4:	007a1200 	.word	0x007a1200
    20b8:	02dc6c00 	.word	0x02dc6c00
    20bc:	000027a1 	.word	0x000027a1

000020c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    20c0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    20c2:	490c      	ldr	r1, [pc, #48]	; (20f4 <system_clock_source_osc8m_set_config+0x34>)
    20c4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    20c6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    20c8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    20ca:	7840      	ldrb	r0, [r0, #1]
    20cc:	2201      	movs	r2, #1
    20ce:	4010      	ands	r0, r2
    20d0:	0180      	lsls	r0, r0, #6
    20d2:	2640      	movs	r6, #64	; 0x40
    20d4:	43b3      	bics	r3, r6
    20d6:	4303      	orrs	r3, r0
    20d8:	402a      	ands	r2, r5
    20da:	01d2      	lsls	r2, r2, #7
    20dc:	2080      	movs	r0, #128	; 0x80
    20de:	4383      	bics	r3, r0
    20e0:	4313      	orrs	r3, r2
    20e2:	2203      	movs	r2, #3
    20e4:	4022      	ands	r2, r4
    20e6:	0212      	lsls	r2, r2, #8
    20e8:	4803      	ldr	r0, [pc, #12]	; (20f8 <system_clock_source_osc8m_set_config+0x38>)
    20ea:	4003      	ands	r3, r0
    20ec:	4313      	orrs	r3, r2
    20ee:	620b      	str	r3, [r1, #32]
}
    20f0:	bd70      	pop	{r4, r5, r6, pc}
    20f2:	46c0      	nop			; (mov r8, r8)
    20f4:	40000800 	.word	0x40000800
    20f8:	fffffcff 	.word	0xfffffcff

000020fc <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    20fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    20fe:	46ce      	mov	lr, r9
    2100:	4647      	mov	r7, r8
    2102:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2104:	4b19      	ldr	r3, [pc, #100]	; (216c <system_clock_source_osc32k_set_config+0x70>)
    2106:	4699      	mov	r9, r3
    2108:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    210a:	7841      	ldrb	r1, [r0, #1]
    210c:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    210e:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2110:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2112:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    2114:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2116:	7880      	ldrb	r0, [r0, #2]
    2118:	2101      	movs	r1, #1
    211a:	4008      	ands	r0, r1
    211c:	0080      	lsls	r0, r0, #2
    211e:	2204      	movs	r2, #4
    2120:	4393      	bics	r3, r2
    2122:	4303      	orrs	r3, r0
    2124:	4660      	mov	r0, ip
    2126:	4008      	ands	r0, r1
    2128:	00c0      	lsls	r0, r0, #3
    212a:	3204      	adds	r2, #4
    212c:	4393      	bics	r3, r2
    212e:	4303      	orrs	r3, r0
    2130:	0038      	movs	r0, r7
    2132:	4008      	ands	r0, r1
    2134:	0180      	lsls	r0, r0, #6
    2136:	2740      	movs	r7, #64	; 0x40
    2138:	43bb      	bics	r3, r7
    213a:	4303      	orrs	r3, r0
    213c:	0030      	movs	r0, r6
    213e:	4008      	ands	r0, r1
    2140:	01c0      	lsls	r0, r0, #7
    2142:	2680      	movs	r6, #128	; 0x80
    2144:	43b3      	bics	r3, r6
    2146:	4303      	orrs	r3, r0
    2148:	2007      	movs	r0, #7
    214a:	4005      	ands	r5, r0
    214c:	022d      	lsls	r5, r5, #8
    214e:	4808      	ldr	r0, [pc, #32]	; (2170 <system_clock_source_osc32k_set_config+0x74>)
    2150:	4003      	ands	r3, r0
    2152:	432b      	orrs	r3, r5
    2154:	4021      	ands	r1, r4
    2156:	0309      	lsls	r1, r1, #12
    2158:	4806      	ldr	r0, [pc, #24]	; (2174 <system_clock_source_osc32k_set_config+0x78>)
    215a:	4003      	ands	r3, r0
    215c:	430b      	orrs	r3, r1
    215e:	464a      	mov	r2, r9
    2160:	6193      	str	r3, [r2, #24]
}
    2162:	bc0c      	pop	{r2, r3}
    2164:	4690      	mov	r8, r2
    2166:	4699      	mov	r9, r3
    2168:	bdf0      	pop	{r4, r5, r6, r7, pc}
    216a:	46c0      	nop			; (mov r8, r8)
    216c:	40000800 	.word	0x40000800
    2170:	fffff8ff 	.word	0xfffff8ff
    2174:	ffffefff 	.word	0xffffefff

00002178 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2178:	b5f0      	push	{r4, r5, r6, r7, lr}
    217a:	46de      	mov	lr, fp
    217c:	4657      	mov	r7, sl
    217e:	464e      	mov	r6, r9
    2180:	4645      	mov	r5, r8
    2182:	b5e0      	push	{r5, r6, r7, lr}
    2184:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    2186:	4b26      	ldr	r3, [pc, #152]	; (2220 <system_clock_source_xosc32k_set_config+0xa8>)
    2188:	469b      	mov	fp, r3
    218a:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    218c:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    218e:	7800      	ldrb	r0, [r0, #0]
    2190:	4242      	negs	r2, r0
    2192:	4142      	adcs	r2, r0
    2194:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    2196:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    2198:	78ca      	ldrb	r2, [r1, #3]
    219a:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    219c:	790a      	ldrb	r2, [r1, #4]
    219e:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    21a0:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    21a2:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    21a4:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    21a6:	688a      	ldr	r2, [r1, #8]
    21a8:	491e      	ldr	r1, [pc, #120]	; (2224 <system_clock_source_xosc32k_set_config+0xac>)
    21aa:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    21ac:	2101      	movs	r1, #1
    21ae:	464a      	mov	r2, r9
    21b0:	0092      	lsls	r2, r2, #2
    21b2:	4691      	mov	r9, r2
    21b4:	2204      	movs	r2, #4
    21b6:	4393      	bics	r3, r2
    21b8:	464a      	mov	r2, r9
    21ba:	4313      	orrs	r3, r2
    21bc:	4642      	mov	r2, r8
    21be:	400a      	ands	r2, r1
    21c0:	00d2      	lsls	r2, r2, #3
    21c2:	4690      	mov	r8, r2
    21c4:	2208      	movs	r2, #8
    21c6:	4393      	bics	r3, r2
    21c8:	4642      	mov	r2, r8
    21ca:	4313      	orrs	r3, r2
    21cc:	4662      	mov	r2, ip
    21ce:	400a      	ands	r2, r1
    21d0:	0112      	lsls	r2, r2, #4
    21d2:	4694      	mov	ip, r2
    21d4:	2210      	movs	r2, #16
    21d6:	4393      	bics	r3, r2
    21d8:	4662      	mov	r2, ip
    21da:	4313      	orrs	r3, r2
    21dc:	4008      	ands	r0, r1
    21de:	0140      	lsls	r0, r0, #5
    21e0:	2220      	movs	r2, #32
    21e2:	4393      	bics	r3, r2
    21e4:	4303      	orrs	r3, r0
    21e6:	400f      	ands	r7, r1
    21e8:	01bf      	lsls	r7, r7, #6
    21ea:	2040      	movs	r0, #64	; 0x40
    21ec:	4383      	bics	r3, r0
    21ee:	433b      	orrs	r3, r7
    21f0:	400e      	ands	r6, r1
    21f2:	01f6      	lsls	r6, r6, #7
    21f4:	3040      	adds	r0, #64	; 0x40
    21f6:	4383      	bics	r3, r0
    21f8:	4333      	orrs	r3, r6
    21fa:	3879      	subs	r0, #121	; 0x79
    21fc:	4005      	ands	r5, r0
    21fe:	022d      	lsls	r5, r5, #8
    2200:	4809      	ldr	r0, [pc, #36]	; (2228 <system_clock_source_xosc32k_set_config+0xb0>)
    2202:	4003      	ands	r3, r0
    2204:	432b      	orrs	r3, r5
    2206:	4021      	ands	r1, r4
    2208:	0309      	lsls	r1, r1, #12
    220a:	4808      	ldr	r0, [pc, #32]	; (222c <system_clock_source_xosc32k_set_config+0xb4>)
    220c:	4003      	ands	r3, r0
    220e:	430b      	orrs	r3, r1
    2210:	465a      	mov	r2, fp
    2212:	8293      	strh	r3, [r2, #20]
}
    2214:	bc3c      	pop	{r2, r3, r4, r5}
    2216:	4690      	mov	r8, r2
    2218:	4699      	mov	r9, r3
    221a:	46a2      	mov	sl, r4
    221c:	46ab      	mov	fp, r5
    221e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2220:	40000800 	.word	0x40000800
    2224:	20000260 	.word	0x20000260
    2228:	fffff8ff 	.word	0xfffff8ff
    222c:	ffffefff 	.word	0xffffefff

00002230 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2230:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2232:	7a03      	ldrb	r3, [r0, #8]
    2234:	069b      	lsls	r3, r3, #26
    2236:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2238:	8942      	ldrh	r2, [r0, #10]
    223a:	0592      	lsls	r2, r2, #22
    223c:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    223e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2240:	4918      	ldr	r1, [pc, #96]	; (22a4 <system_clock_source_dfll_set_config+0x74>)
    2242:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2244:	7983      	ldrb	r3, [r0, #6]
    2246:	79c2      	ldrb	r2, [r0, #7]
    2248:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    224a:	8842      	ldrh	r2, [r0, #2]
    224c:	8884      	ldrh	r4, [r0, #4]
    224e:	4322      	orrs	r2, r4
    2250:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2252:	7842      	ldrb	r2, [r0, #1]
    2254:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2256:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2258:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    225a:	7803      	ldrb	r3, [r0, #0]
    225c:	2b04      	cmp	r3, #4
    225e:	d011      	beq.n	2284 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2260:	2b20      	cmp	r3, #32
    2262:	d10e      	bne.n	2282 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2264:	7b03      	ldrb	r3, [r0, #12]
    2266:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2268:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    226a:	4313      	orrs	r3, r2
    226c:	89c2      	ldrh	r2, [r0, #14]
    226e:	0412      	lsls	r2, r2, #16
    2270:	490d      	ldr	r1, [pc, #52]	; (22a8 <system_clock_source_dfll_set_config+0x78>)
    2272:	400a      	ands	r2, r1
    2274:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2276:	4a0b      	ldr	r2, [pc, #44]	; (22a4 <system_clock_source_dfll_set_config+0x74>)
    2278:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    227a:	6811      	ldr	r1, [r2, #0]
    227c:	4b0b      	ldr	r3, [pc, #44]	; (22ac <system_clock_source_dfll_set_config+0x7c>)
    227e:	430b      	orrs	r3, r1
    2280:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2282:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2284:	7b03      	ldrb	r3, [r0, #12]
    2286:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2288:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    228a:	4313      	orrs	r3, r2
    228c:	89c2      	ldrh	r2, [r0, #14]
    228e:	0412      	lsls	r2, r2, #16
    2290:	4905      	ldr	r1, [pc, #20]	; (22a8 <system_clock_source_dfll_set_config+0x78>)
    2292:	400a      	ands	r2, r1
    2294:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2296:	4a03      	ldr	r2, [pc, #12]	; (22a4 <system_clock_source_dfll_set_config+0x74>)
    2298:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    229a:	6813      	ldr	r3, [r2, #0]
    229c:	2104      	movs	r1, #4
    229e:	430b      	orrs	r3, r1
    22a0:	6013      	str	r3, [r2, #0]
    22a2:	e7ee      	b.n	2282 <system_clock_source_dfll_set_config+0x52>
    22a4:	20000260 	.word	0x20000260
    22a8:	03ff0000 	.word	0x03ff0000
    22ac:	00000424 	.word	0x00000424

000022b0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    22b0:	2808      	cmp	r0, #8
    22b2:	d803      	bhi.n	22bc <system_clock_source_enable+0xc>
    22b4:	0080      	lsls	r0, r0, #2
    22b6:	4b25      	ldr	r3, [pc, #148]	; (234c <system_clock_source_enable+0x9c>)
    22b8:	581b      	ldr	r3, [r3, r0]
    22ba:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    22bc:	2017      	movs	r0, #23
    22be:	e044      	b.n	234a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    22c0:	4a23      	ldr	r2, [pc, #140]	; (2350 <system_clock_source_enable+0xa0>)
    22c2:	6a13      	ldr	r3, [r2, #32]
    22c4:	2102      	movs	r1, #2
    22c6:	430b      	orrs	r3, r1
    22c8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    22ca:	2000      	movs	r0, #0
    22cc:	e03d      	b.n	234a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    22ce:	4a20      	ldr	r2, [pc, #128]	; (2350 <system_clock_source_enable+0xa0>)
    22d0:	6993      	ldr	r3, [r2, #24]
    22d2:	2102      	movs	r1, #2
    22d4:	430b      	orrs	r3, r1
    22d6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    22d8:	2000      	movs	r0, #0
		break;
    22da:	e036      	b.n	234a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    22dc:	4a1c      	ldr	r2, [pc, #112]	; (2350 <system_clock_source_enable+0xa0>)
    22de:	8a13      	ldrh	r3, [r2, #16]
    22e0:	2102      	movs	r1, #2
    22e2:	430b      	orrs	r3, r1
    22e4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    22e6:	2000      	movs	r0, #0
		break;
    22e8:	e02f      	b.n	234a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    22ea:	4a19      	ldr	r2, [pc, #100]	; (2350 <system_clock_source_enable+0xa0>)
    22ec:	8a93      	ldrh	r3, [r2, #20]
    22ee:	2102      	movs	r1, #2
    22f0:	430b      	orrs	r3, r1
    22f2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    22f4:	2000      	movs	r0, #0
		break;
    22f6:	e028      	b.n	234a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    22f8:	4916      	ldr	r1, [pc, #88]	; (2354 <system_clock_source_enable+0xa4>)
    22fa:	680b      	ldr	r3, [r1, #0]
    22fc:	2202      	movs	r2, #2
    22fe:	4313      	orrs	r3, r2
    2300:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2302:	4b13      	ldr	r3, [pc, #76]	; (2350 <system_clock_source_enable+0xa0>)
    2304:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2306:	0019      	movs	r1, r3
    2308:	320e      	adds	r2, #14
    230a:	68cb      	ldr	r3, [r1, #12]
    230c:	421a      	tst	r2, r3
    230e:	d0fc      	beq.n	230a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2310:	4a10      	ldr	r2, [pc, #64]	; (2354 <system_clock_source_enable+0xa4>)
    2312:	6891      	ldr	r1, [r2, #8]
    2314:	4b0e      	ldr	r3, [pc, #56]	; (2350 <system_clock_source_enable+0xa0>)
    2316:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2318:	6852      	ldr	r2, [r2, #4]
    231a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    231c:	2200      	movs	r2, #0
    231e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2320:	0019      	movs	r1, r3
    2322:	3210      	adds	r2, #16
    2324:	68cb      	ldr	r3, [r1, #12]
    2326:	421a      	tst	r2, r3
    2328:	d0fc      	beq.n	2324 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    232a:	4b0a      	ldr	r3, [pc, #40]	; (2354 <system_clock_source_enable+0xa4>)
    232c:	681b      	ldr	r3, [r3, #0]
    232e:	b29b      	uxth	r3, r3
    2330:	4a07      	ldr	r2, [pc, #28]	; (2350 <system_clock_source_enable+0xa0>)
    2332:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2334:	2000      	movs	r0, #0
    2336:	e008      	b.n	234a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2338:	4905      	ldr	r1, [pc, #20]	; (2350 <system_clock_source_enable+0xa0>)
    233a:	2244      	movs	r2, #68	; 0x44
    233c:	5c8b      	ldrb	r3, [r1, r2]
    233e:	2002      	movs	r0, #2
    2340:	4303      	orrs	r3, r0
    2342:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2344:	2000      	movs	r0, #0
		break;
    2346:	e000      	b.n	234a <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2348:	2000      	movs	r0, #0
}
    234a:	4770      	bx	lr
    234c:	0000ac60 	.word	0x0000ac60
    2350:	40000800 	.word	0x40000800
    2354:	20000260 	.word	0x20000260

00002358 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2358:	b5f0      	push	{r4, r5, r6, r7, lr}
    235a:	46d6      	mov	lr, sl
    235c:	464f      	mov	r7, r9
    235e:	4646      	mov	r6, r8
    2360:	b5c0      	push	{r6, r7, lr}
    2362:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2364:	22c2      	movs	r2, #194	; 0xc2
    2366:	00d2      	lsls	r2, r2, #3
    2368:	4b69      	ldr	r3, [pc, #420]	; (2510 <system_clock_init+0x1b8>)
    236a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    236c:	4a69      	ldr	r2, [pc, #420]	; (2514 <system_clock_init+0x1bc>)
    236e:	6853      	ldr	r3, [r2, #4]
    2370:	211e      	movs	r1, #30
    2372:	438b      	bics	r3, r1
    2374:	391a      	subs	r1, #26
    2376:	430b      	orrs	r3, r1
    2378:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    237a:	2205      	movs	r2, #5
    237c:	ab01      	add	r3, sp, #4
    237e:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2380:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2382:	4d65      	ldr	r5, [pc, #404]	; (2518 <system_clock_init+0x1c0>)
    2384:	b2e0      	uxtb	r0, r4
    2386:	a901      	add	r1, sp, #4
    2388:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    238a:	3401      	adds	r4, #1
    238c:	2c25      	cmp	r4, #37	; 0x25
    238e:	d1f9      	bne.n	2384 <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2390:	a80c      	add	r0, sp, #48	; 0x30
    2392:	2300      	movs	r3, #0
    2394:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2396:	2280      	movs	r2, #128	; 0x80
    2398:	0212      	lsls	r2, r2, #8
    239a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    239c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    239e:	2201      	movs	r2, #1
    23a0:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    23a2:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    23a4:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    23a6:	2106      	movs	r1, #6
    23a8:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    23aa:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    23ac:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    23ae:	4b5b      	ldr	r3, [pc, #364]	; (251c <system_clock_init+0x1c4>)
    23b0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    23b2:	2005      	movs	r0, #5
    23b4:	4b5a      	ldr	r3, [pc, #360]	; (2520 <system_clock_init+0x1c8>)
    23b6:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    23b8:	4955      	ldr	r1, [pc, #340]	; (2510 <system_clock_init+0x1b8>)
    23ba:	2202      	movs	r2, #2
    23bc:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    23be:	421a      	tst	r2, r3
    23c0:	d0fc      	beq.n	23bc <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    23c2:	4953      	ldr	r1, [pc, #332]	; (2510 <system_clock_init+0x1b8>)
    23c4:	8a8b      	ldrh	r3, [r1, #20]
    23c6:	2280      	movs	r2, #128	; 0x80
    23c8:	4313      	orrs	r3, r2
    23ca:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    23cc:	4c55      	ldr	r4, [pc, #340]	; (2524 <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    23ce:	6823      	ldr	r3, [r4, #0]
    23d0:	04db      	lsls	r3, r3, #19
    23d2:	698a      	ldr	r2, [r1, #24]
    23d4:	0e5b      	lsrs	r3, r3, #25
    23d6:	041b      	lsls	r3, r3, #16
    23d8:	4853      	ldr	r0, [pc, #332]	; (2528 <system_clock_init+0x1d0>)
    23da:	4002      	ands	r2, r0
    23dc:	4313      	orrs	r3, r2
    23de:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    23e0:	a80a      	add	r0, sp, #40	; 0x28
    23e2:	2301      	movs	r3, #1
    23e4:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    23e6:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    23e8:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    23ea:	2207      	movs	r2, #7
    23ec:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    23ee:	2500      	movs	r5, #0
    23f0:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    23f2:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    23f4:	4b4d      	ldr	r3, [pc, #308]	; (252c <system_clock_init+0x1d4>)
    23f6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    23f8:	2004      	movs	r0, #4
    23fa:	4b49      	ldr	r3, [pc, #292]	; (2520 <system_clock_init+0x1c8>)
    23fc:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    23fe:	ab05      	add	r3, sp, #20
    2400:	2200      	movs	r2, #0
    2402:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2404:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2406:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2408:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    240a:	213f      	movs	r1, #63	; 0x3f
    240c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    240e:	393b      	subs	r1, #59	; 0x3b
    2410:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2412:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2414:	6823      	ldr	r3, [r4, #0]
    2416:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2418:	2b3f      	cmp	r3, #63	; 0x3f
    241a:	d100      	bne.n	241e <system_clock_init+0xc6>
    241c:	e075      	b.n	250a <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    241e:	a805      	add	r0, sp, #20
    2420:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2422:	23b7      	movs	r3, #183	; 0xb7
    2424:	00db      	lsls	r3, r3, #3
    2426:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2428:	2307      	movs	r3, #7
    242a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    242c:	3338      	adds	r3, #56	; 0x38
    242e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2430:	4b3f      	ldr	r3, [pc, #252]	; (2530 <system_clock_init+0x1d8>)
    2432:	4798      	blx	r3
	config->run_in_standby  = false;
    2434:	a804      	add	r0, sp, #16
    2436:	2500      	movs	r5, #0
    2438:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    243a:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    243c:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    243e:	4b3d      	ldr	r3, [pc, #244]	; (2534 <system_clock_init+0x1dc>)
    2440:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2442:	2006      	movs	r0, #6
    2444:	4b36      	ldr	r3, [pc, #216]	; (2520 <system_clock_init+0x1c8>)
    2446:	4699      	mov	r9, r3
    2448:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    244a:	4b3b      	ldr	r3, [pc, #236]	; (2538 <system_clock_init+0x1e0>)
    244c:	4798      	blx	r3
	config->division_factor    = 1;
    244e:	ac01      	add	r4, sp, #4
    2450:	2601      	movs	r6, #1
    2452:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2454:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2456:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2458:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    245a:	2305      	movs	r3, #5
    245c:	7023      	strb	r3, [r4, #0]
    245e:	0021      	movs	r1, r4
    2460:	2001      	movs	r0, #1
    2462:	4b36      	ldr	r3, [pc, #216]	; (253c <system_clock_init+0x1e4>)
    2464:	4698      	mov	r8, r3
    2466:	4798      	blx	r3
    2468:	2001      	movs	r0, #1
    246a:	4f35      	ldr	r7, [pc, #212]	; (2540 <system_clock_init+0x1e8>)
    246c:	47b8      	blx	r7
	config->high_when_disabled = false;
    246e:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    2470:	7265      	strb	r5, [r4, #9]
    2472:	2304      	movs	r3, #4
    2474:	7023      	strb	r3, [r4, #0]
    2476:	331c      	adds	r3, #28
    2478:	469a      	mov	sl, r3
    247a:	6063      	str	r3, [r4, #4]
    247c:	7226      	strb	r6, [r4, #8]
    247e:	0021      	movs	r1, r4
    2480:	2002      	movs	r0, #2
    2482:	47c0      	blx	r8
    2484:	2002      	movs	r0, #2
    2486:	47b8      	blx	r7
	config->division_factor    = 1;
    2488:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    248a:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    248c:	2306      	movs	r3, #6
    248e:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2490:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2492:	7265      	strb	r5, [r4, #9]
    2494:	0021      	movs	r1, r4
    2496:	2003      	movs	r0, #3
    2498:	47c0      	blx	r8
    249a:	2003      	movs	r0, #3
    249c:	47b8      	blx	r7
	config->high_when_disabled = false;
    249e:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    24a0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    24a2:	7265      	strb	r5, [r4, #9]
    24a4:	2303      	movs	r3, #3
    24a6:	7023      	strb	r3, [r4, #0]
    24a8:	4653      	mov	r3, sl
    24aa:	6063      	str	r3, [r4, #4]
    24ac:	0021      	movs	r1, r4
    24ae:	2004      	movs	r0, #4
    24b0:	47c0      	blx	r8
    24b2:	2004      	movs	r0, #4
    24b4:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    24b6:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    24b8:	0021      	movs	r1, r4
    24ba:	2000      	movs	r0, #0
    24bc:	4b16      	ldr	r3, [pc, #88]	; (2518 <system_clock_init+0x1c0>)
    24be:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    24c0:	2000      	movs	r0, #0
    24c2:	4b20      	ldr	r3, [pc, #128]	; (2544 <system_clock_init+0x1ec>)
    24c4:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    24c6:	2007      	movs	r0, #7
    24c8:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    24ca:	4911      	ldr	r1, [pc, #68]	; (2510 <system_clock_init+0x1b8>)
    24cc:	22d0      	movs	r2, #208	; 0xd0
    24ce:	68cb      	ldr	r3, [r1, #12]
    24d0:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    24d2:	2bd0      	cmp	r3, #208	; 0xd0
    24d4:	d1fb      	bne.n	24ce <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    24d6:	4a1c      	ldr	r2, [pc, #112]	; (2548 <system_clock_init+0x1f0>)
    24d8:	2300      	movs	r3, #0
    24da:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    24dc:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    24de:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    24e0:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    24e2:	a901      	add	r1, sp, #4
    24e4:	2201      	movs	r2, #1
    24e6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    24e8:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    24ea:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    24ec:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    24ee:	3307      	adds	r3, #7
    24f0:	700b      	strb	r3, [r1, #0]
    24f2:	2000      	movs	r0, #0
    24f4:	4b11      	ldr	r3, [pc, #68]	; (253c <system_clock_init+0x1e4>)
    24f6:	4798      	blx	r3
    24f8:	2000      	movs	r0, #0
    24fa:	4b11      	ldr	r3, [pc, #68]	; (2540 <system_clock_init+0x1e8>)
    24fc:	4798      	blx	r3
#endif
}
    24fe:	b010      	add	sp, #64	; 0x40
    2500:	bc1c      	pop	{r2, r3, r4}
    2502:	4690      	mov	r8, r2
    2504:	4699      	mov	r9, r3
    2506:	46a2      	mov	sl, r4
    2508:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    250a:	3b20      	subs	r3, #32
    250c:	e787      	b.n	241e <system_clock_init+0xc6>
    250e:	46c0      	nop			; (mov r8, r8)
    2510:	40000800 	.word	0x40000800
    2514:	41004000 	.word	0x41004000
    2518:	00002785 	.word	0x00002785
    251c:	00002179 	.word	0x00002179
    2520:	000022b1 	.word	0x000022b1
    2524:	00806024 	.word	0x00806024
    2528:	ff80ffff 	.word	0xff80ffff
    252c:	000020fd 	.word	0x000020fd
    2530:	00002231 	.word	0x00002231
    2534:	000020c1 	.word	0x000020c1
    2538:	0000254d 	.word	0x0000254d
    253c:	00002571 	.word	0x00002571
    2540:	00002629 	.word	0x00002629
    2544:	000026f9 	.word	0x000026f9
    2548:	40000400 	.word	0x40000400

0000254c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    254c:	4a06      	ldr	r2, [pc, #24]	; (2568 <system_gclk_init+0x1c>)
    254e:	6993      	ldr	r3, [r2, #24]
    2550:	2108      	movs	r1, #8
    2552:	430b      	orrs	r3, r1
    2554:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2556:	2201      	movs	r2, #1
    2558:	4b04      	ldr	r3, [pc, #16]	; (256c <system_gclk_init+0x20>)
    255a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    255c:	0019      	movs	r1, r3
    255e:	780b      	ldrb	r3, [r1, #0]
    2560:	4213      	tst	r3, r2
    2562:	d1fc      	bne.n	255e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2564:	4770      	bx	lr
    2566:	46c0      	nop			; (mov r8, r8)
    2568:	40000400 	.word	0x40000400
    256c:	40000c00 	.word	0x40000c00

00002570 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2570:	b570      	push	{r4, r5, r6, lr}
    2572:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2574:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2576:	780d      	ldrb	r5, [r1, #0]
    2578:	022d      	lsls	r5, r5, #8
    257a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    257c:	784b      	ldrb	r3, [r1, #1]
    257e:	2b00      	cmp	r3, #0
    2580:	d002      	beq.n	2588 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	02db      	lsls	r3, r3, #11
    2586:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2588:	7a4b      	ldrb	r3, [r1, #9]
    258a:	2b00      	cmp	r3, #0
    258c:	d002      	beq.n	2594 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    258e:	2380      	movs	r3, #128	; 0x80
    2590:	031b      	lsls	r3, r3, #12
    2592:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2594:	6848      	ldr	r0, [r1, #4]
    2596:	2801      	cmp	r0, #1
    2598:	d910      	bls.n	25bc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    259a:	1e43      	subs	r3, r0, #1
    259c:	4218      	tst	r0, r3
    259e:	d134      	bne.n	260a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    25a0:	2802      	cmp	r0, #2
    25a2:	d930      	bls.n	2606 <system_gclk_gen_set_config+0x96>
    25a4:	2302      	movs	r3, #2
    25a6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    25a8:	3201      	adds	r2, #1
						mask <<= 1) {
    25aa:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    25ac:	4298      	cmp	r0, r3
    25ae:	d8fb      	bhi.n	25a8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    25b0:	0212      	lsls	r2, r2, #8
    25b2:	4332      	orrs	r2, r6
    25b4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    25b6:	2380      	movs	r3, #128	; 0x80
    25b8:	035b      	lsls	r3, r3, #13
    25ba:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    25bc:	7a0b      	ldrb	r3, [r1, #8]
    25be:	2b00      	cmp	r3, #0
    25c0:	d002      	beq.n	25c8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    25c2:	2380      	movs	r3, #128	; 0x80
    25c4:	039b      	lsls	r3, r3, #14
    25c6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25c8:	4a13      	ldr	r2, [pc, #76]	; (2618 <system_gclk_gen_set_config+0xa8>)
    25ca:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    25cc:	b25b      	sxtb	r3, r3
    25ce:	2b00      	cmp	r3, #0
    25d0:	dbfb      	blt.n	25ca <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    25d2:	4b12      	ldr	r3, [pc, #72]	; (261c <system_gclk_gen_set_config+0xac>)
    25d4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    25d6:	4b12      	ldr	r3, [pc, #72]	; (2620 <system_gclk_gen_set_config+0xb0>)
    25d8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25da:	4a0f      	ldr	r2, [pc, #60]	; (2618 <system_gclk_gen_set_config+0xa8>)
    25dc:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    25de:	b25b      	sxtb	r3, r3
    25e0:	2b00      	cmp	r3, #0
    25e2:	dbfb      	blt.n	25dc <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    25e4:	4b0c      	ldr	r3, [pc, #48]	; (2618 <system_gclk_gen_set_config+0xa8>)
    25e6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25e8:	001a      	movs	r2, r3
    25ea:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    25ec:	b25b      	sxtb	r3, r3
    25ee:	2b00      	cmp	r3, #0
    25f0:	dbfb      	blt.n	25ea <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    25f2:	4a09      	ldr	r2, [pc, #36]	; (2618 <system_gclk_gen_set_config+0xa8>)
    25f4:	6853      	ldr	r3, [r2, #4]
    25f6:	2180      	movs	r1, #128	; 0x80
    25f8:	0249      	lsls	r1, r1, #9
    25fa:	400b      	ands	r3, r1
    25fc:	431d      	orrs	r5, r3
    25fe:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2600:	4b08      	ldr	r3, [pc, #32]	; (2624 <system_gclk_gen_set_config+0xb4>)
    2602:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2604:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2606:	2200      	movs	r2, #0
    2608:	e7d2      	b.n	25b0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    260a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    260c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    260e:	2380      	movs	r3, #128	; 0x80
    2610:	029b      	lsls	r3, r3, #10
    2612:	431d      	orrs	r5, r3
    2614:	e7d2      	b.n	25bc <system_gclk_gen_set_config+0x4c>
    2616:	46c0      	nop			; (mov r8, r8)
    2618:	40000c00 	.word	0x40000c00
    261c:	00000e29 	.word	0x00000e29
    2620:	40000c08 	.word	0x40000c08
    2624:	00000e69 	.word	0x00000e69

00002628 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2628:	b510      	push	{r4, lr}
    262a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    262c:	4a0b      	ldr	r2, [pc, #44]	; (265c <system_gclk_gen_enable+0x34>)
    262e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2630:	b25b      	sxtb	r3, r3
    2632:	2b00      	cmp	r3, #0
    2634:	dbfb      	blt.n	262e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2636:	4b0a      	ldr	r3, [pc, #40]	; (2660 <system_gclk_gen_enable+0x38>)
    2638:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    263a:	4b0a      	ldr	r3, [pc, #40]	; (2664 <system_gclk_gen_enable+0x3c>)
    263c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    263e:	4a07      	ldr	r2, [pc, #28]	; (265c <system_gclk_gen_enable+0x34>)
    2640:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2642:	b25b      	sxtb	r3, r3
    2644:	2b00      	cmp	r3, #0
    2646:	dbfb      	blt.n	2640 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2648:	4a04      	ldr	r2, [pc, #16]	; (265c <system_gclk_gen_enable+0x34>)
    264a:	6851      	ldr	r1, [r2, #4]
    264c:	2380      	movs	r3, #128	; 0x80
    264e:	025b      	lsls	r3, r3, #9
    2650:	430b      	orrs	r3, r1
    2652:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2654:	4b04      	ldr	r3, [pc, #16]	; (2668 <system_gclk_gen_enable+0x40>)
    2656:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2658:	bd10      	pop	{r4, pc}
    265a:	46c0      	nop			; (mov r8, r8)
    265c:	40000c00 	.word	0x40000c00
    2660:	00000e29 	.word	0x00000e29
    2664:	40000c04 	.word	0x40000c04
    2668:	00000e69 	.word	0x00000e69

0000266c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    266c:	b570      	push	{r4, r5, r6, lr}
    266e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2670:	4a1a      	ldr	r2, [pc, #104]	; (26dc <system_gclk_gen_get_hz+0x70>)
    2672:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2674:	b25b      	sxtb	r3, r3
    2676:	2b00      	cmp	r3, #0
    2678:	dbfb      	blt.n	2672 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    267a:	4b19      	ldr	r3, [pc, #100]	; (26e0 <system_gclk_gen_get_hz+0x74>)
    267c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    267e:	4b19      	ldr	r3, [pc, #100]	; (26e4 <system_gclk_gen_get_hz+0x78>)
    2680:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2682:	4a16      	ldr	r2, [pc, #88]	; (26dc <system_gclk_gen_get_hz+0x70>)
    2684:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2686:	b25b      	sxtb	r3, r3
    2688:	2b00      	cmp	r3, #0
    268a:	dbfb      	blt.n	2684 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    268c:	4e13      	ldr	r6, [pc, #76]	; (26dc <system_gclk_gen_get_hz+0x70>)
    268e:	6870      	ldr	r0, [r6, #4]
    2690:	04c0      	lsls	r0, r0, #19
    2692:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2694:	4b14      	ldr	r3, [pc, #80]	; (26e8 <system_gclk_gen_get_hz+0x7c>)
    2696:	4798      	blx	r3
    2698:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    269a:	4b12      	ldr	r3, [pc, #72]	; (26e4 <system_gclk_gen_get_hz+0x78>)
    269c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    269e:	6876      	ldr	r6, [r6, #4]
    26a0:	02f6      	lsls	r6, r6, #11
    26a2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    26a4:	4b11      	ldr	r3, [pc, #68]	; (26ec <system_gclk_gen_get_hz+0x80>)
    26a6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26a8:	4a0c      	ldr	r2, [pc, #48]	; (26dc <system_gclk_gen_get_hz+0x70>)
    26aa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    26ac:	b25b      	sxtb	r3, r3
    26ae:	2b00      	cmp	r3, #0
    26b0:	dbfb      	blt.n	26aa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    26b2:	4b0a      	ldr	r3, [pc, #40]	; (26dc <system_gclk_gen_get_hz+0x70>)
    26b4:	689c      	ldr	r4, [r3, #8]
    26b6:	0224      	lsls	r4, r4, #8
    26b8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    26ba:	4b0d      	ldr	r3, [pc, #52]	; (26f0 <system_gclk_gen_get_hz+0x84>)
    26bc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    26be:	2e00      	cmp	r6, #0
    26c0:	d107      	bne.n	26d2 <system_gclk_gen_get_hz+0x66>
    26c2:	2c01      	cmp	r4, #1
    26c4:	d907      	bls.n	26d6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    26c6:	0021      	movs	r1, r4
    26c8:	0028      	movs	r0, r5
    26ca:	4b0a      	ldr	r3, [pc, #40]	; (26f4 <system_gclk_gen_get_hz+0x88>)
    26cc:	4798      	blx	r3
    26ce:	0005      	movs	r5, r0
    26d0:	e001      	b.n	26d6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    26d2:	3401      	adds	r4, #1
    26d4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    26d6:	0028      	movs	r0, r5
    26d8:	bd70      	pop	{r4, r5, r6, pc}
    26da:	46c0      	nop			; (mov r8, r8)
    26dc:	40000c00 	.word	0x40000c00
    26e0:	00000e29 	.word	0x00000e29
    26e4:	40000c04 	.word	0x40000c04
    26e8:	00002031 	.word	0x00002031
    26ec:	40000c08 	.word	0x40000c08
    26f0:	00000e69 	.word	0x00000e69
    26f4:	00007f7d 	.word	0x00007f7d

000026f8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    26f8:	b510      	push	{r4, lr}
    26fa:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    26fc:	4b06      	ldr	r3, [pc, #24]	; (2718 <system_gclk_chan_enable+0x20>)
    26fe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2700:	4b06      	ldr	r3, [pc, #24]	; (271c <system_gclk_chan_enable+0x24>)
    2702:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2704:	4a06      	ldr	r2, [pc, #24]	; (2720 <system_gclk_chan_enable+0x28>)
    2706:	8853      	ldrh	r3, [r2, #2]
    2708:	2180      	movs	r1, #128	; 0x80
    270a:	01c9      	lsls	r1, r1, #7
    270c:	430b      	orrs	r3, r1
    270e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2710:	4b04      	ldr	r3, [pc, #16]	; (2724 <system_gclk_chan_enable+0x2c>)
    2712:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2714:	bd10      	pop	{r4, pc}
    2716:	46c0      	nop			; (mov r8, r8)
    2718:	00000e29 	.word	0x00000e29
    271c:	40000c02 	.word	0x40000c02
    2720:	40000c00 	.word	0x40000c00
    2724:	00000e69 	.word	0x00000e69

00002728 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2728:	b510      	push	{r4, lr}
    272a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    272c:	4b0f      	ldr	r3, [pc, #60]	; (276c <system_gclk_chan_disable+0x44>)
    272e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2730:	4b0f      	ldr	r3, [pc, #60]	; (2770 <system_gclk_chan_disable+0x48>)
    2732:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2734:	4a0f      	ldr	r2, [pc, #60]	; (2774 <system_gclk_chan_disable+0x4c>)
    2736:	8853      	ldrh	r3, [r2, #2]
    2738:	051b      	lsls	r3, r3, #20
    273a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    273c:	8853      	ldrh	r3, [r2, #2]
    273e:	490e      	ldr	r1, [pc, #56]	; (2778 <system_gclk_chan_disable+0x50>)
    2740:	400b      	ands	r3, r1
    2742:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2744:	8853      	ldrh	r3, [r2, #2]
    2746:	490d      	ldr	r1, [pc, #52]	; (277c <system_gclk_chan_disable+0x54>)
    2748:	400b      	ands	r3, r1
    274a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    274c:	0011      	movs	r1, r2
    274e:	2280      	movs	r2, #128	; 0x80
    2750:	01d2      	lsls	r2, r2, #7
    2752:	884b      	ldrh	r3, [r1, #2]
    2754:	4213      	tst	r3, r2
    2756:	d1fc      	bne.n	2752 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2758:	4906      	ldr	r1, [pc, #24]	; (2774 <system_gclk_chan_disable+0x4c>)
    275a:	884a      	ldrh	r2, [r1, #2]
    275c:	0203      	lsls	r3, r0, #8
    275e:	4806      	ldr	r0, [pc, #24]	; (2778 <system_gclk_chan_disable+0x50>)
    2760:	4002      	ands	r2, r0
    2762:	4313      	orrs	r3, r2
    2764:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2766:	4b06      	ldr	r3, [pc, #24]	; (2780 <system_gclk_chan_disable+0x58>)
    2768:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    276a:	bd10      	pop	{r4, pc}
    276c:	00000e29 	.word	0x00000e29
    2770:	40000c02 	.word	0x40000c02
    2774:	40000c00 	.word	0x40000c00
    2778:	fffff0ff 	.word	0xfffff0ff
    277c:	ffffbfff 	.word	0xffffbfff
    2780:	00000e69 	.word	0x00000e69

00002784 <system_gclk_chan_set_config>:
{
    2784:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2786:	780c      	ldrb	r4, [r1, #0]
    2788:	0224      	lsls	r4, r4, #8
    278a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    278c:	4b02      	ldr	r3, [pc, #8]	; (2798 <system_gclk_chan_set_config+0x14>)
    278e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2790:	b2a4      	uxth	r4, r4
    2792:	4b02      	ldr	r3, [pc, #8]	; (279c <system_gclk_chan_set_config+0x18>)
    2794:	805c      	strh	r4, [r3, #2]
}
    2796:	bd10      	pop	{r4, pc}
    2798:	00002729 	.word	0x00002729
    279c:	40000c00 	.word	0x40000c00

000027a0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    27a0:	b510      	push	{r4, lr}
    27a2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    27a4:	4b06      	ldr	r3, [pc, #24]	; (27c0 <system_gclk_chan_get_hz+0x20>)
    27a6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    27a8:	4b06      	ldr	r3, [pc, #24]	; (27c4 <system_gclk_chan_get_hz+0x24>)
    27aa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    27ac:	4b06      	ldr	r3, [pc, #24]	; (27c8 <system_gclk_chan_get_hz+0x28>)
    27ae:	885c      	ldrh	r4, [r3, #2]
    27b0:	0524      	lsls	r4, r4, #20
    27b2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    27b4:	4b05      	ldr	r3, [pc, #20]	; (27cc <system_gclk_chan_get_hz+0x2c>)
    27b6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    27b8:	0020      	movs	r0, r4
    27ba:	4b05      	ldr	r3, [pc, #20]	; (27d0 <system_gclk_chan_get_hz+0x30>)
    27bc:	4798      	blx	r3
}
    27be:	bd10      	pop	{r4, pc}
    27c0:	00000e29 	.word	0x00000e29
    27c4:	40000c02 	.word	0x40000c02
    27c8:	40000c00 	.word	0x40000c00
    27cc:	00000e69 	.word	0x00000e69
    27d0:	0000266d 	.word	0x0000266d

000027d4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    27d4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    27d6:	78d3      	ldrb	r3, [r2, #3]
    27d8:	2b00      	cmp	r3, #0
    27da:	d135      	bne.n	2848 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    27dc:	7813      	ldrb	r3, [r2, #0]
    27de:	2b80      	cmp	r3, #128	; 0x80
    27e0:	d029      	beq.n	2836 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    27e2:	061b      	lsls	r3, r3, #24
    27e4:	2480      	movs	r4, #128	; 0x80
    27e6:	0264      	lsls	r4, r4, #9
    27e8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    27ea:	7854      	ldrb	r4, [r2, #1]
    27ec:	2502      	movs	r5, #2
    27ee:	43ac      	bics	r4, r5
    27f0:	d106      	bne.n	2800 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    27f2:	7894      	ldrb	r4, [r2, #2]
    27f4:	2c00      	cmp	r4, #0
    27f6:	d120      	bne.n	283a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    27f8:	2480      	movs	r4, #128	; 0x80
    27fa:	02a4      	lsls	r4, r4, #10
    27fc:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    27fe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2800:	7854      	ldrb	r4, [r2, #1]
    2802:	3c01      	subs	r4, #1
    2804:	2c01      	cmp	r4, #1
    2806:	d91c      	bls.n	2842 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2808:	040d      	lsls	r5, r1, #16
    280a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    280c:	24a0      	movs	r4, #160	; 0xa0
    280e:	05e4      	lsls	r4, r4, #23
    2810:	432c      	orrs	r4, r5
    2812:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2814:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2816:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2818:	24d0      	movs	r4, #208	; 0xd0
    281a:	0624      	lsls	r4, r4, #24
    281c:	432c      	orrs	r4, r5
    281e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2820:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2822:	78d4      	ldrb	r4, [r2, #3]
    2824:	2c00      	cmp	r4, #0
    2826:	d122      	bne.n	286e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2828:	035b      	lsls	r3, r3, #13
    282a:	d51c      	bpl.n	2866 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    282c:	7893      	ldrb	r3, [r2, #2]
    282e:	2b01      	cmp	r3, #1
    2830:	d01e      	beq.n	2870 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2832:	6141      	str	r1, [r0, #20]
    2834:	e017      	b.n	2866 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2836:	2300      	movs	r3, #0
    2838:	e7d7      	b.n	27ea <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    283a:	24c0      	movs	r4, #192	; 0xc0
    283c:	02e4      	lsls	r4, r4, #11
    283e:	4323      	orrs	r3, r4
    2840:	e7dd      	b.n	27fe <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2842:	4c0d      	ldr	r4, [pc, #52]	; (2878 <_system_pinmux_config+0xa4>)
    2844:	4023      	ands	r3, r4
    2846:	e7df      	b.n	2808 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2848:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    284a:	040c      	lsls	r4, r1, #16
    284c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    284e:	23a0      	movs	r3, #160	; 0xa0
    2850:	05db      	lsls	r3, r3, #23
    2852:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2854:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2856:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2858:	23d0      	movs	r3, #208	; 0xd0
    285a:	061b      	lsls	r3, r3, #24
    285c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    285e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2860:	78d3      	ldrb	r3, [r2, #3]
    2862:	2b00      	cmp	r3, #0
    2864:	d103      	bne.n	286e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2866:	7853      	ldrb	r3, [r2, #1]
    2868:	3b01      	subs	r3, #1
    286a:	2b01      	cmp	r3, #1
    286c:	d902      	bls.n	2874 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    286e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2870:	6181      	str	r1, [r0, #24]
    2872:	e7f8      	b.n	2866 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2874:	6081      	str	r1, [r0, #8]
}
    2876:	e7fa      	b.n	286e <_system_pinmux_config+0x9a>
    2878:	fffbffff 	.word	0xfffbffff

0000287c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    287c:	b510      	push	{r4, lr}
    287e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2880:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2882:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2884:	2900      	cmp	r1, #0
    2886:	d104      	bne.n	2892 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2888:	0943      	lsrs	r3, r0, #5
    288a:	01db      	lsls	r3, r3, #7
    288c:	4905      	ldr	r1, [pc, #20]	; (28a4 <system_pinmux_pin_set_config+0x28>)
    288e:	468c      	mov	ip, r1
    2890:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2892:	241f      	movs	r4, #31
    2894:	4020      	ands	r0, r4
    2896:	2101      	movs	r1, #1
    2898:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    289a:	0018      	movs	r0, r3
    289c:	4b02      	ldr	r3, [pc, #8]	; (28a8 <system_pinmux_pin_set_config+0x2c>)
    289e:	4798      	blx	r3
}
    28a0:	bd10      	pop	{r4, pc}
    28a2:	46c0      	nop			; (mov r8, r8)
    28a4:	41004400 	.word	0x41004400
    28a8:	000027d5 	.word	0x000027d5

000028ac <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    28ac:	4770      	bx	lr
	...

000028b0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    28b0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    28b2:	4b05      	ldr	r3, [pc, #20]	; (28c8 <system_init+0x18>)
    28b4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    28b6:	4b05      	ldr	r3, [pc, #20]	; (28cc <system_init+0x1c>)
    28b8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    28ba:	4b05      	ldr	r3, [pc, #20]	; (28d0 <system_init+0x20>)
    28bc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    28be:	4b05      	ldr	r3, [pc, #20]	; (28d4 <system_init+0x24>)
    28c0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    28c2:	4b05      	ldr	r3, [pc, #20]	; (28d8 <system_init+0x28>)
    28c4:	4798      	blx	r3
}
    28c6:	bd10      	pop	{r4, pc}
    28c8:	00002359 	.word	0x00002359
    28cc:	00000e99 	.word	0x00000e99
    28d0:	000028ad 	.word	0x000028ad
    28d4:	00001045 	.word	0x00001045
    28d8:	000028ad 	.word	0x000028ad

000028dc <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    28dc:	1c93      	adds	r3, r2, #2
    28de:	009b      	lsls	r3, r3, #2
    28e0:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    28e2:	2a02      	cmp	r2, #2
    28e4:	d009      	beq.n	28fa <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    28e6:	2a03      	cmp	r2, #3
    28e8:	d00c      	beq.n	2904 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    28ea:	2301      	movs	r3, #1
    28ec:	4093      	lsls	r3, r2
    28ee:	001a      	movs	r2, r3
    28f0:	7e03      	ldrb	r3, [r0, #24]
    28f2:	4313      	orrs	r3, r2
    28f4:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    28f6:	2000      	movs	r0, #0
    28f8:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    28fa:	7e03      	ldrb	r3, [r0, #24]
    28fc:	2210      	movs	r2, #16
    28fe:	4313      	orrs	r3, r2
    2900:	7603      	strb	r3, [r0, #24]
    2902:	e7f8      	b.n	28f6 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2904:	7e03      	ldrb	r3, [r0, #24]
    2906:	2220      	movs	r2, #32
    2908:	4313      	orrs	r3, r2
    290a:	7603      	strb	r3, [r0, #24]
    290c:	e7f3      	b.n	28f6 <tc_register_callback+0x1a>
	...

00002910 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2910:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2912:	0080      	lsls	r0, r0, #2
    2914:	4b16      	ldr	r3, [pc, #88]	; (2970 <_tc_interrupt_handler+0x60>)
    2916:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2918:	6823      	ldr	r3, [r4, #0]
    291a:	7b9d      	ldrb	r5, [r3, #14]
    291c:	7e22      	ldrb	r2, [r4, #24]
    291e:	7e63      	ldrb	r3, [r4, #25]
    2920:	4013      	ands	r3, r2
    2922:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2924:	07eb      	lsls	r3, r5, #31
    2926:	d406      	bmi.n	2936 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2928:	07ab      	lsls	r3, r5, #30
    292a:	d40b      	bmi.n	2944 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    292c:	06eb      	lsls	r3, r5, #27
    292e:	d410      	bmi.n	2952 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2930:	06ab      	lsls	r3, r5, #26
    2932:	d415      	bmi.n	2960 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    2934:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2936:	0020      	movs	r0, r4
    2938:	68a3      	ldr	r3, [r4, #8]
    293a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    293c:	2301      	movs	r3, #1
    293e:	6822      	ldr	r2, [r4, #0]
    2940:	7393      	strb	r3, [r2, #14]
    2942:	e7f1      	b.n	2928 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    2944:	0020      	movs	r0, r4
    2946:	68e3      	ldr	r3, [r4, #12]
    2948:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    294a:	2302      	movs	r3, #2
    294c:	6822      	ldr	r2, [r4, #0]
    294e:	7393      	strb	r3, [r2, #14]
    2950:	e7ec      	b.n	292c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2952:	0020      	movs	r0, r4
    2954:	6923      	ldr	r3, [r4, #16]
    2956:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2958:	2310      	movs	r3, #16
    295a:	6822      	ldr	r2, [r4, #0]
    295c:	7393      	strb	r3, [r2, #14]
    295e:	e7e7      	b.n	2930 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2960:	0020      	movs	r0, r4
    2962:	6963      	ldr	r3, [r4, #20]
    2964:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2966:	6823      	ldr	r3, [r4, #0]
    2968:	2220      	movs	r2, #32
    296a:	739a      	strb	r2, [r3, #14]
}
    296c:	e7e2      	b.n	2934 <_tc_interrupt_handler+0x24>
    296e:	46c0      	nop			; (mov r8, r8)
    2970:	20002294 	.word	0x20002294

00002974 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2974:	b510      	push	{r4, lr}
    2976:	2000      	movs	r0, #0
    2978:	4b01      	ldr	r3, [pc, #4]	; (2980 <TC3_Handler+0xc>)
    297a:	4798      	blx	r3
    297c:	bd10      	pop	{r4, pc}
    297e:	46c0      	nop			; (mov r8, r8)
    2980:	00002911 	.word	0x00002911

00002984 <TC4_Handler>:
    2984:	b510      	push	{r4, lr}
    2986:	2001      	movs	r0, #1
    2988:	4b01      	ldr	r3, [pc, #4]	; (2990 <TC4_Handler+0xc>)
    298a:	4798      	blx	r3
    298c:	bd10      	pop	{r4, pc}
    298e:	46c0      	nop			; (mov r8, r8)
    2990:	00002911 	.word	0x00002911

00002994 <TC5_Handler>:
    2994:	b510      	push	{r4, lr}
    2996:	2002      	movs	r0, #2
    2998:	4b01      	ldr	r3, [pc, #4]	; (29a0 <TC5_Handler+0xc>)
    299a:	4798      	blx	r3
    299c:	bd10      	pop	{r4, pc}
    299e:	46c0      	nop			; (mov r8, r8)
    29a0:	00002911 	.word	0x00002911

000029a4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    29a4:	b530      	push	{r4, r5, lr}
    29a6:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    29a8:	aa01      	add	r2, sp, #4
    29aa:	4b0b      	ldr	r3, [pc, #44]	; (29d8 <_tc_get_inst_index+0x34>)
    29ac:	cb32      	ldmia	r3!, {r1, r4, r5}
    29ae:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29b0:	9b01      	ldr	r3, [sp, #4]
    29b2:	4298      	cmp	r0, r3
    29b4:	d00d      	beq.n	29d2 <_tc_get_inst_index+0x2e>
    29b6:	9b02      	ldr	r3, [sp, #8]
    29b8:	4298      	cmp	r0, r3
    29ba:	d008      	beq.n	29ce <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    29bc:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    29be:	9a03      	ldr	r2, [sp, #12]
    29c0:	4282      	cmp	r2, r0
    29c2:	d002      	beq.n	29ca <_tc_get_inst_index+0x26>
}
    29c4:	0018      	movs	r0, r3
    29c6:	b005      	add	sp, #20
    29c8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    29ca:	3302      	adds	r3, #2
    29cc:	e002      	b.n	29d4 <_tc_get_inst_index+0x30>
    29ce:	2301      	movs	r3, #1
    29d0:	e000      	b.n	29d4 <_tc_get_inst_index+0x30>
    29d2:	2300      	movs	r3, #0
			return i;
    29d4:	b2db      	uxtb	r3, r3
    29d6:	e7f5      	b.n	29c4 <_tc_get_inst_index+0x20>
    29d8:	0000ac84 	.word	0x0000ac84

000029dc <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    29dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    29de:	b087      	sub	sp, #28
    29e0:	0004      	movs	r4, r0
    29e2:	000d      	movs	r5, r1
    29e4:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    29e6:	0008      	movs	r0, r1
    29e8:	4b85      	ldr	r3, [pc, #532]	; (2c00 <tc_init+0x224>)
    29ea:	4798      	blx	r3
    29ec:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    29ee:	ab05      	add	r3, sp, #20
    29f0:	221b      	movs	r2, #27
    29f2:	701a      	strb	r2, [r3, #0]
    29f4:	3201      	adds	r2, #1
    29f6:	705a      	strb	r2, [r3, #1]
    29f8:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    29fa:	ab03      	add	r3, sp, #12
    29fc:	2280      	movs	r2, #128	; 0x80
    29fe:	0112      	lsls	r2, r2, #4
    2a00:	801a      	strh	r2, [r3, #0]
    2a02:	2280      	movs	r2, #128	; 0x80
    2a04:	0152      	lsls	r2, r2, #5
    2a06:	805a      	strh	r2, [r3, #2]
    2a08:	2280      	movs	r2, #128	; 0x80
    2a0a:	0192      	lsls	r2, r2, #6
    2a0c:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2a0e:	2300      	movs	r3, #0
    2a10:	60a3      	str	r3, [r4, #8]
    2a12:	60e3      	str	r3, [r4, #12]
    2a14:	6123      	str	r3, [r4, #16]
    2a16:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2a18:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2a1a:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2a1c:	0082      	lsls	r2, r0, #2
    2a1e:	4b79      	ldr	r3, [pc, #484]	; (2c04 <tc_init+0x228>)
    2a20:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2a22:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a24:	78b3      	ldrb	r3, [r6, #2]
    2a26:	2b08      	cmp	r3, #8
    2a28:	d006      	beq.n	2a38 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2a2a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a2c:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2a2e:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a30:	07db      	lsls	r3, r3, #31
    2a32:	d505      	bpl.n	2a40 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2a34:	b007      	add	sp, #28
    2a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    2a38:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a3a:	07fa      	lsls	r2, r7, #31
    2a3c:	d5fa      	bpl.n	2a34 <tc_init+0x58>
    2a3e:	e7f4      	b.n	2a2a <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a40:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    2a42:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a44:	06db      	lsls	r3, r3, #27
    2a46:	d4f5      	bmi.n	2a34 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2a48:	882b      	ldrh	r3, [r5, #0]
    2a4a:	079b      	lsls	r3, r3, #30
    2a4c:	d4f2      	bmi.n	2a34 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    2a4e:	7c33      	ldrb	r3, [r6, #16]
    2a50:	2b00      	cmp	r3, #0
    2a52:	d179      	bne.n	2b48 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    2a54:	7f33      	ldrb	r3, [r6, #28]
    2a56:	2b00      	cmp	r3, #0
    2a58:	d000      	beq.n	2a5c <tc_init+0x80>
    2a5a:	e081      	b.n	2b60 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    2a5c:	496a      	ldr	r1, [pc, #424]	; (2c08 <tc_init+0x22c>)
    2a5e:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    2a60:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2a62:	ab03      	add	r3, sp, #12
    2a64:	5ad3      	ldrh	r3, [r2, r3]
    2a66:	4303      	orrs	r3, r0
    2a68:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2a6a:	78b3      	ldrb	r3, [r6, #2]
    2a6c:	2b08      	cmp	r3, #8
    2a6e:	d100      	bne.n	2a72 <tc_init+0x96>
    2a70:	e086      	b.n	2b80 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    2a72:	a901      	add	r1, sp, #4
    2a74:	7833      	ldrb	r3, [r6, #0]
    2a76:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2a78:	ab05      	add	r3, sp, #20
    2a7a:	5ddf      	ldrb	r7, [r3, r7]
    2a7c:	0038      	movs	r0, r7
    2a7e:	4b63      	ldr	r3, [pc, #396]	; (2c0c <tc_init+0x230>)
    2a80:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2a82:	0038      	movs	r0, r7
    2a84:	4b62      	ldr	r3, [pc, #392]	; (2c10 <tc_init+0x234>)
    2a86:	4798      	blx	r3
	ctrla_tmp =
    2a88:	8931      	ldrh	r1, [r6, #8]
    2a8a:	88b3      	ldrh	r3, [r6, #4]
    2a8c:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    2a8e:	78b1      	ldrb	r1, [r6, #2]
    2a90:	79b2      	ldrb	r2, [r6, #6]
    2a92:	4311      	orrs	r1, r2
	ctrla_tmp =
    2a94:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2a96:	7873      	ldrb	r3, [r6, #1]
    2a98:	2b00      	cmp	r3, #0
    2a9a:	d002      	beq.n	2aa2 <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2a9c:	2380      	movs	r3, #128	; 0x80
    2a9e:	011b      	lsls	r3, r3, #4
    2aa0:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2aa2:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2aa4:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2aa6:	b25b      	sxtb	r3, r3
    2aa8:	2b00      	cmp	r3, #0
    2aaa:	dbfb      	blt.n	2aa4 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2aac:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    2aae:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2ab0:	1e4b      	subs	r3, r1, #1
    2ab2:	4199      	sbcs	r1, r3
    2ab4:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2ab6:	7bb3      	ldrb	r3, [r6, #14]
    2ab8:	2b00      	cmp	r3, #0
    2aba:	d001      	beq.n	2ac0 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2abc:	2301      	movs	r3, #1
    2abe:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ac0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ac2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2ac4:	b25b      	sxtb	r3, r3
    2ac6:	2b00      	cmp	r3, #0
    2ac8:	dbfb      	blt.n	2ac2 <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2aca:	23ff      	movs	r3, #255	; 0xff
    2acc:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2ace:	2900      	cmp	r1, #0
    2ad0:	d005      	beq.n	2ade <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ad2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ad4:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2ad6:	b25b      	sxtb	r3, r3
    2ad8:	2b00      	cmp	r3, #0
    2ada:	dbfb      	blt.n	2ad4 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2adc:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    2ade:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    2ae0:	7af3      	ldrb	r3, [r6, #11]
    2ae2:	2b00      	cmp	r3, #0
    2ae4:	d001      	beq.n	2aea <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2ae6:	2310      	movs	r3, #16
    2ae8:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2aea:	7b33      	ldrb	r3, [r6, #12]
    2aec:	2b00      	cmp	r3, #0
    2aee:	d001      	beq.n	2af4 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2af0:	2320      	movs	r3, #32
    2af2:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2af4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2af6:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2af8:	b25b      	sxtb	r3, r3
    2afa:	2b00      	cmp	r3, #0
    2afc:	dbfb      	blt.n	2af6 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2afe:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b00:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b02:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2b04:	b25b      	sxtb	r3, r3
    2b06:	2b00      	cmp	r3, #0
    2b08:	dbfb      	blt.n	2b02 <tc_init+0x126>
	switch (module_inst->counter_size) {
    2b0a:	7923      	ldrb	r3, [r4, #4]
    2b0c:	2b04      	cmp	r3, #4
    2b0e:	d03f      	beq.n	2b90 <tc_init+0x1b4>
    2b10:	2b08      	cmp	r3, #8
    2b12:	d05e      	beq.n	2bd2 <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2b14:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2b16:	2b00      	cmp	r3, #0
    2b18:	d000      	beq.n	2b1c <tc_init+0x140>
    2b1a:	e78b      	b.n	2a34 <tc_init+0x58>
    2b1c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b1e:	b25b      	sxtb	r3, r3
    2b20:	2b00      	cmp	r3, #0
    2b22:	dbfb      	blt.n	2b1c <tc_init+0x140>
				= config->counter_16_bit.value;
    2b24:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2b26:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b28:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b2a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b2c:	b25b      	sxtb	r3, r3
    2b2e:	2b00      	cmp	r3, #0
    2b30:	dbfb      	blt.n	2b2a <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2b32:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2b34:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b36:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b38:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b3a:	b25b      	sxtb	r3, r3
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	dbfb      	blt.n	2b38 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2b40:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2b42:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2b44:	2000      	movs	r0, #0
    2b46:	e775      	b.n	2a34 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b48:	a902      	add	r1, sp, #8
    2b4a:	2301      	movs	r3, #1
    2b4c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2b4e:	2200      	movs	r2, #0
    2b50:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2b52:	7e32      	ldrb	r2, [r6, #24]
    2b54:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b56:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b58:	7d30      	ldrb	r0, [r6, #20]
    2b5a:	4b2e      	ldr	r3, [pc, #184]	; (2c14 <tc_init+0x238>)
    2b5c:	4798      	blx	r3
    2b5e:	e779      	b.n	2a54 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b60:	a902      	add	r1, sp, #8
    2b62:	2301      	movs	r3, #1
    2b64:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2b66:	2200      	movs	r2, #0
    2b68:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2b6a:	3224      	adds	r2, #36	; 0x24
    2b6c:	18b2      	adds	r2, r6, r2
    2b6e:	7812      	ldrb	r2, [r2, #0]
    2b70:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b72:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b74:	331f      	adds	r3, #31
    2b76:	18f3      	adds	r3, r6, r3
    2b78:	7818      	ldrb	r0, [r3, #0]
    2b7a:	4b26      	ldr	r3, [pc, #152]	; (2c14 <tc_init+0x238>)
    2b7c:	4798      	blx	r3
    2b7e:	e76d      	b.n	2a5c <tc_init+0x80>
    2b80:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2b82:	1c7a      	adds	r2, r7, #1
    2b84:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2b86:	ab03      	add	r3, sp, #12
    2b88:	5ad3      	ldrh	r3, [r2, r3]
    2b8a:	4303      	orrs	r3, r0
    2b8c:	620b      	str	r3, [r1, #32]
    2b8e:	e770      	b.n	2a72 <tc_init+0x96>
    2b90:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b92:	b25b      	sxtb	r3, r3
    2b94:	2b00      	cmp	r3, #0
    2b96:	dbfb      	blt.n	2b90 <tc_init+0x1b4>
					config->counter_8_bit.value;
    2b98:	2328      	movs	r3, #40	; 0x28
    2b9a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2b9c:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b9e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ba0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ba2:	b25b      	sxtb	r3, r3
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	dbfb      	blt.n	2ba0 <tc_init+0x1c4>
					config->counter_8_bit.period;
    2ba8:	2329      	movs	r3, #41	; 0x29
    2baa:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2bac:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bae:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bb0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bb2:	b25b      	sxtb	r3, r3
    2bb4:	2b00      	cmp	r3, #0
    2bb6:	dbfb      	blt.n	2bb0 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2bb8:	232a      	movs	r3, #42	; 0x2a
    2bba:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2bbc:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bbe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bc0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bc2:	b25b      	sxtb	r3, r3
    2bc4:	2b00      	cmp	r3, #0
    2bc6:	dbfb      	blt.n	2bc0 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2bc8:	232b      	movs	r3, #43	; 0x2b
    2bca:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2bcc:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2bce:	2000      	movs	r0, #0
    2bd0:	e730      	b.n	2a34 <tc_init+0x58>
    2bd2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bd4:	b25b      	sxtb	r3, r3
    2bd6:	2b00      	cmp	r3, #0
    2bd8:	dbfb      	blt.n	2bd2 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2bda:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2bdc:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bde:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2be0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2be2:	b25b      	sxtb	r3, r3
    2be4:	2b00      	cmp	r3, #0
    2be6:	dbfb      	blt.n	2be0 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2be8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2bea:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bec:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bee:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bf0:	b25b      	sxtb	r3, r3
    2bf2:	2b00      	cmp	r3, #0
    2bf4:	dbfb      	blt.n	2bee <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2bf6:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2bf8:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2bfa:	2000      	movs	r0, #0
    2bfc:	e71a      	b.n	2a34 <tc_init+0x58>
    2bfe:	46c0      	nop			; (mov r8, r8)
    2c00:	000029a5 	.word	0x000029a5
    2c04:	20002294 	.word	0x20002294
    2c08:	40000400 	.word	0x40000400
    2c0c:	00002785 	.word	0x00002785
    2c10:	000026f9 	.word	0x000026f9
    2c14:	0000287d 	.word	0x0000287d

00002c18 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2c18:	6802      	ldr	r2, [r0, #0]
    2c1a:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2c1c:	b25b      	sxtb	r3, r3
    2c1e:	2b00      	cmp	r3, #0
    2c20:	dbfb      	blt.n	2c1a <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2c22:	7903      	ldrb	r3, [r0, #4]
    2c24:	2b04      	cmp	r3, #4
    2c26:	d005      	beq.n	2c34 <tc_get_count_value+0x1c>
    2c28:	2b08      	cmp	r3, #8
    2c2a:	d009      	beq.n	2c40 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2c2c:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2c2e:	2b00      	cmp	r3, #0
    2c30:	d003      	beq.n	2c3a <tc_get_count_value+0x22>
}
    2c32:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2c34:	7c10      	ldrb	r0, [r2, #16]
    2c36:	b2c0      	uxtb	r0, r0
    2c38:	e7fb      	b.n	2c32 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2c3a:	8a10      	ldrh	r0, [r2, #16]
    2c3c:	b280      	uxth	r0, r0
    2c3e:	e7f8      	b.n	2c32 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    2c40:	6910      	ldr	r0, [r2, #16]
    2c42:	e7f6      	b.n	2c32 <tc_get_count_value+0x1a>

00002c44 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2c44:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2c46:	6804      	ldr	r4, [r0, #0]
    2c48:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2c4a:	b25b      	sxtb	r3, r3
    2c4c:	2b00      	cmp	r3, #0
    2c4e:	dbfb      	blt.n	2c48 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2c50:	7903      	ldrb	r3, [r0, #4]
    2c52:	2b04      	cmp	r3, #4
    2c54:	d005      	beq.n	2c62 <tc_set_compare_value+0x1e>
    2c56:	2b08      	cmp	r3, #8
    2c58:	d014      	beq.n	2c84 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2c5a:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2c5c:	2b00      	cmp	r3, #0
    2c5e:	d008      	beq.n	2c72 <tc_set_compare_value+0x2e>
}
    2c60:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2c62:	2017      	movs	r0, #23
			if (channel_index <
    2c64:	2901      	cmp	r1, #1
    2c66:	d8fb      	bhi.n	2c60 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    2c68:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    2c6a:	1861      	adds	r1, r4, r1
    2c6c:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    2c6e:	2000      	movs	r0, #0
    2c70:	e7f6      	b.n	2c60 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2c72:	2017      	movs	r0, #23
			if (channel_index <
    2c74:	2901      	cmp	r1, #1
    2c76:	d8f3      	bhi.n	2c60 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    2c78:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    2c7a:	310c      	adds	r1, #12
    2c7c:	0049      	lsls	r1, r1, #1
    2c7e:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2c80:	2000      	movs	r0, #0
    2c82:	e7ed      	b.n	2c60 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2c84:	2017      	movs	r0, #23
			if (channel_index <
    2c86:	2901      	cmp	r1, #1
    2c88:	d8ea      	bhi.n	2c60 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    2c8a:	3106      	adds	r1, #6
    2c8c:	0089      	lsls	r1, r1, #2
    2c8e:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2c90:	2000      	movs	r0, #0
    2c92:	e7e5      	b.n	2c60 <tc_set_compare_value+0x1c>

00002c94 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2c94:	e7fe      	b.n	2c94 <Dummy_Handler>
	...

00002c98 <Reset_Handler>:
{
    2c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2c9a:	4a2a      	ldr	r2, [pc, #168]	; (2d44 <Reset_Handler+0xac>)
    2c9c:	4b2a      	ldr	r3, [pc, #168]	; (2d48 <Reset_Handler+0xb0>)
    2c9e:	429a      	cmp	r2, r3
    2ca0:	d011      	beq.n	2cc6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2ca2:	001a      	movs	r2, r3
    2ca4:	4b29      	ldr	r3, [pc, #164]	; (2d4c <Reset_Handler+0xb4>)
    2ca6:	429a      	cmp	r2, r3
    2ca8:	d20d      	bcs.n	2cc6 <Reset_Handler+0x2e>
    2caa:	4a29      	ldr	r2, [pc, #164]	; (2d50 <Reset_Handler+0xb8>)
    2cac:	3303      	adds	r3, #3
    2cae:	1a9b      	subs	r3, r3, r2
    2cb0:	089b      	lsrs	r3, r3, #2
    2cb2:	3301      	adds	r3, #1
    2cb4:	009b      	lsls	r3, r3, #2
    2cb6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2cb8:	4823      	ldr	r0, [pc, #140]	; (2d48 <Reset_Handler+0xb0>)
    2cba:	4922      	ldr	r1, [pc, #136]	; (2d44 <Reset_Handler+0xac>)
    2cbc:	588c      	ldr	r4, [r1, r2]
    2cbe:	5084      	str	r4, [r0, r2]
    2cc0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2cc2:	429a      	cmp	r2, r3
    2cc4:	d1fa      	bne.n	2cbc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2cc6:	4a23      	ldr	r2, [pc, #140]	; (2d54 <Reset_Handler+0xbc>)
    2cc8:	4b23      	ldr	r3, [pc, #140]	; (2d58 <Reset_Handler+0xc0>)
    2cca:	429a      	cmp	r2, r3
    2ccc:	d20a      	bcs.n	2ce4 <Reset_Handler+0x4c>
    2cce:	43d3      	mvns	r3, r2
    2cd0:	4921      	ldr	r1, [pc, #132]	; (2d58 <Reset_Handler+0xc0>)
    2cd2:	185b      	adds	r3, r3, r1
    2cd4:	2103      	movs	r1, #3
    2cd6:	438b      	bics	r3, r1
    2cd8:	3304      	adds	r3, #4
    2cda:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2cdc:	2100      	movs	r1, #0
    2cde:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2ce0:	4293      	cmp	r3, r2
    2ce2:	d1fc      	bne.n	2cde <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2ce4:	4a1d      	ldr	r2, [pc, #116]	; (2d5c <Reset_Handler+0xc4>)
    2ce6:	21ff      	movs	r1, #255	; 0xff
    2ce8:	4b1d      	ldr	r3, [pc, #116]	; (2d60 <Reset_Handler+0xc8>)
    2cea:	438b      	bics	r3, r1
    2cec:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2cee:	39fd      	subs	r1, #253	; 0xfd
    2cf0:	2390      	movs	r3, #144	; 0x90
    2cf2:	005b      	lsls	r3, r3, #1
    2cf4:	4a1b      	ldr	r2, [pc, #108]	; (2d64 <Reset_Handler+0xcc>)
    2cf6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2cf8:	4a1b      	ldr	r2, [pc, #108]	; (2d68 <Reset_Handler+0xd0>)
    2cfa:	78d3      	ldrb	r3, [r2, #3]
    2cfc:	2503      	movs	r5, #3
    2cfe:	43ab      	bics	r3, r5
    2d00:	2402      	movs	r4, #2
    2d02:	4323      	orrs	r3, r4
    2d04:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2d06:	78d3      	ldrb	r3, [r2, #3]
    2d08:	270c      	movs	r7, #12
    2d0a:	43bb      	bics	r3, r7
    2d0c:	2608      	movs	r6, #8
    2d0e:	4333      	orrs	r3, r6
    2d10:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2d12:	4b16      	ldr	r3, [pc, #88]	; (2d6c <Reset_Handler+0xd4>)
    2d14:	7b98      	ldrb	r0, [r3, #14]
    2d16:	2230      	movs	r2, #48	; 0x30
    2d18:	4390      	bics	r0, r2
    2d1a:	2220      	movs	r2, #32
    2d1c:	4310      	orrs	r0, r2
    2d1e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2d20:	7b99      	ldrb	r1, [r3, #14]
    2d22:	43b9      	bics	r1, r7
    2d24:	4331      	orrs	r1, r6
    2d26:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2d28:	7b9a      	ldrb	r2, [r3, #14]
    2d2a:	43aa      	bics	r2, r5
    2d2c:	4322      	orrs	r2, r4
    2d2e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2d30:	4a0f      	ldr	r2, [pc, #60]	; (2d70 <Reset_Handler+0xd8>)
    2d32:	6853      	ldr	r3, [r2, #4]
    2d34:	2180      	movs	r1, #128	; 0x80
    2d36:	430b      	orrs	r3, r1
    2d38:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2d3a:	4b0e      	ldr	r3, [pc, #56]	; (2d74 <Reset_Handler+0xdc>)
    2d3c:	4798      	blx	r3
        main();
    2d3e:	4b0e      	ldr	r3, [pc, #56]	; (2d78 <Reset_Handler+0xe0>)
    2d40:	4798      	blx	r3
    2d42:	e7fe      	b.n	2d42 <Reset_Handler+0xaa>
    2d44:	0000b108 	.word	0x0000b108
    2d48:	20000000 	.word	0x20000000
    2d4c:	200001dc 	.word	0x200001dc
    2d50:	20000004 	.word	0x20000004
    2d54:	200001dc 	.word	0x200001dc
    2d58:	200023b4 	.word	0x200023b4
    2d5c:	e000ed00 	.word	0xe000ed00
    2d60:	00000000 	.word	0x00000000
    2d64:	41007000 	.word	0x41007000
    2d68:	41005000 	.word	0x41005000
    2d6c:	41004800 	.word	0x41004800
    2d70:	41004000 	.word	0x41004000
    2d74:	00005459 	.word	0x00005459
    2d78:	00005349 	.word	0x00005349

00002d7c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d7e:	46c6      	mov	lr, r8
    2d80:	b500      	push	{lr}
    2d82:	000c      	movs	r4, r1
    2d84:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2d86:	2800      	cmp	r0, #0
    2d88:	d10f      	bne.n	2daa <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2d8a:	2a00      	cmp	r2, #0
    2d8c:	dd11      	ble.n	2db2 <_read+0x36>
    2d8e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2d90:	4e09      	ldr	r6, [pc, #36]	; (2db8 <_read+0x3c>)
    2d92:	4d0a      	ldr	r5, [pc, #40]	; (2dbc <_read+0x40>)
    2d94:	6830      	ldr	r0, [r6, #0]
    2d96:	0021      	movs	r1, r4
    2d98:	682b      	ldr	r3, [r5, #0]
    2d9a:	4798      	blx	r3
		ptr++;
    2d9c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2d9e:	42bc      	cmp	r4, r7
    2da0:	d1f8      	bne.n	2d94 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2da2:	4640      	mov	r0, r8
    2da4:	bc04      	pop	{r2}
    2da6:	4690      	mov	r8, r2
    2da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2daa:	2301      	movs	r3, #1
    2dac:	425b      	negs	r3, r3
    2dae:	4698      	mov	r8, r3
    2db0:	e7f7      	b.n	2da2 <_read+0x26>
	for (; len > 0; --len) {
    2db2:	4680      	mov	r8, r0
    2db4:	e7f5      	b.n	2da2 <_read+0x26>
    2db6:	46c0      	nop			; (mov r8, r8)
    2db8:	200022a8 	.word	0x200022a8
    2dbc:	200022a0 	.word	0x200022a0

00002dc0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dc2:	46c6      	mov	lr, r8
    2dc4:	b500      	push	{lr}
    2dc6:	000e      	movs	r6, r1
    2dc8:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2dca:	3801      	subs	r0, #1
    2dcc:	2802      	cmp	r0, #2
    2dce:	d810      	bhi.n	2df2 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2dd0:	2a00      	cmp	r2, #0
    2dd2:	d011      	beq.n	2df8 <_write+0x38>
    2dd4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2dd6:	4b0c      	ldr	r3, [pc, #48]	; (2e08 <_write+0x48>)
    2dd8:	4698      	mov	r8, r3
    2dda:	4f0c      	ldr	r7, [pc, #48]	; (2e0c <_write+0x4c>)
    2ddc:	4643      	mov	r3, r8
    2dde:	6818      	ldr	r0, [r3, #0]
    2de0:	5d31      	ldrb	r1, [r6, r4]
    2de2:	683b      	ldr	r3, [r7, #0]
    2de4:	4798      	blx	r3
    2de6:	2800      	cmp	r0, #0
    2de8:	db08      	blt.n	2dfc <_write+0x3c>
			return -1;
		}
		++nChars;
    2dea:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2dec:	42a5      	cmp	r5, r4
    2dee:	d1f5      	bne.n	2ddc <_write+0x1c>
    2df0:	e006      	b.n	2e00 <_write+0x40>
		return -1;
    2df2:	2401      	movs	r4, #1
    2df4:	4264      	negs	r4, r4
    2df6:	e003      	b.n	2e00 <_write+0x40>
	for (; len != 0; --len) {
    2df8:	0014      	movs	r4, r2
    2dfa:	e001      	b.n	2e00 <_write+0x40>
			return -1;
    2dfc:	2401      	movs	r4, #1
    2dfe:	4264      	negs	r4, r4
	}
	return nChars;
}
    2e00:	0020      	movs	r0, r4
    2e02:	bc04      	pop	{r2}
    2e04:	4690      	mov	r8, r2
    2e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e08:	200022a8 	.word	0x200022a8
    2e0c:	200022a4 	.word	0x200022a4

00002e10 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2e10:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2e12:	4a06      	ldr	r2, [pc, #24]	; (2e2c <_sbrk+0x1c>)
    2e14:	6812      	ldr	r2, [r2, #0]
    2e16:	2a00      	cmp	r2, #0
    2e18:	d004      	beq.n	2e24 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2e1a:	4a04      	ldr	r2, [pc, #16]	; (2e2c <_sbrk+0x1c>)
    2e1c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2e1e:	18c3      	adds	r3, r0, r3
    2e20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2e22:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2e24:	4902      	ldr	r1, [pc, #8]	; (2e30 <_sbrk+0x20>)
    2e26:	4a01      	ldr	r2, [pc, #4]	; (2e2c <_sbrk+0x1c>)
    2e28:	6011      	str	r1, [r2, #0]
    2e2a:	e7f6      	b.n	2e1a <_sbrk+0xa>
    2e2c:	20000278 	.word	0x20000278
    2e30:	200043b8 	.word	0x200043b8

00002e34 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2e34:	2001      	movs	r0, #1
    2e36:	4240      	negs	r0, r0
    2e38:	4770      	bx	lr

00002e3a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2e3a:	2380      	movs	r3, #128	; 0x80
    2e3c:	019b      	lsls	r3, r3, #6
    2e3e:	604b      	str	r3, [r1, #4]

	return 0;
}
    2e40:	2000      	movs	r0, #0
    2e42:	4770      	bx	lr

00002e44 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2e44:	2001      	movs	r0, #1
    2e46:	4770      	bx	lr

00002e48 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2e48:	2000      	movs	r0, #0
    2e4a:	4770      	bx	lr

00002e4c <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2e4c:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2e4e:	4a0d      	ldr	r2, [pc, #52]	; (2e84 <NWK_Init+0x38>)
    2e50:	2300      	movs	r3, #0
    2e52:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2e54:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2e56:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2e58:	2158      	movs	r1, #88	; 0x58
    2e5a:	5253      	strh	r3, [r2, r1]
    2e5c:	0013      	movs	r3, r2
    2e5e:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2e60:	2100      	movs	r1, #0
    2e62:	6099      	str	r1, [r3, #8]
    2e64:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2e66:	4293      	cmp	r3, r2
    2e68:	d1fb      	bne.n	2e62 <NWK_Init+0x16>
	}

	nwkTxInit();
    2e6a:	4b07      	ldr	r3, [pc, #28]	; (2e88 <NWK_Init+0x3c>)
    2e6c:	4798      	blx	r3
	nwkRxInit();
    2e6e:	4b07      	ldr	r3, [pc, #28]	; (2e8c <NWK_Init+0x40>)
    2e70:	4798      	blx	r3
	nwkFrameInit();
    2e72:	4b07      	ldr	r3, [pc, #28]	; (2e90 <NWK_Init+0x44>)
    2e74:	4798      	blx	r3
	nwkDataReqInit();
    2e76:	4b07      	ldr	r3, [pc, #28]	; (2e94 <NWK_Init+0x48>)
    2e78:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2e7a:	4b07      	ldr	r3, [pc, #28]	; (2e98 <NWK_Init+0x4c>)
    2e7c:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2e7e:	4b07      	ldr	r3, [pc, #28]	; (2e9c <NWK_Init+0x50>)
    2e80:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2e82:	bd10      	pop	{r4, pc}
    2e84:	200022ac 	.word	0x200022ac
    2e88:	00003d41 	.word	0x00003d41
    2e8c:	00003599 	.word	0x00003599
    2e90:	000030b1 	.word	0x000030b1
    2e94:	00002f39 	.word	0x00002f39
    2e98:	000031a9 	.word	0x000031a9
    2e9c:	00003a21 	.word	0x00003a21

00002ea0 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2ea0:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2ea2:	4b02      	ldr	r3, [pc, #8]	; (2eac <NWK_SetAddr+0xc>)
    2ea4:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2ea6:	4b02      	ldr	r3, [pc, #8]	; (2eb0 <NWK_SetAddr+0x10>)
    2ea8:	4798      	blx	r3
}
    2eaa:	bd10      	pop	{r4, pc}
    2eac:	200022ac 	.word	0x200022ac
    2eb0:	00004161 	.word	0x00004161

00002eb4 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2eb4:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2eb6:	4b02      	ldr	r3, [pc, #8]	; (2ec0 <NWK_SetPanId+0xc>)
    2eb8:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2eba:	4b02      	ldr	r3, [pc, #8]	; (2ec4 <NWK_SetPanId+0x10>)
    2ebc:	4798      	blx	r3
}
    2ebe:	bd10      	pop	{r4, pc}
    2ec0:	200022ac 	.word	0x200022ac
    2ec4:	00004141 	.word	0x00004141

00002ec8 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2ec8:	3002      	adds	r0, #2
    2eca:	0080      	lsls	r0, r0, #2
    2ecc:	4b01      	ldr	r3, [pc, #4]	; (2ed4 <NWK_OpenEndpoint+0xc>)
    2ece:	50c1      	str	r1, [r0, r3]
}
    2ed0:	4770      	bx	lr
    2ed2:	46c0      	nop			; (mov r8, r8)
    2ed4:	200022ac 	.word	0x200022ac

00002ed8 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2ed8:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2eda:	4b04      	ldr	r3, [pc, #16]	; (2eec <NWK_TaskHandler+0x14>)
    2edc:	4798      	blx	r3
	nwkTxTaskHandler();
    2ede:	4b04      	ldr	r3, [pc, #16]	; (2ef0 <NWK_TaskHandler+0x18>)
    2ee0:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2ee2:	4b04      	ldr	r3, [pc, #16]	; (2ef4 <NWK_TaskHandler+0x1c>)
    2ee4:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2ee6:	4b04      	ldr	r3, [pc, #16]	; (2ef8 <NWK_TaskHandler+0x20>)
    2ee8:	4798      	blx	r3
#endif
}
    2eea:	bd10      	pop	{r4, pc}
    2eec:	00003639 	.word	0x00003639
    2ef0:	00003f3d 	.word	0x00003f3d
    2ef4:	00002f79 	.word	0x00002f79
    2ef8:	00003b01 	.word	0x00003b01

00002efc <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2efc:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2efe:	4b0c      	ldr	r3, [pc, #48]	; (2f30 <nwkDataReqTxConf+0x34>)
    2f00:	681b      	ldr	r3, [r3, #0]
    2f02:	2b00      	cmp	r3, #0
    2f04:	d010      	beq.n	2f28 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2f06:	685a      	ldr	r2, [r3, #4]
    2f08:	4290      	cmp	r0, r2
    2f0a:	d005      	beq.n	2f18 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f0c:	681b      	ldr	r3, [r3, #0]
    2f0e:	2b00      	cmp	r3, #0
    2f10:	d00a      	beq.n	2f28 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2f12:	685a      	ldr	r2, [r3, #4]
    2f14:	4282      	cmp	r2, r0
    2f16:	d1f9      	bne.n	2f0c <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    2f18:	2285      	movs	r2, #133	; 0x85
    2f1a:	5c82      	ldrb	r2, [r0, r2]
    2f1c:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2f1e:	2288      	movs	r2, #136	; 0x88
    2f20:	5c82      	ldrb	r2, [r0, r2]
    2f22:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2f24:	2202      	movs	r2, #2
    2f26:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    2f28:	4b02      	ldr	r3, [pc, #8]	; (2f34 <nwkDataReqTxConf+0x38>)
    2f2a:	4798      	blx	r3
}
    2f2c:	bd10      	pop	{r4, pc}
    2f2e:	46c0      	nop			; (mov r8, r8)
    2f30:	2000027c 	.word	0x2000027c
    2f34:	00003139 	.word	0x00003139

00002f38 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2f38:	2200      	movs	r2, #0
    2f3a:	4b01      	ldr	r3, [pc, #4]	; (2f40 <nwkDataReqInit+0x8>)
    2f3c:	601a      	str	r2, [r3, #0]
}
    2f3e:	4770      	bx	lr
    2f40:	2000027c 	.word	0x2000027c

00002f44 <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2f44:	2300      	movs	r3, #0
    2f46:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2f48:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2f4a:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    2f4c:	4908      	ldr	r1, [pc, #32]	; (2f70 <NWK_DataReq+0x2c>)
    2f4e:	2258      	movs	r2, #88	; 0x58
    2f50:	5a8b      	ldrh	r3, [r1, r2]
    2f52:	3301      	adds	r3, #1
    2f54:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    2f56:	4b07      	ldr	r3, [pc, #28]	; (2f74 <NWK_DataReq+0x30>)
    2f58:	681b      	ldr	r3, [r3, #0]
    2f5a:	2b00      	cmp	r3, #0
    2f5c:	d003      	beq.n	2f66 <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    2f5e:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2f60:	4b04      	ldr	r3, [pc, #16]	; (2f74 <NWK_DataReq+0x30>)
    2f62:	6018      	str	r0, [r3, #0]
}
    2f64:	4770      	bx	lr
		req->next = NULL;
    2f66:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2f68:	4b02      	ldr	r3, [pc, #8]	; (2f74 <NWK_DataReq+0x30>)
    2f6a:	6018      	str	r0, [r3, #0]
    2f6c:	e7fa      	b.n	2f64 <NWK_DataReq+0x20>
    2f6e:	46c0      	nop			; (mov r8, r8)
    2f70:	200022ac 	.word	0x200022ac
    2f74:	2000027c 	.word	0x2000027c

00002f78 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2f78:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f7a:	4b47      	ldr	r3, [pc, #284]	; (3098 <nwkDataReqTaskHandler+0x120>)
    2f7c:	681a      	ldr	r2, [r3, #0]
    2f7e:	2a00      	cmp	r2, #0
    2f80:	d100      	bne.n	2f84 <nwkDataReqTaskHandler+0xc>
    2f82:	e088      	b.n	3096 <nwkDataReqTaskHandler+0x11e>
    2f84:	0014      	movs	r4, r2
		switch (req->state) {
    2f86:	7a23      	ldrb	r3, [r4, #8]
    2f88:	2b00      	cmp	r3, #0
    2f8a:	d005      	beq.n	2f98 <nwkDataReqTaskHandler+0x20>
    2f8c:	2b02      	cmp	r3, #2
    2f8e:	d06e      	beq.n	306e <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f90:	6824      	ldr	r4, [r4, #0]
    2f92:	2c00      	cmp	r4, #0
    2f94:	d1f7      	bne.n	2f86 <nwkDataReqTaskHandler+0xe>
    2f96:	e07e      	b.n	3096 <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2f98:	4b40      	ldr	r3, [pc, #256]	; (309c <nwkDataReqTaskHandler+0x124>)
    2f9a:	4798      	blx	r3
    2f9c:	1e05      	subs	r5, r0, #0
    2f9e:	d062      	beq.n	3066 <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    2fa0:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2fa2:	2001      	movs	r0, #1
    2fa4:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2fa6:	4b3e      	ldr	r3, [pc, #248]	; (30a0 <nwkDataReqTaskHandler+0x128>)
    2fa8:	2289      	movs	r2, #137	; 0x89
    2faa:	54ab      	strb	r3, [r5, r2]
    2fac:	0a19      	lsrs	r1, r3, #8
    2fae:	002a      	movs	r2, r5
    2fb0:	3289      	adds	r2, #137	; 0x89
    2fb2:	7051      	strb	r1, [r2, #1]
    2fb4:	0c19      	lsrs	r1, r3, #16
    2fb6:	7091      	strb	r1, [r2, #2]
    2fb8:	0e1b      	lsrs	r3, r3, #24
    2fba:	70d3      	strb	r3, [r2, #3]
			: 0;
    2fbc:	7ba2      	ldrb	r2, [r4, #14]
    2fbe:	0892      	lsrs	r2, r2, #2
    2fc0:	2301      	movs	r3, #1
    2fc2:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    2fc4:	2188      	movs	r1, #136	; 0x88
    2fc6:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2fc8:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    2fca:	4019      	ands	r1, r3
    2fcc:	7aea      	ldrb	r2, [r5, #11]
    2fce:	4382      	bics	r2, r0
    2fd0:	430a      	orrs	r2, r1
    2fd2:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2fd4:	7ba2      	ldrb	r2, [r4, #14]
    2fd6:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    2fd8:	401a      	ands	r2, r3
    2fda:	0092      	lsls	r2, r2, #2
    2fdc:	7ae9      	ldrb	r1, [r5, #11]
    2fde:	3003      	adds	r0, #3
    2fe0:	4381      	bics	r1, r0
    2fe2:	430a      	orrs	r2, r1
    2fe4:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2fe6:	7ba2      	ldrb	r2, [r4, #14]
    2fe8:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    2fea:	4013      	ands	r3, r2
    2fec:	005b      	lsls	r3, r3, #1
    2fee:	7aea      	ldrb	r2, [r5, #11]
    2ff0:	2102      	movs	r1, #2
    2ff2:	438a      	bics	r2, r1
    2ff4:	4313      	orrs	r3, r2
    2ff6:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2ff8:	4a2a      	ldr	r2, [pc, #168]	; (30a4 <nwkDataReqTaskHandler+0x12c>)
    2ffa:	7913      	ldrb	r3, [r2, #4]
    2ffc:	3301      	adds	r3, #1
    2ffe:	b2db      	uxtb	r3, r3
    3000:	7113      	strb	r3, [r2, #4]
    3002:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    3004:	7813      	ldrb	r3, [r2, #0]
    3006:	736b      	strb	r3, [r5, #13]
    3008:	7853      	ldrb	r3, [r2, #1]
    300a:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    300c:	8963      	ldrh	r3, [r4, #10]
    300e:	7aa2      	ldrb	r2, [r4, #10]
    3010:	73ea      	strb	r2, [r5, #15]
    3012:	0a1b      	lsrs	r3, r3, #8
    3014:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    3016:	7b61      	ldrb	r1, [r4, #13]
    3018:	230f      	movs	r3, #15
    301a:	4019      	ands	r1, r3
    301c:	7c6a      	ldrb	r2, [r5, #17]
    301e:	300b      	adds	r0, #11
    3020:	4382      	bics	r2, r0
    3022:	430a      	orrs	r2, r1
    3024:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    3026:	7b22      	ldrb	r2, [r4, #12]
    3028:	0112      	lsls	r2, r2, #4
    302a:	7c69      	ldrb	r1, [r5, #17]
    302c:	400b      	ands	r3, r1
    302e:	4313      	orrs	r3, r2
    3030:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    3032:	2381      	movs	r3, #129	; 0x81
    3034:	5ce8      	ldrb	r0, [r5, r3]
    3036:	3301      	adds	r3, #1
    3038:	5ceb      	ldrb	r3, [r5, r3]
    303a:	021b      	lsls	r3, r3, #8
    303c:	4303      	orrs	r3, r0
    303e:	2283      	movs	r2, #131	; 0x83
    3040:	5ca8      	ldrb	r0, [r5, r2]
    3042:	0400      	lsls	r0, r0, #16
    3044:	4303      	orrs	r3, r0
    3046:	3201      	adds	r2, #1
    3048:	5ca8      	ldrb	r0, [r5, r2]
    304a:	0600      	lsls	r0, r0, #24
    304c:	4318      	orrs	r0, r3
    304e:	7d22      	ldrb	r2, [r4, #20]
    3050:	6921      	ldr	r1, [r4, #16]
    3052:	4b15      	ldr	r3, [pc, #84]	; (30a8 <nwkDataReqTaskHandler+0x130>)
    3054:	4798      	blx	r3
	frame->size += req->size;
    3056:	786b      	ldrb	r3, [r5, #1]
    3058:	7d22      	ldrb	r2, [r4, #20]
    305a:	189b      	adds	r3, r3, r2
    305c:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    305e:	0028      	movs	r0, r5
    3060:	4b12      	ldr	r3, [pc, #72]	; (30ac <nwkDataReqTaskHandler+0x134>)
    3062:	4798      	blx	r3
    3064:	e017      	b.n	3096 <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    3066:	2302      	movs	r3, #2
    3068:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    306a:	7723      	strb	r3, [r4, #28]
    306c:	e013      	b.n	3096 <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    306e:	42a2      	cmp	r2, r4
    3070:	d104      	bne.n	307c <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    3072:	4b09      	ldr	r3, [pc, #36]	; (3098 <nwkDataReqTaskHandler+0x120>)
    3074:	6822      	ldr	r2, [r4, #0]
    3076:	601a      	str	r2, [r3, #0]
    3078:	e005      	b.n	3086 <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    307a:	001a      	movs	r2, r3
		while (prev->next != req) {
    307c:	6813      	ldr	r3, [r2, #0]
    307e:	429c      	cmp	r4, r3
    3080:	d1fb      	bne.n	307a <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    3082:	6823      	ldr	r3, [r4, #0]
    3084:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    3086:	4907      	ldr	r1, [pc, #28]	; (30a4 <nwkDataReqTaskHandler+0x12c>)
    3088:	2258      	movs	r2, #88	; 0x58
    308a:	5a8b      	ldrh	r3, [r1, r2]
    308c:	3b01      	subs	r3, #1
    308e:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    3090:	69a3      	ldr	r3, [r4, #24]
    3092:	0020      	movs	r0, r4
    3094:	4798      	blx	r3

		default:
			break;
		}
	}
}
    3096:	bd70      	pop	{r4, r5, r6, pc}
    3098:	2000027c 	.word	0x2000027c
    309c:	000030c5 	.word	0x000030c5
    30a0:	00002efd 	.word	0x00002efd
    30a4:	200022ac 	.word	0x200022ac
    30a8:	000054a1 	.word	0x000054a1
    30ac:	00003d75 	.word	0x00003d75

000030b0 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    30b0:	4b03      	ldr	r3, [pc, #12]	; (30c0 <nwkFrameInit+0x10>)
    30b2:	2200      	movs	r2, #0
    30b4:	701a      	strb	r2, [r3, #0]
    30b6:	218d      	movs	r1, #141	; 0x8d
    30b8:	545a      	strb	r2, [r3, r1]
    30ba:	318d      	adds	r1, #141	; 0x8d
    30bc:	545a      	strb	r2, [r3, r1]
	}
}
    30be:	4770      	bx	lr
    30c0:	20000280 	.word	0x20000280

000030c4 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    30c4:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    30c6:	4b19      	ldr	r3, [pc, #100]	; (312c <nwkFrameAlloc+0x68>)
    30c8:	781b      	ldrb	r3, [r3, #0]
    30ca:	2b00      	cmp	r3, #0
    30cc:	d010      	beq.n	30f0 <nwkFrameAlloc+0x2c>
    30ce:	238d      	movs	r3, #141	; 0x8d
    30d0:	4a16      	ldr	r2, [pc, #88]	; (312c <nwkFrameAlloc+0x68>)
    30d2:	5cd3      	ldrb	r3, [r2, r3]
    30d4:	2b00      	cmp	r3, #0
    30d6:	d009      	beq.n	30ec <nwkFrameAlloc+0x28>
    30d8:	238d      	movs	r3, #141	; 0x8d
    30da:	005b      	lsls	r3, r3, #1
    30dc:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    30de:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    30e0:	2b00      	cmp	r3, #0
    30e2:	d001      	beq.n	30e8 <nwkFrameAlloc+0x24>
}
    30e4:	0020      	movs	r0, r4
    30e6:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    30e8:	3302      	adds	r3, #2
    30ea:	e002      	b.n	30f2 <nwkFrameAlloc+0x2e>
    30ec:	2301      	movs	r3, #1
    30ee:	e000      	b.n	30f2 <nwkFrameAlloc+0x2e>
    30f0:	2300      	movs	r3, #0
    30f2:	268d      	movs	r6, #141	; 0x8d
    30f4:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    30f6:	4d0d      	ldr	r5, [pc, #52]	; (312c <nwkFrameAlloc+0x68>)
    30f8:	19ac      	adds	r4, r5, r6
    30fa:	228d      	movs	r2, #141	; 0x8d
    30fc:	2100      	movs	r1, #0
    30fe:	0020      	movs	r0, r4
    3100:	4b0b      	ldr	r3, [pc, #44]	; (3130 <nwkFrameAlloc+0x6c>)
    3102:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    3104:	2310      	movs	r3, #16
    3106:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    3108:	0033      	movs	r3, r6
    310a:	3312      	adds	r3, #18
    310c:	18eb      	adds	r3, r5, r3
    310e:	0022      	movs	r2, r4
    3110:	3281      	adds	r2, #129	; 0x81
    3112:	7013      	strb	r3, [r2, #0]
    3114:	0a19      	lsrs	r1, r3, #8
    3116:	7051      	strb	r1, [r2, #1]
    3118:	0c19      	lsrs	r1, r3, #16
    311a:	7091      	strb	r1, [r2, #2]
    311c:	0e1b      	lsrs	r3, r3, #24
    311e:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    3120:	4904      	ldr	r1, [pc, #16]	; (3134 <nwkFrameAlloc+0x70>)
    3122:	2258      	movs	r2, #88	; 0x58
    3124:	5a8b      	ldrh	r3, [r1, r2]
    3126:	3301      	adds	r3, #1
    3128:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    312a:	e7db      	b.n	30e4 <nwkFrameAlloc+0x20>
    312c:	20000280 	.word	0x20000280
    3130:	000054b3 	.word	0x000054b3
    3134:	200022ac 	.word	0x200022ac

00003138 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    3138:	2300      	movs	r3, #0
    313a:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    313c:	4902      	ldr	r1, [pc, #8]	; (3148 <nwkFrameFree+0x10>)
    313e:	2258      	movs	r2, #88	; 0x58
    3140:	5a8b      	ldrh	r3, [r1, r2]
    3142:	3b01      	subs	r3, #1
    3144:	528b      	strh	r3, [r1, r2]
}
    3146:	4770      	bx	lr
    3148:	200022ac 	.word	0x200022ac

0000314c <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    314c:	2800      	cmp	r0, #0
    314e:	d012      	beq.n	3176 <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    3150:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    3152:	4b0c      	ldr	r3, [pc, #48]	; (3184 <nwkFrameNext+0x38>)
    3154:	33a8      	adds	r3, #168	; 0xa8
    3156:	33ff      	adds	r3, #255	; 0xff
    3158:	4298      	cmp	r0, r3
    315a:	d210      	bcs.n	317e <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    315c:	7803      	ldrb	r3, [r0, #0]
    315e:	2b00      	cmp	r3, #0
    3160:	d10c      	bne.n	317c <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    3162:	4a08      	ldr	r2, [pc, #32]	; (3184 <nwkFrameNext+0x38>)
    3164:	32a8      	adds	r2, #168	; 0xa8
    3166:	32ff      	adds	r2, #255	; 0xff
    3168:	308d      	adds	r0, #141	; 0x8d
    316a:	4290      	cmp	r0, r2
    316c:	d205      	bcs.n	317a <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    316e:	7803      	ldrb	r3, [r0, #0]
    3170:	2b00      	cmp	r3, #0
    3172:	d0f9      	beq.n	3168 <nwkFrameNext+0x1c>
    3174:	e002      	b.n	317c <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    3176:	4803      	ldr	r0, [pc, #12]	; (3184 <nwkFrameNext+0x38>)
    3178:	e7f0      	b.n	315c <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    317a:	2000      	movs	r0, #0
}
    317c:	4770      	bx	lr
	return NULL;
    317e:	2000      	movs	r0, #0
    3180:	e7fc      	b.n	317c <nwkFrameNext+0x30>
    3182:	46c0      	nop			; (mov r8, r8)
    3184:	20000280 	.word	0x20000280

00003188 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    3188:	2200      	movs	r2, #0
    318a:	2385      	movs	r3, #133	; 0x85
    318c:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    318e:	4a05      	ldr	r2, [pc, #20]	; (31a4 <nwkFrameCommandInit+0x1c>)
    3190:	7913      	ldrb	r3, [r2, #4]
    3192:	3301      	adds	r3, #1
    3194:	b2db      	uxtb	r3, r3
    3196:	7113      	strb	r3, [r2, #4]
    3198:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    319a:	7813      	ldrb	r3, [r2, #0]
    319c:	7343      	strb	r3, [r0, #13]
    319e:	7853      	ldrb	r3, [r2, #1]
    31a0:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    31a2:	4770      	bx	lr
    31a4:	200022ac 	.word	0x200022ac

000031a8 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    31a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31aa:	4b09      	ldr	r3, [pc, #36]	; (31d0 <nwkRouteInit+0x28>)
    31ac:	3302      	adds	r3, #2
    31ae:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    31b0:	2701      	movs	r7, #1
    31b2:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    31b4:	4c06      	ldr	r4, [pc, #24]	; (31d0 <nwkRouteInit+0x28>)
    31b6:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    31b8:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    31ba:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    31bc:	00d0      	lsls	r0, r2, #3
    31be:	5d01      	ldrb	r1, [r0, r4]
    31c0:	43b1      	bics	r1, r6
    31c2:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    31c4:	711d      	strb	r5, [r3, #4]
    31c6:	3201      	adds	r2, #1
    31c8:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    31ca:	2a64      	cmp	r2, #100	; 0x64
    31cc:	d1f5      	bne.n	31ba <nwkRouteInit+0x12>
	}
}
    31ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31d0:	20000428 	.word	0x20000428

000031d4 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    31d4:	b530      	push	{r4, r5, lr}
    31d6:	4a0c      	ldr	r2, [pc, #48]	; (3208 <NWK_RouteFindEntry+0x34>)
    31d8:	3202      	adds	r2, #2
    31da:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    31dc:	4d0a      	ldr	r5, [pc, #40]	; (3208 <NWK_RouteFindEntry+0x34>)
    31de:	e003      	b.n	31e8 <NWK_RouteFindEntry+0x14>
    31e0:	3301      	adds	r3, #1
    31e2:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    31e4:	2b64      	cmp	r3, #100	; 0x64
    31e6:	d00c      	beq.n	3202 <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    31e8:	8814      	ldrh	r4, [r2, #0]
    31ea:	4284      	cmp	r4, r0
    31ec:	d1f8      	bne.n	31e0 <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    31ee:	00dc      	lsls	r4, r3, #3
    31f0:	5d64      	ldrb	r4, [r4, r5]
    31f2:	07a4      	lsls	r4, r4, #30
    31f4:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    31f6:	428c      	cmp	r4, r1
    31f8:	d1f2      	bne.n	31e0 <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    31fa:	00db      	lsls	r3, r3, #3
    31fc:	4802      	ldr	r0, [pc, #8]	; (3208 <NWK_RouteFindEntry+0x34>)
    31fe:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    3200:	bd30      	pop	{r4, r5, pc}
	return NULL;
    3202:	2000      	movs	r0, #0
    3204:	e7fc      	b.n	3200 <NWK_RouteFindEntry+0x2c>
    3206:	46c0      	nop			; (mov r8, r8)
    3208:	20000428 	.word	0x20000428

0000320c <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    320c:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    320e:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    3210:	4813      	ldr	r0, [pc, #76]	; (3260 <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    3212:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    3214:	0003      	movs	r3, r0
    3216:	25c8      	movs	r5, #200	; 0xc8
    3218:	00ad      	lsls	r5, r5, #2
    321a:	46ac      	mov	ip, r5
    321c:	4463      	add	r3, ip
    321e:	0019      	movs	r1, r3
    3220:	e003      	b.n	322a <NWK_RouteNewEntry+0x1e>
    3222:	0002      	movs	r2, r0
    3224:	3008      	adds	r0, #8
    3226:	4288      	cmp	r0, r1
    3228:	d00c      	beq.n	3244 <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    322a:	7803      	ldrb	r3, [r0, #0]
    322c:	421c      	tst	r4, r3
    322e:	d1f9      	bne.n	3224 <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    3230:	7983      	ldrb	r3, [r0, #6]
    3232:	2b00      	cmp	r3, #0
    3234:	d007      	beq.n	3246 <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    3236:	2a00      	cmp	r2, #0
    3238:	d0f3      	beq.n	3222 <NWK_RouteNewEntry+0x16>
    323a:	7995      	ldrb	r5, [r2, #6]
    323c:	429d      	cmp	r5, r3
    323e:	d9f1      	bls.n	3224 <NWK_RouteNewEntry+0x18>
    3240:	0002      	movs	r2, r0
    3242:	e7ef      	b.n	3224 <NWK_RouteNewEntry+0x18>
    3244:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    3246:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3248:	2202      	movs	r2, #2
    324a:	4393      	bics	r3, r2
    324c:	001a      	movs	r2, r3
    324e:	230f      	movs	r3, #15
    3250:	4013      	ands	r3, r2
    3252:	2230      	movs	r2, #48	; 0x30
    3254:	4313      	orrs	r3, r2
    3256:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    3258:	2380      	movs	r3, #128	; 0x80
    325a:	7183      	strb	r3, [r0, #6]

	return entry;
}
    325c:	bd30      	pop	{r4, r5, pc}
    325e:	46c0      	nop			; (mov r8, r8)
    3260:	20000428 	.word	0x20000428

00003264 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    3264:	7803      	ldrb	r3, [r0, #0]
    3266:	07db      	lsls	r3, r3, #31
    3268:	d404      	bmi.n	3274 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    326a:	2301      	movs	r3, #1
    326c:	425b      	negs	r3, r3
    326e:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    3270:	2300      	movs	r3, #0
    3272:	7183      	strb	r3, [r0, #6]
}
    3274:	4770      	bx	lr
	...

00003278 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    3278:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    327a:	4b04      	ldr	r3, [pc, #16]	; (328c <NWK_RouteNextHop+0x14>)
    327c:	4798      	blx	r3
	if (entry) {
    327e:	2800      	cmp	r0, #0
    3280:	d001      	beq.n	3286 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    3282:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    3284:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    3286:	4802      	ldr	r0, [pc, #8]	; (3290 <NWK_RouteNextHop+0x18>)
    3288:	e7fc      	b.n	3284 <NWK_RouteNextHop+0xc>
    328a:	46c0      	nop			; (mov r8, r8)
    328c:	000031d5 	.word	0x000031d5
    3290:	0000ffff 	.word	0x0000ffff

00003294 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    3294:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    3296:	4b03      	ldr	r3, [pc, #12]	; (32a4 <nwkRouteRemove+0x10>)
    3298:	4798      	blx	r3
	if (entry) {
    329a:	2800      	cmp	r0, #0
    329c:	d001      	beq.n	32a2 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    329e:	4b02      	ldr	r3, [pc, #8]	; (32a8 <nwkRouteRemove+0x14>)
    32a0:	4798      	blx	r3
	}
}
    32a2:	bd10      	pop	{r4, pc}
    32a4:	000031d5 	.word	0x000031d5
    32a8:	00003265 	.word	0x00003265

000032ac <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    32ac:	b570      	push	{r4, r5, r6, lr}
    32ae:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    32b0:	7a42      	ldrb	r2, [r0, #9]
    32b2:	7a84      	ldrb	r4, [r0, #10]
    32b4:	0224      	lsls	r4, r4, #8
    32b6:	4314      	orrs	r4, r2
    32b8:	b223      	sxth	r3, r4
    32ba:	2b00      	cmp	r3, #0
    32bc:	db29      	blt.n	3312 <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    32be:	7969      	ldrb	r1, [r5, #5]
    32c0:	79ab      	ldrb	r3, [r5, #6]
    32c2:	021b      	lsls	r3, r3, #8
    32c4:	430b      	orrs	r3, r1
    32c6:	4a21      	ldr	r2, [pc, #132]	; (334c <nwkRouteFrameReceived+0xa0>)
    32c8:	4293      	cmp	r3, r2
    32ca:	d021      	beq.n	3310 <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    32cc:	7b6a      	ldrb	r2, [r5, #13]
    32ce:	7ba8      	ldrb	r0, [r5, #14]
    32d0:	0200      	lsls	r0, r0, #8
    32d2:	4310      	orrs	r0, r2
    32d4:	2100      	movs	r1, #0
    32d6:	4b1e      	ldr	r3, [pc, #120]	; (3350 <nwkRouteFrameReceived+0xa4>)
    32d8:	4798      	blx	r3

	if (entry) {
    32da:	2800      	cmp	r0, #0
    32dc:	d029      	beq.n	3332 <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    32de:	79e9      	ldrb	r1, [r5, #7]
    32e0:	7a2b      	ldrb	r3, [r5, #8]
    32e2:	021b      	lsls	r3, r3, #8
    32e4:	430b      	orrs	r3, r1
    32e6:	4a19      	ldr	r2, [pc, #100]	; (334c <nwkRouteFrameReceived+0xa0>)
    32e8:	4293      	cmp	r3, r2
    32ea:	d019      	beq.n	3320 <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    32ec:	8883      	ldrh	r3, [r0, #4]
    32ee:	42a3      	cmp	r3, r4
    32f0:	d00b      	beq.n	330a <nwkRouteFrameReceived+0x5e>
    32f2:	79c2      	ldrb	r2, [r0, #7]
    32f4:	2385      	movs	r3, #133	; 0x85
    32f6:	5ceb      	ldrb	r3, [r5, r3]
    32f8:	429a      	cmp	r2, r3
    32fa:	d206      	bcs.n	330a <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    32fc:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    32fe:	7802      	ldrb	r2, [r0, #0]
    3300:	230f      	movs	r3, #15
    3302:	4013      	ands	r3, r2
    3304:	2230      	movs	r2, #48	; 0x30
    3306:	4313      	orrs	r3, r2
    3308:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    330a:	2385      	movs	r3, #133	; 0x85
    330c:	5ceb      	ldrb	r3, [r5, r3]
    330e:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    3310:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    3312:	7b41      	ldrb	r1, [r0, #13]
    3314:	7b83      	ldrb	r3, [r0, #14]
    3316:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3318:	430b      	orrs	r3, r1
    331a:	429c      	cmp	r4, r3
    331c:	d1f8      	bne.n	3310 <nwkRouteFrameReceived+0x64>
    331e:	e7ce      	b.n	32be <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    3320:	7be9      	ldrb	r1, [r5, #15]
    3322:	7c2b      	ldrb	r3, [r5, #16]
    3324:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3326:	4a0b      	ldr	r2, [pc, #44]	; (3354 <nwkRouteFrameReceived+0xa8>)
    3328:	8812      	ldrh	r2, [r2, #0]
    332a:	430b      	orrs	r3, r1
    332c:	429a      	cmp	r2, r3
    332e:	d1dd      	bne.n	32ec <nwkRouteFrameReceived+0x40>
    3330:	e7e4      	b.n	32fc <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    3332:	4b09      	ldr	r3, [pc, #36]	; (3358 <nwkRouteFrameReceived+0xac>)
    3334:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    3336:	7b69      	ldrb	r1, [r5, #13]
    3338:	7bab      	ldrb	r3, [r5, #14]
    333a:	021b      	lsls	r3, r3, #8
    333c:	430b      	orrs	r3, r1
    333e:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    3340:	7a69      	ldrb	r1, [r5, #9]
    3342:	7aab      	ldrb	r3, [r5, #10]
    3344:	021b      	lsls	r3, r3, #8
    3346:	430b      	orrs	r3, r1
    3348:	8083      	strh	r3, [r0, #4]
    334a:	e7de      	b.n	330a <nwkRouteFrameReceived+0x5e>
    334c:	0000ffff 	.word	0x0000ffff
    3350:	000031d5 	.word	0x000031d5
    3354:	200022ac 	.word	0x200022ac
    3358:	0000320d 	.word	0x0000320d

0000335c <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    335c:	b510      	push	{r4, lr}
    335e:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    3360:	7bc3      	ldrb	r3, [r0, #15]
    3362:	7c00      	ldrb	r0, [r0, #16]
    3364:	0200      	lsls	r0, r0, #8
    3366:	4318      	orrs	r0, r3
    3368:	4b1c      	ldr	r3, [pc, #112]	; (33dc <nwkRouteFrameSent+0x80>)
    336a:	4298      	cmp	r0, r3
    336c:	d019      	beq.n	33a2 <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    336e:	7ae1      	ldrb	r1, [r4, #11]
    3370:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    3372:	0fc9      	lsrs	r1, r1, #31
    3374:	4b1a      	ldr	r3, [pc, #104]	; (33e0 <nwkRouteFrameSent+0x84>)
    3376:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    3378:	2800      	cmp	r0, #0
    337a:	d012      	beq.n	33a2 <nwkRouteFrameSent+0x46>
    337c:	7803      	ldrb	r3, [r0, #0]
    337e:	07db      	lsls	r3, r3, #31
    3380:	d40f      	bmi.n	33a2 <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3382:	2385      	movs	r3, #133	; 0x85
    3384:	5ce3      	ldrb	r3, [r4, r3]
    3386:	2b00      	cmp	r3, #0
    3388:	d119      	bne.n	33be <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    338a:	7802      	ldrb	r2, [r0, #0]
    338c:	330f      	adds	r3, #15
    338e:	4013      	ands	r3, r2
    3390:	2230      	movs	r2, #48	; 0x30
    3392:	4313      	orrs	r3, r2
    3394:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    3396:	7983      	ldrb	r3, [r0, #6]
    3398:	3301      	adds	r3, #1
    339a:	b2db      	uxtb	r3, r3
    339c:	7183      	strb	r3, [r0, #6]
    339e:	2bff      	cmp	r3, #255	; 0xff
    33a0:	d000      	beq.n	33a4 <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    33a2:	bd10      	pop	{r4, pc}
    33a4:	490f      	ldr	r1, [pc, #60]	; (33e4 <nwkRouteFrameSent+0x88>)
    33a6:	1d8a      	adds	r2, r1, #6
    33a8:	4b0f      	ldr	r3, [pc, #60]	; (33e8 <nwkRouteFrameSent+0x8c>)
    33aa:	469c      	mov	ip, r3
    33ac:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    33ae:	7813      	ldrb	r3, [r2, #0]
    33b0:	085b      	lsrs	r3, r3, #1
    33b2:	3301      	adds	r3, #1
    33b4:	7013      	strb	r3, [r2, #0]
    33b6:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    33b8:	428a      	cmp	r2, r1
    33ba:	d1f8      	bne.n	33ae <nwkRouteFrameSent+0x52>
    33bc:	e7f1      	b.n	33a2 <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    33be:	7801      	ldrb	r1, [r0, #0]
    33c0:	090b      	lsrs	r3, r1, #4
    33c2:	330f      	adds	r3, #15
    33c4:	220f      	movs	r2, #15
    33c6:	4013      	ands	r3, r2
    33c8:	011c      	lsls	r4, r3, #4
    33ca:	400a      	ands	r2, r1
    33cc:	4322      	orrs	r2, r4
    33ce:	7002      	strb	r2, [r0, #0]
    33d0:	2b00      	cmp	r3, #0
    33d2:	d1e6      	bne.n	33a2 <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    33d4:	4b05      	ldr	r3, [pc, #20]	; (33ec <nwkRouteFrameSent+0x90>)
    33d6:	4798      	blx	r3
    33d8:	e7e3      	b.n	33a2 <nwkRouteFrameSent+0x46>
    33da:	46c0      	nop			; (mov r8, r8)
    33dc:	0000ffff 	.word	0x0000ffff
    33e0:	000031d5 	.word	0x000031d5
    33e4:	20000428 	.word	0x20000428
    33e8:	00000326 	.word	0x00000326
    33ec:	00003265 	.word	0x00003265

000033f0 <nwkRoutePrepareTx>:
{
    33f0:	b510      	push	{r4, lr}
    33f2:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    33f4:	7bc2      	ldrb	r2, [r0, #15]
    33f6:	7c00      	ldrb	r0, [r0, #16]
    33f8:	0200      	lsls	r0, r0, #8
    33fa:	4310      	orrs	r0, r2
    33fc:	4b0b      	ldr	r3, [pc, #44]	; (342c <nwkRoutePrepareTx+0x3c>)
    33fe:	4298      	cmp	r0, r3
    3400:	d00b      	beq.n	341a <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    3402:	7ae3      	ldrb	r3, [r4, #11]
    3404:	075b      	lsls	r3, r3, #29
    3406:	d40d      	bmi.n	3424 <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    3408:	7ae1      	ldrb	r1, [r4, #11]
    340a:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    340c:	0fc9      	lsrs	r1, r1, #31
    340e:	4b08      	ldr	r3, [pc, #32]	; (3430 <nwkRoutePrepareTx+0x40>)
    3410:	4798      	blx	r3
    3412:	71e0      	strb	r0, [r4, #7]
    3414:	0a00      	lsrs	r0, r0, #8
    3416:	7220      	strb	r0, [r4, #8]
}
    3418:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    341a:	2301      	movs	r3, #1
    341c:	425b      	negs	r3, r3
    341e:	71e3      	strb	r3, [r4, #7]
    3420:	7223      	strb	r3, [r4, #8]
    3422:	e7f9      	b.n	3418 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    3424:	71e0      	strb	r0, [r4, #7]
    3426:	0a00      	lsrs	r0, r0, #8
    3428:	7220      	strb	r0, [r4, #8]
    342a:	e7f5      	b.n	3418 <nwkRoutePrepareTx+0x28>
    342c:	0000ffff 	.word	0x0000ffff
    3430:	00003279 	.word	0x00003279

00003434 <nwkRouteFrame>:
{
    3434:	b5f0      	push	{r4, r5, r6, r7, lr}
    3436:	46c6      	mov	lr, r8
    3438:	b500      	push	{lr}
    343a:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    343c:	7bc2      	ldrb	r2, [r0, #15]
    343e:	7c04      	ldrb	r4, [r0, #16]
    3440:	0224      	lsls	r4, r4, #8
    3442:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    3444:	7ac5      	ldrb	r5, [r0, #11]
    3446:	072d      	lsls	r5, r5, #28
    3448:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    344a:	b2e9      	uxtb	r1, r5
    344c:	0020      	movs	r0, r4
    344e:	4b27      	ldr	r3, [pc, #156]	; (34ec <nwkRouteFrame+0xb8>)
    3450:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    3452:	4b27      	ldr	r3, [pc, #156]	; (34f0 <nwkRouteFrame+0xbc>)
    3454:	4298      	cmp	r0, r3
    3456:	d010      	beq.n	347a <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    3458:	2200      	movs	r2, #0
    345a:	2389      	movs	r3, #137	; 0x89
    345c:	54fa      	strb	r2, [r7, r3]
    345e:	003b      	movs	r3, r7
    3460:	3389      	adds	r3, #137	; 0x89
    3462:	705a      	strb	r2, [r3, #1]
    3464:	709a      	strb	r2, [r3, #2]
    3466:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    3468:	3202      	adds	r2, #2
    346a:	2388      	movs	r3, #136	; 0x88
    346c:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    346e:	0038      	movs	r0, r7
    3470:	4b20      	ldr	r3, [pc, #128]	; (34f4 <nwkRouteFrame+0xc0>)
    3472:	4798      	blx	r3
}
    3474:	bc04      	pop	{r2}
    3476:	4690      	mov	r8, r2
    3478:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    347a:	7b7a      	ldrb	r2, [r7, #13]
    347c:	7bbb      	ldrb	r3, [r7, #14]
    347e:	021b      	lsls	r3, r3, #8
    3480:	4313      	orrs	r3, r2
    3482:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    3484:	4b1c      	ldr	r3, [pc, #112]	; (34f8 <nwkRouteFrame+0xc4>)
    3486:	4798      	blx	r3
    3488:	1e06      	subs	r6, r0, #0
    348a:	d02b      	beq.n	34e4 <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    348c:	4b1b      	ldr	r3, [pc, #108]	; (34fc <nwkRouteFrame+0xc8>)
    348e:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    3490:	7873      	ldrb	r3, [r6, #1]
    3492:	3306      	adds	r3, #6
    3494:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    3496:	2200      	movs	r2, #0
    3498:	2389      	movs	r3, #137	; 0x89
    349a:	54f2      	strb	r2, [r6, r3]
    349c:	0033      	movs	r3, r6
    349e:	3389      	adds	r3, #137	; 0x89
    34a0:	705a      	strb	r2, [r3, #1]
    34a2:	709a      	strb	r2, [r3, #2]
    34a4:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    34a6:	20ff      	movs	r0, #255	; 0xff
    34a8:	4643      	mov	r3, r8
    34aa:	4018      	ands	r0, r3
    34ac:	73f0      	strb	r0, [r6, #15]
    34ae:	0a1a      	lsrs	r2, r3, #8
    34b0:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    34b2:	2381      	movs	r3, #129	; 0x81
    34b4:	5cf3      	ldrb	r3, [r6, r3]
    34b6:	2182      	movs	r1, #130	; 0x82
    34b8:	5c71      	ldrb	r1, [r6, r1]
    34ba:	0209      	lsls	r1, r1, #8
    34bc:	4319      	orrs	r1, r3
    34be:	2383      	movs	r3, #131	; 0x83
    34c0:	5cf3      	ldrb	r3, [r6, r3]
    34c2:	041b      	lsls	r3, r3, #16
    34c4:	4319      	orrs	r1, r3
    34c6:	2384      	movs	r3, #132	; 0x84
    34c8:	5cf3      	ldrb	r3, [r6, r3]
    34ca:	061b      	lsls	r3, r3, #24
    34cc:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    34ce:	2101      	movs	r1, #1
    34d0:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    34d2:	7058      	strb	r0, [r3, #1]
    34d4:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    34d6:	70dc      	strb	r4, [r3, #3]
    34d8:	0a24      	lsrs	r4, r4, #8
    34da:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    34dc:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    34de:	0030      	movs	r0, r6
    34e0:	4b04      	ldr	r3, [pc, #16]	; (34f4 <nwkRouteFrame+0xc0>)
    34e2:	4798      	blx	r3
		nwkFrameFree(frame);
    34e4:	0038      	movs	r0, r7
    34e6:	4b06      	ldr	r3, [pc, #24]	; (3500 <nwkRouteFrame+0xcc>)
    34e8:	4798      	blx	r3
}
    34ea:	e7c3      	b.n	3474 <nwkRouteFrame+0x40>
    34ec:	00003279 	.word	0x00003279
    34f0:	0000ffff 	.word	0x0000ffff
    34f4:	00003d75 	.word	0x00003d75
    34f8:	000030c5 	.word	0x000030c5
    34fc:	00003189 	.word	0x00003189
    3500:	00003139 	.word	0x00003139

00003504 <nwkRouteErrorReceived>:
{
    3504:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3506:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3508:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    350a:	2a06      	cmp	r2, #6
    350c:	d001      	beq.n	3512 <nwkRouteErrorReceived+0xe>
}
    350e:	0018      	movs	r0, r3
    3510:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    3512:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    3514:	7959      	ldrb	r1, [r3, #5]
    3516:	78da      	ldrb	r2, [r3, #3]
    3518:	7918      	ldrb	r0, [r3, #4]
    351a:	0200      	lsls	r0, r0, #8
    351c:	4310      	orrs	r0, r2
    351e:	4b02      	ldr	r3, [pc, #8]	; (3528 <nwkRouteErrorReceived+0x24>)
    3520:	4798      	blx	r3
	return true;
    3522:	2301      	movs	r3, #1
    3524:	e7f3      	b.n	350e <nwkRouteErrorReceived+0xa>
    3526:	46c0      	nop			; (mov r8, r8)
    3528:	00003295 	.word	0x00003295

0000352c <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    352c:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    352e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3530:	2300      	movs	r3, #0
	if (ind->size < 1) {
    3532:	2a00      	cmp	r2, #0
    3534:	d00a      	beq.n	354c <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    3536:	6883      	ldr	r3, [r0, #8]
    3538:	781b      	ldrb	r3, [r3, #0]
    353a:	2b00      	cmp	r3, #0
    353c:	d003      	beq.n	3546 <nwkRxSeriveDataInd+0x1a>
    353e:	2b01      	cmp	r3, #1
    3540:	d006      	beq.n	3550 <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    3542:	2300      	movs	r3, #0
    3544:	e002      	b.n	354c <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    3546:	4b04      	ldr	r3, [pc, #16]	; (3558 <nwkRxSeriveDataInd+0x2c>)
    3548:	4798      	blx	r3
    354a:	0003      	movs	r3, r0
	}
}
    354c:	0018      	movs	r0, r3
    354e:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    3550:	4b02      	ldr	r3, [pc, #8]	; (355c <nwkRxSeriveDataInd+0x30>)
    3552:	4798      	blx	r3
    3554:	0003      	movs	r3, r0
    3556:	e7f9      	b.n	354c <nwkRxSeriveDataInd+0x20>
    3558:	00003eb9 	.word	0x00003eb9
    355c:	00003505 	.word	0x00003505

00003560 <nwkRxDuplicateRejectionTimerHandler>:
{
    3560:	b570      	push	{r4, r5, r6, lr}
    3562:	490b      	ldr	r1, [pc, #44]	; (3590 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    3564:	1d0b      	adds	r3, r1, #4
    3566:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    3568:	2400      	movs	r4, #0
			restart = true;
    356a:	2501      	movs	r5, #1
    356c:	e002      	b.n	3574 <nwkRxDuplicateRejectionTimerHandler+0x14>
    356e:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3570:	428b      	cmp	r3, r1
    3572:	d006      	beq.n	3582 <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    3574:	781a      	ldrb	r2, [r3, #0]
    3576:	2a00      	cmp	r2, #0
    3578:	d0f9      	beq.n	356e <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    357a:	3a01      	subs	r2, #1
    357c:	701a      	strb	r2, [r3, #0]
			restart = true;
    357e:	002c      	movs	r4, r5
    3580:	e7f5      	b.n	356e <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    3582:	2c00      	cmp	r4, #0
    3584:	d100      	bne.n	3588 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    3586:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    3588:	4b02      	ldr	r3, [pc, #8]	; (3594 <nwkRxDuplicateRejectionTimerHandler+0x34>)
    358a:	4798      	blx	r3
}
    358c:	e7fb      	b.n	3586 <nwkRxDuplicateRejectionTimerHandler+0x26>
    358e:	46c0      	nop			; (mov r8, r8)
    3590:	2000074c 	.word	0x2000074c
    3594:	000043f5 	.word	0x000043f5

00003598 <nwkRxInit>:
{
    3598:	b510      	push	{r4, lr}
    359a:	4a0a      	ldr	r2, [pc, #40]	; (35c4 <nwkRxInit+0x2c>)
    359c:	1d13      	adds	r3, r2, #4
    359e:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    35a0:	2100      	movs	r1, #0
    35a2:	7019      	strb	r1, [r3, #0]
    35a4:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    35a6:	4293      	cmp	r3, r2
    35a8:	d1fb      	bne.n	35a2 <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    35aa:	4b07      	ldr	r3, [pc, #28]	; (35c8 <nwkRxInit+0x30>)
    35ac:	2264      	movs	r2, #100	; 0x64
    35ae:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    35b0:	2200      	movs	r2, #0
    35b2:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    35b4:	4a05      	ldr	r2, [pc, #20]	; (35cc <nwkRxInit+0x34>)
    35b6:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    35b8:	4905      	ldr	r1, [pc, #20]	; (35d0 <nwkRxInit+0x38>)
    35ba:	2000      	movs	r0, #0
    35bc:	4b05      	ldr	r3, [pc, #20]	; (35d4 <nwkRxInit+0x3c>)
    35be:	4798      	blx	r3
}
    35c0:	bd10      	pop	{r4, pc}
    35c2:	46c0      	nop			; (mov r8, r8)
    35c4:	2000074c 	.word	0x2000074c
    35c8:	20000788 	.word	0x20000788
    35cc:	00003561 	.word	0x00003561
    35d0:	0000352d 	.word	0x0000352d
    35d4:	00002ec9 	.word	0x00002ec9

000035d8 <PHY_DataInd>:
{
    35d8:	b510      	push	{r4, lr}
    35da:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    35dc:	6803      	ldr	r3, [r0, #0]
    35de:	785a      	ldrb	r2, [r3, #1]
    35e0:	2a88      	cmp	r2, #136	; 0x88
    35e2:	d000      	beq.n	35e6 <PHY_DataInd+0xe>
}
    35e4:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    35e6:	781b      	ldrb	r3, [r3, #0]
    35e8:	3a68      	subs	r2, #104	; 0x68
    35ea:	4393      	bics	r3, r2
    35ec:	2b41      	cmp	r3, #65	; 0x41
    35ee:	d1f9      	bne.n	35e4 <PHY_DataInd+0xc>
    35f0:	7903      	ldrb	r3, [r0, #4]
    35f2:	2b0f      	cmp	r3, #15
    35f4:	d9f6      	bls.n	35e4 <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    35f6:	4b0a      	ldr	r3, [pc, #40]	; (3620 <PHY_DataInd+0x48>)
    35f8:	4798      	blx	r3
    35fa:	2800      	cmp	r0, #0
    35fc:	d0f2      	beq.n	35e4 <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    35fe:	2320      	movs	r3, #32
    3600:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3602:	7923      	ldrb	r3, [r4, #4]
    3604:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3606:	7962      	ldrb	r2, [r4, #5]
    3608:	2385      	movs	r3, #133	; 0x85
    360a:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    360c:	2206      	movs	r2, #6
    360e:	56a2      	ldrsb	r2, [r4, r2]
    3610:	3301      	adds	r3, #1
    3612:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3614:	3002      	adds	r0, #2
    3616:	7922      	ldrb	r2, [r4, #4]
    3618:	6821      	ldr	r1, [r4, #0]
    361a:	4b02      	ldr	r3, [pc, #8]	; (3624 <PHY_DataInd+0x4c>)
    361c:	4798      	blx	r3
    361e:	e7e1      	b.n	35e4 <PHY_DataInd+0xc>
    3620:	000030c5 	.word	0x000030c5
    3624:	000054a1 	.word	0x000054a1

00003628 <nwkRxDecryptConf>:
	if (status) {
    3628:	2900      	cmp	r1, #0
    362a:	d102      	bne.n	3632 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    362c:	2324      	movs	r3, #36	; 0x24
    362e:	7003      	strb	r3, [r0, #0]
}
    3630:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    3632:	2322      	movs	r3, #34	; 0x22
    3634:	7003      	strb	r3, [r0, #0]
    3636:	e7fb      	b.n	3630 <nwkRxDecryptConf+0x8>

00003638 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3638:	b5f0      	push	{r4, r5, r6, r7, lr}
    363a:	46ce      	mov	lr, r9
    363c:	4647      	mov	r7, r8
    363e:	b580      	push	{r7, lr}
    3640:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    3642:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3644:	4dd5      	ldr	r5, [pc, #852]	; (399c <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    3646:	4ed6      	ldr	r6, [pc, #856]	; (39a0 <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3648:	e0df      	b.n	380a <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    364a:	2324      	movs	r3, #36	; 0x24
    364c:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    364e:	7ae2      	ldrb	r2, [r4, #11]
    3650:	0713      	lsls	r3, r2, #28
    3652:	d500      	bpl.n	3656 <nwkRxTaskHandler+0x1e>
    3654:	e0d9      	b.n	380a <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    3656:	7960      	ldrb	r0, [r4, #5]
    3658:	79a3      	ldrb	r3, [r4, #6]
    365a:	021b      	lsls	r3, r3, #8
    365c:	4303      	orrs	r3, r0
    365e:	49d1      	ldr	r1, [pc, #836]	; (39a4 <nwkRxTaskHandler+0x36c>)
    3660:	428b      	cmp	r3, r1
    3662:	d018      	beq.n	3696 <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    3664:	7be0      	ldrb	r0, [r4, #15]
    3666:	7c23      	ldrb	r3, [r4, #16]
    3668:	021b      	lsls	r3, r3, #8
    366a:	4303      	orrs	r3, r0
    366c:	49cd      	ldr	r1, [pc, #820]	; (39a4 <nwkRxTaskHandler+0x36c>)
    366e:	428b      	cmp	r3, r1
    3670:	d025      	beq.n	36be <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    3672:	7b61      	ldrb	r1, [r4, #13]
    3674:	7ba3      	ldrb	r3, [r4, #14]
    3676:	021b      	lsls	r3, r3, #8
    3678:	4acb      	ldr	r2, [pc, #812]	; (39a8 <nwkRxTaskHandler+0x370>)
    367a:	8812      	ldrh	r2, [r2, #0]
    367c:	430b      	orrs	r3, r1
    367e:	429a      	cmp	r2, r3
    3680:	d100      	bne.n	3684 <nwkRxTaskHandler+0x4c>
    3682:	e0c2      	b.n	380a <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    3684:	0020      	movs	r0, r4
    3686:	4bc9      	ldr	r3, [pc, #804]	; (39ac <nwkRxTaskHandler+0x374>)
    3688:	4798      	blx	r3
    368a:	49c9      	ldr	r1, [pc, #804]	; (39b0 <nwkRxTaskHandler+0x378>)
    368c:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    368e:	2300      	movs	r3, #0
    3690:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3692:	1ca7      	adds	r7, r4, #2
    3694:	e039      	b.n	370a <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3696:	7be0      	ldrb	r0, [r4, #15]
    3698:	7c23      	ldrb	r3, [r4, #16]
    369a:	021b      	lsls	r3, r3, #8
    369c:	4303      	orrs	r3, r0
    369e:	49c2      	ldr	r1, [pc, #776]	; (39a8 <nwkRxTaskHandler+0x370>)
    36a0:	8809      	ldrh	r1, [r1, #0]
    36a2:	4299      	cmp	r1, r3
    36a4:	d003      	beq.n	36ae <nwkRxTaskHandler+0x76>
    36a6:	49bf      	ldr	r1, [pc, #764]	; (39a4 <nwkRxTaskHandler+0x36c>)
    36a8:	428b      	cmp	r3, r1
    36aa:	d000      	beq.n	36ae <nwkRxTaskHandler+0x76>
    36ac:	e0ad      	b.n	380a <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    36ae:	0793      	lsls	r3, r2, #30
    36b0:	d502      	bpl.n	36b8 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    36b2:	2321      	movs	r3, #33	; 0x21
    36b4:	7023      	strb	r3, [r4, #0]
    36b6:	e0a8      	b.n	380a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    36b8:	2322      	movs	r3, #34	; 0x22
    36ba:	7023      	strb	r3, [r4, #0]
    36bc:	e0a5      	b.n	380a <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    36be:	07d3      	lsls	r3, r2, #31
    36c0:	d5d7      	bpl.n	3672 <nwkRxTaskHandler+0x3a>
    36c2:	e0a2      	b.n	380a <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    36c4:	9a01      	ldr	r2, [sp, #4]
    36c6:	0050      	lsls	r0, r2, #1
    36c8:	1882      	adds	r2, r0, r2
    36ca:	0052      	lsls	r2, r2, #1
    36cc:	48b8      	ldr	r0, [pc, #736]	; (39b0 <nwkRxTaskHandler+0x378>)
    36ce:	1880      	adds	r0, r0, r2
    36d0:	2201      	movs	r2, #1
    36d2:	409a      	lsls	r2, r3
    36d4:	4311      	orrs	r1, r2
    36d6:	70c1      	strb	r1, [r0, #3]
    36d8:	e060      	b.n	379c <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    36da:	4ab5      	ldr	r2, [pc, #724]	; (39b0 <nwkRxTaskHandler+0x378>)
    36dc:	4694      	mov	ip, r2
    36de:	9a01      	ldr	r2, [sp, #4]
    36e0:	0057      	lsls	r7, r2, #1
    36e2:	18b9      	adds	r1, r7, r2
    36e4:	0049      	lsls	r1, r1, #1
    36e6:	4461      	add	r1, ip
    36e8:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    36ea:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    36ec:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    36ee:	b2db      	uxtb	r3, r3
    36f0:	4098      	lsls	r0, r3
    36f2:	0003      	movs	r3, r0
    36f4:	2001      	movs	r0, #1
    36f6:	4303      	orrs	r3, r0
    36f8:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    36fa:	231f      	movs	r3, #31
    36fc:	710b      	strb	r3, [r1, #4]
    36fe:	e04d      	b.n	379c <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    3700:	468c      	mov	ip, r1
    3702:	3001      	adds	r0, #1
    3704:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3706:	280a      	cmp	r0, #10
    3708:	d036      	beq.n	3778 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    370a:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    370c:	790b      	ldrb	r3, [r1, #4]
    370e:	2b00      	cmp	r3, #0
    3710:	d0f6      	beq.n	3700 <nwkRxTaskHandler+0xc8>
    3712:	7afb      	ldrb	r3, [r7, #11]
    3714:	4699      	mov	r9, r3
    3716:	7b3b      	ldrb	r3, [r7, #12]
    3718:	021b      	lsls	r3, r3, #8
    371a:	880a      	ldrh	r2, [r1, #0]
    371c:	4690      	mov	r8, r2
    371e:	464a      	mov	r2, r9
    3720:	4313      	orrs	r3, r2
    3722:	4598      	cmp	r8, r3
    3724:	d1ed      	bne.n	3702 <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3726:	7b20      	ldrb	r0, [r4, #12]
    3728:	9f01      	ldr	r7, [sp, #4]
    372a:	007b      	lsls	r3, r7, #1
    372c:	46bc      	mov	ip, r7
    372e:	4463      	add	r3, ip
    3730:	005b      	lsls	r3, r3, #1
    3732:	499f      	ldr	r1, [pc, #636]	; (39b0 <nwkRxTaskHandler+0x378>)
    3734:	18cb      	adds	r3, r1, r3
    3736:	789b      	ldrb	r3, [r3, #2]
    3738:	1a1b      	subs	r3, r3, r0
    373a:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    373c:	2b07      	cmp	r3, #7
    373e:	d8cc      	bhi.n	36da <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    3740:	0079      	lsls	r1, r7, #1
    3742:	4461      	add	r1, ip
    3744:	0049      	lsls	r1, r1, #1
    3746:	489a      	ldr	r0, [pc, #616]	; (39b0 <nwkRxTaskHandler+0x378>)
    3748:	1841      	adds	r1, r0, r1
    374a:	78c9      	ldrb	r1, [r1, #3]
    374c:	0008      	movs	r0, r1
    374e:	4118      	asrs	r0, r3
    3750:	07c2      	lsls	r2, r0, #31
    3752:	d5b7      	bpl.n	36c4 <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    3754:	79e1      	ldrb	r1, [r4, #7]
    3756:	7a23      	ldrb	r3, [r4, #8]
    3758:	021b      	lsls	r3, r3, #8
    375a:	4a93      	ldr	r2, [pc, #588]	; (39a8 <nwkRxTaskHandler+0x370>)
    375c:	8812      	ldrh	r2, [r2, #0]
    375e:	430b      	orrs	r3, r1
    3760:	429a      	cmp	r2, r3
    3762:	d152      	bne.n	380a <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    3764:	7ae1      	ldrb	r1, [r4, #11]
    3766:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    3768:	0fc9      	lsrs	r1, r1, #31
    376a:	7be2      	ldrb	r2, [r4, #15]
    376c:	7c20      	ldrb	r0, [r4, #16]
    376e:	0200      	lsls	r0, r0, #8
    3770:	4310      	orrs	r0, r2
    3772:	4b90      	ldr	r3, [pc, #576]	; (39b4 <nwkRxTaskHandler+0x37c>)
    3774:	4798      	blx	r3
    3776:	e048      	b.n	380a <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    3778:	4663      	mov	r3, ip
    377a:	2b00      	cmp	r3, #0
    377c:	d045      	beq.n	380a <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    377e:	7b61      	ldrb	r1, [r4, #13]
    3780:	7ba3      	ldrb	r3, [r4, #14]
    3782:	021b      	lsls	r3, r3, #8
    3784:	430b      	orrs	r3, r1
    3786:	4661      	mov	r1, ip
    3788:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    378a:	7b23      	ldrb	r3, [r4, #12]
    378c:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    378e:	2301      	movs	r3, #1
    3790:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    3792:	331e      	adds	r3, #30
    3794:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    3796:	4888      	ldr	r0, [pc, #544]	; (39b8 <nwkRxTaskHandler+0x380>)
    3798:	4b88      	ldr	r3, [pc, #544]	; (39bc <nwkRxTaskHandler+0x384>)
    379a:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    379c:	79e1      	ldrb	r1, [r4, #7]
    379e:	7a23      	ldrb	r3, [r4, #8]
    37a0:	021b      	lsls	r3, r3, #8
    37a2:	430b      	orrs	r3, r1
    37a4:	4a7f      	ldr	r2, [pc, #508]	; (39a4 <nwkRxTaskHandler+0x36c>)
    37a6:	4293      	cmp	r3, r2
    37a8:	d013      	beq.n	37d2 <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    37aa:	4b7f      	ldr	r3, [pc, #508]	; (39a8 <nwkRxTaskHandler+0x370>)
    37ac:	881a      	ldrh	r2, [r3, #0]
    37ae:	7be0      	ldrb	r0, [r4, #15]
    37b0:	7c23      	ldrb	r3, [r4, #16]
    37b2:	021b      	lsls	r3, r3, #8
    37b4:	4303      	orrs	r3, r0
    37b6:	429a      	cmp	r2, r3
    37b8:	d01a      	beq.n	37f0 <nwkRxTaskHandler+0x1b8>
    37ba:	497a      	ldr	r1, [pc, #488]	; (39a4 <nwkRxTaskHandler+0x36c>)
    37bc:	428b      	cmp	r3, r1
    37be:	d017      	beq.n	37f0 <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    37c0:	79e0      	ldrb	r0, [r4, #7]
    37c2:	7a23      	ldrb	r3, [r4, #8]
    37c4:	021b      	lsls	r3, r3, #8
    37c6:	4303      	orrs	r3, r0
    37c8:	4293      	cmp	r3, r2
    37ca:	d11e      	bne.n	380a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    37cc:	2323      	movs	r3, #35	; 0x23
    37ce:	7023      	strb	r3, [r4, #0]
    37d0:	e01b      	b.n	380a <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    37d2:	4b75      	ldr	r3, [pc, #468]	; (39a8 <nwkRxTaskHandler+0x370>)
    37d4:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    37d6:	7be0      	ldrb	r0, [r4, #15]
    37d8:	7c23      	ldrb	r3, [r4, #16]
    37da:	021b      	lsls	r3, r3, #8
    37dc:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    37de:	429a      	cmp	r2, r3
    37e0:	d006      	beq.n	37f0 <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    37e2:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    37e4:	0749      	lsls	r1, r1, #29
    37e6:	d4e8      	bmi.n	37ba <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    37e8:	0020      	movs	r0, r4
    37ea:	4b75      	ldr	r3, [pc, #468]	; (39c0 <nwkRxTaskHandler+0x388>)
    37ec:	4798      	blx	r3
    37ee:	e7dc      	b.n	37aa <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    37f0:	7ae3      	ldrb	r3, [r4, #11]
    37f2:	079b      	lsls	r3, r3, #30
    37f4:	d502      	bpl.n	37fc <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    37f6:	2321      	movs	r3, #33	; 0x21
    37f8:	7023      	strb	r3, [r4, #0]
    37fa:	e006      	b.n	380a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    37fc:	2322      	movs	r3, #34	; 0x22
    37fe:	7023      	strb	r3, [r4, #0]
    3800:	e003      	b.n	380a <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3802:	2100      	movs	r1, #0
    3804:	0020      	movs	r0, r4
    3806:	4b6f      	ldr	r3, [pc, #444]	; (39c4 <nwkRxTaskHandler+0x38c>)
    3808:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    380a:	0020      	movs	r0, r4
    380c:	47a8      	blx	r5
    380e:	1e04      	subs	r4, r0, #0
    3810:	d100      	bne.n	3814 <nwkRxTaskHandler+0x1dc>
    3812:	e0f9      	b.n	3a08 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    3814:	7823      	ldrb	r3, [r4, #0]
    3816:	3b20      	subs	r3, #32
    3818:	b2da      	uxtb	r2, r3
    381a:	2a04      	cmp	r2, #4
    381c:	d8f5      	bhi.n	380a <nwkRxTaskHandler+0x1d2>
    381e:	0093      	lsls	r3, r2, #2
    3820:	58f3      	ldr	r3, [r6, r3]
    3822:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    3824:	2200      	movs	r2, #0
    3826:	4b68      	ldr	r3, [pc, #416]	; (39c8 <nwkRxTaskHandler+0x390>)
    3828:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    382a:	7c63      	ldrb	r3, [r4, #17]
    382c:	091b      	lsrs	r3, r3, #4
    382e:	469c      	mov	ip, r3
    3830:	466a      	mov	r2, sp
    3832:	7113      	strb	r3, [r2, #4]
    3834:	7913      	ldrb	r3, [r2, #4]
    3836:	3302      	adds	r3, #2
    3838:	009b      	lsls	r3, r3, #2
    383a:	4a5b      	ldr	r2, [pc, #364]	; (39a8 <nwkRxTaskHandler+0x370>)
    383c:	5899      	ldr	r1, [r3, r2]
    383e:	2900      	cmp	r1, #0
    3840:	d100      	bne.n	3844 <nwkRxTaskHandler+0x20c>
    3842:	e0cb      	b.n	39dc <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    3844:	1ca0      	adds	r0, r4, #2
    3846:	7b62      	ldrb	r2, [r4, #13]
    3848:	7ba3      	ldrb	r3, [r4, #14]
    384a:	021b      	lsls	r3, r3, #8
    384c:	4313      	orrs	r3, r2
    384e:	4699      	mov	r9, r3
    3850:	ab02      	add	r3, sp, #8
    3852:	464a      	mov	r2, r9
    3854:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    3856:	7be2      	ldrb	r2, [r4, #15]
    3858:	7c27      	ldrb	r7, [r4, #16]
    385a:	023f      	lsls	r7, r7, #8
    385c:	4317      	orrs	r7, r2
    385e:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    3860:	7c62      	ldrb	r2, [r4, #17]
    3862:	0712      	lsls	r2, r2, #28
    3864:	0f12      	lsrs	r2, r2, #28
    3866:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    3868:	4662      	mov	r2, ip
    386a:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    386c:	2281      	movs	r2, #129	; 0x81
    386e:	5ca3      	ldrb	r3, [r4, r2]
    3870:	3201      	adds	r2, #1
    3872:	5ca2      	ldrb	r2, [r4, r2]
    3874:	0212      	lsls	r2, r2, #8
    3876:	4313      	orrs	r3, r2
    3878:	2283      	movs	r2, #131	; 0x83
    387a:	5ca2      	ldrb	r2, [r4, r2]
    387c:	0412      	lsls	r2, r2, #16
    387e:	4313      	orrs	r3, r2
    3880:	2284      	movs	r2, #132	; 0x84
    3882:	5ca2      	ldrb	r2, [r4, r2]
    3884:	0612      	lsls	r2, r2, #24
    3886:	431a      	orrs	r2, r3
    3888:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    388a:	1a12      	subs	r2, r2, r0
    388c:	7863      	ldrb	r3, [r4, #1]
    388e:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    3890:	ab02      	add	r3, sp, #8
    3892:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    3894:	2285      	movs	r2, #133	; 0x85
    3896:	5ca2      	ldrb	r2, [r4, r2]
    3898:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    389a:	2286      	movs	r2, #134	; 0x86
    389c:	5ca2      	ldrb	r2, [r4, r2]
    389e:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    38a0:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    38a2:	2203      	movs	r2, #3
    38a4:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    38a6:	0743      	lsls	r3, r0, #29
    38a8:	0fdb      	lsrs	r3, r3, #31
    38aa:	015b      	lsls	r3, r3, #5
    38ac:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    38ae:	0700      	lsls	r0, r0, #28
    38b0:	0fc0      	lsrs	r0, r0, #31
    38b2:	0180      	lsls	r0, r0, #6
    38b4:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    38b6:	4b45      	ldr	r3, [pc, #276]	; (39cc <nwkRxTaskHandler+0x394>)
    38b8:	469c      	mov	ip, r3
    38ba:	4467      	add	r7, ip
    38bc:	427a      	negs	r2, r7
    38be:	4157      	adcs	r7, r2
    38c0:	00bf      	lsls	r7, r7, #2
    38c2:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    38c4:	1ca7      	adds	r7, r4, #2
    38c6:	7a63      	ldrb	r3, [r4, #9]
    38c8:	7aa2      	ldrb	r2, [r4, #10]
    38ca:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    38cc:	431a      	orrs	r2, r3
    38ce:	464b      	mov	r3, r9
    38d0:	1a9b      	subs	r3, r3, r2
    38d2:	425a      	negs	r2, r3
    38d4:	4153      	adcs	r3, r2
    38d6:	00db      	lsls	r3, r3, #3
    38d8:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    38da:	0038      	movs	r0, r7
    38dc:	78ff      	ldrb	r7, [r7, #3]
    38de:	7902      	ldrb	r2, [r0, #4]
    38e0:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    38e2:	433a      	orrs	r2, r7
    38e4:	4839      	ldr	r0, [pc, #228]	; (39cc <nwkRxTaskHandler+0x394>)
    38e6:	4684      	mov	ip, r0
    38e8:	4462      	add	r2, ip
    38ea:	4250      	negs	r0, r2
    38ec:	4142      	adcs	r2, r0
    38ee:	0112      	lsls	r2, r2, #4
    38f0:	431a      	orrs	r2, r3
    38f2:	ab02      	add	r3, sp, #8
    38f4:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    38f6:	0018      	movs	r0, r3
    38f8:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    38fa:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    38fc:	07d3      	lsls	r3, r2, #31
    38fe:	17db      	asrs	r3, r3, #31
    3900:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3902:	79e1      	ldrb	r1, [r4, #7]
    3904:	7a23      	ldrb	r3, [r4, #8]
    3906:	021b      	lsls	r3, r3, #8
    3908:	430b      	orrs	r3, r1
    390a:	4926      	ldr	r1, [pc, #152]	; (39a4 <nwkRxTaskHandler+0x36c>)
    390c:	428b      	cmp	r3, r1
    390e:	d067      	beq.n	39e0 <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3910:	7962      	ldrb	r2, [r4, #5]
    3912:	79a3      	ldrb	r3, [r4, #6]
    3914:	021b      	lsls	r3, r3, #8
    3916:	4313      	orrs	r3, r2
    3918:	4a22      	ldr	r2, [pc, #136]	; (39a4 <nwkRxTaskHandler+0x36c>)
    391a:	4293      	cmp	r3, r2
    391c:	d03b      	beq.n	3996 <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    391e:	4b22      	ldr	r3, [pc, #136]	; (39a8 <nwkRxTaskHandler+0x370>)
    3920:	881a      	ldrh	r2, [r3, #0]
    3922:	4b20      	ldr	r3, [pc, #128]	; (39a4 <nwkRxTaskHandler+0x36c>)
    3924:	429a      	cmp	r2, r3
    3926:	d036      	beq.n	3996 <nwkRxTaskHandler+0x35e>
	if (ack) {
    3928:	2800      	cmp	r0, #0
    392a:	d034      	beq.n	3996 <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    392c:	4b28      	ldr	r3, [pc, #160]	; (39d0 <nwkRxTaskHandler+0x398>)
    392e:	4798      	blx	r3
    3930:	1e07      	subs	r7, r0, #0
    3932:	d030      	beq.n	3996 <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    3934:	4b27      	ldr	r3, [pc, #156]	; (39d4 <nwkRxTaskHandler+0x39c>)
    3936:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    3938:	787b      	ldrb	r3, [r7, #1]
    393a:	3303      	adds	r3, #3
    393c:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    393e:	2200      	movs	r2, #0
    3940:	2389      	movs	r3, #137	; 0x89
    3942:	54fa      	strb	r2, [r7, r3]
    3944:	003b      	movs	r3, r7
    3946:	3389      	adds	r3, #137	; 0x89
    3948:	705a      	strb	r2, [r3, #1]
    394a:	709a      	strb	r2, [r3, #2]
    394c:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    394e:	7ae3      	ldrb	r3, [r4, #11]
    3950:	3202      	adds	r2, #2
    3952:	401a      	ands	r2, r3
    3954:	7afb      	ldrb	r3, [r7, #11]
    3956:	2102      	movs	r1, #2
    3958:	438b      	bics	r3, r1
    395a:	4313      	orrs	r3, r2
    395c:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    395e:	7b62      	ldrb	r2, [r4, #13]
    3960:	7ba3      	ldrb	r3, [r4, #14]
    3962:	73fa      	strb	r2, [r7, #15]
    3964:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    3966:	2381      	movs	r3, #129	; 0x81
    3968:	5cfb      	ldrb	r3, [r7, r3]
    396a:	2282      	movs	r2, #130	; 0x82
    396c:	5cba      	ldrb	r2, [r7, r2]
    396e:	0212      	lsls	r2, r2, #8
    3970:	431a      	orrs	r2, r3
    3972:	2383      	movs	r3, #131	; 0x83
    3974:	5cfb      	ldrb	r3, [r7, r3]
    3976:	041b      	lsls	r3, r3, #16
    3978:	431a      	orrs	r2, r3
    397a:	2384      	movs	r3, #132	; 0x84
    397c:	5cfb      	ldrb	r3, [r7, r3]
    397e:	061b      	lsls	r3, r3, #24
    3980:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    3982:	2200      	movs	r2, #0
    3984:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    3986:	4a10      	ldr	r2, [pc, #64]	; (39c8 <nwkRxTaskHandler+0x390>)
    3988:	7812      	ldrb	r2, [r2, #0]
    398a:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    398c:	7b22      	ldrb	r2, [r4, #12]
    398e:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    3990:	0038      	movs	r0, r7
    3992:	4b11      	ldr	r3, [pc, #68]	; (39d8 <nwkRxTaskHandler+0x3a0>)
    3994:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    3996:	2324      	movs	r3, #36	; 0x24
    3998:	7023      	strb	r3, [r4, #0]
    399a:	e736      	b.n	380a <nwkRxTaskHandler+0x1d2>
    399c:	0000314d 	.word	0x0000314d
    39a0:	0000ac90 	.word	0x0000ac90
    39a4:	0000ffff 	.word	0x0000ffff
    39a8:	200022ac 	.word	0x200022ac
    39ac:	000032ad 	.word	0x000032ad
    39b0:	2000074c 	.word	0x2000074c
    39b4:	00003295 	.word	0x00003295
    39b8:	20000788 	.word	0x20000788
    39bc:	000043f5 	.word	0x000043f5
    39c0:	00003e31 	.word	0x00003e31
    39c4:	00003a35 	.word	0x00003a35
    39c8:	20000748 	.word	0x20000748
    39cc:	ffff0001 	.word	0xffff0001
    39d0:	000030c5 	.word	0x000030c5
    39d4:	00003189 	.word	0x00003189
    39d8:	00003d75 	.word	0x00003d75
		return false;
    39dc:	2000      	movs	r0, #0
    39de:	e78c      	b.n	38fa <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    39e0:	7be7      	ldrb	r7, [r4, #15]
    39e2:	7c23      	ldrb	r3, [r4, #16]
    39e4:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    39e6:	490b      	ldr	r1, [pc, #44]	; (3a14 <nwkRxTaskHandler+0x3dc>)
    39e8:	8809      	ldrh	r1, [r1, #0]
    39ea:	433b      	orrs	r3, r7
    39ec:	4299      	cmp	r1, r3
    39ee:	d18f      	bne.n	3910 <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    39f0:	0713      	lsls	r3, r2, #28
    39f2:	d48d      	bmi.n	3910 <nwkRxTaskHandler+0x2d8>
		ack = true;
    39f4:	2001      	movs	r0, #1
    39f6:	e78b      	b.n	3910 <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    39f8:	0020      	movs	r0, r4
    39fa:	4b07      	ldr	r3, [pc, #28]	; (3a18 <nwkRxTaskHandler+0x3e0>)
    39fc:	4798      	blx	r3
		}
		break;
    39fe:	e704      	b.n	380a <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3a00:	0020      	movs	r0, r4
    3a02:	4b06      	ldr	r3, [pc, #24]	; (3a1c <nwkRxTaskHandler+0x3e4>)
    3a04:	4798      	blx	r3
		}
		break;
    3a06:	e700      	b.n	380a <nwkRxTaskHandler+0x1d2>
		}
	}
}
    3a08:	b007      	add	sp, #28
    3a0a:	bc0c      	pop	{r2, r3}
    3a0c:	4690      	mov	r8, r2
    3a0e:	4699      	mov	r9, r3
    3a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a12:	46c0      	nop			; (mov r8, r8)
    3a14:	200022ac 	.word	0x200022ac
    3a18:	00003435 	.word	0x00003435
    3a1c:	00003139 	.word	0x00003139

00003a20 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3a20:	2300      	movs	r3, #0
    3a22:	4a02      	ldr	r2, [pc, #8]	; (3a2c <nwkSecurityInit+0xc>)
    3a24:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3a26:	4a02      	ldr	r2, [pc, #8]	; (3a30 <nwkSecurityInit+0x10>)
    3a28:	6013      	str	r3, [r2, #0]
}
    3a2a:	4770      	bx	lr
    3a2c:	200007a0 	.word	0x200007a0
    3a30:	2000079c 	.word	0x2000079c

00003a34 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    3a34:	2900      	cmp	r1, #0
    3a36:	d106      	bne.n	3a46 <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    3a38:	2331      	movs	r3, #49	; 0x31
    3a3a:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    3a3c:	4a03      	ldr	r2, [pc, #12]	; (3a4c <nwkSecurityProcess+0x18>)
    3a3e:	7813      	ldrb	r3, [r2, #0]
    3a40:	3301      	adds	r3, #1
    3a42:	7013      	strb	r3, [r2, #0]
}
    3a44:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    3a46:	2330      	movs	r3, #48	; 0x30
    3a48:	7003      	strb	r3, [r0, #0]
    3a4a:	e7f7      	b.n	3a3c <nwkSecurityProcess+0x8>
    3a4c:	200007a0 	.word	0x200007a0

00003a50 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    3a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a52:	46c6      	mov	lr, r8
    3a54:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3a56:	4b25      	ldr	r3, [pc, #148]	; (3aec <SYS_EncryptConf+0x9c>)
    3a58:	681b      	ldr	r3, [r3, #0]
    3a5a:	469c      	mov	ip, r3
    3a5c:	2381      	movs	r3, #129	; 0x81
    3a5e:	4662      	mov	r2, ip
    3a60:	5cd1      	ldrb	r1, [r2, r3]
    3a62:	3301      	adds	r3, #1
    3a64:	5cd3      	ldrb	r3, [r2, r3]
    3a66:	021b      	lsls	r3, r3, #8
    3a68:	4319      	orrs	r1, r3
    3a6a:	2383      	movs	r3, #131	; 0x83
    3a6c:	5cd3      	ldrb	r3, [r2, r3]
    3a6e:	041b      	lsls	r3, r3, #16
    3a70:	430b      	orrs	r3, r1
    3a72:	2284      	movs	r2, #132	; 0x84
    3a74:	4661      	mov	r1, ip
    3a76:	5c89      	ldrb	r1, [r1, r2]
    3a78:	0609      	lsls	r1, r1, #24
    3a7a:	4319      	orrs	r1, r3
    3a7c:	4b1c      	ldr	r3, [pc, #112]	; (3af0 <SYS_EncryptConf+0xa0>)
    3a7e:	781b      	ldrb	r3, [r3, #0]
    3a80:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    3a82:	4b1c      	ldr	r3, [pc, #112]	; (3af4 <SYS_EncryptConf+0xa4>)
    3a84:	781e      	ldrb	r6, [r3, #0]
    3a86:	1c37      	adds	r7, r6, #0
    3a88:	2e10      	cmp	r6, #16
    3a8a:	d900      	bls.n	3a8e <SYS_EncryptConf+0x3e>
    3a8c:	2710      	movs	r7, #16
    3a8e:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3a90:	2f00      	cmp	r7, #0
    3a92:	d017      	beq.n	3ac4 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    3a94:	4b18      	ldr	r3, [pc, #96]	; (3af8 <SYS_EncryptConf+0xa8>)
    3a96:	781d      	ldrb	r5, [r3, #0]
    3a98:	4441      	add	r1, r8
    3a9a:	4a18      	ldr	r2, [pc, #96]	; (3afc <SYS_EncryptConf+0xac>)
    3a9c:	1e7c      	subs	r4, r7, #1
    3a9e:	b2e4      	uxtb	r4, r4
    3aa0:	3401      	adds	r4, #1
    3aa2:	1914      	adds	r4, r2, r4
    3aa4:	e006      	b.n	3ab4 <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    3aa6:	7810      	ldrb	r0, [r2, #0]
    3aa8:	4043      	eors	r3, r0
    3aaa:	7013      	strb	r3, [r2, #0]
    3aac:	3101      	adds	r1, #1
    3aae:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    3ab0:	42a2      	cmp	r2, r4
    3ab2:	d007      	beq.n	3ac4 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    3ab4:	780b      	ldrb	r3, [r1, #0]
    3ab6:	7810      	ldrb	r0, [r2, #0]
    3ab8:	4043      	eors	r3, r0
    3aba:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    3abc:	2d00      	cmp	r5, #0
    3abe:	d0f2      	beq.n	3aa6 <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    3ac0:	7013      	strb	r3, [r2, #0]
    3ac2:	e7f3      	b.n	3aac <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    3ac4:	4643      	mov	r3, r8
    3ac6:	19db      	adds	r3, r3, r7
    3ac8:	4a09      	ldr	r2, [pc, #36]	; (3af0 <SYS_EncryptConf+0xa0>)
    3aca:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    3acc:	1bf6      	subs	r6, r6, r7
    3ace:	b2f6      	uxtb	r6, r6
    3ad0:	4b08      	ldr	r3, [pc, #32]	; (3af4 <SYS_EncryptConf+0xa4>)
    3ad2:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    3ad4:	2e00      	cmp	r6, #0
    3ad6:	d105      	bne.n	3ae4 <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3ad8:	2334      	movs	r3, #52	; 0x34
    3ada:	4662      	mov	r2, ip
    3adc:	7013      	strb	r3, [r2, #0]
	}
}
    3ade:	bc04      	pop	{r2}
    3ae0:	4690      	mov	r8, r2
    3ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3ae4:	2332      	movs	r3, #50	; 0x32
    3ae6:	4662      	mov	r2, ip
    3ae8:	7013      	strb	r3, [r2, #0]
    3aea:	e7f8      	b.n	3ade <SYS_EncryptConf+0x8e>
    3aec:	2000079c 	.word	0x2000079c
    3af0:	200007a2 	.word	0x200007a2
    3af4:	200007a3 	.word	0x200007a3
    3af8:	200007a1 	.word	0x200007a1
    3afc:	200007a4 	.word	0x200007a4

00003b00 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3b00:	b570      	push	{r4, r5, r6, lr}
    3b02:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3b04:	4b55      	ldr	r3, [pc, #340]	; (3c5c <nwkSecurityTaskHandler+0x15c>)
    3b06:	781b      	ldrb	r3, [r3, #0]
    3b08:	2b00      	cmp	r3, #0
    3b0a:	d008      	beq.n	3b1e <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3b0c:	4b54      	ldr	r3, [pc, #336]	; (3c60 <nwkSecurityTaskHandler+0x160>)
    3b0e:	681c      	ldr	r4, [r3, #0]
    3b10:	2c00      	cmp	r4, #0
    3b12:	d057      	beq.n	3bc4 <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3b14:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    3b16:	2b34      	cmp	r3, #52	; 0x34
    3b18:	d003      	beq.n	3b22 <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3b1a:	2b32      	cmp	r3, #50	; 0x32
    3b1c:	d047      	beq.n	3bae <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3b1e:	b002      	add	sp, #8
    3b20:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3b22:	334d      	adds	r3, #77	; 0x4d
    3b24:	5ce0      	ldrb	r0, [r4, r3]
    3b26:	3301      	adds	r3, #1
    3b28:	5ce3      	ldrb	r3, [r4, r3]
    3b2a:	021b      	lsls	r3, r3, #8
    3b2c:	4303      	orrs	r3, r0
    3b2e:	2283      	movs	r2, #131	; 0x83
    3b30:	5ca0      	ldrb	r0, [r4, r2]
    3b32:	0400      	lsls	r0, r0, #16
    3b34:	4303      	orrs	r3, r0
    3b36:	3201      	adds	r2, #1
    3b38:	5ca0      	ldrb	r0, [r4, r2]
    3b3a:	0600      	lsls	r0, r0, #24
    3b3c:	4318      	orrs	r0, r3
    3b3e:	4b49      	ldr	r3, [pc, #292]	; (3c64 <nwkSecurityTaskHandler+0x164>)
    3b40:	781b      	ldrb	r3, [r3, #0]
    3b42:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3b44:	4b48      	ldr	r3, [pc, #288]	; (3c68 <nwkSecurityTaskHandler+0x168>)
    3b46:	681d      	ldr	r5, [r3, #0]
    3b48:	685a      	ldr	r2, [r3, #4]
    3b4a:	4055      	eors	r5, r2
    3b4c:	689a      	ldr	r2, [r3, #8]
    3b4e:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3b50:	68db      	ldr	r3, [r3, #12]
    3b52:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3b54:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    3b56:	4b45      	ldr	r3, [pc, #276]	; (3c6c <nwkSecurityTaskHandler+0x16c>)
    3b58:	781e      	ldrb	r6, [r3, #0]
    3b5a:	2e00      	cmp	r6, #0
    3b5c:	d119      	bne.n	3b92 <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3b5e:	2204      	movs	r2, #4
    3b60:	0001      	movs	r1, r0
    3b62:	a801      	add	r0, sp, #4
    3b64:	4b42      	ldr	r3, [pc, #264]	; (3c70 <nwkSecurityTaskHandler+0x170>)
    3b66:	4798      	blx	r3
		return vmic == tmic;
    3b68:	9b01      	ldr	r3, [sp, #4]
    3b6a:	1b5d      	subs	r5, r3, r5
    3b6c:	426e      	negs	r6, r5
    3b6e:	416e      	adcs	r6, r5
    3b70:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    3b72:	4b3e      	ldr	r3, [pc, #248]	; (3c6c <nwkSecurityTaskHandler+0x16c>)
    3b74:	781b      	ldrb	r3, [r3, #0]
    3b76:	2b00      	cmp	r3, #0
    3b78:	d013      	beq.n	3ba2 <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3b7a:	4b39      	ldr	r3, [pc, #228]	; (3c60 <nwkSecurityTaskHandler+0x160>)
    3b7c:	6818      	ldr	r0, [r3, #0]
    3b7e:	4b3d      	ldr	r3, [pc, #244]	; (3c74 <nwkSecurityTaskHandler+0x174>)
    3b80:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    3b82:	2200      	movs	r2, #0
    3b84:	4b36      	ldr	r3, [pc, #216]	; (3c60 <nwkSecurityTaskHandler+0x160>)
    3b86:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3b88:	4a34      	ldr	r2, [pc, #208]	; (3c5c <nwkSecurityTaskHandler+0x15c>)
    3b8a:	7813      	ldrb	r3, [r2, #0]
    3b8c:	3b01      	subs	r3, #1
    3b8e:	7013      	strb	r3, [r2, #0]
    3b90:	e7c5      	b.n	3b1e <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3b92:	2204      	movs	r2, #4
    3b94:	4669      	mov	r1, sp
    3b96:	4b36      	ldr	r3, [pc, #216]	; (3c70 <nwkSecurityTaskHandler+0x170>)
    3b98:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3b9a:	7863      	ldrb	r3, [r4, #1]
    3b9c:	3304      	adds	r3, #4
    3b9e:	7063      	strb	r3, [r4, #1]
    3ba0:	e7e7      	b.n	3b72 <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3ba2:	4b2f      	ldr	r3, [pc, #188]	; (3c60 <nwkSecurityTaskHandler+0x160>)
    3ba4:	6818      	ldr	r0, [r3, #0]
    3ba6:	0031      	movs	r1, r6
    3ba8:	4b33      	ldr	r3, [pc, #204]	; (3c78 <nwkSecurityTaskHandler+0x178>)
    3baa:	4798      	blx	r3
    3bac:	e7e9      	b.n	3b82 <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3bae:	3301      	adds	r3, #1
    3bb0:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3bb2:	4932      	ldr	r1, [pc, #200]	; (3c7c <nwkSecurityTaskHandler+0x17c>)
    3bb4:	482c      	ldr	r0, [pc, #176]	; (3c68 <nwkSecurityTaskHandler+0x168>)
    3bb6:	4b32      	ldr	r3, [pc, #200]	; (3c80 <nwkSecurityTaskHandler+0x180>)
    3bb8:	4798      	blx	r3
    3bba:	e7b0      	b.n	3b1e <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3bbc:	7863      	ldrb	r3, [r4, #1]
    3bbe:	3b04      	subs	r3, #4
    3bc0:	7063      	strb	r3, [r4, #1]
    3bc2:	e02b      	b.n	3c1c <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    3bc4:	4d2f      	ldr	r5, [pc, #188]	; (3c84 <nwkSecurityTaskHandler+0x184>)
    3bc6:	0020      	movs	r0, r4
    3bc8:	47a8      	blx	r5
    3bca:	1e04      	subs	r4, r0, #0
    3bcc:	d0a7      	beq.n	3b1e <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3bce:	7823      	ldrb	r3, [r4, #0]
    3bd0:	3b30      	subs	r3, #48	; 0x30
    3bd2:	2b01      	cmp	r3, #1
    3bd4:	d8f7      	bhi.n	3bc6 <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    3bd6:	4b22      	ldr	r3, [pc, #136]	; (3c60 <nwkSecurityTaskHandler+0x160>)
    3bd8:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    3bda:	4923      	ldr	r1, [pc, #140]	; (3c68 <nwkSecurityTaskHandler+0x168>)
    3bdc:	7b23      	ldrb	r3, [r4, #12]
    3bde:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    3be0:	7be0      	ldrb	r0, [r4, #15]
    3be2:	7c23      	ldrb	r3, [r4, #16]
    3be4:	021b      	lsls	r3, r3, #8
    3be6:	4303      	orrs	r3, r0
    3be8:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    3bea:	7c60      	ldrb	r0, [r4, #17]
    3bec:	0900      	lsrs	r0, r0, #4
    3bee:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    3bf0:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    3bf2:	7b60      	ldrb	r0, [r4, #13]
    3bf4:	7ba3      	ldrb	r3, [r4, #14]
    3bf6:	021b      	lsls	r3, r3, #8
    3bf8:	4303      	orrs	r3, r0
    3bfa:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    3bfc:	7c60      	ldrb	r0, [r4, #17]
    3bfe:	0700      	lsls	r0, r0, #28
    3c00:	0f00      	lsrs	r0, r0, #28
    3c02:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    3c04:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    3c06:	7960      	ldrb	r0, [r4, #5]
    3c08:	79a3      	ldrb	r3, [r4, #6]
    3c0a:	021b      	lsls	r3, r3, #8
    3c0c:	4303      	orrs	r3, r0
    3c0e:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3c10:	7ae2      	ldrb	r2, [r4, #11]
    3c12:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    3c14:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    3c16:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3c18:	2831      	cmp	r0, #49	; 0x31
    3c1a:	d0cf      	beq.n	3bbc <nwkSecurityTaskHandler+0xbc>
    3c1c:	2381      	movs	r3, #129	; 0x81
    3c1e:	5ce1      	ldrb	r1, [r4, r3]
    3c20:	3301      	adds	r3, #1
    3c22:	5ce2      	ldrb	r2, [r4, r3]
    3c24:	0212      	lsls	r2, r2, #8
    3c26:	4311      	orrs	r1, r2
    3c28:	3301      	adds	r3, #1
    3c2a:	5ce2      	ldrb	r2, [r4, r3]
    3c2c:	0412      	lsls	r2, r2, #16
    3c2e:	4311      	orrs	r1, r2
    3c30:	3301      	adds	r3, #1
    3c32:	5ce3      	ldrb	r3, [r4, r3]
    3c34:	061b      	lsls	r3, r3, #24
    3c36:	430b      	orrs	r3, r1
    3c38:	1ca2      	adds	r2, r4, #2
    3c3a:	1a9b      	subs	r3, r3, r2
    3c3c:	7862      	ldrb	r2, [r4, #1]
    3c3e:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3c40:	4a11      	ldr	r2, [pc, #68]	; (3c88 <nwkSecurityTaskHandler+0x188>)
    3c42:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3c44:	2200      	movs	r2, #0
    3c46:	4b07      	ldr	r3, [pc, #28]	; (3c64 <nwkSecurityTaskHandler+0x164>)
    3c48:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3c4a:	0003      	movs	r3, r0
    3c4c:	3b30      	subs	r3, #48	; 0x30
    3c4e:	4259      	negs	r1, r3
    3c50:	4159      	adcs	r1, r3
    3c52:	4a06      	ldr	r2, [pc, #24]	; (3c6c <nwkSecurityTaskHandler+0x16c>)
    3c54:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3c56:	2332      	movs	r3, #50	; 0x32
    3c58:	7023      	strb	r3, [r4, #0]
    3c5a:	e760      	b.n	3b1e <nwkSecurityTaskHandler+0x1e>
    3c5c:	200007a0 	.word	0x200007a0
    3c60:	2000079c 	.word	0x2000079c
    3c64:	200007a2 	.word	0x200007a2
    3c68:	200007a4 	.word	0x200007a4
    3c6c:	200007a1 	.word	0x200007a1
    3c70:	000054a1 	.word	0x000054a1
    3c74:	00003ef9 	.word	0x00003ef9
    3c78:	00003629 	.word	0x00003629
    3c7c:	200022f4 	.word	0x200022f4
    3c80:	00004301 	.word	0x00004301
    3c84:	0000314d 	.word	0x0000314d
    3c88:	200007a3 	.word	0x200007a3

00003c8c <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c8e:	b083      	sub	sp, #12
    3c90:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3c92:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3c94:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c96:	4d11      	ldr	r5, [pc, #68]	; (3cdc <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3c98:	2686      	movs	r6, #134	; 0x86
    3c9a:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c9c:	47a8      	blx	r5
    3c9e:	2800      	cmp	r0, #0
    3ca0:	d013      	beq.n	3cca <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3ca2:	7803      	ldrb	r3, [r0, #0]
    3ca4:	2b11      	cmp	r3, #17
    3ca6:	d1f9      	bne.n	3c9c <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3ca8:	5d82      	ldrb	r2, [r0, r6]
    3caa:	5dc3      	ldrb	r3, [r0, r7]
    3cac:	021b      	lsls	r3, r3, #8
    3cae:	4313      	orrs	r3, r2
    3cb0:	3b01      	subs	r3, #1
    3cb2:	b29b      	uxth	r3, r3
    3cb4:	5583      	strb	r3, [r0, r6]
    3cb6:	0a19      	lsrs	r1, r3, #8
    3cb8:	0002      	movs	r2, r0
    3cba:	3286      	adds	r2, #134	; 0x86
    3cbc:	7051      	strb	r1, [r2, #1]
			restart = true;
    3cbe:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3cc0:	2b00      	cmp	r3, #0
    3cc2:	d1eb      	bne.n	3c9c <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3cc4:	3313      	adds	r3, #19
    3cc6:	7003      	strb	r3, [r0, #0]
    3cc8:	e7e8      	b.n	3c9c <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3cca:	2c00      	cmp	r4, #0
    3ccc:	d101      	bne.n	3cd2 <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    3cce:	b003      	add	sp, #12
    3cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3cd2:	9801      	ldr	r0, [sp, #4]
    3cd4:	4b02      	ldr	r3, [pc, #8]	; (3ce0 <nwkTxDelayTimerHandler+0x54>)
    3cd6:	4798      	blx	r3
}
    3cd8:	e7f9      	b.n	3cce <nwkTxDelayTimerHandler+0x42>
    3cda:	46c0      	nop			; (mov r8, r8)
    3cdc:	0000314d 	.word	0x0000314d
    3ce0:	000043f5 	.word	0x000043f5

00003ce4 <nwkTxAckWaitTimerHandler>:
{
    3ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ce6:	b083      	sub	sp, #12
    3ce8:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3cea:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3cec:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3cee:	4d12      	ldr	r5, [pc, #72]	; (3d38 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    3cf0:	2686      	movs	r6, #134	; 0x86
    3cf2:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3cf4:	47a8      	blx	r5
    3cf6:	2800      	cmp	r0, #0
    3cf8:	d016      	beq.n	3d28 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3cfa:	7803      	ldrb	r3, [r0, #0]
    3cfc:	2b16      	cmp	r3, #22
    3cfe:	d1f9      	bne.n	3cf4 <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3d00:	5d82      	ldrb	r2, [r0, r6]
    3d02:	5dc3      	ldrb	r3, [r0, r7]
    3d04:	021b      	lsls	r3, r3, #8
    3d06:	4313      	orrs	r3, r2
    3d08:	3b01      	subs	r3, #1
    3d0a:	b29b      	uxth	r3, r3
    3d0c:	5583      	strb	r3, [r0, r6]
    3d0e:	0a19      	lsrs	r1, r3, #8
    3d10:	0002      	movs	r2, r0
    3d12:	3286      	adds	r2, #134	; 0x86
    3d14:	7051      	strb	r1, [r2, #1]
			restart = true;
    3d16:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3d18:	2b00      	cmp	r3, #0
    3d1a:	d1eb      	bne.n	3cf4 <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    3d1c:	3317      	adds	r3, #23
    3d1e:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3d20:	2210      	movs	r2, #16
    3d22:	336e      	adds	r3, #110	; 0x6e
    3d24:	54c2      	strb	r2, [r0, r3]
    3d26:	e7e5      	b.n	3cf4 <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    3d28:	2c00      	cmp	r4, #0
    3d2a:	d101      	bne.n	3d30 <nwkTxAckWaitTimerHandler+0x4c>
}
    3d2c:	b003      	add	sp, #12
    3d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3d30:	9801      	ldr	r0, [sp, #4]
    3d32:	4b02      	ldr	r3, [pc, #8]	; (3d3c <nwkTxAckWaitTimerHandler+0x58>)
    3d34:	4798      	blx	r3
}
    3d36:	e7f9      	b.n	3d2c <nwkTxAckWaitTimerHandler+0x48>
    3d38:	0000314d 	.word	0x0000314d
    3d3c:	000043f5 	.word	0x000043f5

00003d40 <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    3d40:	2200      	movs	r2, #0
    3d42:	4b07      	ldr	r3, [pc, #28]	; (3d60 <nwkTxInit+0x20>)
    3d44:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3d46:	4b07      	ldr	r3, [pc, #28]	; (3d64 <nwkTxInit+0x24>)
    3d48:	2132      	movs	r1, #50	; 0x32
    3d4a:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3d4c:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3d4e:	4906      	ldr	r1, [pc, #24]	; (3d68 <nwkTxInit+0x28>)
    3d50:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3d52:	4b06      	ldr	r3, [pc, #24]	; (3d6c <nwkTxInit+0x2c>)
    3d54:	210a      	movs	r1, #10
    3d56:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3d58:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3d5a:	4a05      	ldr	r2, [pc, #20]	; (3d70 <nwkTxInit+0x30>)
    3d5c:	611a      	str	r2, [r3, #16]
}
    3d5e:	4770      	bx	lr
    3d60:	200007dc 	.word	0x200007dc
    3d64:	200007b4 	.word	0x200007b4
    3d68:	00003ce5 	.word	0x00003ce5
    3d6c:	200007c8 	.word	0x200007c8
    3d70:	00003c8d 	.word	0x00003c8d

00003d74 <nwkTxFrame>:
{
    3d74:	b510      	push	{r4, lr}
    3d76:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3d78:	2388      	movs	r3, #136	; 0x88
    3d7a:	5cc3      	ldrb	r3, [r0, r3]
    3d7c:	079a      	lsls	r2, r3, #30
    3d7e:	d52d      	bpl.n	3ddc <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    3d80:	2212      	movs	r2, #18
    3d82:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3d84:	2100      	movs	r1, #0
    3d86:	2285      	movs	r2, #133	; 0x85
    3d88:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3d8a:	07da      	lsls	r2, r3, #31
    3d8c:	d52f      	bpl.n	3dee <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3d8e:	2201      	movs	r2, #1
    3d90:	4252      	negs	r2, r2
    3d92:	7162      	strb	r2, [r4, #5]
    3d94:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3d96:	2205      	movs	r2, #5
    3d98:	421a      	tst	r2, r3
    3d9a:	d02e      	beq.n	3dfa <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3d9c:	7be2      	ldrb	r2, [r4, #15]
    3d9e:	7c23      	ldrb	r3, [r4, #16]
    3da0:	71e2      	strb	r2, [r4, #7]
    3da2:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3da4:	491e      	ldr	r1, [pc, #120]	; (3e20 <nwkTxFrame+0xac>)
    3da6:	780b      	ldrb	r3, [r1, #0]
    3da8:	7263      	strb	r3, [r4, #9]
    3daa:	784b      	ldrb	r3, [r1, #1]
    3dac:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3dae:	794b      	ldrb	r3, [r1, #5]
    3db0:	3301      	adds	r3, #1
    3db2:	b2db      	uxtb	r3, r3
    3db4:	714b      	strb	r3, [r1, #5]
    3db6:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3db8:	79e1      	ldrb	r1, [r4, #7]
    3dba:	7a23      	ldrb	r3, [r4, #8]
    3dbc:	021b      	lsls	r3, r3, #8
    3dbe:	430b      	orrs	r3, r1
    3dc0:	4a18      	ldr	r2, [pc, #96]	; (3e24 <nwkTxFrame+0xb0>)
    3dc2:	4293      	cmp	r3, r2
    3dc4:	d01d      	beq.n	3e02 <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3dc6:	2361      	movs	r3, #97	; 0x61
    3dc8:	70a3      	strb	r3, [r4, #2]
    3dca:	3bd9      	subs	r3, #217	; 0xd9
    3dcc:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3dce:	2200      	movs	r2, #0
    3dd0:	33fe      	adds	r3, #254	; 0xfe
    3dd2:	54e2      	strb	r2, [r4, r3]
    3dd4:	3486      	adds	r4, #134	; 0x86
    3dd6:	2300      	movs	r3, #0
    3dd8:	7063      	strb	r3, [r4, #1]
}
    3dda:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3ddc:	7ac2      	ldrb	r2, [r0, #11]
    3dde:	0792      	lsls	r2, r2, #30
    3de0:	d502      	bpl.n	3de8 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3de2:	2210      	movs	r2, #16
    3de4:	7002      	strb	r2, [r0, #0]
    3de6:	e7cd      	b.n	3d84 <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3de8:	2212      	movs	r2, #18
    3dea:	7002      	strb	r2, [r0, #0]
    3dec:	e7ca      	b.n	3d84 <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    3dee:	4a0c      	ldr	r2, [pc, #48]	; (3e20 <nwkTxFrame+0xac>)
    3df0:	7891      	ldrb	r1, [r2, #2]
    3df2:	7161      	strb	r1, [r4, #5]
    3df4:	78d2      	ldrb	r2, [r2, #3]
    3df6:	71a2      	strb	r2, [r4, #6]
    3df8:	e7cd      	b.n	3d96 <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3dfa:	0020      	movs	r0, r4
    3dfc:	4b0a      	ldr	r3, [pc, #40]	; (3e28 <nwkTxFrame+0xb4>)
    3dfe:	4798      	blx	r3
    3e00:	e7d0      	b.n	3da4 <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    3e02:	2341      	movs	r3, #65	; 0x41
    3e04:	70a3      	strb	r3, [r4, #2]
    3e06:	3bb9      	subs	r3, #185	; 0xb9
    3e08:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3e0a:	4b08      	ldr	r3, [pc, #32]	; (3e2c <nwkTxFrame+0xb8>)
    3e0c:	4798      	blx	r3
    3e0e:	2307      	movs	r3, #7
    3e10:	4018      	ands	r0, r3
    3e12:	3001      	adds	r0, #1
    3e14:	337f      	adds	r3, #127	; 0x7f
    3e16:	54e0      	strb	r0, [r4, r3]
    3e18:	3486      	adds	r4, #134	; 0x86
    3e1a:	2300      	movs	r3, #0
    3e1c:	7063      	strb	r3, [r4, #1]
    3e1e:	e7dc      	b.n	3dda <nwkTxFrame+0x66>
    3e20:	200022ac 	.word	0x200022ac
    3e24:	0000ffff 	.word	0x0000ffff
    3e28:	000033f1 	.word	0x000033f1
    3e2c:	00005ed5 	.word	0x00005ed5

00003e30 <nwkTxBroadcastFrame>:
{
    3e30:	b570      	push	{r4, r5, r6, lr}
    3e32:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    3e34:	4b1c      	ldr	r3, [pc, #112]	; (3ea8 <nwkTxBroadcastFrame+0x78>)
    3e36:	4798      	blx	r3
    3e38:	1e04      	subs	r4, r0, #0
    3e3a:	d033      	beq.n	3ea4 <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    3e3c:	2312      	movs	r3, #18
    3e3e:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3e40:	786b      	ldrb	r3, [r5, #1]
    3e42:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3e44:	2200      	movs	r2, #0
    3e46:	2385      	movs	r3, #133	; 0x85
    3e48:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3e4a:	4b18      	ldr	r3, [pc, #96]	; (3eac <nwkTxBroadcastFrame+0x7c>)
    3e4c:	4798      	blx	r3
    3e4e:	2307      	movs	r3, #7
    3e50:	4018      	ands	r0, r3
    3e52:	3001      	adds	r0, #1
    3e54:	337f      	adds	r3, #127	; 0x7f
    3e56:	54e0      	strb	r0, [r4, r3]
    3e58:	0c00      	lsrs	r0, r0, #16
    3e5a:	0023      	movs	r3, r4
    3e5c:	3386      	adds	r3, #134	; 0x86
    3e5e:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3e60:	2200      	movs	r2, #0
    3e62:	2389      	movs	r3, #137	; 0x89
    3e64:	54e2      	strb	r2, [r4, r3]
    3e66:	0023      	movs	r3, r4
    3e68:	3389      	adds	r3, #137	; 0x89
    3e6a:	705a      	strb	r2, [r3, #1]
    3e6c:	709a      	strb	r2, [r3, #2]
    3e6e:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3e70:	1ca0      	adds	r0, r4, #2
    3e72:	786a      	ldrb	r2, [r5, #1]
    3e74:	1ca9      	adds	r1, r5, #2
    3e76:	4b0e      	ldr	r3, [pc, #56]	; (3eb0 <nwkTxBroadcastFrame+0x80>)
    3e78:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3e7a:	2341      	movs	r3, #65	; 0x41
    3e7c:	70a3      	strb	r3, [r4, #2]
    3e7e:	3bb9      	subs	r3, #185	; 0xb9
    3e80:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3e82:	3377      	adds	r3, #119	; 0x77
    3e84:	71e3      	strb	r3, [r4, #7]
    3e86:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3e88:	796a      	ldrb	r2, [r5, #5]
    3e8a:	79ab      	ldrb	r3, [r5, #6]
    3e8c:	7162      	strb	r2, [r4, #5]
    3e8e:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3e90:	4a08      	ldr	r2, [pc, #32]	; (3eb4 <nwkTxBroadcastFrame+0x84>)
    3e92:	7813      	ldrb	r3, [r2, #0]
    3e94:	7263      	strb	r3, [r4, #9]
    3e96:	7853      	ldrb	r3, [r2, #1]
    3e98:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3e9a:	7953      	ldrb	r3, [r2, #5]
    3e9c:	3301      	adds	r3, #1
    3e9e:	b2db      	uxtb	r3, r3
    3ea0:	7153      	strb	r3, [r2, #5]
    3ea2:	7123      	strb	r3, [r4, #4]
}
    3ea4:	bd70      	pop	{r4, r5, r6, pc}
    3ea6:	46c0      	nop			; (mov r8, r8)
    3ea8:	000030c5 	.word	0x000030c5
    3eac:	00005ed5 	.word	0x00005ed5
    3eb0:	000054a1 	.word	0x000054a1
    3eb4:	200022ac 	.word	0x200022ac

00003eb8 <nwkTxAckReceived>:
{
    3eb8:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3eba:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3ebc:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3ebe:	2a03      	cmp	r2, #3
    3ec0:	d001      	beq.n	3ec6 <nwkTxAckReceived+0xe>
}
    3ec2:	0018      	movs	r0, r3
    3ec4:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3ec6:	6885      	ldr	r5, [r0, #8]
    3ec8:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3eca:	4c0a      	ldr	r4, [pc, #40]	; (3ef4 <nwkTxAckReceived+0x3c>)
    3ecc:	47a0      	blx	r4
    3ece:	2800      	cmp	r0, #0
    3ed0:	d00d      	beq.n	3eee <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3ed2:	7803      	ldrb	r3, [r0, #0]
    3ed4:	2b16      	cmp	r3, #22
    3ed6:	d1f9      	bne.n	3ecc <nwkTxAckReceived+0x14>
    3ed8:	7b02      	ldrb	r2, [r0, #12]
    3eda:	786b      	ldrb	r3, [r5, #1]
    3edc:	429a      	cmp	r2, r3
    3ede:	d1f5      	bne.n	3ecc <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    3ee0:	2317      	movs	r3, #23
    3ee2:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3ee4:	78aa      	ldrb	r2, [r5, #2]
    3ee6:	3371      	adds	r3, #113	; 0x71
    3ee8:	54c2      	strb	r2, [r0, r3]
			return true;
    3eea:	3b87      	subs	r3, #135	; 0x87
    3eec:	e7e9      	b.n	3ec2 <nwkTxAckReceived+0xa>
	return false;
    3eee:	2300      	movs	r3, #0
    3ef0:	e7e7      	b.n	3ec2 <nwkTxAckReceived+0xa>
    3ef2:	46c0      	nop			; (mov r8, r8)
    3ef4:	0000314d 	.word	0x0000314d

00003ef8 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3ef8:	2312      	movs	r3, #18
    3efa:	7003      	strb	r3, [r0, #0]
}
    3efc:	4770      	bx	lr
	...

00003f00 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3f00:	4b0c      	ldr	r3, [pc, #48]	; (3f34 <PHY_DataConf+0x34>)
    3f02:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    3f04:	2801      	cmp	r0, #1
    3f06:	d005      	beq.n	3f14 <PHY_DataConf+0x14>
    3f08:	2800      	cmp	r0, #0
    3f0a:	d004      	beq.n	3f16 <PHY_DataConf+0x16>
    3f0c:	2802      	cmp	r0, #2
    3f0e:	d00f      	beq.n	3f30 <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    3f10:	2001      	movs	r0, #1
    3f12:	e000      	b.n	3f16 <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3f14:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3f16:	2285      	movs	r2, #133	; 0x85
    3f18:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3f1a:	3a70      	subs	r2, #112	; 0x70
    3f1c:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3f1e:	2200      	movs	r2, #0
    3f20:	4b04      	ldr	r3, [pc, #16]	; (3f34 <PHY_DataConf+0x34>)
    3f22:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3f24:	4904      	ldr	r1, [pc, #16]	; (3f38 <PHY_DataConf+0x38>)
    3f26:	3258      	adds	r2, #88	; 0x58
    3f28:	5a8b      	ldrh	r3, [r1, r2]
    3f2a:	3b01      	subs	r3, #1
    3f2c:	528b      	strh	r3, [r1, r2]
}
    3f2e:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    3f30:	2021      	movs	r0, #33	; 0x21
    3f32:	e7f0      	b.n	3f16 <PHY_DataConf+0x16>
    3f34:	200007dc 	.word	0x200007dc
    3f38:	200022ac 	.word	0x200022ac

00003f3c <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3f3c:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3f3e:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3f40:	4d37      	ldr	r5, [pc, #220]	; (4020 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    3f42:	4e38      	ldr	r6, [pc, #224]	; (4024 <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f44:	e003      	b.n	3f4e <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3f46:	2101      	movs	r1, #1
    3f48:	0020      	movs	r0, r4
    3f4a:	4b37      	ldr	r3, [pc, #220]	; (4028 <nwkTxTaskHandler+0xec>)
    3f4c:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f4e:	0020      	movs	r0, r4
    3f50:	47a8      	blx	r5
    3f52:	1e04      	subs	r4, r0, #0
    3f54:	d063      	beq.n	401e <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    3f56:	7823      	ldrb	r3, [r4, #0]
    3f58:	3b10      	subs	r3, #16
    3f5a:	b2da      	uxtb	r2, r3
    3f5c:	2a07      	cmp	r2, #7
    3f5e:	d8f6      	bhi.n	3f4e <nwkTxTaskHandler+0x12>
    3f60:	0093      	lsls	r3, r2, #2
    3f62:	58f3      	ldr	r3, [r6, r3]
    3f64:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3f66:	2386      	movs	r3, #134	; 0x86
    3f68:	5ce2      	ldrb	r2, [r4, r3]
    3f6a:	3301      	adds	r3, #1
    3f6c:	5ce3      	ldrb	r3, [r4, r3]
    3f6e:	021b      	lsls	r3, r3, #8
    3f70:	4313      	orrs	r3, r2
    3f72:	d102      	bne.n	3f7a <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3f74:	2313      	movs	r3, #19
    3f76:	7023      	strb	r3, [r4, #0]
    3f78:	e7e9      	b.n	3f4e <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3f7a:	2311      	movs	r3, #17
    3f7c:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3f7e:	482b      	ldr	r0, [pc, #172]	; (402c <nwkTxTaskHandler+0xf0>)
    3f80:	4b2b      	ldr	r3, [pc, #172]	; (4030 <nwkTxTaskHandler+0xf4>)
    3f82:	4798      	blx	r3
    3f84:	e7e3      	b.n	3f4e <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3f86:	4b2b      	ldr	r3, [pc, #172]	; (4034 <nwkTxTaskHandler+0xf8>)
    3f88:	681b      	ldr	r3, [r3, #0]
    3f8a:	2b00      	cmp	r3, #0
    3f8c:	d1df      	bne.n	3f4e <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    3f8e:	4b29      	ldr	r3, [pc, #164]	; (4034 <nwkTxTaskHandler+0xf8>)
    3f90:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3f92:	2314      	movs	r3, #20
    3f94:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3f96:	1c60      	adds	r0, r4, #1
    3f98:	4b27      	ldr	r3, [pc, #156]	; (4038 <nwkTxTaskHandler+0xfc>)
    3f9a:	4798      	blx	r3
				nwkIb.lock++;
    3f9c:	4927      	ldr	r1, [pc, #156]	; (403c <nwkTxTaskHandler+0x100>)
    3f9e:	2258      	movs	r2, #88	; 0x58
    3fa0:	5a8b      	ldrh	r3, [r1, r2]
    3fa2:	3301      	adds	r3, #1
    3fa4:	528b      	strh	r3, [r1, r2]
    3fa6:	e7d2      	b.n	3f4e <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3fa8:	2385      	movs	r3, #133	; 0x85
    3faa:	5ce3      	ldrb	r3, [r4, r3]
    3fac:	2b00      	cmp	r3, #0
    3fae:	d11a      	bne.n	3fe6 <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3fb0:	7b61      	ldrb	r1, [r4, #13]
    3fb2:	7ba3      	ldrb	r3, [r4, #14]
    3fb4:	021b      	lsls	r3, r3, #8
    3fb6:	4a21      	ldr	r2, [pc, #132]	; (403c <nwkTxTaskHandler+0x100>)
    3fb8:	8812      	ldrh	r2, [r2, #0]
    3fba:	430b      	orrs	r3, r1
    3fbc:	429a      	cmp	r2, r3
    3fbe:	d002      	beq.n	3fc6 <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3fc0:	2317      	movs	r3, #23
    3fc2:	7023      	strb	r3, [r4, #0]
    3fc4:	e7c3      	b.n	3f4e <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3fc6:	7ae3      	ldrb	r3, [r4, #11]
    3fc8:	07db      	lsls	r3, r3, #31
    3fca:	d5f9      	bpl.n	3fc0 <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3fcc:	2316      	movs	r3, #22
    3fce:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3fd0:	2215      	movs	r2, #21
    3fd2:	3370      	adds	r3, #112	; 0x70
    3fd4:	54e2      	strb	r2, [r4, r3]
    3fd6:	2200      	movs	r2, #0
    3fd8:	0023      	movs	r3, r4
    3fda:	3386      	adds	r3, #134	; 0x86
    3fdc:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3fde:	4818      	ldr	r0, [pc, #96]	; (4040 <nwkTxTaskHandler+0x104>)
    3fe0:	4b13      	ldr	r3, [pc, #76]	; (4030 <nwkTxTaskHandler+0xf4>)
    3fe2:	4798      	blx	r3
    3fe4:	e7b3      	b.n	3f4e <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3fe6:	2317      	movs	r3, #23
    3fe8:	7023      	strb	r3, [r4, #0]
    3fea:	e7b0      	b.n	3f4e <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3fec:	0020      	movs	r0, r4
    3fee:	4b15      	ldr	r3, [pc, #84]	; (4044 <nwkTxTaskHandler+0x108>)
    3ff0:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3ff2:	2389      	movs	r3, #137	; 0x89
    3ff4:	5ce3      	ldrb	r3, [r4, r3]
    3ff6:	228a      	movs	r2, #138	; 0x8a
    3ff8:	5ca2      	ldrb	r2, [r4, r2]
    3ffa:	0212      	lsls	r2, r2, #8
    3ffc:	431a      	orrs	r2, r3
    3ffe:	238b      	movs	r3, #139	; 0x8b
    4000:	5ce3      	ldrb	r3, [r4, r3]
    4002:	041b      	lsls	r3, r3, #16
    4004:	431a      	orrs	r2, r3
    4006:	238c      	movs	r3, #140	; 0x8c
    4008:	5ce3      	ldrb	r3, [r4, r3]
    400a:	061b      	lsls	r3, r3, #24
    400c:	4313      	orrs	r3, r2
    400e:	d002      	beq.n	4016 <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    4010:	0020      	movs	r0, r4
    4012:	4798      	blx	r3
    4014:	e79b      	b.n	3f4e <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    4016:	0020      	movs	r0, r4
    4018:	4b0b      	ldr	r3, [pc, #44]	; (4048 <nwkTxTaskHandler+0x10c>)
    401a:	4798      	blx	r3
    401c:	e797      	b.n	3f4e <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    401e:	bd70      	pop	{r4, r5, r6, pc}
    4020:	0000314d 	.word	0x0000314d
    4024:	0000aca4 	.word	0x0000aca4
    4028:	00003a35 	.word	0x00003a35
    402c:	200007c8 	.word	0x200007c8
    4030:	000043f5 	.word	0x000043f5
    4034:	200007dc 	.word	0x200007dc
    4038:	0000418d 	.word	0x0000418d
    403c:	200022ac 	.word	0x200022ac
    4040:	200007b4 	.word	0x200007b4
    4044:	0000335d 	.word	0x0000335d
    4048:	00003139 	.word	0x00003139

0000404c <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    404c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    404e:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    4050:	4f0b      	ldr	r7, [pc, #44]	; (4080 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    4052:	4e0c      	ldr	r6, [pc, #48]	; (4084 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4054:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    4056:	2103      	movs	r1, #3
    4058:	2002      	movs	r0, #2
    405a:	47b8      	blx	r7
	value = trx_reg_read(reg);
    405c:	2001      	movs	r0, #1
    405e:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4060:	4028      	ands	r0, r5
    4062:	2808      	cmp	r0, #8
    4064:	d1f7      	bne.n	4056 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    4066:	4f06      	ldr	r7, [pc, #24]	; (4080 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    4068:	4e06      	ldr	r6, [pc, #24]	; (4084 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    406a:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    406c:	0021      	movs	r1, r4
    406e:	2002      	movs	r0, #2
    4070:	47b8      	blx	r7
	value = trx_reg_read(reg);
    4072:	2001      	movs	r0, #1
    4074:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4076:	4028      	ands	r0, r5
    4078:	4284      	cmp	r4, r0
    407a:	d1f7      	bne.n	406c <phyTrxSetState+0x20>
}
    407c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    407e:	46c0      	nop			; (mov r8, r8)
    4080:	00004a49 	.word	0x00004a49
    4084:	0000494d 	.word	0x0000494d

00004088 <phySetRxState>:
{
    4088:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    408a:	2008      	movs	r0, #8
    408c:	4b06      	ldr	r3, [pc, #24]	; (40a8 <phySetRxState+0x20>)
    408e:	4798      	blx	r3
	value = trx_reg_read(reg);
    4090:	200f      	movs	r0, #15
    4092:	4b06      	ldr	r3, [pc, #24]	; (40ac <phySetRxState+0x24>)
    4094:	4798      	blx	r3
	if (phyRxState) {
    4096:	4b06      	ldr	r3, [pc, #24]	; (40b0 <phySetRxState+0x28>)
    4098:	781b      	ldrb	r3, [r3, #0]
    409a:	2b00      	cmp	r3, #0
    409c:	d100      	bne.n	40a0 <phySetRxState+0x18>
}
    409e:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    40a0:	2016      	movs	r0, #22
    40a2:	4b01      	ldr	r3, [pc, #4]	; (40a8 <phySetRxState+0x20>)
    40a4:	4798      	blx	r3
}
    40a6:	e7fa      	b.n	409e <phySetRxState+0x16>
    40a8:	0000404d 	.word	0x0000404d
    40ac:	0000494d 	.word	0x0000494d
    40b0:	20000860 	.word	0x20000860

000040b4 <PHY_Init>:
{
    40b4:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    40b6:	4b0e      	ldr	r3, [pc, #56]	; (40f0 <PHY_Init+0x3c>)
    40b8:	4798      	blx	r3
	PhyReset();
    40ba:	4b0e      	ldr	r3, [pc, #56]	; (40f4 <PHY_Init+0x40>)
    40bc:	4798      	blx	r3
	phyRxState = false;
    40be:	2200      	movs	r2, #0
    40c0:	4b0d      	ldr	r3, [pc, #52]	; (40f8 <PHY_Init+0x44>)
    40c2:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    40c4:	3201      	adds	r2, #1
    40c6:	4b0d      	ldr	r3, [pc, #52]	; (40fc <PHY_Init+0x48>)
    40c8:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    40ca:	4e0d      	ldr	r6, [pc, #52]	; (4100 <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    40cc:	4d0d      	ldr	r5, [pc, #52]	; (4104 <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    40ce:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    40d0:	2108      	movs	r1, #8
    40d2:	2002      	movs	r0, #2
    40d4:	47b0      	blx	r6
	value = trx_reg_read(reg);
    40d6:	2001      	movs	r0, #1
    40d8:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    40da:	4020      	ands	r0, r4
    40dc:	2808      	cmp	r0, #8
    40de:	d1f7      	bne.n	40d0 <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    40e0:	212e      	movs	r1, #46	; 0x2e
    40e2:	3804      	subs	r0, #4
    40e4:	4c06      	ldr	r4, [pc, #24]	; (4100 <PHY_Init+0x4c>)
    40e6:	47a0      	blx	r4
    40e8:	21a0      	movs	r1, #160	; 0xa0
    40ea:	200c      	movs	r0, #12
    40ec:	47a0      	blx	r4
}
    40ee:	bd70      	pop	{r4, r5, r6, pc}
    40f0:	00004801 	.word	0x00004801
    40f4:	0000491d 	.word	0x0000491d
    40f8:	20000860 	.word	0x20000860
    40fc:	20000861 	.word	0x20000861
    4100:	00004a49 	.word	0x00004a49
    4104:	0000494d 	.word	0x0000494d

00004108 <PHY_SetRxState>:
{
    4108:	b510      	push	{r4, lr}
	phyRxState = rx;
    410a:	4b02      	ldr	r3, [pc, #8]	; (4114 <PHY_SetRxState+0xc>)
    410c:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    410e:	4b02      	ldr	r3, [pc, #8]	; (4118 <PHY_SetRxState+0x10>)
    4110:	4798      	blx	r3
}
    4112:	bd10      	pop	{r4, pc}
    4114:	20000860 	.word	0x20000860
    4118:	00004089 	.word	0x00004089

0000411c <PHY_SetChannel>:
{
    411c:	b510      	push	{r4, lr}
    411e:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    4120:	2008      	movs	r0, #8
    4122:	4b05      	ldr	r3, [pc, #20]	; (4138 <PHY_SetChannel+0x1c>)
    4124:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    4126:	231f      	movs	r3, #31
    4128:	0001      	movs	r1, r0
    412a:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    412c:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    412e:	b2c9      	uxtb	r1, r1
    4130:	2008      	movs	r0, #8
    4132:	4b02      	ldr	r3, [pc, #8]	; (413c <PHY_SetChannel+0x20>)
    4134:	4798      	blx	r3
}
    4136:	bd10      	pop	{r4, pc}
    4138:	0000494d 	.word	0x0000494d
    413c:	00004a49 	.word	0x00004a49

00004140 <PHY_SetPanId>:
{
    4140:	b530      	push	{r4, r5, lr}
    4142:	b083      	sub	sp, #12
    4144:	466b      	mov	r3, sp
    4146:	1d9d      	adds	r5, r3, #6
    4148:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    414a:	b2c1      	uxtb	r1, r0
    414c:	2022      	movs	r0, #34	; 0x22
    414e:	4c03      	ldr	r4, [pc, #12]	; (415c <PHY_SetPanId+0x1c>)
    4150:	47a0      	blx	r4
    4152:	7869      	ldrb	r1, [r5, #1]
    4154:	2023      	movs	r0, #35	; 0x23
    4156:	47a0      	blx	r4
}
    4158:	b003      	add	sp, #12
    415a:	bd30      	pop	{r4, r5, pc}
    415c:	00004a49 	.word	0x00004a49

00004160 <PHY_SetShortAddr>:
{
    4160:	b570      	push	{r4, r5, r6, lr}
    4162:	b082      	sub	sp, #8
    4164:	466b      	mov	r3, sp
    4166:	1d9e      	adds	r6, r3, #6
    4168:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    416a:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    416c:	0021      	movs	r1, r4
    416e:	2020      	movs	r0, #32
    4170:	4d05      	ldr	r5, [pc, #20]	; (4188 <PHY_SetShortAddr+0x28>)
    4172:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    4174:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    4176:	0031      	movs	r1, r6
    4178:	2021      	movs	r0, #33	; 0x21
    417a:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    417c:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    417e:	b2e1      	uxtb	r1, r4
    4180:	202d      	movs	r0, #45	; 0x2d
    4182:	47a8      	blx	r5
}
    4184:	b002      	add	sp, #8
    4186:	bd70      	pop	{r4, r5, r6, pc}
    4188:	00004a49 	.word	0x00004a49

0000418c <PHY_DataReq>:
{
    418c:	b510      	push	{r4, lr}
    418e:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4190:	2019      	movs	r0, #25
    4192:	4b0c      	ldr	r3, [pc, #48]	; (41c4 <PHY_DataReq+0x38>)
    4194:	4798      	blx	r3
	value = trx_reg_read(reg);
    4196:	200f      	movs	r0, #15
    4198:	4b0b      	ldr	r3, [pc, #44]	; (41c8 <PHY_DataReq+0x3c>)
    419a:	4798      	blx	r3
	data[0] += 2;
    419c:	7821      	ldrb	r1, [r4, #0]
    419e:	1c8b      	adds	r3, r1, #2
    41a0:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    41a2:	3101      	adds	r1, #1
    41a4:	b2c9      	uxtb	r1, r1
    41a6:	0020      	movs	r0, r4
    41a8:	4b08      	ldr	r3, [pc, #32]	; (41cc <PHY_DataReq+0x40>)
    41aa:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    41ac:	2203      	movs	r2, #3
    41ae:	4b08      	ldr	r3, [pc, #32]	; (41d0 <PHY_DataReq+0x44>)
    41b0:	701a      	strb	r2, [r3, #0]
    41b2:	4b08      	ldr	r3, [pc, #32]	; (41d4 <PHY_DataReq+0x48>)
    41b4:	2280      	movs	r2, #128	; 0x80
    41b6:	0352      	lsls	r2, r2, #13
    41b8:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    41ba:	46c0      	nop			; (mov r8, r8)
    41bc:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    41be:	615a      	str	r2, [r3, #20]
}
    41c0:	bd10      	pop	{r4, pc}
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	0000404d 	.word	0x0000404d
    41c8:	0000494d 	.word	0x0000494d
    41cc:	00004c79 	.word	0x00004c79
    41d0:	20000861 	.word	0x20000861
    41d4:	41004400 	.word	0x41004400

000041d8 <PHY_EncryptReq>:
{
    41d8:	b510      	push	{r4, lr}
    41da:	0004      	movs	r4, r0
    41dc:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    41de:	2200      	movs	r2, #0
    41e0:	2100      	movs	r1, #0
    41e2:	4b05      	ldr	r3, [pc, #20]	; (41f8 <PHY_EncryptReq+0x20>)
    41e4:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    41e6:	2100      	movs	r1, #0
    41e8:	0020      	movs	r0, r4
    41ea:	4b04      	ldr	r3, [pc, #16]	; (41fc <PHY_EncryptReq+0x24>)
    41ec:	4798      	blx	r3
	sal_aes_read(text);
    41ee:	0020      	movs	r0, r4
    41f0:	4b03      	ldr	r3, [pc, #12]	; (4200 <PHY_EncryptReq+0x28>)
    41f2:	4798      	blx	r3
}
    41f4:	bd10      	pop	{r4, pc}
    41f6:	46c0      	nop			; (mov r8, r8)
    41f8:	00004699 	.word	0x00004699
    41fc:	0000462d 	.word	0x0000462d
    4200:	000047d1 	.word	0x000047d1

00004204 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4204:	b5f0      	push	{r4, r5, r6, r7, lr}
    4206:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    4208:	4b26      	ldr	r3, [pc, #152]	; (42a4 <PHY_TaskHandler+0xa0>)
    420a:	781b      	ldrb	r3, [r3, #0]
    420c:	2b02      	cmp	r3, #2
    420e:	d00a      	beq.n	4226 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    4210:	200f      	movs	r0, #15
    4212:	4b25      	ldr	r3, [pc, #148]	; (42a8 <PHY_TaskHandler+0xa4>)
    4214:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    4216:	0703      	lsls	r3, r0, #28
    4218:	d505      	bpl.n	4226 <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    421a:	4b22      	ldr	r3, [pc, #136]	; (42a4 <PHY_TaskHandler+0xa0>)
    421c:	781b      	ldrb	r3, [r3, #0]
    421e:	2b01      	cmp	r3, #1
    4220:	d003      	beq.n	422a <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    4222:	2b03      	cmp	r3, #3
    4224:	d026      	beq.n	4274 <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    4226:	b005      	add	sp, #20
    4228:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    422a:	2007      	movs	r0, #7
    422c:	4b1e      	ldr	r3, [pc, #120]	; (42a8 <PHY_TaskHandler+0xa4>)
    422e:	4798      	blx	r3
    4230:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    4232:	466b      	mov	r3, sp
    4234:	1ddd      	adds	r5, r3, #7
    4236:	2101      	movs	r1, #1
    4238:	0028      	movs	r0, r5
    423a:	4f1c      	ldr	r7, [pc, #112]	; (42ac <PHY_TaskHandler+0xa8>)
    423c:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    423e:	7829      	ldrb	r1, [r5, #0]
    4240:	3102      	adds	r1, #2
    4242:	b2c9      	uxtb	r1, r1
    4244:	4c1a      	ldr	r4, [pc, #104]	; (42b0 <PHY_TaskHandler+0xac>)
    4246:	0020      	movs	r0, r4
    4248:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    424a:	a802      	add	r0, sp, #8
    424c:	1c63      	adds	r3, r4, #1
    424e:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    4250:	782b      	ldrb	r3, [r5, #0]
    4252:	1e9a      	subs	r2, r3, #2
    4254:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    4256:	18e4      	adds	r4, r4, r3
    4258:	7863      	ldrb	r3, [r4, #1]
    425a:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    425c:	3e5b      	subs	r6, #91	; 0x5b
    425e:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    4260:	4b14      	ldr	r3, [pc, #80]	; (42b4 <PHY_TaskHandler+0xb0>)
    4262:	4798      	blx	r3
	value = trx_reg_read(reg);
    4264:	4d10      	ldr	r5, [pc, #64]	; (42a8 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    4266:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    4268:	2001      	movs	r0, #1
    426a:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    426c:	4020      	ands	r0, r4
    426e:	2816      	cmp	r0, #22
    4270:	d1fa      	bne.n	4268 <PHY_TaskHandler+0x64>
    4272:	e7d8      	b.n	4226 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    4274:	2002      	movs	r0, #2
    4276:	4b0c      	ldr	r3, [pc, #48]	; (42a8 <PHY_TaskHandler+0xa4>)
    4278:	4798      	blx	r3
					TRAC_STATUS) & 7;
    427a:	0940      	lsrs	r0, r0, #5
    427c:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    427e:	2c00      	cmp	r4, #0
    4280:	d005      	beq.n	428e <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    4282:	2c03      	cmp	r4, #3
    4284:	d00c      	beq.n	42a0 <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    4286:	3c05      	subs	r4, #5
    4288:	1e63      	subs	r3, r4, #1
    428a:	419c      	sbcs	r4, r3
    428c:	3402      	adds	r4, #2
			phySetRxState();
    428e:	4b0a      	ldr	r3, [pc, #40]	; (42b8 <PHY_TaskHandler+0xb4>)
    4290:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    4292:	2201      	movs	r2, #1
    4294:	4b03      	ldr	r3, [pc, #12]	; (42a4 <PHY_TaskHandler+0xa0>)
    4296:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    4298:	0020      	movs	r0, r4
    429a:	4b08      	ldr	r3, [pc, #32]	; (42bc <PHY_TaskHandler+0xb8>)
    429c:	4798      	blx	r3
    429e:	e7c2      	b.n	4226 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    42a0:	2401      	movs	r4, #1
    42a2:	e7f4      	b.n	428e <PHY_TaskHandler+0x8a>
    42a4:	20000861 	.word	0x20000861
    42a8:	0000494d 	.word	0x0000494d
    42ac:	00004b49 	.word	0x00004b49
    42b0:	200007e0 	.word	0x200007e0
    42b4:	000035d9 	.word	0x000035d9
    42b8:	00004089 	.word	0x00004089
    42bc:	00003f01 	.word	0x00003f01

000042c0 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    42c0:	b510      	push	{r4, lr}
	SYS_TimerInit();
    42c2:	4b04      	ldr	r3, [pc, #16]	; (42d4 <SYS_Init+0x14>)
    42c4:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    42c6:	4b04      	ldr	r3, [pc, #16]	; (42d8 <SYS_Init+0x18>)
    42c8:	4798      	blx	r3
#endif
	PHY_Init();
    42ca:	4b04      	ldr	r3, [pc, #16]	; (42dc <SYS_Init+0x1c>)
    42cc:	4798      	blx	r3
	NWK_Init();
    42ce:	4b04      	ldr	r3, [pc, #16]	; (42e0 <SYS_Init+0x20>)
    42d0:	4798      	blx	r3
}
    42d2:	bd10      	pop	{r4, pc}
    42d4:	0000438d 	.word	0x0000438d
    42d8:	00004629 	.word	0x00004629
    42dc:	000040b5 	.word	0x000040b5
    42e0:	00002e4d 	.word	0x00002e4d

000042e4 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    42e4:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    42e6:	4b03      	ldr	r3, [pc, #12]	; (42f4 <SYS_TaskHandler+0x10>)
    42e8:	4798      	blx	r3
	NWK_TaskHandler();
    42ea:	4b03      	ldr	r3, [pc, #12]	; (42f8 <SYS_TaskHandler+0x14>)
    42ec:	4798      	blx	r3
	SYS_TimerTaskHandler();
    42ee:	4b03      	ldr	r3, [pc, #12]	; (42fc <SYS_TaskHandler+0x18>)
    42f0:	4798      	blx	r3
}
    42f2:	bd10      	pop	{r4, pc}
    42f4:	00004205 	.word	0x00004205
    42f8:	00002ed9 	.word	0x00002ed9
    42fc:	00004415 	.word	0x00004415

00004300 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    4300:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    4302:	4b02      	ldr	r3, [pc, #8]	; (430c <SYS_EncryptReq+0xc>)
    4304:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    4306:	4b02      	ldr	r3, [pc, #8]	; (4310 <SYS_EncryptReq+0x10>)
    4308:	4798      	blx	r3
}
    430a:	bd10      	pop	{r4, pc}
    430c:	000041d9 	.word	0x000041d9
    4310:	00003a51 	.word	0x00003a51

00004314 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4314:	b530      	push	{r4, r5, lr}
	if (timers) {
    4316:	4b14      	ldr	r3, [pc, #80]	; (4368 <placeTimer+0x54>)
    4318:	681d      	ldr	r5, [r3, #0]
    431a:	2d00      	cmp	r5, #0
    431c:	d01c      	beq.n	4358 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    431e:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    4320:	6869      	ldr	r1, [r5, #4]
    4322:	428a      	cmp	r2, r1
    4324:	d309      	bcc.n	433a <placeTimer+0x26>
    4326:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    4328:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    432a:	6823      	ldr	r3, [r4, #0]
    432c:	2b00      	cmp	r3, #0
    432e:	d008      	beq.n	4342 <placeTimer+0x2e>
			if (timeout < t->timeout) {
    4330:	6859      	ldr	r1, [r3, #4]
    4332:	4291      	cmp	r1, r2
    4334:	d803      	bhi.n	433e <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4336:	001c      	movs	r4, r3
    4338:	e7f6      	b.n	4328 <placeTimer+0x14>
    433a:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    433c:	2400      	movs	r4, #0
				t->timeout -= timeout;
    433e:	1a89      	subs	r1, r1, r2
    4340:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    4342:	6042      	str	r2, [r0, #4]

		if (prev) {
    4344:	2c00      	cmp	r4, #0
    4346:	d003      	beq.n	4350 <placeTimer+0x3c>
			timer->next = prev->next;
    4348:	6823      	ldr	r3, [r4, #0]
    434a:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    434c:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    434e:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    4350:	6005      	str	r5, [r0, #0]
			timers = timer;
    4352:	4b05      	ldr	r3, [pc, #20]	; (4368 <placeTimer+0x54>)
    4354:	6018      	str	r0, [r3, #0]
    4356:	e7fa      	b.n	434e <placeTimer+0x3a>
		timer->next = NULL;
    4358:	2300      	movs	r3, #0
    435a:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    435c:	6883      	ldr	r3, [r0, #8]
    435e:	6043      	str	r3, [r0, #4]
		timers = timer;
    4360:	4b01      	ldr	r3, [pc, #4]	; (4368 <placeTimer+0x54>)
    4362:	6018      	str	r0, [r3, #0]
}
    4364:	e7f3      	b.n	434e <placeTimer+0x3a>
    4366:	46c0      	nop			; (mov r8, r8)
    4368:	20000864 	.word	0x20000864

0000436c <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    436c:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    436e:	4a04      	ldr	r2, [pc, #16]	; (4380 <SYS_HwExpiry_Cb+0x14>)
    4370:	7813      	ldrb	r3, [r2, #0]
    4372:	3301      	adds	r3, #1
    4374:	b2db      	uxtb	r3, r3
    4376:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4378:	4802      	ldr	r0, [pc, #8]	; (4384 <SYS_HwExpiry_Cb+0x18>)
    437a:	4b03      	ldr	r3, [pc, #12]	; (4388 <SYS_HwExpiry_Cb+0x1c>)
    437c:	4798      	blx	r3
}
    437e:	bd10      	pop	{r4, pc}
    4380:	20002308 	.word	0x20002308
    4384:	00002710 	.word	0x00002710
    4388:	0000535d 	.word	0x0000535d

0000438c <SYS_TimerInit>:
{
    438c:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    438e:	2400      	movs	r4, #0
    4390:	4b06      	ldr	r3, [pc, #24]	; (43ac <SYS_TimerInit+0x20>)
    4392:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    4394:	4806      	ldr	r0, [pc, #24]	; (43b0 <SYS_TimerInit+0x24>)
    4396:	4b07      	ldr	r3, [pc, #28]	; (43b4 <SYS_TimerInit+0x28>)
    4398:	4798      	blx	r3
	common_tc_init();
    439a:	4b07      	ldr	r3, [pc, #28]	; (43b8 <SYS_TimerInit+0x2c>)
    439c:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    439e:	4807      	ldr	r0, [pc, #28]	; (43bc <SYS_TimerInit+0x30>)
    43a0:	4b07      	ldr	r3, [pc, #28]	; (43c0 <SYS_TimerInit+0x34>)
    43a2:	4798      	blx	r3
	timers = NULL;
    43a4:	4b07      	ldr	r3, [pc, #28]	; (43c4 <SYS_TimerInit+0x38>)
    43a6:	601c      	str	r4, [r3, #0]
}
    43a8:	bd10      	pop	{r4, pc}
    43aa:	46c0      	nop			; (mov r8, r8)
    43ac:	20002308 	.word	0x20002308
    43b0:	0000436d 	.word	0x0000436d
    43b4:	0000544d 	.word	0x0000544d
    43b8:	000053c9 	.word	0x000053c9
    43bc:	00002710 	.word	0x00002710
    43c0:	0000535d 	.word	0x0000535d
    43c4:	20000864 	.word	0x20000864

000043c8 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43c8:	4b09      	ldr	r3, [pc, #36]	; (43f0 <SYS_TimerStarted+0x28>)
    43ca:	681b      	ldr	r3, [r3, #0]
    43cc:	2b00      	cmp	r3, #0
    43ce:	d00a      	beq.n	43e6 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    43d0:	4283      	cmp	r3, r0
    43d2:	d00a      	beq.n	43ea <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43d4:	681b      	ldr	r3, [r3, #0]
    43d6:	2b00      	cmp	r3, #0
    43d8:	d003      	beq.n	43e2 <SYS_TimerStarted+0x1a>
		if (t == timer) {
    43da:	4298      	cmp	r0, r3
    43dc:	d1fa      	bne.n	43d4 <SYS_TimerStarted+0xc>
			return true;
    43de:	2001      	movs	r0, #1
    43e0:	e000      	b.n	43e4 <SYS_TimerStarted+0x1c>
	return false;
    43e2:	2000      	movs	r0, #0
}
    43e4:	4770      	bx	lr
	return false;
    43e6:	2000      	movs	r0, #0
    43e8:	e7fc      	b.n	43e4 <SYS_TimerStarted+0x1c>
			return true;
    43ea:	2001      	movs	r0, #1
    43ec:	e7fa      	b.n	43e4 <SYS_TimerStarted+0x1c>
    43ee:	46c0      	nop			; (mov r8, r8)
    43f0:	20000864 	.word	0x20000864

000043f4 <SYS_TimerStart>:
{
    43f4:	b510      	push	{r4, lr}
    43f6:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    43f8:	4b04      	ldr	r3, [pc, #16]	; (440c <SYS_TimerStart+0x18>)
    43fa:	4798      	blx	r3
    43fc:	2800      	cmp	r0, #0
    43fe:	d000      	beq.n	4402 <SYS_TimerStart+0xe>
}
    4400:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    4402:	0020      	movs	r0, r4
    4404:	4b02      	ldr	r3, [pc, #8]	; (4410 <SYS_TimerStart+0x1c>)
    4406:	4798      	blx	r3
}
    4408:	e7fa      	b.n	4400 <SYS_TimerStart+0xc>
    440a:	46c0      	nop			; (mov r8, r8)
    440c:	000043c9 	.word	0x000043c9
    4410:	00004315 	.word	0x00004315

00004414 <SYS_TimerTaskHandler>:
{
    4414:	b5f0      	push	{r4, r5, r6, r7, lr}
    4416:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    4418:	4b1d      	ldr	r3, [pc, #116]	; (4490 <SYS_TimerTaskHandler+0x7c>)
    441a:	781b      	ldrb	r3, [r3, #0]
    441c:	2b00      	cmp	r3, #0
    441e:	d035      	beq.n	448c <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4420:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4424:	4253      	negs	r3, r2
    4426:	4153      	adcs	r3, r2
    4428:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    442a:	b672      	cpsid	i
  __ASM volatile ("dmb");
    442c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4430:	2100      	movs	r1, #0
    4432:	4b18      	ldr	r3, [pc, #96]	; (4494 <SYS_TimerTaskHandler+0x80>)
    4434:	7019      	strb	r1, [r3, #0]
	return flags;
    4436:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    4438:	4a15      	ldr	r2, [pc, #84]	; (4490 <SYS_TimerTaskHandler+0x7c>)
    443a:	7813      	ldrb	r3, [r2, #0]
    443c:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    443e:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4440:	2800      	cmp	r0, #0
    4442:	d005      	beq.n	4450 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    4444:	3101      	adds	r1, #1
    4446:	4a13      	ldr	r2, [pc, #76]	; (4494 <SYS_TimerTaskHandler+0x80>)
    4448:	7011      	strb	r1, [r2, #0]
    444a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    444e:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    4450:	009d      	lsls	r5, r3, #2
    4452:	18ed      	adds	r5, r5, r3
    4454:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    4456:	4e10      	ldr	r6, [pc, #64]	; (4498 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    4458:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    445a:	e005      	b.n	4468 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    445c:	0020      	movs	r0, r4
    445e:	4b0f      	ldr	r3, [pc, #60]	; (449c <SYS_TimerTaskHandler+0x88>)
    4460:	4798      	blx	r3
    4462:	e00d      	b.n	4480 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    4464:	0020      	movs	r0, r4
    4466:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    4468:	6834      	ldr	r4, [r6, #0]
    446a:	2c00      	cmp	r4, #0
    446c:	d00e      	beq.n	448c <SYS_TimerTaskHandler+0x78>
    446e:	6863      	ldr	r3, [r4, #4]
    4470:	429d      	cmp	r5, r3
    4472:	d309      	bcc.n	4488 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    4474:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    4476:	6823      	ldr	r3, [r4, #0]
    4478:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    447a:	7b23      	ldrb	r3, [r4, #12]
    447c:	2b01      	cmp	r3, #1
    447e:	d0ed      	beq.n	445c <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    4480:	6923      	ldr	r3, [r4, #16]
    4482:	2b00      	cmp	r3, #0
    4484:	d1ee      	bne.n	4464 <SYS_TimerTaskHandler+0x50>
    4486:	e7ef      	b.n	4468 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    4488:	1b5d      	subs	r5, r3, r5
    448a:	6065      	str	r5, [r4, #4]
}
    448c:	b003      	add	sp, #12
    448e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4490:	20002308 	.word	0x20002308
    4494:	20000008 	.word	0x20000008
    4498:	20000864 	.word	0x20000864
    449c:	00004315 	.word	0x00004315

000044a0 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    44a0:	b510      	push	{r4, lr}
	tmr_cca_callback();
    44a2:	4b01      	ldr	r3, [pc, #4]	; (44a8 <tc_cca_callback+0x8>)
    44a4:	4798      	blx	r3
}
    44a6:	bd10      	pop	{r4, pc}
    44a8:	00005431 	.word	0x00005431

000044ac <tc_ovf_callback>:
{
    44ac:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    44ae:	4b01      	ldr	r3, [pc, #4]	; (44b4 <tc_ovf_callback+0x8>)
    44b0:	4798      	blx	r3
}
    44b2:	bd10      	pop	{r4, pc}
    44b4:	000053e9 	.word	0x000053e9

000044b8 <tmr_read_count>:
{
    44b8:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    44ba:	4802      	ldr	r0, [pc, #8]	; (44c4 <tmr_read_count+0xc>)
    44bc:	4b02      	ldr	r3, [pc, #8]	; (44c8 <tmr_read_count+0x10>)
    44be:	4798      	blx	r3
    44c0:	b280      	uxth	r0, r0
}
    44c2:	bd10      	pop	{r4, pc}
    44c4:	20002340 	.word	0x20002340
    44c8:	00002c19 	.word	0x00002c19

000044cc <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    44cc:	4b03      	ldr	r3, [pc, #12]	; (44dc <tmr_disable_cc_interrupt+0x10>)
    44ce:	2110      	movs	r1, #16
    44d0:	681a      	ldr	r2, [r3, #0]
    44d2:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    44d4:	7e5a      	ldrb	r2, [r3, #25]
    44d6:	438a      	bics	r2, r1
    44d8:	765a      	strb	r2, [r3, #25]
}
    44da:	4770      	bx	lr
    44dc:	20002340 	.word	0x20002340

000044e0 <tmr_enable_cc_interrupt>:
{
    44e0:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    44e2:	4c0a      	ldr	r4, [pc, #40]	; (450c <tmr_enable_cc_interrupt+0x2c>)
    44e4:	6820      	ldr	r0, [r4, #0]
    44e6:	4b0a      	ldr	r3, [pc, #40]	; (4510 <tmr_enable_cc_interrupt+0x30>)
    44e8:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    44ea:	4b0a      	ldr	r3, [pc, #40]	; (4514 <tmr_enable_cc_interrupt+0x34>)
    44ec:	5c1b      	ldrb	r3, [r3, r0]
    44ee:	221f      	movs	r2, #31
    44f0:	401a      	ands	r2, r3
    44f2:	2301      	movs	r3, #1
    44f4:	4093      	lsls	r3, r2
    44f6:	4a08      	ldr	r2, [pc, #32]	; (4518 <tmr_enable_cc_interrupt+0x38>)
    44f8:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    44fa:	7e63      	ldrb	r3, [r4, #25]
    44fc:	2210      	movs	r2, #16
    44fe:	4313      	orrs	r3, r2
    4500:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4502:	6823      	ldr	r3, [r4, #0]
    4504:	2210      	movs	r2, #16
    4506:	735a      	strb	r2, [r3, #13]
}
    4508:	bd10      	pop	{r4, pc}
    450a:	46c0      	nop			; (mov r8, r8)
    450c:	20002340 	.word	0x20002340
    4510:	000029a5 	.word	0x000029a5
    4514:	0000acc4 	.word	0x0000acc4
    4518:	e000e100 	.word	0xe000e100

0000451c <tmr_write_cmpreg>:
{
    451c:	b510      	push	{r4, lr}
    451e:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    4520:	2100      	movs	r1, #0
    4522:	4802      	ldr	r0, [pc, #8]	; (452c <tmr_write_cmpreg+0x10>)
    4524:	4b02      	ldr	r3, [pc, #8]	; (4530 <tmr_write_cmpreg+0x14>)
    4526:	4798      	blx	r3
}
    4528:	bd10      	pop	{r4, pc}
    452a:	46c0      	nop			; (mov r8, r8)
    452c:	20002340 	.word	0x20002340
    4530:	00002c45 	.word	0x00002c45

00004534 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    4534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4536:	46ce      	mov	lr, r9
    4538:	4647      	mov	r7, r8
    453a:	b580      	push	{r7, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    453c:	4a2d      	ldr	r2, [pc, #180]	; (45f4 <tmr_init+0xc0>)
    453e:	2300      	movs	r3, #0
    4540:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    4542:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    4544:	2100      	movs	r1, #0
    4546:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4548:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    454a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    454c:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    454e:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    4550:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    4552:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    4554:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    4556:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4558:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    455a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    455c:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    455e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    4560:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    4562:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    4564:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    4566:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    4568:	3b01      	subs	r3, #1
    456a:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    456c:	4c22      	ldr	r4, [pc, #136]	; (45f8 <tmr_init+0xc4>)
    456e:	4923      	ldr	r1, [pc, #140]	; (45fc <tmr_init+0xc8>)
    4570:	0020      	movs	r0, r4
    4572:	4b23      	ldr	r3, [pc, #140]	; (4600 <tmr_init+0xcc>)
    4574:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    4576:	2200      	movs	r2, #0
    4578:	4922      	ldr	r1, [pc, #136]	; (4604 <tmr_init+0xd0>)
    457a:	0020      	movs	r0, r4
    457c:	4d22      	ldr	r5, [pc, #136]	; (4608 <tmr_init+0xd4>)
    457e:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    4580:	2202      	movs	r2, #2
    4582:	4922      	ldr	r1, [pc, #136]	; (460c <tmr_init+0xd8>)
    4584:	0020      	movs	r0, r4
    4586:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4588:	6820      	ldr	r0, [r4, #0]
    458a:	4b21      	ldr	r3, [pc, #132]	; (4610 <tmr_init+0xdc>)
    458c:	4699      	mov	r9, r3
    458e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4590:	4b20      	ldr	r3, [pc, #128]	; (4614 <tmr_init+0xe0>)
    4592:	4698      	mov	r8, r3
    4594:	5c1b      	ldrb	r3, [r3, r0]
    4596:	261f      	movs	r6, #31
    4598:	4033      	ands	r3, r6
    459a:	2501      	movs	r5, #1
    459c:	002a      	movs	r2, r5
    459e:	409a      	lsls	r2, r3
    45a0:	4f1d      	ldr	r7, [pc, #116]	; (4618 <tmr_init+0xe4>)
    45a2:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    45a4:	7e63      	ldrb	r3, [r4, #25]
    45a6:	2201      	movs	r2, #1
    45a8:	4313      	orrs	r3, r2
    45aa:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    45ac:	6823      	ldr	r3, [r4, #0]
    45ae:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    45b0:	0018      	movs	r0, r3
    45b2:	47c8      	blx	r9
    45b4:	4643      	mov	r3, r8
    45b6:	5c1b      	ldrb	r3, [r3, r0]
    45b8:	401e      	ands	r6, r3
    45ba:	40b5      	lsls	r5, r6
    45bc:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    45be:	7e63      	ldrb	r3, [r4, #25]
    45c0:	2210      	movs	r2, #16
    45c2:	4313      	orrs	r3, r2
    45c4:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    45c6:	6822      	ldr	r2, [r4, #0]
    45c8:	2310      	movs	r3, #16
    45ca:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    45cc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    45ce:	b25b      	sxtb	r3, r3
    45d0:	2b00      	cmp	r3, #0
    45d2:	dbfb      	blt.n	45cc <tmr_init+0x98>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    45d4:	8813      	ldrh	r3, [r2, #0]
    45d6:	2102      	movs	r1, #2
    45d8:	430b      	orrs	r3, r1
    45da:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    45dc:	2000      	movs	r0, #0
    45de:	4b0f      	ldr	r3, [pc, #60]	; (461c <tmr_init+0xe8>)
    45e0:	4798      	blx	r3
    45e2:	490f      	ldr	r1, [pc, #60]	; (4620 <tmr_init+0xec>)
    45e4:	4b0f      	ldr	r3, [pc, #60]	; (4624 <tmr_init+0xf0>)
    45e6:	4798      	blx	r3
	#endif
	return timer_multiplier;
    45e8:	b2c0      	uxtb	r0, r0
}
    45ea:	bc0c      	pop	{r2, r3}
    45ec:	4690      	mov	r8, r2
    45ee:	4699      	mov	r9, r3
    45f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45f2:	46c0      	nop			; (mov r8, r8)
    45f4:	2000230c 	.word	0x2000230c
    45f8:	20002340 	.word	0x20002340
    45fc:	42002c00 	.word	0x42002c00
    4600:	000029dd 	.word	0x000029dd
    4604:	000044ad 	.word	0x000044ad
    4608:	000028dd 	.word	0x000028dd
    460c:	000044a1 	.word	0x000044a1
    4610:	000029a5 	.word	0x000029a5
    4614:	0000acc4 	.word	0x0000acc4
    4618:	e000e100 	.word	0xe000e100
    461c:	0000266d 	.word	0x0000266d
    4620:	000f4240 	.word	0x000f4240
    4624:	00007f7d 	.word	0x00007f7d

00004628 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4628:	4770      	bx	lr
	...

0000462c <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    462c:	b570      	push	{r4, r5, r6, lr}
    462e:	0003      	movs	r3, r0
    4630:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    4632:	4c14      	ldr	r4, [pc, #80]	; (4684 <sal_aes_wrrd+0x58>)
    4634:	1c60      	adds	r0, r4, #1
    4636:	2210      	movs	r2, #16
    4638:	0019      	movs	r1, r3
    463a:	4b13      	ldr	r3, [pc, #76]	; (4688 <sal_aes_wrrd+0x5c>)
    463c:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    463e:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    4640:	4b12      	ldr	r3, [pc, #72]	; (468c <sal_aes_wrrd+0x60>)
    4642:	781b      	ldrb	r3, [r3, #0]
    4644:	2b00      	cmp	r3, #0
    4646:	d015      	beq.n	4674 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4648:	2212      	movs	r2, #18
    464a:	490e      	ldr	r1, [pc, #56]	; (4684 <sal_aes_wrrd+0x58>)
    464c:	2083      	movs	r0, #131	; 0x83
    464e:	4b10      	ldr	r3, [pc, #64]	; (4690 <sal_aes_wrrd+0x64>)
    4650:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    4652:	2200      	movs	r2, #0
    4654:	4b0d      	ldr	r3, [pc, #52]	; (468c <sal_aes_wrrd+0x60>)
    4656:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4658:	2d00      	cmp	r5, #0
    465a:	d005      	beq.n	4668 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    465c:	2210      	movs	r2, #16
    465e:	4909      	ldr	r1, [pc, #36]	; (4684 <sal_aes_wrrd+0x58>)
    4660:	3101      	adds	r1, #1
    4662:	0028      	movs	r0, r5
    4664:	4b08      	ldr	r3, [pc, #32]	; (4688 <sal_aes_wrrd+0x5c>)
    4666:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    4668:	4b06      	ldr	r3, [pc, #24]	; (4684 <sal_aes_wrrd+0x58>)
    466a:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    466c:	2018      	movs	r0, #24
    466e:	4b09      	ldr	r3, [pc, #36]	; (4694 <sal_aes_wrrd+0x68>)
    4670:	4798      	blx	r3
}
    4672:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    4674:	2211      	movs	r2, #17
    4676:	4903      	ldr	r1, [pc, #12]	; (4684 <sal_aes_wrrd+0x58>)
    4678:	3101      	adds	r1, #1
    467a:	2084      	movs	r0, #132	; 0x84
    467c:	4b04      	ldr	r3, [pc, #16]	; (4690 <sal_aes_wrrd+0x64>)
    467e:	4798      	blx	r3
    4680:	e7ea      	b.n	4658 <sal_aes_wrrd+0x2c>
    4682:	46c0      	nop			; (mov r8, r8)
    4684:	20000868 	.word	0x20000868
    4688:	000054a1 	.word	0x000054a1
    468c:	2000089c 	.word	0x2000089c
    4690:	00005089 	.word	0x00005089
    4694:	00000dfd 	.word	0x00000dfd

00004698 <sal_aes_setup>:
{
    4698:	b5f0      	push	{r4, r5, r6, r7, lr}
    469a:	46c6      	mov	lr, r8
    469c:	b500      	push	{lr}
    469e:	b084      	sub	sp, #16
    46a0:	0005      	movs	r5, r0
    46a2:	000e      	movs	r6, r1
    46a4:	0014      	movs	r4, r2
	if (key != NULL) {
    46a6:	2800      	cmp	r0, #0
    46a8:	d017      	beq.n	46da <sal_aes_setup+0x42>
		dec_initialized = false;
    46aa:	2200      	movs	r2, #0
    46ac:	4b3e      	ldr	r3, [pc, #248]	; (47a8 <sal_aes_setup+0x110>)
    46ae:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    46b0:	3202      	adds	r2, #2
    46b2:	4b3e      	ldr	r3, [pc, #248]	; (47ac <sal_aes_setup+0x114>)
    46b4:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    46b6:	320e      	adds	r2, #14
    46b8:	0001      	movs	r1, r0
    46ba:	483d      	ldr	r0, [pc, #244]	; (47b0 <sal_aes_setup+0x118>)
    46bc:	4b3d      	ldr	r3, [pc, #244]	; (47b4 <sal_aes_setup+0x11c>)
    46be:	4698      	mov	r8, r3
    46c0:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46c2:	4f3d      	ldr	r7, [pc, #244]	; (47b8 <sal_aes_setup+0x120>)
    46c4:	2310      	movs	r3, #16
    46c6:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    46c8:	1c78      	adds	r0, r7, #1
    46ca:	2210      	movs	r2, #16
    46cc:	0029      	movs	r1, r5
    46ce:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    46d0:	2211      	movs	r2, #17
    46d2:	0039      	movs	r1, r7
    46d4:	2083      	movs	r0, #131	; 0x83
    46d6:	4b39      	ldr	r3, [pc, #228]	; (47bc <sal_aes_setup+0x124>)
    46d8:	4798      	blx	r3
	switch (dir) {
    46da:	2c00      	cmp	r4, #0
    46dc:	d003      	beq.n	46e6 <sal_aes_setup+0x4e>
    46de:	2c01      	cmp	r4, #1
    46e0:	d02f      	beq.n	4742 <sal_aes_setup+0xaa>
		return false;
    46e2:	2000      	movs	r0, #0
    46e4:	e01b      	b.n	471e <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    46e6:	4b31      	ldr	r3, [pc, #196]	; (47ac <sal_aes_setup+0x114>)
    46e8:	781b      	ldrb	r3, [r3, #0]
    46ea:	2b01      	cmp	r3, #1
    46ec:	d01b      	beq.n	4726 <sal_aes_setup+0x8e>
	last_dir = dir;
    46ee:	4b2f      	ldr	r3, [pc, #188]	; (47ac <sal_aes_setup+0x114>)
    46f0:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    46f2:	2e00      	cmp	r6, #0
    46f4:	d002      	beq.n	46fc <sal_aes_setup+0x64>
		return (false);
    46f6:	2000      	movs	r0, #0
	switch (enc_mode) {
    46f8:	2e02      	cmp	r6, #2
    46fa:	d110      	bne.n	471e <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    46fc:	0136      	lsls	r6, r6, #4
    46fe:	2370      	movs	r3, #112	; 0x70
    4700:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    4702:	00e4      	lsls	r4, r4, #3
    4704:	3b68      	subs	r3, #104	; 0x68
    4706:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4708:	4334      	orrs	r4, r6
    470a:	4b2b      	ldr	r3, [pc, #172]	; (47b8 <sal_aes_setup+0x120>)
    470c:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    470e:	2680      	movs	r6, #128	; 0x80
    4710:	4276      	negs	r6, r6
    4712:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4714:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    4716:	2201      	movs	r2, #1
    4718:	4b29      	ldr	r3, [pc, #164]	; (47c0 <sal_aes_setup+0x128>)
    471a:	701a      	strb	r2, [r3, #0]
	return (true);
    471c:	2001      	movs	r0, #1
}
    471e:	b004      	add	sp, #16
    4720:	bc04      	pop	{r2}
    4722:	4690      	mov	r8, r2
    4724:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4726:	4d24      	ldr	r5, [pc, #144]	; (47b8 <sal_aes_setup+0x120>)
    4728:	330f      	adds	r3, #15
    472a:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    472c:	1c68      	adds	r0, r5, #1
    472e:	2210      	movs	r2, #16
    4730:	491f      	ldr	r1, [pc, #124]	; (47b0 <sal_aes_setup+0x118>)
    4732:	4b20      	ldr	r3, [pc, #128]	; (47b4 <sal_aes_setup+0x11c>)
    4734:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4736:	2211      	movs	r2, #17
    4738:	0029      	movs	r1, r5
    473a:	2083      	movs	r0, #131	; 0x83
    473c:	4b1f      	ldr	r3, [pc, #124]	; (47bc <sal_aes_setup+0x124>)
    473e:	4798      	blx	r3
    4740:	e7d5      	b.n	46ee <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    4742:	4b1a      	ldr	r3, [pc, #104]	; (47ac <sal_aes_setup+0x114>)
    4744:	781b      	ldrb	r3, [r3, #0]
    4746:	2b01      	cmp	r3, #1
    4748:	d0d1      	beq.n	46ee <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    474a:	2210      	movs	r2, #16
    474c:	4b1a      	ldr	r3, [pc, #104]	; (47b8 <sal_aes_setup+0x120>)
    474e:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    4750:	4b15      	ldr	r3, [pc, #84]	; (47a8 <sal_aes_setup+0x110>)
    4752:	781b      	ldrb	r3, [r3, #0]
    4754:	2b00      	cmp	r3, #0
    4756:	d00e      	beq.n	4776 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4758:	4d17      	ldr	r5, [pc, #92]	; (47b8 <sal_aes_setup+0x120>)
    475a:	1c68      	adds	r0, r5, #1
    475c:	2210      	movs	r2, #16
    475e:	4919      	ldr	r1, [pc, #100]	; (47c4 <sal_aes_setup+0x12c>)
    4760:	4b14      	ldr	r3, [pc, #80]	; (47b4 <sal_aes_setup+0x11c>)
    4762:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4764:	2211      	movs	r2, #17
    4766:	0029      	movs	r1, r5
    4768:	2083      	movs	r0, #131	; 0x83
    476a:	4b14      	ldr	r3, [pc, #80]	; (47bc <sal_aes_setup+0x124>)
    476c:	4798      	blx	r3
			dec_initialized = true;
    476e:	4b0e      	ldr	r3, [pc, #56]	; (47a8 <sal_aes_setup+0x110>)
    4770:	2201      	movs	r2, #1
    4772:	701a      	strb	r2, [r3, #0]
    4774:	e7bb      	b.n	46ee <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    4776:	4d10      	ldr	r5, [pc, #64]	; (47b8 <sal_aes_setup+0x120>)
    4778:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    477a:	3380      	adds	r3, #128	; 0x80
    477c:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    477e:	3a0f      	subs	r2, #15
    4780:	4b0f      	ldr	r3, [pc, #60]	; (47c0 <sal_aes_setup+0x128>)
    4782:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    4784:	2100      	movs	r1, #0
    4786:	4668      	mov	r0, sp
    4788:	4b0f      	ldr	r3, [pc, #60]	; (47c8 <sal_aes_setup+0x130>)
    478a:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    478c:	2310      	movs	r3, #16
    478e:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4790:	2201      	movs	r2, #1
    4792:	0029      	movs	r1, r5
    4794:	2083      	movs	r0, #131	; 0x83
    4796:	4b09      	ldr	r3, [pc, #36]	; (47bc <sal_aes_setup+0x124>)
    4798:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    479a:	2210      	movs	r2, #16
    479c:	4909      	ldr	r1, [pc, #36]	; (47c4 <sal_aes_setup+0x12c>)
    479e:	2084      	movs	r0, #132	; 0x84
    47a0:	4b0a      	ldr	r3, [pc, #40]	; (47cc <sal_aes_setup+0x134>)
    47a2:	4798      	blx	r3
    47a4:	e7d8      	b.n	4758 <sal_aes_setup+0xc0>
    47a6:	46c0      	nop			; (mov r8, r8)
    47a8:	2000087a 	.word	0x2000087a
    47ac:	20000009 	.word	0x20000009
    47b0:	2000088c 	.word	0x2000088c
    47b4:	000054a1 	.word	0x000054a1
    47b8:	20000868 	.word	0x20000868
    47bc:	00004d95 	.word	0x00004d95
    47c0:	2000089c 	.word	0x2000089c
    47c4:	2000087c 	.word	0x2000087c
    47c8:	0000462d 	.word	0x0000462d
    47cc:	00004f01 	.word	0x00004f01

000047d0 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    47d0:	b510      	push	{r4, lr}
    47d2:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    47d4:	2210      	movs	r2, #16
    47d6:	2084      	movs	r0, #132	; 0x84
    47d8:	4b01      	ldr	r3, [pc, #4]	; (47e0 <sal_aes_read+0x10>)
    47da:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    47dc:	bd10      	pop	{r4, pc}
    47de:	46c0      	nop			; (mov r8, r8)
    47e0:	00004f01 	.word	0x00004f01

000047e4 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    47e4:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    47e6:	2201      	movs	r2, #1
    47e8:	4b03      	ldr	r3, [pc, #12]	; (47f8 <AT86RFX_ISR+0x14>)
    47ea:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    47ec:	4b03      	ldr	r3, [pc, #12]	; (47fc <AT86RFX_ISR+0x18>)
    47ee:	681b      	ldr	r3, [r3, #0]
    47f0:	2b00      	cmp	r3, #0
    47f2:	d000      	beq.n	47f6 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    47f4:	4798      	blx	r3
	}
}
    47f6:	bd10      	pop	{r4, pc}
    47f8:	40001800 	.word	0x40001800
    47fc:	200008a0 	.word	0x200008a0

00004800 <trx_spi_init>:

void trx_spi_init(void)
{
    4800:	b530      	push	{r4, r5, lr}
    4802:	b085      	sub	sp, #20
	config->address_enabled = false;
    4804:	4a34      	ldr	r2, [pc, #208]	; (48d8 <trx_spi_init+0xd8>)
    4806:	2300      	movs	r3, #0
    4808:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    480a:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    480c:	213f      	movs	r1, #63	; 0x3f
    480e:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    4810:	4c32      	ldr	r4, [pc, #200]	; (48dc <trx_spi_init+0xdc>)
    4812:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4814:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4816:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4818:	2201      	movs	r2, #1
    481a:	4669      	mov	r1, sp
    481c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    481e:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4820:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4822:	203f      	movs	r0, #63	; 0x3f
    4824:	4b2e      	ldr	r3, [pc, #184]	; (48e0 <trx_spi_init+0xe0>)
    4826:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4828:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    482a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    482c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    482e:	2900      	cmp	r1, #0
    4830:	d104      	bne.n	483c <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    4832:	0953      	lsrs	r3, r2, #5
    4834:	01db      	lsls	r3, r3, #7
    4836:	492b      	ldr	r1, [pc, #172]	; (48e4 <trx_spi_init+0xe4>)
    4838:	468c      	mov	ip, r1
    483a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    483c:	211f      	movs	r1, #31
    483e:	4011      	ands	r1, r2
    4840:	2201      	movs	r2, #1
    4842:	0010      	movs	r0, r2
    4844:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    4846:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    4848:	4c27      	ldr	r4, [pc, #156]	; (48e8 <trx_spi_init+0xe8>)
    484a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    484c:	2300      	movs	r3, #0
    484e:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4850:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    4852:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    4854:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    4856:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    4858:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    485a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    485c:	3223      	adds	r2, #35	; 0x23
    485e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4860:	0020      	movs	r0, r4
    4862:	3018      	adds	r0, #24
    4864:	3a18      	subs	r2, #24
    4866:	2100      	movs	r1, #0
    4868:	4b20      	ldr	r3, [pc, #128]	; (48ec <trx_spi_init+0xec>)
    486a:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    486c:	2380      	movs	r3, #128	; 0x80
    486e:	025b      	lsls	r3, r3, #9
    4870:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    4872:	4b1f      	ldr	r3, [pc, #124]	; (48f0 <trx_spi_init+0xf0>)
    4874:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    4876:	4b1f      	ldr	r3, [pc, #124]	; (48f4 <trx_spi_init+0xf4>)
    4878:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    487a:	2301      	movs	r3, #1
    487c:	425b      	negs	r3, r3
    487e:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    4880:	4b1d      	ldr	r3, [pc, #116]	; (48f8 <trx_spi_init+0xf8>)
    4882:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    4884:	4b1d      	ldr	r3, [pc, #116]	; (48fc <trx_spi_init+0xfc>)
    4886:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    4888:	4d1d      	ldr	r5, [pc, #116]	; (4900 <trx_spi_init+0x100>)
    488a:	0022      	movs	r2, r4
    488c:	491d      	ldr	r1, [pc, #116]	; (4904 <trx_spi_init+0x104>)
    488e:	0028      	movs	r0, r5
    4890:	4b1d      	ldr	r3, [pc, #116]	; (4908 <trx_spi_init+0x108>)
    4892:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4894:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4896:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4898:	2b00      	cmp	r3, #0
    489a:	d1fc      	bne.n	4896 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    489c:	6813      	ldr	r3, [r2, #0]
    489e:	2502      	movs	r5, #2
    48a0:	432b      	orrs	r3, r5
    48a2:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    48a4:	ac01      	add	r4, sp, #4
    48a6:	0020      	movs	r0, r4
    48a8:	4b18      	ldr	r3, [pc, #96]	; (490c <trx_spi_init+0x10c>)
    48aa:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    48ac:	2320      	movs	r3, #32
    48ae:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    48b0:	2380      	movs	r3, #128	; 0x80
    48b2:	039b      	lsls	r3, r3, #14
    48b4:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    48b6:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    48b8:	2301      	movs	r3, #1
    48ba:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    48bc:	2200      	movs	r2, #0
    48be:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    48c0:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    48c2:	0021      	movs	r1, r4
    48c4:	2000      	movs	r0, #0
    48c6:	4b12      	ldr	r3, [pc, #72]	; (4910 <trx_spi_init+0x110>)
    48c8:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    48ca:	2200      	movs	r2, #0
    48cc:	2100      	movs	r1, #0
    48ce:	4811      	ldr	r0, [pc, #68]	; (4914 <trx_spi_init+0x114>)
    48d0:	4b11      	ldr	r3, [pc, #68]	; (4918 <trx_spi_init+0x118>)
    48d2:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    48d4:	b005      	add	sp, #20
    48d6:	bd30      	pop	{r4, r5, pc}
    48d8:	20002360 	.word	0x20002360
    48dc:	20002364 	.word	0x20002364
    48e0:	0000113d 	.word	0x0000113d
    48e4:	41004400 	.word	0x41004400
    48e8:	20002368 	.word	0x20002368
    48ec:	000054b3 	.word	0x000054b3
    48f0:	004c4b40 	.word	0x004c4b40
    48f4:	00530005 	.word	0x00530005
    48f8:	003e0005 	.word	0x003e0005
    48fc:	00520005 	.word	0x00520005
    4900:	200023a0 	.word	0x200023a0
    4904:	42001800 	.word	0x42001800
    4908:	00001625 	.word	0x00001625
    490c:	000010b1 	.word	0x000010b1
    4910:	000010c5 	.word	0x000010c5
    4914:	000047e5 	.word	0x000047e5
    4918:	00000f6d 	.word	0x00000f6d

0000491c <PhyReset>:

void PhyReset(void)
{
    491c:	b570      	push	{r4, r5, r6, lr}
    491e:	4c08      	ldr	r4, [pc, #32]	; (4940 <PhyReset+0x24>)
    4920:	2580      	movs	r5, #128	; 0x80
    4922:	022d      	lsls	r5, r5, #8
    4924:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    4926:	2280      	movs	r2, #128	; 0x80
    4928:	0352      	lsls	r2, r2, #13
    492a:	4b06      	ldr	r3, [pc, #24]	; (4944 <PhyReset+0x28>)
    492c:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    492e:	20a5      	movs	r0, #165	; 0xa5
    4930:	0040      	lsls	r0, r0, #1
    4932:	4e05      	ldr	r6, [pc, #20]	; (4948 <PhyReset+0x2c>)
    4934:	47b0      	blx	r6
    4936:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4938:	200a      	movs	r0, #10
    493a:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    493c:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    493e:	bd70      	pop	{r4, r5, r6, pc}
    4940:	41004480 	.word	0x41004480
    4944:	41004400 	.word	0x41004400
    4948:	00000dfd 	.word	0x00000dfd

0000494c <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    494c:	b570      	push	{r4, r5, r6, lr}
    494e:	b082      	sub	sp, #8
    4950:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4952:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4956:	425a      	negs	r2, r3
    4958:	4153      	adcs	r3, r2
    495a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    495c:	b672      	cpsid	i
    495e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4962:	2200      	movs	r2, #0
    4964:	4b33      	ldr	r3, [pc, #204]	; (4a34 <trx_reg_read+0xe8>)
    4966:	701a      	strb	r2, [r3, #0]
	return flags;
    4968:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    496a:	4e33      	ldr	r6, [pc, #204]	; (4a38 <trx_reg_read+0xec>)
    496c:	3201      	adds	r2, #1
    496e:	4933      	ldr	r1, [pc, #204]	; (4a3c <trx_reg_read+0xf0>)
    4970:	0030      	movs	r0, r6
    4972:	4b33      	ldr	r3, [pc, #204]	; (4a40 <trx_reg_read+0xf4>)
    4974:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4976:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4978:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    497a:	7e1a      	ldrb	r2, [r3, #24]
    497c:	420a      	tst	r2, r1
    497e:	d0fc      	beq.n	497a <trx_reg_read+0x2e>
    4980:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4982:	07d2      	lsls	r2, r2, #31
    4984:	d502      	bpl.n	498c <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4986:	2280      	movs	r2, #128	; 0x80
    4988:	4315      	orrs	r5, r2
    498a:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    498c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    498e:	7e1a      	ldrb	r2, [r3, #24]
    4990:	420a      	tst	r2, r1
    4992:	d0fc      	beq.n	498e <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4994:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4996:	7e1a      	ldrb	r2, [r3, #24]
    4998:	420a      	tst	r2, r1
    499a:	d0fc      	beq.n	4996 <trx_reg_read+0x4a>
    499c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    499e:	0752      	lsls	r2, r2, #29
    49a0:	d50c      	bpl.n	49bc <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49a2:	8b5a      	ldrh	r2, [r3, #26]
    49a4:	0752      	lsls	r2, r2, #29
    49a6:	d501      	bpl.n	49ac <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49a8:	2204      	movs	r2, #4
    49aa:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49ac:	4a22      	ldr	r2, [pc, #136]	; (4a38 <trx_reg_read+0xec>)
    49ae:	7992      	ldrb	r2, [r2, #6]
    49b0:	2a01      	cmp	r2, #1
    49b2:	d034      	beq.n	4a1e <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49b6:	b2d2      	uxtb	r2, r2
    49b8:	4922      	ldr	r1, [pc, #136]	; (4a44 <trx_reg_read+0xf8>)
    49ba:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    49bc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49be:	7e1a      	ldrb	r2, [r3, #24]
    49c0:	420a      	tst	r2, r1
    49c2:	d0fc      	beq.n	49be <trx_reg_read+0x72>
    49c4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    49c6:	07d2      	lsls	r2, r2, #31
    49c8:	d501      	bpl.n	49ce <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49ca:	2200      	movs	r2, #0
    49cc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    49ce:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49d0:	7e1a      	ldrb	r2, [r3, #24]
    49d2:	420a      	tst	r2, r1
    49d4:	d0fc      	beq.n	49d0 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    49d6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49d8:	7e1a      	ldrb	r2, [r3, #24]
    49da:	420a      	tst	r2, r1
    49dc:	d0fc      	beq.n	49d8 <trx_reg_read+0x8c>
    49de:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    49e0:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    49e2:	0752      	lsls	r2, r2, #29
    49e4:	d50a      	bpl.n	49fc <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49e6:	8b5a      	ldrh	r2, [r3, #26]
    49e8:	0752      	lsls	r2, r2, #29
    49ea:	d501      	bpl.n	49f0 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49ec:	2204      	movs	r2, #4
    49ee:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49f0:	4a11      	ldr	r2, [pc, #68]	; (4a38 <trx_reg_read+0xec>)
    49f2:	7992      	ldrb	r2, [r2, #6]
    49f4:	2a01      	cmp	r2, #1
    49f6:	d018      	beq.n	4a2a <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49f8:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    49fa:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    49fc:	2200      	movs	r2, #0
    49fe:	490f      	ldr	r1, [pc, #60]	; (4a3c <trx_reg_read+0xf0>)
    4a00:	480d      	ldr	r0, [pc, #52]	; (4a38 <trx_reg_read+0xec>)
    4a02:	4b0f      	ldr	r3, [pc, #60]	; (4a40 <trx_reg_read+0xf4>)
    4a04:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4a06:	23ff      	movs	r3, #255	; 0xff
    4a08:	4223      	tst	r3, r4
    4a0a:	d005      	beq.n	4a18 <trx_reg_read+0xcc>
		cpu_irq_enable();
    4a0c:	2201      	movs	r2, #1
    4a0e:	4b09      	ldr	r3, [pc, #36]	; (4a34 <trx_reg_read+0xe8>)
    4a10:	701a      	strb	r2, [r3, #0]
    4a12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4a16:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4a18:	b2e8      	uxtb	r0, r5
}
    4a1a:	b002      	add	sp, #8
    4a1c:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a20:	05d2      	lsls	r2, r2, #23
    4a22:	0dd2      	lsrs	r2, r2, #23
    4a24:	4907      	ldr	r1, [pc, #28]	; (4a44 <trx_reg_read+0xf8>)
    4a26:	800a      	strh	r2, [r1, #0]
    4a28:	e7c8      	b.n	49bc <trx_reg_read+0x70>
    4a2a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4a2c:	05ed      	lsls	r5, r5, #23
    4a2e:	0ded      	lsrs	r5, r5, #23
    4a30:	e7e4      	b.n	49fc <trx_reg_read+0xb0>
    4a32:	46c0      	nop			; (mov r8, r8)
    4a34:	20000008 	.word	0x20000008
    4a38:	200023a0 	.word	0x200023a0
    4a3c:	20002364 	.word	0x20002364
    4a40:	000018e9 	.word	0x000018e9
    4a44:	2000235c 	.word	0x2000235c

00004a48 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    4a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a4a:	b083      	sub	sp, #12
    4a4c:	0006      	movs	r6, r0
    4a4e:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4a50:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4a54:	425a      	negs	r2, r3
    4a56:	4153      	adcs	r3, r2
    4a58:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4a5a:	b672      	cpsid	i
    4a5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4a60:	2200      	movs	r2, #0
    4a62:	4b34      	ldr	r3, [pc, #208]	; (4b34 <trx_reg_write+0xec>)
    4a64:	701a      	strb	r2, [r3, #0]
	return flags;
    4a66:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4a68:	4f33      	ldr	r7, [pc, #204]	; (4b38 <trx_reg_write+0xf0>)
    4a6a:	3201      	adds	r2, #1
    4a6c:	4933      	ldr	r1, [pc, #204]	; (4b3c <trx_reg_write+0xf4>)
    4a6e:	0038      	movs	r0, r7
    4a70:	4b33      	ldr	r3, [pc, #204]	; (4b40 <trx_reg_write+0xf8>)
    4a72:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4a74:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4a76:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a78:	7e1a      	ldrb	r2, [r3, #24]
    4a7a:	420a      	tst	r2, r1
    4a7c:	d0fc      	beq.n	4a78 <trx_reg_write+0x30>
    4a7e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a80:	07d2      	lsls	r2, r2, #31
    4a82:	d502      	bpl.n	4a8a <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a84:	22c0      	movs	r2, #192	; 0xc0
    4a86:	4316      	orrs	r6, r2
    4a88:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4a8a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a8c:	7e1a      	ldrb	r2, [r3, #24]
    4a8e:	420a      	tst	r2, r1
    4a90:	d0fc      	beq.n	4a8c <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a92:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a94:	7e1a      	ldrb	r2, [r3, #24]
    4a96:	420a      	tst	r2, r1
    4a98:	d0fc      	beq.n	4a94 <trx_reg_write+0x4c>
    4a9a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a9c:	0752      	lsls	r2, r2, #29
    4a9e:	d50c      	bpl.n	4aba <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4aa0:	8b5a      	ldrh	r2, [r3, #26]
    4aa2:	0752      	lsls	r2, r2, #29
    4aa4:	d501      	bpl.n	4aaa <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4aa6:	2204      	movs	r2, #4
    4aa8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4aaa:	4a23      	ldr	r2, [pc, #140]	; (4b38 <trx_reg_write+0xf0>)
    4aac:	7992      	ldrb	r2, [r2, #6]
    4aae:	2a01      	cmp	r2, #1
    4ab0:	d033      	beq.n	4b1a <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ab2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ab4:	b2d2      	uxtb	r2, r2
    4ab6:	4923      	ldr	r1, [pc, #140]	; (4b44 <trx_reg_write+0xfc>)
    4ab8:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    4aba:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4abc:	7e1a      	ldrb	r2, [r3, #24]
    4abe:	420a      	tst	r2, r1
    4ac0:	d0fc      	beq.n	4abc <trx_reg_write+0x74>
    4ac2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ac4:	07d2      	lsls	r2, r2, #31
    4ac6:	d500      	bpl.n	4aca <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ac8:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4aca:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4acc:	7e1a      	ldrb	r2, [r3, #24]
    4ace:	420a      	tst	r2, r1
    4ad0:	d0fc      	beq.n	4acc <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ad2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ad4:	7e1a      	ldrb	r2, [r3, #24]
    4ad6:	420a      	tst	r2, r1
    4ad8:	d0fc      	beq.n	4ad4 <trx_reg_write+0x8c>
    4ada:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4adc:	0752      	lsls	r2, r2, #29
    4ade:	d50c      	bpl.n	4afa <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ae0:	8b5a      	ldrh	r2, [r3, #26]
    4ae2:	0752      	lsls	r2, r2, #29
    4ae4:	d501      	bpl.n	4aea <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ae6:	2204      	movs	r2, #4
    4ae8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4aea:	4a13      	ldr	r2, [pc, #76]	; (4b38 <trx_reg_write+0xf0>)
    4aec:	7992      	ldrb	r2, [r2, #6]
    4aee:	2a01      	cmp	r2, #1
    4af0:	d019      	beq.n	4b26 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4af4:	b2db      	uxtb	r3, r3
    4af6:	4a13      	ldr	r2, [pc, #76]	; (4b44 <trx_reg_write+0xfc>)
    4af8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4afa:	2200      	movs	r2, #0
    4afc:	490f      	ldr	r1, [pc, #60]	; (4b3c <trx_reg_write+0xf4>)
    4afe:	480e      	ldr	r0, [pc, #56]	; (4b38 <trx_reg_write+0xf0>)
    4b00:	4b0f      	ldr	r3, [pc, #60]	; (4b40 <trx_reg_write+0xf8>)
    4b02:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4b04:	23ff      	movs	r3, #255	; 0xff
    4b06:	422b      	tst	r3, r5
    4b08:	d005      	beq.n	4b16 <trx_reg_write+0xce>
		cpu_irq_enable();
    4b0a:	2201      	movs	r2, #1
    4b0c:	4b09      	ldr	r3, [pc, #36]	; (4b34 <trx_reg_write+0xec>)
    4b0e:	701a      	strb	r2, [r3, #0]
    4b10:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4b14:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4b16:	b003      	add	sp, #12
    4b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4b1c:	05d2      	lsls	r2, r2, #23
    4b1e:	0dd2      	lsrs	r2, r2, #23
    4b20:	4908      	ldr	r1, [pc, #32]	; (4b44 <trx_reg_write+0xfc>)
    4b22:	800a      	strh	r2, [r1, #0]
    4b24:	e7c9      	b.n	4aba <trx_reg_write+0x72>
    4b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b28:	05db      	lsls	r3, r3, #23
    4b2a:	0ddb      	lsrs	r3, r3, #23
    4b2c:	4a05      	ldr	r2, [pc, #20]	; (4b44 <trx_reg_write+0xfc>)
    4b2e:	8013      	strh	r3, [r2, #0]
    4b30:	e7e3      	b.n	4afa <trx_reg_write+0xb2>
    4b32:	46c0      	nop			; (mov r8, r8)
    4b34:	20000008 	.word	0x20000008
    4b38:	200023a0 	.word	0x200023a0
    4b3c:	20002364 	.word	0x20002364
    4b40:	000018e9 	.word	0x000018e9
    4b44:	2000235c 	.word	0x2000235c

00004b48 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b4a:	46d6      	mov	lr, sl
    4b4c:	464f      	mov	r7, r9
    4b4e:	4646      	mov	r6, r8
    4b50:	b5c0      	push	{r6, r7, lr}
    4b52:	b082      	sub	sp, #8
    4b54:	0005      	movs	r5, r0
    4b56:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b58:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4b5c:	425a      	negs	r2, r3
    4b5e:	4153      	adcs	r3, r2
    4b60:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4b62:	b672      	cpsid	i
    4b64:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4b68:	2200      	movs	r2, #0
    4b6a:	4b3e      	ldr	r3, [pc, #248]	; (4c64 <trx_frame_read+0x11c>)
    4b6c:	701a      	strb	r2, [r3, #0]
	return flags;
    4b6e:	9b01      	ldr	r3, [sp, #4]
    4b70:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4b72:	4f3d      	ldr	r7, [pc, #244]	; (4c68 <trx_frame_read+0x120>)
    4b74:	3201      	adds	r2, #1
    4b76:	493d      	ldr	r1, [pc, #244]	; (4c6c <trx_frame_read+0x124>)
    4b78:	0038      	movs	r0, r7
    4b7a:	4b3d      	ldr	r3, [pc, #244]	; (4c70 <trx_frame_read+0x128>)
    4b7c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b7e:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4b80:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b82:	7e1a      	ldrb	r2, [r3, #24]
    4b84:	420a      	tst	r2, r1
    4b86:	d0fc      	beq.n	4b82 <trx_frame_read+0x3a>
    4b88:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4b8a:	07d2      	lsls	r2, r2, #31
    4b8c:	d501      	bpl.n	4b92 <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b8e:	2220      	movs	r2, #32
    4b90:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4b92:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b94:	7e1a      	ldrb	r2, [r3, #24]
    4b96:	420a      	tst	r2, r1
    4b98:	d0fc      	beq.n	4b94 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b9a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b9c:	7e1a      	ldrb	r2, [r3, #24]
    4b9e:	420a      	tst	r2, r1
    4ba0:	d0fc      	beq.n	4b9c <trx_frame_read+0x54>
    4ba2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4ba4:	0752      	lsls	r2, r2, #29
    4ba6:	d50c      	bpl.n	4bc2 <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ba8:	8b5a      	ldrh	r2, [r3, #26]
    4baa:	0752      	lsls	r2, r2, #29
    4bac:	d501      	bpl.n	4bb2 <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bae:	2204      	movs	r2, #4
    4bb0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bb2:	4a2d      	ldr	r2, [pc, #180]	; (4c68 <trx_frame_read+0x120>)
    4bb4:	7992      	ldrb	r2, [r2, #6]
    4bb6:	2a01      	cmp	r2, #1
    4bb8:	d013      	beq.n	4be2 <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4bbc:	b2db      	uxtb	r3, r3
    4bbe:	4a2d      	ldr	r2, [pc, #180]	; (4c74 <trx_frame_read+0x12c>)
    4bc0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4bc2:	1e63      	subs	r3, r4, #1
    4bc4:	b2db      	uxtb	r3, r3
    4bc6:	2c00      	cmp	r4, #0
    4bc8:	d036      	beq.n	4c38 <trx_frame_read+0xf0>
    4bca:	3301      	adds	r3, #1
    4bcc:	469c      	mov	ip, r3
    4bce:	44ac      	add	ip, r5
    4bd0:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    4bd2:	4e25      	ldr	r6, [pc, #148]	; (4c68 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4bd4:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bd6:	2300      	movs	r3, #0
    4bd8:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4bda:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4bdc:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bde:	46b1      	mov	r9, r6
    4be0:	e00f      	b.n	4c02 <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4be4:	05db      	lsls	r3, r3, #23
    4be6:	0ddb      	lsrs	r3, r3, #23
    4be8:	4a22      	ldr	r2, [pc, #136]	; (4c74 <trx_frame_read+0x12c>)
    4bea:	8013      	strh	r3, [r2, #0]
    4bec:	e7e9      	b.n	4bc2 <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bee:	464a      	mov	r2, r9
    4bf0:	7992      	ldrb	r2, [r2, #6]
    4bf2:	2a01      	cmp	r2, #1
    4bf4:	d01c      	beq.n	4c30 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bf6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4bf8:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4bfa:	702f      	strb	r7, [r5, #0]
		data++;
    4bfc:	3501      	adds	r5, #1
	while (length--) {
    4bfe:	4565      	cmp	r5, ip
    4c00:	d01a      	beq.n	4c38 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c02:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c04:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4c06:	4202      	tst	r2, r0
    4c08:	d0fc      	beq.n	4c04 <trx_frame_read+0xbc>
    4c0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c0c:	4202      	tst	r2, r0
    4c0e:	d001      	beq.n	4c14 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c10:	4652      	mov	r2, sl
    4c12:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c14:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4c16:	4222      	tst	r2, r4
    4c18:	d0fc      	beq.n	4c14 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c1a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4c1c:	420a      	tst	r2, r1
    4c1e:	d0fc      	beq.n	4c1a <trx_frame_read+0xd2>
    4c20:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4c22:	420a      	tst	r2, r1
    4c24:	d0e9      	beq.n	4bfa <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c26:	8b5a      	ldrh	r2, [r3, #26]
    4c28:	420a      	tst	r2, r1
    4c2a:	d0e0      	beq.n	4bee <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c2c:	8359      	strh	r1, [r3, #26]
    4c2e:	e7de      	b.n	4bee <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c30:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4c32:	05ff      	lsls	r7, r7, #23
    4c34:	0dff      	lsrs	r7, r7, #23
    4c36:	e7e0      	b.n	4bfa <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4c38:	2200      	movs	r2, #0
    4c3a:	490c      	ldr	r1, [pc, #48]	; (4c6c <trx_frame_read+0x124>)
    4c3c:	480a      	ldr	r0, [pc, #40]	; (4c68 <trx_frame_read+0x120>)
    4c3e:	4b0c      	ldr	r3, [pc, #48]	; (4c70 <trx_frame_read+0x128>)
    4c40:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4c42:	23ff      	movs	r3, #255	; 0xff
    4c44:	4642      	mov	r2, r8
    4c46:	4213      	tst	r3, r2
    4c48:	d005      	beq.n	4c56 <trx_frame_read+0x10e>
		cpu_irq_enable();
    4c4a:	2201      	movs	r2, #1
    4c4c:	4b05      	ldr	r3, [pc, #20]	; (4c64 <trx_frame_read+0x11c>)
    4c4e:	701a      	strb	r2, [r3, #0]
    4c50:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4c54:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4c56:	b002      	add	sp, #8
    4c58:	bc1c      	pop	{r2, r3, r4}
    4c5a:	4690      	mov	r8, r2
    4c5c:	4699      	mov	r9, r3
    4c5e:	46a2      	mov	sl, r4
    4c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c62:	46c0      	nop			; (mov r8, r8)
    4c64:	20000008 	.word	0x20000008
    4c68:	200023a0 	.word	0x200023a0
    4c6c:	20002364 	.word	0x20002364
    4c70:	000018e9 	.word	0x000018e9
    4c74:	2000235c 	.word	0x2000235c

00004c78 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c7a:	46c6      	mov	lr, r8
    4c7c:	b500      	push	{lr}
    4c7e:	b082      	sub	sp, #8
    4c80:	0004      	movs	r4, r0
    4c82:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4c84:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4c88:	425a      	negs	r2, r3
    4c8a:	4153      	adcs	r3, r2
    4c8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4c8e:	b672      	cpsid	i
    4c90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4c94:	2200      	movs	r2, #0
    4c96:	4b3a      	ldr	r3, [pc, #232]	; (4d80 <trx_frame_write+0x108>)
    4c98:	701a      	strb	r2, [r3, #0]
	return flags;
    4c9a:	9b01      	ldr	r3, [sp, #4]
    4c9c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4c9e:	4f39      	ldr	r7, [pc, #228]	; (4d84 <trx_frame_write+0x10c>)
    4ca0:	3201      	adds	r2, #1
    4ca2:	4939      	ldr	r1, [pc, #228]	; (4d88 <trx_frame_write+0x110>)
    4ca4:	0038      	movs	r0, r7
    4ca6:	4b39      	ldr	r3, [pc, #228]	; (4d8c <trx_frame_write+0x114>)
    4ca8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4caa:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4cac:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cae:	7e1a      	ldrb	r2, [r3, #24]
    4cb0:	420a      	tst	r2, r1
    4cb2:	d0fc      	beq.n	4cae <trx_frame_write+0x36>
    4cb4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4cb6:	07d2      	lsls	r2, r2, #31
    4cb8:	d501      	bpl.n	4cbe <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cba:	2260      	movs	r2, #96	; 0x60
    4cbc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4cbe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cc0:	7e1a      	ldrb	r2, [r3, #24]
    4cc2:	420a      	tst	r2, r1
    4cc4:	d0fc      	beq.n	4cc0 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4cc6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4cc8:	7e1a      	ldrb	r2, [r3, #24]
    4cca:	420a      	tst	r2, r1
    4ccc:	d0fc      	beq.n	4cc8 <trx_frame_write+0x50>
    4cce:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4cd0:	0752      	lsls	r2, r2, #29
    4cd2:	d50c      	bpl.n	4cee <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cd4:	8b5a      	ldrh	r2, [r3, #26]
    4cd6:	0752      	lsls	r2, r2, #29
    4cd8:	d501      	bpl.n	4cde <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4cda:	2204      	movs	r2, #4
    4cdc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cde:	4a29      	ldr	r2, [pc, #164]	; (4d84 <trx_frame_write+0x10c>)
    4ce0:	7992      	ldrb	r2, [r2, #6]
    4ce2:	2a01      	cmp	r2, #1
    4ce4:	d00b      	beq.n	4cfe <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ce6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ce8:	b2d2      	uxtb	r2, r2
    4cea:	4929      	ldr	r1, [pc, #164]	; (4d90 <trx_frame_write+0x118>)
    4cec:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4cee:	4a25      	ldr	r2, [pc, #148]	; (4d84 <trx_frame_write+0x10c>)
    4cf0:	7992      	ldrb	r2, [r2, #6]
    4cf2:	4694      	mov	ip, r2
    4cf4:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4cf6:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4cf8:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4cfa:	2404      	movs	r4, #4
    4cfc:	e00d      	b.n	4d1a <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d00:	05d2      	lsls	r2, r2, #23
    4d02:	0dd2      	lsrs	r2, r2, #23
    4d04:	4922      	ldr	r1, [pc, #136]	; (4d90 <trx_frame_write+0x118>)
    4d06:	800a      	strh	r2, [r1, #0]
    4d08:	e7f1      	b.n	4cee <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d0a:	4662      	mov	r2, ip
    4d0c:	2a01      	cmp	r2, #1
    4d0e:	d01e      	beq.n	4d4e <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d12:	b2d2      	uxtb	r2, r2
    4d14:	4e1e      	ldr	r6, [pc, #120]	; (4d90 <trx_frame_write+0x118>)
    4d16:	8032      	strh	r2, [r6, #0]
    4d18:	3101      	adds	r1, #1
	while (length--) {
    4d1a:	3d01      	subs	r5, #1
    4d1c:	b2ed      	uxtb	r5, r5
    4d1e:	2dff      	cmp	r5, #255	; 0xff
    4d20:	d01b      	beq.n	4d5a <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d22:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4d24:	423a      	tst	r2, r7
    4d26:	d0fc      	beq.n	4d22 <trx_frame_write+0xaa>
    4d28:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d2a:	423a      	tst	r2, r7
    4d2c:	d001      	beq.n	4d32 <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d2e:	780a      	ldrb	r2, [r1, #0]
    4d30:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d32:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4d34:	4202      	tst	r2, r0
    4d36:	d0fc      	beq.n	4d32 <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d38:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4d3a:	4222      	tst	r2, r4
    4d3c:	d0fc      	beq.n	4d38 <trx_frame_write+0xc0>
    4d3e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d40:	4222      	tst	r2, r4
    4d42:	d0e9      	beq.n	4d18 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d44:	8b5a      	ldrh	r2, [r3, #26]
    4d46:	4222      	tst	r2, r4
    4d48:	d0df      	beq.n	4d0a <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d4a:	835c      	strh	r4, [r3, #26]
    4d4c:	e7dd      	b.n	4d0a <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d50:	05d2      	lsls	r2, r2, #23
    4d52:	0dd2      	lsrs	r2, r2, #23
    4d54:	4e0e      	ldr	r6, [pc, #56]	; (4d90 <trx_frame_write+0x118>)
    4d56:	8032      	strh	r2, [r6, #0]
    4d58:	e7de      	b.n	4d18 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4d5a:	2200      	movs	r2, #0
    4d5c:	490a      	ldr	r1, [pc, #40]	; (4d88 <trx_frame_write+0x110>)
    4d5e:	4809      	ldr	r0, [pc, #36]	; (4d84 <trx_frame_write+0x10c>)
    4d60:	4b0a      	ldr	r3, [pc, #40]	; (4d8c <trx_frame_write+0x114>)
    4d62:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4d64:	23ff      	movs	r3, #255	; 0xff
    4d66:	4642      	mov	r2, r8
    4d68:	4213      	tst	r3, r2
    4d6a:	d005      	beq.n	4d78 <trx_frame_write+0x100>
		cpu_irq_enable();
    4d6c:	2201      	movs	r2, #1
    4d6e:	4b04      	ldr	r3, [pc, #16]	; (4d80 <trx_frame_write+0x108>)
    4d70:	701a      	strb	r2, [r3, #0]
    4d72:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4d76:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4d78:	b002      	add	sp, #8
    4d7a:	bc04      	pop	{r2}
    4d7c:	4690      	mov	r8, r2
    4d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d80:	20000008 	.word	0x20000008
    4d84:	200023a0 	.word	0x200023a0
    4d88:	20002364 	.word	0x20002364
    4d8c:	000018e9 	.word	0x000018e9
    4d90:	2000235c 	.word	0x2000235c

00004d94 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4d94:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d96:	46c6      	mov	lr, r8
    4d98:	b500      	push	{lr}
    4d9a:	b082      	sub	sp, #8
    4d9c:	0006      	movs	r6, r0
    4d9e:	000d      	movs	r5, r1
    4da0:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4da2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4da6:	425a      	negs	r2, r3
    4da8:	4153      	adcs	r3, r2
    4daa:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4dac:	b672      	cpsid	i
    4dae:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4db2:	2200      	movs	r2, #0
    4db4:	4b4d      	ldr	r3, [pc, #308]	; (4eec <trx_sram_write+0x158>)
    4db6:	701a      	strb	r2, [r3, #0]
	return flags;
    4db8:	9b01      	ldr	r3, [sp, #4]
    4dba:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4dbc:	4f4c      	ldr	r7, [pc, #304]	; (4ef0 <trx_sram_write+0x15c>)
    4dbe:	3201      	adds	r2, #1
    4dc0:	494c      	ldr	r1, [pc, #304]	; (4ef4 <trx_sram_write+0x160>)
    4dc2:	0038      	movs	r0, r7
    4dc4:	4b4c      	ldr	r3, [pc, #304]	; (4ef8 <trx_sram_write+0x164>)
    4dc6:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4dc8:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4dca:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4dcc:	7e1a      	ldrb	r2, [r3, #24]
    4dce:	420a      	tst	r2, r1
    4dd0:	d0fc      	beq.n	4dcc <trx_sram_write+0x38>
    4dd2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4dd4:	07d2      	lsls	r2, r2, #31
    4dd6:	d501      	bpl.n	4ddc <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4dd8:	2240      	movs	r2, #64	; 0x40
    4dda:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4ddc:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4dde:	7e1a      	ldrb	r2, [r3, #24]
    4de0:	420a      	tst	r2, r1
    4de2:	d0fc      	beq.n	4dde <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4de4:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4de6:	7e1a      	ldrb	r2, [r3, #24]
    4de8:	420a      	tst	r2, r1
    4dea:	d0fc      	beq.n	4de6 <trx_sram_write+0x52>
    4dec:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4dee:	0752      	lsls	r2, r2, #29
    4df0:	d50c      	bpl.n	4e0c <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4df2:	8b5a      	ldrh	r2, [r3, #26]
    4df4:	0752      	lsls	r2, r2, #29
    4df6:	d501      	bpl.n	4dfc <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4df8:	2204      	movs	r2, #4
    4dfa:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dfc:	4a3c      	ldr	r2, [pc, #240]	; (4ef0 <trx_sram_write+0x15c>)
    4dfe:	7992      	ldrb	r2, [r2, #6]
    4e00:	2a01      	cmp	r2, #1
    4e02:	d02b      	beq.n	4e5c <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e06:	b2d2      	uxtb	r2, r2
    4e08:	493c      	ldr	r1, [pc, #240]	; (4efc <trx_sram_write+0x168>)
    4e0a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4e0c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e0e:	7e1a      	ldrb	r2, [r3, #24]
    4e10:	420a      	tst	r2, r1
    4e12:	d0fc      	beq.n	4e0e <trx_sram_write+0x7a>
    4e14:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e16:	07d2      	lsls	r2, r2, #31
    4e18:	d500      	bpl.n	4e1c <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e1a:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4e1c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e1e:	7e1a      	ldrb	r2, [r3, #24]
    4e20:	420a      	tst	r2, r1
    4e22:	d0fc      	beq.n	4e1e <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e24:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e26:	7e1a      	ldrb	r2, [r3, #24]
    4e28:	420a      	tst	r2, r1
    4e2a:	d0fc      	beq.n	4e26 <trx_sram_write+0x92>
    4e2c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e2e:	0752      	lsls	r2, r2, #29
    4e30:	d50c      	bpl.n	4e4c <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e32:	8b5a      	ldrh	r2, [r3, #26]
    4e34:	0752      	lsls	r2, r2, #29
    4e36:	d501      	bpl.n	4e3c <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e38:	2204      	movs	r2, #4
    4e3a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e3c:	4a2c      	ldr	r2, [pc, #176]	; (4ef0 <trx_sram_write+0x15c>)
    4e3e:	7992      	ldrb	r2, [r2, #6]
    4e40:	2a01      	cmp	r2, #1
    4e42:	d011      	beq.n	4e68 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e46:	b2d2      	uxtb	r2, r2
    4e48:	492c      	ldr	r1, [pc, #176]	; (4efc <trx_sram_write+0x168>)
    4e4a:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e4c:	4a28      	ldr	r2, [pc, #160]	; (4ef0 <trx_sram_write+0x15c>)
    4e4e:	7992      	ldrb	r2, [r2, #6]
    4e50:	4694      	mov	ip, r2
    4e52:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4e54:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4e56:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4e58:	2104      	movs	r1, #4
    4e5a:	e013      	b.n	4e84 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e5e:	05d2      	lsls	r2, r2, #23
    4e60:	0dd2      	lsrs	r2, r2, #23
    4e62:	4926      	ldr	r1, [pc, #152]	; (4efc <trx_sram_write+0x168>)
    4e64:	800a      	strh	r2, [r1, #0]
    4e66:	e7d1      	b.n	4e0c <trx_sram_write+0x78>
    4e68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e6a:	05d2      	lsls	r2, r2, #23
    4e6c:	0dd2      	lsrs	r2, r2, #23
    4e6e:	4923      	ldr	r1, [pc, #140]	; (4efc <trx_sram_write+0x168>)
    4e70:	800a      	strh	r2, [r1, #0]
    4e72:	e7eb      	b.n	4e4c <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e74:	4662      	mov	r2, ip
    4e76:	2a01      	cmp	r2, #1
    4e78:	d01e      	beq.n	4eb8 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e7c:	b2d2      	uxtb	r2, r2
    4e7e:	4f1f      	ldr	r7, [pc, #124]	; (4efc <trx_sram_write+0x168>)
    4e80:	803a      	strh	r2, [r7, #0]
    4e82:	3001      	adds	r0, #1
	while (length--) {
    4e84:	3c01      	subs	r4, #1
    4e86:	b2e4      	uxtb	r4, r4
    4e88:	2cff      	cmp	r4, #255	; 0xff
    4e8a:	d01b      	beq.n	4ec4 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e8c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4e8e:	4232      	tst	r2, r6
    4e90:	d0fc      	beq.n	4e8c <trx_sram_write+0xf8>
    4e92:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e94:	4232      	tst	r2, r6
    4e96:	d001      	beq.n	4e9c <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e98:	7802      	ldrb	r2, [r0, #0]
    4e9a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e9c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4e9e:	422a      	tst	r2, r5
    4ea0:	d0fc      	beq.n	4e9c <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ea2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4ea4:	420a      	tst	r2, r1
    4ea6:	d0fc      	beq.n	4ea2 <trx_sram_write+0x10e>
    4ea8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4eaa:	420a      	tst	r2, r1
    4eac:	d0e9      	beq.n	4e82 <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4eae:	8b5a      	ldrh	r2, [r3, #26]
    4eb0:	420a      	tst	r2, r1
    4eb2:	d0df      	beq.n	4e74 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4eb4:	8359      	strh	r1, [r3, #26]
    4eb6:	e7dd      	b.n	4e74 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4eba:	05d2      	lsls	r2, r2, #23
    4ebc:	0dd2      	lsrs	r2, r2, #23
    4ebe:	4f0f      	ldr	r7, [pc, #60]	; (4efc <trx_sram_write+0x168>)
    4ec0:	803a      	strh	r2, [r7, #0]
    4ec2:	e7de      	b.n	4e82 <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4ec4:	2200      	movs	r2, #0
    4ec6:	490b      	ldr	r1, [pc, #44]	; (4ef4 <trx_sram_write+0x160>)
    4ec8:	4809      	ldr	r0, [pc, #36]	; (4ef0 <trx_sram_write+0x15c>)
    4eca:	4b0b      	ldr	r3, [pc, #44]	; (4ef8 <trx_sram_write+0x164>)
    4ecc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4ece:	23ff      	movs	r3, #255	; 0xff
    4ed0:	4642      	mov	r2, r8
    4ed2:	4213      	tst	r3, r2
    4ed4:	d005      	beq.n	4ee2 <trx_sram_write+0x14e>
		cpu_irq_enable();
    4ed6:	2201      	movs	r2, #1
    4ed8:	4b04      	ldr	r3, [pc, #16]	; (4eec <trx_sram_write+0x158>)
    4eda:	701a      	strb	r2, [r3, #0]
    4edc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4ee0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4ee2:	b002      	add	sp, #8
    4ee4:	bc04      	pop	{r2}
    4ee6:	4690      	mov	r8, r2
    4ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4eea:	46c0      	nop			; (mov r8, r8)
    4eec:	20000008 	.word	0x20000008
    4ef0:	200023a0 	.word	0x200023a0
    4ef4:	20002364 	.word	0x20002364
    4ef8:	000018e9 	.word	0x000018e9
    4efc:	2000235c 	.word	0x2000235c

00004f00 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4f00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f02:	46d6      	mov	lr, sl
    4f04:	464f      	mov	r7, r9
    4f06:	4646      	mov	r6, r8
    4f08:	b5c0      	push	{r6, r7, lr}
    4f0a:	b082      	sub	sp, #8
    4f0c:	0004      	movs	r4, r0
    4f0e:	000d      	movs	r5, r1
    4f10:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4f12:	2001      	movs	r0, #1
    4f14:	4b56      	ldr	r3, [pc, #344]	; (5070 <trx_sram_read+0x170>)
    4f16:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4f18:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4f1c:	425a      	negs	r2, r3
    4f1e:	4153      	adcs	r3, r2
    4f20:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4f22:	b672      	cpsid	i
    4f24:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4f28:	2200      	movs	r2, #0
    4f2a:	4b52      	ldr	r3, [pc, #328]	; (5074 <trx_sram_read+0x174>)
    4f2c:	701a      	strb	r2, [r3, #0]
	return flags;
    4f2e:	9b01      	ldr	r3, [sp, #4]
    4f30:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4f32:	4e51      	ldr	r6, [pc, #324]	; (5078 <trx_sram_read+0x178>)
    4f34:	3201      	adds	r2, #1
    4f36:	4951      	ldr	r1, [pc, #324]	; (507c <trx_sram_read+0x17c>)
    4f38:	0030      	movs	r0, r6
    4f3a:	4b51      	ldr	r3, [pc, #324]	; (5080 <trx_sram_read+0x180>)
    4f3c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f3e:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4f40:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f42:	7e1a      	ldrb	r2, [r3, #24]
    4f44:	420a      	tst	r2, r1
    4f46:	d0fc      	beq.n	4f42 <trx_sram_read+0x42>
    4f48:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f4a:	07d2      	lsls	r2, r2, #31
    4f4c:	d501      	bpl.n	4f52 <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f4e:	2200      	movs	r2, #0
    4f50:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4f52:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f54:	7e1a      	ldrb	r2, [r3, #24]
    4f56:	420a      	tst	r2, r1
    4f58:	d0fc      	beq.n	4f54 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4f5a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f5c:	7e1a      	ldrb	r2, [r3, #24]
    4f5e:	420a      	tst	r2, r1
    4f60:	d0fc      	beq.n	4f5c <trx_sram_read+0x5c>
    4f62:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4f64:	0752      	lsls	r2, r2, #29
    4f66:	d50c      	bpl.n	4f82 <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f68:	8b5a      	ldrh	r2, [r3, #26]
    4f6a:	0752      	lsls	r2, r2, #29
    4f6c:	d501      	bpl.n	4f72 <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f6e:	2204      	movs	r2, #4
    4f70:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f72:	4a41      	ldr	r2, [pc, #260]	; (5078 <trx_sram_read+0x178>)
    4f74:	7992      	ldrb	r2, [r2, #6]
    4f76:	2a01      	cmp	r2, #1
    4f78:	d033      	beq.n	4fe2 <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f7c:	b2d2      	uxtb	r2, r2
    4f7e:	4941      	ldr	r1, [pc, #260]	; (5084 <trx_sram_read+0x184>)
    4f80:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4f82:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f84:	7e1a      	ldrb	r2, [r3, #24]
    4f86:	420a      	tst	r2, r1
    4f88:	d0fc      	beq.n	4f84 <trx_sram_read+0x84>
    4f8a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f8c:	07d2      	lsls	r2, r2, #31
    4f8e:	d500      	bpl.n	4f92 <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f90:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4f92:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f94:	7e1a      	ldrb	r2, [r3, #24]
    4f96:	420a      	tst	r2, r1
    4f98:	d0fc      	beq.n	4f94 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4f9a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f9c:	7e1a      	ldrb	r2, [r3, #24]
    4f9e:	420a      	tst	r2, r1
    4fa0:	d0fc      	beq.n	4f9c <trx_sram_read+0x9c>
    4fa2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4fa4:	0752      	lsls	r2, r2, #29
    4fa6:	d50c      	bpl.n	4fc2 <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fa8:	8b5a      	ldrh	r2, [r3, #26]
    4faa:	0752      	lsls	r2, r2, #29
    4fac:	d501      	bpl.n	4fb2 <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fae:	2204      	movs	r2, #4
    4fb0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fb2:	4a31      	ldr	r2, [pc, #196]	; (5078 <trx_sram_read+0x178>)
    4fb4:	7992      	ldrb	r2, [r2, #6]
    4fb6:	2a01      	cmp	r2, #1
    4fb8:	d019      	beq.n	4fee <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4fbc:	b2db      	uxtb	r3, r3
    4fbe:	4a31      	ldr	r2, [pc, #196]	; (5084 <trx_sram_read+0x184>)
    4fc0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4fc2:	1e7b      	subs	r3, r7, #1
    4fc4:	b2db      	uxtb	r3, r3
    4fc6:	2f00      	cmp	r7, #0
    4fc8:	d03c      	beq.n	5044 <trx_sram_read+0x144>
    4fca:	3301      	adds	r3, #1
    4fcc:	469c      	mov	ip, r3
    4fce:	44ac      	add	ip, r5
    4fd0:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fd2:	4e29      	ldr	r6, [pc, #164]	; (5078 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4fd4:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4fd6:	2300      	movs	r3, #0
    4fd8:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4fda:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4fdc:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fde:	46b1      	mov	r9, r6
    4fe0:	e015      	b.n	500e <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4fe2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4fe4:	05d2      	lsls	r2, r2, #23
    4fe6:	0dd2      	lsrs	r2, r2, #23
    4fe8:	4926      	ldr	r1, [pc, #152]	; (5084 <trx_sram_read+0x184>)
    4fea:	800a      	strh	r2, [r1, #0]
    4fec:	e7c9      	b.n	4f82 <trx_sram_read+0x82>
    4fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ff0:	05db      	lsls	r3, r3, #23
    4ff2:	0ddb      	lsrs	r3, r3, #23
    4ff4:	4a23      	ldr	r2, [pc, #140]	; (5084 <trx_sram_read+0x184>)
    4ff6:	8013      	strh	r3, [r2, #0]
    4ff8:	e7e3      	b.n	4fc2 <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ffa:	464a      	mov	r2, r9
    4ffc:	7992      	ldrb	r2, [r2, #6]
    4ffe:	2a01      	cmp	r2, #1
    5000:	d01c      	beq.n	503c <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5002:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5004:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    5006:	702f      	strb	r7, [r5, #0]
		data++;
    5008:	3501      	adds	r5, #1
	while (length--) {
    500a:	4565      	cmp	r5, ip
    500c:	d01a      	beq.n	5044 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    500e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5010:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5012:	4202      	tst	r2, r0
    5014:	d0fc      	beq.n	5010 <trx_sram_read+0x110>
    5016:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5018:	4202      	tst	r2, r0
    501a:	d001      	beq.n	5020 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    501c:	4652      	mov	r2, sl
    501e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5020:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5022:	4222      	tst	r2, r4
    5024:	d0fc      	beq.n	5020 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5026:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5028:	420a      	tst	r2, r1
    502a:	d0fc      	beq.n	5026 <trx_sram_read+0x126>
    502c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    502e:	420a      	tst	r2, r1
    5030:	d0e9      	beq.n	5006 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5032:	8b5a      	ldrh	r2, [r3, #26]
    5034:	420a      	tst	r2, r1
    5036:	d0e0      	beq.n	4ffa <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5038:	8359      	strh	r1, [r3, #26]
    503a:	e7de      	b.n	4ffa <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    503c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    503e:	05ff      	lsls	r7, r7, #23
    5040:	0dff      	lsrs	r7, r7, #23
    5042:	e7e0      	b.n	5006 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5044:	2200      	movs	r2, #0
    5046:	490d      	ldr	r1, [pc, #52]	; (507c <trx_sram_read+0x17c>)
    5048:	480b      	ldr	r0, [pc, #44]	; (5078 <trx_sram_read+0x178>)
    504a:	4b0d      	ldr	r3, [pc, #52]	; (5080 <trx_sram_read+0x180>)
    504c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    504e:	23ff      	movs	r3, #255	; 0xff
    5050:	4642      	mov	r2, r8
    5052:	4213      	tst	r3, r2
    5054:	d005      	beq.n	5062 <trx_sram_read+0x162>
		cpu_irq_enable();
    5056:	2201      	movs	r2, #1
    5058:	4b06      	ldr	r3, [pc, #24]	; (5074 <trx_sram_read+0x174>)
    505a:	701a      	strb	r2, [r3, #0]
    505c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    5060:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    5062:	b002      	add	sp, #8
    5064:	bc1c      	pop	{r2, r3, r4}
    5066:	4690      	mov	r8, r2
    5068:	4699      	mov	r9, r3
    506a:	46a2      	mov	sl, r4
    506c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    506e:	46c0      	nop			; (mov r8, r8)
    5070:	00000dfd 	.word	0x00000dfd
    5074:	20000008 	.word	0x20000008
    5078:	200023a0 	.word	0x200023a0
    507c:	20002364 	.word	0x20002364
    5080:	000018e9 	.word	0x000018e9
    5084:	2000235c 	.word	0x2000235c

00005088 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    5088:	b5f0      	push	{r4, r5, r6, r7, lr}
    508a:	46d6      	mov	lr, sl
    508c:	464f      	mov	r7, r9
    508e:	4646      	mov	r6, r8
    5090:	b5c0      	push	{r6, r7, lr}
    5092:	0006      	movs	r6, r0
    5094:	468a      	mov	sl, r1
    5096:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    5098:	2001      	movs	r0, #1
    509a:	4b76      	ldr	r3, [pc, #472]	; (5274 <trx_aes_wrrd+0x1ec>)
    509c:	4798      	blx	r3

	ENTER_TRX_REGION();
    509e:	2100      	movs	r1, #0
    50a0:	2000      	movs	r0, #0
    50a2:	4b75      	ldr	r3, [pc, #468]	; (5278 <trx_aes_wrrd+0x1f0>)
    50a4:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    50a6:	4f75      	ldr	r7, [pc, #468]	; (527c <trx_aes_wrrd+0x1f4>)
    50a8:	2201      	movs	r2, #1
    50aa:	4975      	ldr	r1, [pc, #468]	; (5280 <trx_aes_wrrd+0x1f8>)
    50ac:	0038      	movs	r0, r7
    50ae:	4b75      	ldr	r3, [pc, #468]	; (5284 <trx_aes_wrrd+0x1fc>)
    50b0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    50b2:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    50b4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50b6:	7e1a      	ldrb	r2, [r3, #24]
    50b8:	420a      	tst	r2, r1
    50ba:	d0fc      	beq.n	50b6 <trx_aes_wrrd+0x2e>
    50bc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50be:	07d2      	lsls	r2, r2, #31
    50c0:	d501      	bpl.n	50c6 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50c2:	2240      	movs	r2, #64	; 0x40
    50c4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    50c6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50c8:	7e1a      	ldrb	r2, [r3, #24]
    50ca:	420a      	tst	r2, r1
    50cc:	d0fc      	beq.n	50c8 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50ce:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50d0:	7e1a      	ldrb	r2, [r3, #24]
    50d2:	420a      	tst	r2, r1
    50d4:	d0fc      	beq.n	50d0 <trx_aes_wrrd+0x48>
    50d6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50d8:	0752      	lsls	r2, r2, #29
    50da:	d50c      	bpl.n	50f6 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50dc:	8b5a      	ldrh	r2, [r3, #26]
    50de:	0752      	lsls	r2, r2, #29
    50e0:	d501      	bpl.n	50e6 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50e2:	2204      	movs	r2, #4
    50e4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50e6:	4a65      	ldr	r2, [pc, #404]	; (527c <trx_aes_wrrd+0x1f4>)
    50e8:	7992      	ldrb	r2, [r2, #6]
    50ea:	2a01      	cmp	r2, #1
    50ec:	d055      	beq.n	519a <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    50f0:	b2d2      	uxtb	r2, r2
    50f2:	4965      	ldr	r1, [pc, #404]	; (5288 <trx_aes_wrrd+0x200>)
    50f4:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    50f6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50f8:	7e1a      	ldrb	r2, [r3, #24]
    50fa:	420a      	tst	r2, r1
    50fc:	d0fc      	beq.n	50f8 <trx_aes_wrrd+0x70>
    50fe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5100:	07d2      	lsls	r2, r2, #31
    5102:	d500      	bpl.n	5106 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5104:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    5106:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5108:	7e1a      	ldrb	r2, [r3, #24]
    510a:	420a      	tst	r2, r1
    510c:	d0fc      	beq.n	5108 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    510e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5110:	7e1a      	ldrb	r2, [r3, #24]
    5112:	420a      	tst	r2, r1
    5114:	d0fc      	beq.n	5110 <trx_aes_wrrd+0x88>
    5116:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5118:	0752      	lsls	r2, r2, #29
    511a:	d50c      	bpl.n	5136 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    511c:	8b5a      	ldrh	r2, [r3, #26]
    511e:	0752      	lsls	r2, r2, #29
    5120:	d501      	bpl.n	5126 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5122:	2204      	movs	r2, #4
    5124:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5126:	4a55      	ldr	r2, [pc, #340]	; (527c <trx_aes_wrrd+0x1f4>)
    5128:	7992      	ldrb	r2, [r2, #6]
    512a:	2a01      	cmp	r2, #1
    512c:	d03b      	beq.n	51a6 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    512e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5130:	b2d2      	uxtb	r2, r2
    5132:	4955      	ldr	r1, [pc, #340]	; (5288 <trx_aes_wrrd+0x200>)
    5134:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    5136:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5138:	7e1a      	ldrb	r2, [r3, #24]
    513a:	420a      	tst	r2, r1
    513c:	d0fc      	beq.n	5138 <trx_aes_wrrd+0xb0>
    513e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5140:	07d2      	lsls	r2, r2, #31
    5142:	d502      	bpl.n	514a <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5144:	4652      	mov	r2, sl
    5146:	7812      	ldrb	r2, [r2, #0]
    5148:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    514a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    514c:	7e1a      	ldrb	r2, [r3, #24]
    514e:	420a      	tst	r2, r1
    5150:	d0fc      	beq.n	514c <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    5152:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5154:	7e1a      	ldrb	r2, [r3, #24]
    5156:	420a      	tst	r2, r1
    5158:	d0fc      	beq.n	5154 <trx_aes_wrrd+0xcc>
    515a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    515c:	0752      	lsls	r2, r2, #29
    515e:	d50c      	bpl.n	517a <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5160:	8b5a      	ldrh	r2, [r3, #26]
    5162:	0752      	lsls	r2, r2, #29
    5164:	d501      	bpl.n	516a <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5166:	2204      	movs	r2, #4
    5168:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    516a:	4a44      	ldr	r2, [pc, #272]	; (527c <trx_aes_wrrd+0x1f4>)
    516c:	7992      	ldrb	r2, [r2, #6]
    516e:	2a01      	cmp	r2, #1
    5170:	d01f      	beq.n	51b2 <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5174:	b2db      	uxtb	r3, r3
    5176:	4a44      	ldr	r2, [pc, #272]	; (5288 <trx_aes_wrrd+0x200>)
    5178:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    517a:	2700      	movs	r7, #0
    517c:	2c00      	cmp	r4, #0
    517e:	d043      	beq.n	5208 <trx_aes_wrrd+0x180>
    5180:	4656      	mov	r6, sl
    5182:	3c01      	subs	r4, #1
    5184:	b2e4      	uxtb	r4, r4
    5186:	3401      	adds	r4, #1
    5188:	44a2      	add	sl, r4
    518a:	46d0      	mov	r8, sl
    518c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    518e:	4d3b      	ldr	r5, [pc, #236]	; (527c <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    5190:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    5192:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    5194:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5196:	46a9      	mov	r9, r5
    5198:	e01b      	b.n	51d2 <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    519a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    519c:	05d2      	lsls	r2, r2, #23
    519e:	0dd2      	lsrs	r2, r2, #23
    51a0:	4939      	ldr	r1, [pc, #228]	; (5288 <trx_aes_wrrd+0x200>)
    51a2:	800a      	strh	r2, [r1, #0]
    51a4:	e7a7      	b.n	50f6 <trx_aes_wrrd+0x6e>
    51a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51a8:	05d2      	lsls	r2, r2, #23
    51aa:	0dd2      	lsrs	r2, r2, #23
    51ac:	4936      	ldr	r1, [pc, #216]	; (5288 <trx_aes_wrrd+0x200>)
    51ae:	800a      	strh	r2, [r1, #0]
    51b0:	e7c1      	b.n	5136 <trx_aes_wrrd+0xae>
    51b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    51b4:	05db      	lsls	r3, r3, #23
    51b6:	0ddb      	lsrs	r3, r3, #23
    51b8:	4a33      	ldr	r2, [pc, #204]	; (5288 <trx_aes_wrrd+0x200>)
    51ba:	8013      	strh	r3, [r2, #0]
    51bc:	e7dd      	b.n	517a <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51be:	464a      	mov	r2, r9
    51c0:	7992      	ldrb	r2, [r2, #6]
    51c2:	2a01      	cmp	r2, #1
    51c4:	d01c      	beq.n	5200 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51c6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    51c8:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    51ca:	7037      	strb	r7, [r6, #0]
    51cc:	3601      	adds	r6, #1
	while (length > 0) {
    51ce:	45b0      	cmp	r8, r6
    51d0:	d01a      	beq.n	5208 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    51d2:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    51d4:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    51d6:	4202      	tst	r2, r0
    51d8:	d0fc      	beq.n	51d4 <trx_aes_wrrd+0x14c>
    51da:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    51dc:	4202      	tst	r2, r0
    51de:	d001      	beq.n	51e4 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    51e0:	7872      	ldrb	r2, [r6, #1]
    51e2:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    51e4:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    51e6:	4222      	tst	r2, r4
    51e8:	d0fc      	beq.n	51e4 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    51ea:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    51ec:	420a      	tst	r2, r1
    51ee:	d0fc      	beq.n	51ea <trx_aes_wrrd+0x162>
    51f0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    51f2:	420a      	tst	r2, r1
    51f4:	d0e9      	beq.n	51ca <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51f6:	8b5a      	ldrh	r2, [r3, #26]
    51f8:	420a      	tst	r2, r1
    51fa:	d0e0      	beq.n	51be <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51fc:	8359      	strh	r1, [r3, #26]
    51fe:	e7de      	b.n	51be <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5200:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5202:	05ff      	lsls	r7, r7, #23
    5204:	0dff      	lsrs	r7, r7, #23
    5206:	e7e0      	b.n	51ca <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5208:	4b1c      	ldr	r3, [pc, #112]	; (527c <trx_aes_wrrd+0x1f4>)
    520a:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    520c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    520e:	7e1a      	ldrb	r2, [r3, #24]
    5210:	420a      	tst	r2, r1
    5212:	d0fc      	beq.n	520e <trx_aes_wrrd+0x186>
    5214:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5216:	07d2      	lsls	r2, r2, #31
    5218:	d501      	bpl.n	521e <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    521a:	2200      	movs	r2, #0
    521c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    521e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5220:	7e1a      	ldrb	r2, [r3, #24]
    5222:	420a      	tst	r2, r1
    5224:	d0fc      	beq.n	5220 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    5226:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5228:	7e1a      	ldrb	r2, [r3, #24]
    522a:	420a      	tst	r2, r1
    522c:	d0fc      	beq.n	5228 <trx_aes_wrrd+0x1a0>
    522e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5230:	0752      	lsls	r2, r2, #29
    5232:	d50a      	bpl.n	524a <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5234:	8b5a      	ldrh	r2, [r3, #26]
    5236:	0752      	lsls	r2, r2, #29
    5238:	d501      	bpl.n	523e <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    523a:	2204      	movs	r2, #4
    523c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    523e:	4a0f      	ldr	r2, [pc, #60]	; (527c <trx_aes_wrrd+0x1f4>)
    5240:	7992      	ldrb	r2, [r2, #6]
    5242:	2a01      	cmp	r2, #1
    5244:	d011      	beq.n	526a <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5246:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5248:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    524a:	4653      	mov	r3, sl
    524c:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    524e:	2200      	movs	r2, #0
    5250:	490b      	ldr	r1, [pc, #44]	; (5280 <trx_aes_wrrd+0x1f8>)
    5252:	480a      	ldr	r0, [pc, #40]	; (527c <trx_aes_wrrd+0x1f4>)
    5254:	4b0b      	ldr	r3, [pc, #44]	; (5284 <trx_aes_wrrd+0x1fc>)
    5256:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    5258:	2100      	movs	r1, #0
    525a:	2000      	movs	r0, #0
    525c:	4b0b      	ldr	r3, [pc, #44]	; (528c <trx_aes_wrrd+0x204>)
    525e:	4798      	blx	r3
}
    5260:	bc1c      	pop	{r2, r3, r4}
    5262:	4690      	mov	r8, r2
    5264:	4699      	mov	r9, r3
    5266:	46a2      	mov	sl, r4
    5268:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    526a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    526c:	05ff      	lsls	r7, r7, #23
    526e:	0dff      	lsrs	r7, r7, #23
    5270:	e7eb      	b.n	524a <trx_aes_wrrd+0x1c2>
    5272:	46c0      	nop			; (mov r8, r8)
    5274:	00000dfd 	.word	0x00000dfd
    5278:	00000fb9 	.word	0x00000fb9
    527c:	200023a0 	.word	0x200023a0
    5280:	20002364 	.word	0x20002364
    5284:	000018e9 	.word	0x000018e9
    5288:	2000235c 	.word	0x2000235c
    528c:	00000f99 	.word	0x00000f99

00005290 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    5290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    5292:	4b1c      	ldr	r3, [pc, #112]	; (5304 <setup+0x74>)
    5294:	4798      	blx	r3
	delay_init();
    5296:	4b1c      	ldr	r3, [pc, #112]	; (5308 <setup+0x78>)
    5298:	4798      	blx	r3
	SYS_Init();	
    529a:	4b1c      	ldr	r3, [pc, #112]	; (530c <setup+0x7c>)
    529c:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    529e:	4b1c      	ldr	r3, [pc, #112]	; (5310 <setup+0x80>)
    52a0:	4798      	blx	r3
	artist_scheduler_tc_configure();
    52a2:	4b1c      	ldr	r3, [pc, #112]	; (5314 <setup+0x84>)
    52a4:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    52a6:	4b1c      	ldr	r3, [pc, #112]	; (5318 <setup+0x88>)
    52a8:	4798      	blx	r3
	artist_init_maze(); 
    52aa:	4b1c      	ldr	r3, [pc, #112]	; (531c <setup+0x8c>)
    52ac:	4798      	blx	r3

	cpu_irq_enable();
    52ae:	4e1c      	ldr	r6, [pc, #112]	; (5320 <setup+0x90>)
    52b0:	2701      	movs	r7, #1
    52b2:	7037      	strb	r7, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    52b4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    52b8:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    52ba:	4c1a      	ldr	r4, [pc, #104]	; (5324 <setup+0x94>)
    52bc:	220f      	movs	r2, #15
    52be:	211c      	movs	r1, #28
    52c0:	0020      	movs	r0, r4
    52c2:	4d19      	ldr	r5, [pc, #100]	; (5328 <setup+0x98>)
    52c4:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    52c6:	0020      	movs	r0, r4
    52c8:	3810      	subs	r0, #16
    52ca:	220f      	movs	r2, #15
    52cc:	210d      	movs	r1, #13
    52ce:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    52d0:	0020      	movs	r0, r4
    52d2:	3808      	subs	r0, #8
    52d4:	220f      	movs	r2, #15
    52d6:	2117      	movs	r1, #23
    52d8:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    52da:	4b14      	ldr	r3, [pc, #80]	; (532c <setup+0x9c>)
    52dc:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    52de:	3c4c      	subs	r4, #76	; 0x4c
    52e0:	0020      	movs	r0, r4
    52e2:	4b13      	ldr	r3, [pc, #76]	; (5330 <setup+0xa0>)
    52e4:	4798      	blx	r3
	cpu_irq_enable();
    52e6:	7037      	strb	r7, [r6, #0]
    52e8:	f3bf 8f5f 	dmb	sy
    52ec:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    52ee:	2205      	movs	r2, #5
    52f0:	4910      	ldr	r1, [pc, #64]	; (5334 <setup+0xa4>)
    52f2:	0020      	movs	r0, r4
    52f4:	4b10      	ldr	r3, [pc, #64]	; (5338 <setup+0xa8>)
    52f6:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    52f8:	4b10      	ldr	r3, [pc, #64]	; (533c <setup+0xac>)
    52fa:	4798      	blx	r3
	
	printf("front node setup complete\n"); 
    52fc:	4810      	ldr	r0, [pc, #64]	; (5340 <setup+0xb0>)
    52fe:	4b11      	ldr	r3, [pc, #68]	; (5344 <setup+0xb4>)
    5300:	4798      	blx	r3
	
}
    5302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5304:	000028b1 	.word	0x000028b1
    5308:	00000dbd 	.word	0x00000dbd
    530c:	000042c1 	.word	0x000042c1
    5310:	00000ab1 	.word	0x00000ab1
    5314:	00000c81 	.word	0x00000c81
    5318:	00000d6d 	.word	0x00000d6d
    531c:	00000115 	.word	0x00000115
    5320:	20000008 	.word	0x20000008
    5324:	20000988 	.word	0x20000988
    5328:	0000072d 	.word	0x0000072d
    532c:	0000073d 	.word	0x0000073d
    5330:	00000b45 	.word	0x00000b45
    5334:	20002200 	.word	0x20002200
    5338:	00001e7d 	.word	0x00001e7d
    533c:	000006a9 	.word	0x000006a9
    5340:	0000acc8 	.word	0x0000acc8
    5344:	00005ec1 	.word	0x00005ec1

00005348 <main>:
	SYS_TaskHandler();  
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    5348:	b510      	push	{r4, lr}
	setup();
    534a:	4b02      	ldr	r3, [pc, #8]	; (5354 <main+0xc>)
    534c:	4798      	blx	r3
	SYS_TaskHandler();  
    534e:	4c02      	ldr	r4, [pc, #8]	; (5358 <main+0x10>)
    5350:	47a0      	blx	r4
    5352:	e7fd      	b.n	5350 <main+0x8>
    5354:	00005291 	.word	0x00005291
    5358:	000042e5 	.word	0x000042e5

0000535c <common_tc_delay>:
    535c:	b510      	push	{r4, lr}
    535e:	1c04      	adds	r4, r0, #0
    5360:	4b13      	ldr	r3, [pc, #76]	; (53b0 <common_tc_delay+0x54>)
    5362:	4798      	blx	r3
    5364:	4b13      	ldr	r3, [pc, #76]	; (53b4 <common_tc_delay+0x58>)
    5366:	781a      	ldrb	r2, [r3, #0]
    5368:	4362      	muls	r2, r4
    536a:	1881      	adds	r1, r0, r2
    536c:	4b12      	ldr	r3, [pc, #72]	; (53b8 <common_tc_delay+0x5c>)
    536e:	6059      	str	r1, [r3, #4]
    5370:	6859      	ldr	r1, [r3, #4]
    5372:	0c09      	lsrs	r1, r1, #16
    5374:	6059      	str	r1, [r3, #4]
    5376:	685b      	ldr	r3, [r3, #4]
    5378:	2b00      	cmp	r3, #0
    537a:	d007      	beq.n	538c <common_tc_delay+0x30>
    537c:	4b0e      	ldr	r3, [pc, #56]	; (53b8 <common_tc_delay+0x5c>)
    537e:	6859      	ldr	r1, [r3, #4]
    5380:	3201      	adds	r2, #1
    5382:	1880      	adds	r0, r0, r2
    5384:	8118      	strh	r0, [r3, #8]
    5386:	4b0d      	ldr	r3, [pc, #52]	; (53bc <common_tc_delay+0x60>)
    5388:	4798      	blx	r3
    538a:	e004      	b.n	5396 <common_tc_delay+0x3a>
    538c:	1882      	adds	r2, r0, r2
    538e:	4b0a      	ldr	r3, [pc, #40]	; (53b8 <common_tc_delay+0x5c>)
    5390:	811a      	strh	r2, [r3, #8]
    5392:	4b0b      	ldr	r3, [pc, #44]	; (53c0 <common_tc_delay+0x64>)
    5394:	4798      	blx	r3
    5396:	4b08      	ldr	r3, [pc, #32]	; (53b8 <common_tc_delay+0x5c>)
    5398:	891b      	ldrh	r3, [r3, #8]
    539a:	2b63      	cmp	r3, #99	; 0x63
    539c:	d802      	bhi.n	53a4 <common_tc_delay+0x48>
    539e:	3364      	adds	r3, #100	; 0x64
    53a0:	4a05      	ldr	r2, [pc, #20]	; (53b8 <common_tc_delay+0x5c>)
    53a2:	8113      	strh	r3, [r2, #8]
    53a4:	4b04      	ldr	r3, [pc, #16]	; (53b8 <common_tc_delay+0x5c>)
    53a6:	8918      	ldrh	r0, [r3, #8]
    53a8:	4b06      	ldr	r3, [pc, #24]	; (53c4 <common_tc_delay+0x68>)
    53aa:	4798      	blx	r3
    53ac:	bd10      	pop	{r4, pc}
    53ae:	46c0      	nop			; (mov r8, r8)
    53b0:	000044b9 	.word	0x000044b9
    53b4:	200023ac 	.word	0x200023ac
    53b8:	200008a4 	.word	0x200008a4
    53bc:	000044cd 	.word	0x000044cd
    53c0:	000044e1 	.word	0x000044e1
    53c4:	0000451d 	.word	0x0000451d

000053c8 <common_tc_init>:
    53c8:	b508      	push	{r3, lr}
    53ca:	2200      	movs	r2, #0
    53cc:	4b03      	ldr	r3, [pc, #12]	; (53dc <common_tc_init+0x14>)
    53ce:	701a      	strb	r2, [r3, #0]
    53d0:	4b03      	ldr	r3, [pc, #12]	; (53e0 <common_tc_init+0x18>)
    53d2:	4798      	blx	r3
    53d4:	4b03      	ldr	r3, [pc, #12]	; (53e4 <common_tc_init+0x1c>)
    53d6:	7018      	strb	r0, [r3, #0]
    53d8:	bd08      	pop	{r3, pc}
    53da:	46c0      	nop			; (mov r8, r8)
    53dc:	200008a4 	.word	0x200008a4
    53e0:	00004535 	.word	0x00004535
    53e4:	200023ac 	.word	0x200023ac

000053e8 <tmr_ovf_callback>:
    53e8:	b508      	push	{r3, lr}
    53ea:	4b0e      	ldr	r3, [pc, #56]	; (5424 <tmr_ovf_callback+0x3c>)
    53ec:	685b      	ldr	r3, [r3, #4]
    53ee:	2b00      	cmp	r3, #0
    53f0:	d007      	beq.n	5402 <tmr_ovf_callback+0x1a>
    53f2:	4a0c      	ldr	r2, [pc, #48]	; (5424 <tmr_ovf_callback+0x3c>)
    53f4:	6853      	ldr	r3, [r2, #4]
    53f6:	3b01      	subs	r3, #1
    53f8:	6053      	str	r3, [r2, #4]
    53fa:	2b00      	cmp	r3, #0
    53fc:	d101      	bne.n	5402 <tmr_ovf_callback+0x1a>
    53fe:	4b0a      	ldr	r3, [pc, #40]	; (5428 <tmr_ovf_callback+0x40>)
    5400:	4798      	blx	r3
    5402:	4a08      	ldr	r2, [pc, #32]	; (5424 <tmr_ovf_callback+0x3c>)
    5404:	7813      	ldrb	r3, [r2, #0]
    5406:	3301      	adds	r3, #1
    5408:	b2db      	uxtb	r3, r3
    540a:	7013      	strb	r3, [r2, #0]
    540c:	4a07      	ldr	r2, [pc, #28]	; (542c <tmr_ovf_callback+0x44>)
    540e:	7812      	ldrb	r2, [r2, #0]
    5410:	429a      	cmp	r2, r3
    5412:	d806      	bhi.n	5422 <tmr_ovf_callback+0x3a>
    5414:	4b03      	ldr	r3, [pc, #12]	; (5424 <tmr_ovf_callback+0x3c>)
    5416:	2200      	movs	r2, #0
    5418:	701a      	strb	r2, [r3, #0]
    541a:	68db      	ldr	r3, [r3, #12]
    541c:	2b00      	cmp	r3, #0
    541e:	d000      	beq.n	5422 <tmr_ovf_callback+0x3a>
    5420:	4798      	blx	r3
    5422:	bd08      	pop	{r3, pc}
    5424:	200008a4 	.word	0x200008a4
    5428:	000044e1 	.word	0x000044e1
    542c:	200023ac 	.word	0x200023ac

00005430 <tmr_cca_callback>:
    5430:	b508      	push	{r3, lr}
    5432:	4b04      	ldr	r3, [pc, #16]	; (5444 <tmr_cca_callback+0x14>)
    5434:	4798      	blx	r3
    5436:	4b04      	ldr	r3, [pc, #16]	; (5448 <tmr_cca_callback+0x18>)
    5438:	691b      	ldr	r3, [r3, #16]
    543a:	2b00      	cmp	r3, #0
    543c:	d000      	beq.n	5440 <tmr_cca_callback+0x10>
    543e:	4798      	blx	r3
    5440:	bd08      	pop	{r3, pc}
    5442:	46c0      	nop			; (mov r8, r8)
    5444:	000044cd 	.word	0x000044cd
    5448:	200008a4 	.word	0x200008a4

0000544c <set_common_tc_expiry_callback>:
    544c:	4b01      	ldr	r3, [pc, #4]	; (5454 <set_common_tc_expiry_callback+0x8>)
    544e:	6118      	str	r0, [r3, #16]
    5450:	4770      	bx	lr
    5452:	46c0      	nop			; (mov r8, r8)
    5454:	200008a4 	.word	0x200008a4

00005458 <__libc_init_array>:
    5458:	b570      	push	{r4, r5, r6, lr}
    545a:	2600      	movs	r6, #0
    545c:	4d0c      	ldr	r5, [pc, #48]	; (5490 <__libc_init_array+0x38>)
    545e:	4c0d      	ldr	r4, [pc, #52]	; (5494 <__libc_init_array+0x3c>)
    5460:	1b64      	subs	r4, r4, r5
    5462:	10a4      	asrs	r4, r4, #2
    5464:	42a6      	cmp	r6, r4
    5466:	d109      	bne.n	547c <__libc_init_array+0x24>
    5468:	2600      	movs	r6, #0
    546a:	f005 fe3d 	bl	b0e8 <_init>
    546e:	4d0a      	ldr	r5, [pc, #40]	; (5498 <__libc_init_array+0x40>)
    5470:	4c0a      	ldr	r4, [pc, #40]	; (549c <__libc_init_array+0x44>)
    5472:	1b64      	subs	r4, r4, r5
    5474:	10a4      	asrs	r4, r4, #2
    5476:	42a6      	cmp	r6, r4
    5478:	d105      	bne.n	5486 <__libc_init_array+0x2e>
    547a:	bd70      	pop	{r4, r5, r6, pc}
    547c:	00b3      	lsls	r3, r6, #2
    547e:	58eb      	ldr	r3, [r5, r3]
    5480:	4798      	blx	r3
    5482:	3601      	adds	r6, #1
    5484:	e7ee      	b.n	5464 <__libc_init_array+0xc>
    5486:	00b3      	lsls	r3, r6, #2
    5488:	58eb      	ldr	r3, [r5, r3]
    548a:	4798      	blx	r3
    548c:	3601      	adds	r6, #1
    548e:	e7f2      	b.n	5476 <__libc_init_array+0x1e>
    5490:	0000b0f4 	.word	0x0000b0f4
    5494:	0000b0f4 	.word	0x0000b0f4
    5498:	0000b0f4 	.word	0x0000b0f4
    549c:	0000b0f8 	.word	0x0000b0f8

000054a0 <memcpy>:
    54a0:	2300      	movs	r3, #0
    54a2:	b510      	push	{r4, lr}
    54a4:	429a      	cmp	r2, r3
    54a6:	d100      	bne.n	54aa <memcpy+0xa>
    54a8:	bd10      	pop	{r4, pc}
    54aa:	5ccc      	ldrb	r4, [r1, r3]
    54ac:	54c4      	strb	r4, [r0, r3]
    54ae:	3301      	adds	r3, #1
    54b0:	e7f8      	b.n	54a4 <memcpy+0x4>

000054b2 <memset>:
    54b2:	0003      	movs	r3, r0
    54b4:	1882      	adds	r2, r0, r2
    54b6:	4293      	cmp	r3, r2
    54b8:	d100      	bne.n	54bc <memset+0xa>
    54ba:	4770      	bx	lr
    54bc:	7019      	strb	r1, [r3, #0]
    54be:	3301      	adds	r3, #1
    54c0:	e7f9      	b.n	54b6 <memset+0x4>

000054c2 <__cvt>:
    54c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    54c4:	b08b      	sub	sp, #44	; 0x2c
    54c6:	0014      	movs	r4, r2
    54c8:	1e1d      	subs	r5, r3, #0
    54ca:	9912      	ldr	r1, [sp, #72]	; 0x48
    54cc:	da53      	bge.n	5576 <__cvt+0xb4>
    54ce:	2480      	movs	r4, #128	; 0x80
    54d0:	0624      	lsls	r4, r4, #24
    54d2:	191b      	adds	r3, r3, r4
    54d4:	001d      	movs	r5, r3
    54d6:	0014      	movs	r4, r2
    54d8:	232d      	movs	r3, #45	; 0x2d
    54da:	700b      	strb	r3, [r1, #0]
    54dc:	2320      	movs	r3, #32
    54de:	9e14      	ldr	r6, [sp, #80]	; 0x50
    54e0:	2203      	movs	r2, #3
    54e2:	439e      	bics	r6, r3
    54e4:	2e46      	cmp	r6, #70	; 0x46
    54e6:	d007      	beq.n	54f8 <__cvt+0x36>
    54e8:	0033      	movs	r3, r6
    54ea:	3b45      	subs	r3, #69	; 0x45
    54ec:	4259      	negs	r1, r3
    54ee:	414b      	adcs	r3, r1
    54f0:	9910      	ldr	r1, [sp, #64]	; 0x40
    54f2:	3a01      	subs	r2, #1
    54f4:	18cb      	adds	r3, r1, r3
    54f6:	9310      	str	r3, [sp, #64]	; 0x40
    54f8:	ab09      	add	r3, sp, #36	; 0x24
    54fa:	9304      	str	r3, [sp, #16]
    54fc:	ab08      	add	r3, sp, #32
    54fe:	9303      	str	r3, [sp, #12]
    5500:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5502:	9200      	str	r2, [sp, #0]
    5504:	9302      	str	r3, [sp, #8]
    5506:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5508:	0022      	movs	r2, r4
    550a:	9301      	str	r3, [sp, #4]
    550c:	002b      	movs	r3, r5
    550e:	f000 ff2b 	bl	6368 <_dtoa_r>
    5512:	0007      	movs	r7, r0
    5514:	2e47      	cmp	r6, #71	; 0x47
    5516:	d102      	bne.n	551e <__cvt+0x5c>
    5518:	9b11      	ldr	r3, [sp, #68]	; 0x44
    551a:	07db      	lsls	r3, r3, #31
    551c:	d524      	bpl.n	5568 <__cvt+0xa6>
    551e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5520:	18fb      	adds	r3, r7, r3
    5522:	9307      	str	r3, [sp, #28]
    5524:	2e46      	cmp	r6, #70	; 0x46
    5526:	d114      	bne.n	5552 <__cvt+0x90>
    5528:	783b      	ldrb	r3, [r7, #0]
    552a:	2b30      	cmp	r3, #48	; 0x30
    552c:	d10c      	bne.n	5548 <__cvt+0x86>
    552e:	2200      	movs	r2, #0
    5530:	2300      	movs	r3, #0
    5532:	0020      	movs	r0, r4
    5534:	0029      	movs	r1, r5
    5536:	f002 fea7 	bl	8288 <__aeabi_dcmpeq>
    553a:	2800      	cmp	r0, #0
    553c:	d104      	bne.n	5548 <__cvt+0x86>
    553e:	2301      	movs	r3, #1
    5540:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5542:	1a9b      	subs	r3, r3, r2
    5544:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5546:	6013      	str	r3, [r2, #0]
    5548:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    554a:	9a07      	ldr	r2, [sp, #28]
    554c:	681b      	ldr	r3, [r3, #0]
    554e:	18d3      	adds	r3, r2, r3
    5550:	9307      	str	r3, [sp, #28]
    5552:	2200      	movs	r2, #0
    5554:	2300      	movs	r3, #0
    5556:	0020      	movs	r0, r4
    5558:	0029      	movs	r1, r5
    555a:	f002 fe95 	bl	8288 <__aeabi_dcmpeq>
    555e:	2230      	movs	r2, #48	; 0x30
    5560:	2800      	cmp	r0, #0
    5562:	d00d      	beq.n	5580 <__cvt+0xbe>
    5564:	9b07      	ldr	r3, [sp, #28]
    5566:	9309      	str	r3, [sp, #36]	; 0x24
    5568:	0038      	movs	r0, r7
    556a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    556c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    556e:	1bdb      	subs	r3, r3, r7
    5570:	6013      	str	r3, [r2, #0]
    5572:	b00b      	add	sp, #44	; 0x2c
    5574:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5576:	2300      	movs	r3, #0
    5578:	e7af      	b.n	54da <__cvt+0x18>
    557a:	1c59      	adds	r1, r3, #1
    557c:	9109      	str	r1, [sp, #36]	; 0x24
    557e:	701a      	strb	r2, [r3, #0]
    5580:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5582:	9907      	ldr	r1, [sp, #28]
    5584:	4299      	cmp	r1, r3
    5586:	d8f8      	bhi.n	557a <__cvt+0xb8>
    5588:	e7ee      	b.n	5568 <__cvt+0xa6>

0000558a <__exponent>:
    558a:	b5f0      	push	{r4, r5, r6, r7, lr}
    558c:	232b      	movs	r3, #43	; 0x2b
    558e:	b085      	sub	sp, #20
    5590:	0007      	movs	r7, r0
    5592:	000c      	movs	r4, r1
    5594:	7002      	strb	r2, [r0, #0]
    5596:	1c86      	adds	r6, r0, #2
    5598:	2900      	cmp	r1, #0
    559a:	da01      	bge.n	55a0 <__exponent+0x16>
    559c:	232d      	movs	r3, #45	; 0x2d
    559e:	424c      	negs	r4, r1
    55a0:	707b      	strb	r3, [r7, #1]
    55a2:	2c09      	cmp	r4, #9
    55a4:	dd23      	ble.n	55ee <__exponent+0x64>
    55a6:	ab02      	add	r3, sp, #8
    55a8:	1ddd      	adds	r5, r3, #7
    55aa:	1e6b      	subs	r3, r5, #1
    55ac:	0020      	movs	r0, r4
    55ae:	210a      	movs	r1, #10
    55b0:	9301      	str	r3, [sp, #4]
    55b2:	f002 fe53 	bl	825c <__aeabi_idivmod>
    55b6:	1e6b      	subs	r3, r5, #1
    55b8:	3130      	adds	r1, #48	; 0x30
    55ba:	7019      	strb	r1, [r3, #0]
    55bc:	0020      	movs	r0, r4
    55be:	210a      	movs	r1, #10
    55c0:	f002 fd66 	bl	8090 <__divsi3>
    55c4:	0004      	movs	r4, r0
    55c6:	2809      	cmp	r0, #9
    55c8:	dc0a      	bgt.n	55e0 <__exponent+0x56>
    55ca:	3d02      	subs	r5, #2
    55cc:	3430      	adds	r4, #48	; 0x30
    55ce:	702c      	strb	r4, [r5, #0]
    55d0:	ab02      	add	r3, sp, #8
    55d2:	3307      	adds	r3, #7
    55d4:	0030      	movs	r0, r6
    55d6:	42ab      	cmp	r3, r5
    55d8:	d804      	bhi.n	55e4 <__exponent+0x5a>
    55da:	1bc0      	subs	r0, r0, r7
    55dc:	b005      	add	sp, #20
    55de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55e0:	9d01      	ldr	r5, [sp, #4]
    55e2:	e7e2      	b.n	55aa <__exponent+0x20>
    55e4:	782b      	ldrb	r3, [r5, #0]
    55e6:	3501      	adds	r5, #1
    55e8:	7033      	strb	r3, [r6, #0]
    55ea:	3601      	adds	r6, #1
    55ec:	e7f0      	b.n	55d0 <__exponent+0x46>
    55ee:	2330      	movs	r3, #48	; 0x30
    55f0:	18e4      	adds	r4, r4, r3
    55f2:	7033      	strb	r3, [r6, #0]
    55f4:	1cb0      	adds	r0, r6, #2
    55f6:	7074      	strb	r4, [r6, #1]
    55f8:	e7ef      	b.n	55da <__exponent+0x50>
	...

000055fc <_printf_float>:
    55fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    55fe:	b095      	sub	sp, #84	; 0x54
    5600:	000c      	movs	r4, r1
    5602:	920a      	str	r2, [sp, #40]	; 0x28
    5604:	930b      	str	r3, [sp, #44]	; 0x2c
    5606:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5608:	9009      	str	r0, [sp, #36]	; 0x24
    560a:	f001 fe23 	bl	7254 <_localeconv_r>
    560e:	6803      	ldr	r3, [r0, #0]
    5610:	0018      	movs	r0, r3
    5612:	930d      	str	r3, [sp, #52]	; 0x34
    5614:	f000 fd50 	bl	60b8 <strlen>
    5618:	2300      	movs	r3, #0
    561a:	9312      	str	r3, [sp, #72]	; 0x48
    561c:	6823      	ldr	r3, [r4, #0]
    561e:	900e      	str	r0, [sp, #56]	; 0x38
    5620:	930c      	str	r3, [sp, #48]	; 0x30
    5622:	990c      	ldr	r1, [sp, #48]	; 0x30
    5624:	7e27      	ldrb	r7, [r4, #24]
    5626:	682b      	ldr	r3, [r5, #0]
    5628:	2207      	movs	r2, #7
    562a:	05c9      	lsls	r1, r1, #23
    562c:	d547      	bpl.n	56be <_printf_float+0xc2>
    562e:	189b      	adds	r3, r3, r2
    5630:	4393      	bics	r3, r2
    5632:	001a      	movs	r2, r3
    5634:	3208      	adds	r2, #8
    5636:	602a      	str	r2, [r5, #0]
    5638:	681a      	ldr	r2, [r3, #0]
    563a:	685b      	ldr	r3, [r3, #4]
    563c:	64a2      	str	r2, [r4, #72]	; 0x48
    563e:	64e3      	str	r3, [r4, #76]	; 0x4c
    5640:	2201      	movs	r2, #1
    5642:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    5644:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    5646:	006b      	lsls	r3, r5, #1
    5648:	085b      	lsrs	r3, r3, #1
    564a:	930f      	str	r3, [sp, #60]	; 0x3c
    564c:	4252      	negs	r2, r2
    564e:	4ba7      	ldr	r3, [pc, #668]	; (58ec <_printf_float+0x2f0>)
    5650:	0030      	movs	r0, r6
    5652:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5654:	f005 f876 	bl	a744 <__aeabi_dcmpun>
    5658:	2800      	cmp	r0, #0
    565a:	d000      	beq.n	565e <_printf_float+0x62>
    565c:	e206      	b.n	5a6c <_printf_float+0x470>
    565e:	2201      	movs	r2, #1
    5660:	4ba2      	ldr	r3, [pc, #648]	; (58ec <_printf_float+0x2f0>)
    5662:	4252      	negs	r2, r2
    5664:	0030      	movs	r0, r6
    5666:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5668:	f002 fe1e 	bl	82a8 <__aeabi_dcmple>
    566c:	2800      	cmp	r0, #0
    566e:	d000      	beq.n	5672 <_printf_float+0x76>
    5670:	e1fc      	b.n	5a6c <_printf_float+0x470>
    5672:	2200      	movs	r2, #0
    5674:	2300      	movs	r3, #0
    5676:	0030      	movs	r0, r6
    5678:	0029      	movs	r1, r5
    567a:	f002 fe0b 	bl	8294 <__aeabi_dcmplt>
    567e:	2800      	cmp	r0, #0
    5680:	d003      	beq.n	568a <_printf_float+0x8e>
    5682:	0023      	movs	r3, r4
    5684:	222d      	movs	r2, #45	; 0x2d
    5686:	3343      	adds	r3, #67	; 0x43
    5688:	701a      	strb	r2, [r3, #0]
    568a:	4d99      	ldr	r5, [pc, #612]	; (58f0 <_printf_float+0x2f4>)
    568c:	2f47      	cmp	r7, #71	; 0x47
    568e:	d800      	bhi.n	5692 <_printf_float+0x96>
    5690:	4d98      	ldr	r5, [pc, #608]	; (58f4 <_printf_float+0x2f8>)
    5692:	2303      	movs	r3, #3
    5694:	2600      	movs	r6, #0
    5696:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5698:	6123      	str	r3, [r4, #16]
    569a:	3301      	adds	r3, #1
    569c:	439a      	bics	r2, r3
    569e:	6022      	str	r2, [r4, #0]
    56a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    56a2:	aa13      	add	r2, sp, #76	; 0x4c
    56a4:	9300      	str	r3, [sp, #0]
    56a6:	0021      	movs	r1, r4
    56a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    56aa:	9809      	ldr	r0, [sp, #36]	; 0x24
    56ac:	f000 f9f2 	bl	5a94 <_printf_common>
    56b0:	1c43      	adds	r3, r0, #1
    56b2:	d000      	beq.n	56b6 <_printf_float+0xba>
    56b4:	e09c      	b.n	57f0 <_printf_float+0x1f4>
    56b6:	2001      	movs	r0, #1
    56b8:	4240      	negs	r0, r0
    56ba:	b015      	add	sp, #84	; 0x54
    56bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    56be:	3307      	adds	r3, #7
    56c0:	e7b6      	b.n	5630 <_printf_float+0x34>
    56c2:	2380      	movs	r3, #128	; 0x80
    56c4:	6862      	ldr	r2, [r4, #4]
    56c6:	00db      	lsls	r3, r3, #3
    56c8:	1c51      	adds	r1, r2, #1
    56ca:	d145      	bne.n	5758 <_printf_float+0x15c>
    56cc:	3207      	adds	r2, #7
    56ce:	6062      	str	r2, [r4, #4]
    56d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    56d2:	2100      	movs	r1, #0
    56d4:	4313      	orrs	r3, r2
    56d6:	aa12      	add	r2, sp, #72	; 0x48
    56d8:	9205      	str	r2, [sp, #20]
    56da:	aa11      	add	r2, sp, #68	; 0x44
    56dc:	9203      	str	r2, [sp, #12]
    56de:	2223      	movs	r2, #35	; 0x23
    56e0:	6023      	str	r3, [r4, #0]
    56e2:	9106      	str	r1, [sp, #24]
    56e4:	9301      	str	r3, [sp, #4]
    56e6:	a908      	add	r1, sp, #32
    56e8:	6863      	ldr	r3, [r4, #4]
    56ea:	1852      	adds	r2, r2, r1
    56ec:	9202      	str	r2, [sp, #8]
    56ee:	9300      	str	r3, [sp, #0]
    56f0:	0032      	movs	r2, r6
    56f2:	002b      	movs	r3, r5
    56f4:	9704      	str	r7, [sp, #16]
    56f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    56f8:	f7ff fee3 	bl	54c2 <__cvt>
    56fc:	2320      	movs	r3, #32
    56fe:	003a      	movs	r2, r7
    5700:	0005      	movs	r5, r0
    5702:	439a      	bics	r2, r3
    5704:	2a47      	cmp	r2, #71	; 0x47
    5706:	d107      	bne.n	5718 <_printf_float+0x11c>
    5708:	9b11      	ldr	r3, [sp, #68]	; 0x44
    570a:	1cda      	adds	r2, r3, #3
    570c:	db02      	blt.n	5714 <_printf_float+0x118>
    570e:	6862      	ldr	r2, [r4, #4]
    5710:	4293      	cmp	r3, r2
    5712:	dd5b      	ble.n	57cc <_printf_float+0x1d0>
    5714:	3f02      	subs	r7, #2
    5716:	b2ff      	uxtb	r7, r7
    5718:	9911      	ldr	r1, [sp, #68]	; 0x44
    571a:	2f65      	cmp	r7, #101	; 0x65
    571c:	d83b      	bhi.n	5796 <_printf_float+0x19a>
    571e:	0020      	movs	r0, r4
    5720:	3901      	subs	r1, #1
    5722:	003a      	movs	r2, r7
    5724:	3050      	adds	r0, #80	; 0x50
    5726:	9111      	str	r1, [sp, #68]	; 0x44
    5728:	f7ff ff2f 	bl	558a <__exponent>
    572c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    572e:	0006      	movs	r6, r0
    5730:	1883      	adds	r3, r0, r2
    5732:	6123      	str	r3, [r4, #16]
    5734:	2a01      	cmp	r2, #1
    5736:	dc02      	bgt.n	573e <_printf_float+0x142>
    5738:	6822      	ldr	r2, [r4, #0]
    573a:	07d2      	lsls	r2, r2, #31
    573c:	d501      	bpl.n	5742 <_printf_float+0x146>
    573e:	3301      	adds	r3, #1
    5740:	6123      	str	r3, [r4, #16]
    5742:	2323      	movs	r3, #35	; 0x23
    5744:	aa08      	add	r2, sp, #32
    5746:	189b      	adds	r3, r3, r2
    5748:	781b      	ldrb	r3, [r3, #0]
    574a:	2b00      	cmp	r3, #0
    574c:	d0a8      	beq.n	56a0 <_printf_float+0xa4>
    574e:	0023      	movs	r3, r4
    5750:	222d      	movs	r2, #45	; 0x2d
    5752:	3343      	adds	r3, #67	; 0x43
    5754:	701a      	strb	r2, [r3, #0]
    5756:	e7a3      	b.n	56a0 <_printf_float+0xa4>
    5758:	2f67      	cmp	r7, #103	; 0x67
    575a:	d001      	beq.n	5760 <_printf_float+0x164>
    575c:	2f47      	cmp	r7, #71	; 0x47
    575e:	d1b7      	bne.n	56d0 <_printf_float+0xd4>
    5760:	2a00      	cmp	r2, #0
    5762:	d016      	beq.n	5792 <_printf_float+0x196>
    5764:	990c      	ldr	r1, [sp, #48]	; 0x30
    5766:	a808      	add	r0, sp, #32
    5768:	430b      	orrs	r3, r1
    576a:	2100      	movs	r1, #0
    576c:	9106      	str	r1, [sp, #24]
    576e:	a912      	add	r1, sp, #72	; 0x48
    5770:	9105      	str	r1, [sp, #20]
    5772:	a911      	add	r1, sp, #68	; 0x44
    5774:	9103      	str	r1, [sp, #12]
    5776:	2123      	movs	r1, #35	; 0x23
    5778:	1809      	adds	r1, r1, r0
    577a:	6023      	str	r3, [r4, #0]
    577c:	9301      	str	r3, [sp, #4]
    577e:	9200      	str	r2, [sp, #0]
    5780:	002b      	movs	r3, r5
    5782:	9704      	str	r7, [sp, #16]
    5784:	9102      	str	r1, [sp, #8]
    5786:	0032      	movs	r2, r6
    5788:	9809      	ldr	r0, [sp, #36]	; 0x24
    578a:	f7ff fe9a 	bl	54c2 <__cvt>
    578e:	0005      	movs	r5, r0
    5790:	e7ba      	b.n	5708 <_printf_float+0x10c>
    5792:	2201      	movs	r2, #1
    5794:	e79b      	b.n	56ce <_printf_float+0xd2>
    5796:	2f66      	cmp	r7, #102	; 0x66
    5798:	d119      	bne.n	57ce <_printf_float+0x1d2>
    579a:	6863      	ldr	r3, [r4, #4]
    579c:	2900      	cmp	r1, #0
    579e:	dd0c      	ble.n	57ba <_printf_float+0x1be>
    57a0:	6121      	str	r1, [r4, #16]
    57a2:	2b00      	cmp	r3, #0
    57a4:	d102      	bne.n	57ac <_printf_float+0x1b0>
    57a6:	6822      	ldr	r2, [r4, #0]
    57a8:	07d2      	lsls	r2, r2, #31
    57aa:	d502      	bpl.n	57b2 <_printf_float+0x1b6>
    57ac:	3301      	adds	r3, #1
    57ae:	185b      	adds	r3, r3, r1
    57b0:	6123      	str	r3, [r4, #16]
    57b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57b4:	2600      	movs	r6, #0
    57b6:	65a3      	str	r3, [r4, #88]	; 0x58
    57b8:	e7c3      	b.n	5742 <_printf_float+0x146>
    57ba:	2b00      	cmp	r3, #0
    57bc:	d103      	bne.n	57c6 <_printf_float+0x1ca>
    57be:	2201      	movs	r2, #1
    57c0:	6821      	ldr	r1, [r4, #0]
    57c2:	4211      	tst	r1, r2
    57c4:	d000      	beq.n	57c8 <_printf_float+0x1cc>
    57c6:	1c9a      	adds	r2, r3, #2
    57c8:	6122      	str	r2, [r4, #16]
    57ca:	e7f2      	b.n	57b2 <_printf_float+0x1b6>
    57cc:	2767      	movs	r7, #103	; 0x67
    57ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57d0:	9812      	ldr	r0, [sp, #72]	; 0x48
    57d2:	4283      	cmp	r3, r0
    57d4:	db05      	blt.n	57e2 <_printf_float+0x1e6>
    57d6:	6822      	ldr	r2, [r4, #0]
    57d8:	6123      	str	r3, [r4, #16]
    57da:	07d2      	lsls	r2, r2, #31
    57dc:	d5e9      	bpl.n	57b2 <_printf_float+0x1b6>
    57de:	3301      	adds	r3, #1
    57e0:	e7e6      	b.n	57b0 <_printf_float+0x1b4>
    57e2:	2201      	movs	r2, #1
    57e4:	2b00      	cmp	r3, #0
    57e6:	dc01      	bgt.n	57ec <_printf_float+0x1f0>
    57e8:	1892      	adds	r2, r2, r2
    57ea:	1ad2      	subs	r2, r2, r3
    57ec:	1812      	adds	r2, r2, r0
    57ee:	e7eb      	b.n	57c8 <_printf_float+0x1cc>
    57f0:	6822      	ldr	r2, [r4, #0]
    57f2:	0553      	lsls	r3, r2, #21
    57f4:	d408      	bmi.n	5808 <_printf_float+0x20c>
    57f6:	6923      	ldr	r3, [r4, #16]
    57f8:	002a      	movs	r2, r5
    57fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    57fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    57fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5800:	47a8      	blx	r5
    5802:	1c43      	adds	r3, r0, #1
    5804:	d129      	bne.n	585a <_printf_float+0x25e>
    5806:	e756      	b.n	56b6 <_printf_float+0xba>
    5808:	2f65      	cmp	r7, #101	; 0x65
    580a:	d800      	bhi.n	580e <_printf_float+0x212>
    580c:	e0dc      	b.n	59c8 <_printf_float+0x3cc>
    580e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5810:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5812:	2200      	movs	r2, #0
    5814:	2300      	movs	r3, #0
    5816:	f002 fd37 	bl	8288 <__aeabi_dcmpeq>
    581a:	2800      	cmp	r0, #0
    581c:	d035      	beq.n	588a <_printf_float+0x28e>
    581e:	2301      	movs	r3, #1
    5820:	4a35      	ldr	r2, [pc, #212]	; (58f8 <_printf_float+0x2fc>)
    5822:	990a      	ldr	r1, [sp, #40]	; 0x28
    5824:	9809      	ldr	r0, [sp, #36]	; 0x24
    5826:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5828:	47a8      	blx	r5
    582a:	1c43      	adds	r3, r0, #1
    582c:	d100      	bne.n	5830 <_printf_float+0x234>
    582e:	e742      	b.n	56b6 <_printf_float+0xba>
    5830:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5832:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5834:	4293      	cmp	r3, r2
    5836:	db02      	blt.n	583e <_printf_float+0x242>
    5838:	6823      	ldr	r3, [r4, #0]
    583a:	07db      	lsls	r3, r3, #31
    583c:	d50d      	bpl.n	585a <_printf_float+0x25e>
    583e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5840:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5842:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5844:	990a      	ldr	r1, [sp, #40]	; 0x28
    5846:	9809      	ldr	r0, [sp, #36]	; 0x24
    5848:	47a8      	blx	r5
    584a:	2500      	movs	r5, #0
    584c:	1c43      	adds	r3, r0, #1
    584e:	d100      	bne.n	5852 <_printf_float+0x256>
    5850:	e731      	b.n	56b6 <_printf_float+0xba>
    5852:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5854:	3b01      	subs	r3, #1
    5856:	429d      	cmp	r5, r3
    5858:	db0b      	blt.n	5872 <_printf_float+0x276>
    585a:	6823      	ldr	r3, [r4, #0]
    585c:	2500      	movs	r5, #0
    585e:	079b      	lsls	r3, r3, #30
    5860:	d500      	bpl.n	5864 <_printf_float+0x268>
    5862:	e0fd      	b.n	5a60 <_printf_float+0x464>
    5864:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5866:	68e0      	ldr	r0, [r4, #12]
    5868:	4298      	cmp	r0, r3
    586a:	db00      	blt.n	586e <_printf_float+0x272>
    586c:	e725      	b.n	56ba <_printf_float+0xbe>
    586e:	0018      	movs	r0, r3
    5870:	e723      	b.n	56ba <_printf_float+0xbe>
    5872:	0022      	movs	r2, r4
    5874:	2301      	movs	r3, #1
    5876:	321a      	adds	r2, #26
    5878:	990a      	ldr	r1, [sp, #40]	; 0x28
    587a:	9809      	ldr	r0, [sp, #36]	; 0x24
    587c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    587e:	47b0      	blx	r6
    5880:	1c43      	adds	r3, r0, #1
    5882:	d100      	bne.n	5886 <_printf_float+0x28a>
    5884:	e717      	b.n	56b6 <_printf_float+0xba>
    5886:	3501      	adds	r5, #1
    5888:	e7e3      	b.n	5852 <_printf_float+0x256>
    588a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    588c:	2b00      	cmp	r3, #0
    588e:	dc35      	bgt.n	58fc <_printf_float+0x300>
    5890:	2301      	movs	r3, #1
    5892:	4a19      	ldr	r2, [pc, #100]	; (58f8 <_printf_float+0x2fc>)
    5894:	990a      	ldr	r1, [sp, #40]	; 0x28
    5896:	9809      	ldr	r0, [sp, #36]	; 0x24
    5898:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    589a:	47b0      	blx	r6
    589c:	1c43      	adds	r3, r0, #1
    589e:	d100      	bne.n	58a2 <_printf_float+0x2a6>
    58a0:	e709      	b.n	56b6 <_printf_float+0xba>
    58a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    58a4:	2b00      	cmp	r3, #0
    58a6:	d105      	bne.n	58b4 <_printf_float+0x2b8>
    58a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    58aa:	2b00      	cmp	r3, #0
    58ac:	d102      	bne.n	58b4 <_printf_float+0x2b8>
    58ae:	6823      	ldr	r3, [r4, #0]
    58b0:	07db      	lsls	r3, r3, #31
    58b2:	d5d2      	bpl.n	585a <_printf_float+0x25e>
    58b4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    58b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    58b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    58ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    58bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    58be:	47b0      	blx	r6
    58c0:	2600      	movs	r6, #0
    58c2:	1c43      	adds	r3, r0, #1
    58c4:	d100      	bne.n	58c8 <_printf_float+0x2cc>
    58c6:	e6f6      	b.n	56b6 <_printf_float+0xba>
    58c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    58ca:	425b      	negs	r3, r3
    58cc:	429e      	cmp	r6, r3
    58ce:	db01      	blt.n	58d4 <_printf_float+0x2d8>
    58d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    58d2:	e791      	b.n	57f8 <_printf_float+0x1fc>
    58d4:	0022      	movs	r2, r4
    58d6:	2301      	movs	r3, #1
    58d8:	321a      	adds	r2, #26
    58da:	990a      	ldr	r1, [sp, #40]	; 0x28
    58dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    58de:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    58e0:	47b8      	blx	r7
    58e2:	1c43      	adds	r3, r0, #1
    58e4:	d100      	bne.n	58e8 <_printf_float+0x2ec>
    58e6:	e6e6      	b.n	56b6 <_printf_float+0xba>
    58e8:	3601      	adds	r6, #1
    58ea:	e7ed      	b.n	58c8 <_printf_float+0x2cc>
    58ec:	7fefffff 	.word	0x7fefffff
    58f0:	0000acec 	.word	0x0000acec
    58f4:	0000ace8 	.word	0x0000ace8
    58f8:	0000acf8 	.word	0x0000acf8
    58fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
    58fe:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5900:	429e      	cmp	r6, r3
    5902:	dd00      	ble.n	5906 <_printf_float+0x30a>
    5904:	001e      	movs	r6, r3
    5906:	2e00      	cmp	r6, #0
    5908:	dc35      	bgt.n	5976 <_printf_float+0x37a>
    590a:	2300      	movs	r3, #0
    590c:	930c      	str	r3, [sp, #48]	; 0x30
    590e:	43f3      	mvns	r3, r6
    5910:	17db      	asrs	r3, r3, #31
    5912:	930f      	str	r3, [sp, #60]	; 0x3c
    5914:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5916:	6da7      	ldr	r7, [r4, #88]	; 0x58
    5918:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    591a:	4033      	ands	r3, r6
    591c:	1afb      	subs	r3, r7, r3
    591e:	429a      	cmp	r2, r3
    5920:	db32      	blt.n	5988 <_printf_float+0x38c>
    5922:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5924:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5926:	4293      	cmp	r3, r2
    5928:	db3c      	blt.n	59a4 <_printf_float+0x3a8>
    592a:	6823      	ldr	r3, [r4, #0]
    592c:	07db      	lsls	r3, r3, #31
    592e:	d439      	bmi.n	59a4 <_printf_float+0x3a8>
    5930:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5932:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5934:	1bf3      	subs	r3, r6, r7
    5936:	1ab6      	subs	r6, r6, r2
    5938:	429e      	cmp	r6, r3
    593a:	dd00      	ble.n	593e <_printf_float+0x342>
    593c:	001e      	movs	r6, r3
    593e:	2e00      	cmp	r6, #0
    5940:	dc39      	bgt.n	59b6 <_printf_float+0x3ba>
    5942:	43f7      	mvns	r7, r6
    5944:	2500      	movs	r5, #0
    5946:	17fb      	asrs	r3, r7, #31
    5948:	930c      	str	r3, [sp, #48]	; 0x30
    594a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    594c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    594e:	990c      	ldr	r1, [sp, #48]	; 0x30
    5950:	1a9b      	subs	r3, r3, r2
    5952:	0032      	movs	r2, r6
    5954:	400a      	ands	r2, r1
    5956:	1a9b      	subs	r3, r3, r2
    5958:	429d      	cmp	r5, r3
    595a:	db00      	blt.n	595e <_printf_float+0x362>
    595c:	e77d      	b.n	585a <_printf_float+0x25e>
    595e:	0022      	movs	r2, r4
    5960:	2301      	movs	r3, #1
    5962:	321a      	adds	r2, #26
    5964:	990a      	ldr	r1, [sp, #40]	; 0x28
    5966:	9809      	ldr	r0, [sp, #36]	; 0x24
    5968:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    596a:	47b8      	blx	r7
    596c:	1c43      	adds	r3, r0, #1
    596e:	d100      	bne.n	5972 <_printf_float+0x376>
    5970:	e6a1      	b.n	56b6 <_printf_float+0xba>
    5972:	3501      	adds	r5, #1
    5974:	e7e9      	b.n	594a <_printf_float+0x34e>
    5976:	0033      	movs	r3, r6
    5978:	002a      	movs	r2, r5
    597a:	990a      	ldr	r1, [sp, #40]	; 0x28
    597c:	9809      	ldr	r0, [sp, #36]	; 0x24
    597e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5980:	47b8      	blx	r7
    5982:	1c43      	adds	r3, r0, #1
    5984:	d1c1      	bne.n	590a <_printf_float+0x30e>
    5986:	e696      	b.n	56b6 <_printf_float+0xba>
    5988:	0022      	movs	r2, r4
    598a:	2301      	movs	r3, #1
    598c:	321a      	adds	r2, #26
    598e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5990:	9809      	ldr	r0, [sp, #36]	; 0x24
    5992:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5994:	47b8      	blx	r7
    5996:	1c43      	adds	r3, r0, #1
    5998:	d100      	bne.n	599c <_printf_float+0x3a0>
    599a:	e68c      	b.n	56b6 <_printf_float+0xba>
    599c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    599e:	3301      	adds	r3, #1
    59a0:	930c      	str	r3, [sp, #48]	; 0x30
    59a2:	e7b7      	b.n	5914 <_printf_float+0x318>
    59a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    59a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    59a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    59aa:	9809      	ldr	r0, [sp, #36]	; 0x24
    59ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59ae:	47b0      	blx	r6
    59b0:	1c43      	adds	r3, r0, #1
    59b2:	d1bd      	bne.n	5930 <_printf_float+0x334>
    59b4:	e67f      	b.n	56b6 <_printf_float+0xba>
    59b6:	19ea      	adds	r2, r5, r7
    59b8:	0033      	movs	r3, r6
    59ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    59bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    59be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    59c0:	47a8      	blx	r5
    59c2:	1c43      	adds	r3, r0, #1
    59c4:	d1bd      	bne.n	5942 <_printf_float+0x346>
    59c6:	e676      	b.n	56b6 <_printf_float+0xba>
    59c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    59ca:	2b01      	cmp	r3, #1
    59cc:	dc02      	bgt.n	59d4 <_printf_float+0x3d8>
    59ce:	2301      	movs	r3, #1
    59d0:	421a      	tst	r2, r3
    59d2:	d038      	beq.n	5a46 <_printf_float+0x44a>
    59d4:	2301      	movs	r3, #1
    59d6:	002a      	movs	r2, r5
    59d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    59da:	9809      	ldr	r0, [sp, #36]	; 0x24
    59dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59de:	47b8      	blx	r7
    59e0:	1c43      	adds	r3, r0, #1
    59e2:	d100      	bne.n	59e6 <_printf_float+0x3ea>
    59e4:	e667      	b.n	56b6 <_printf_float+0xba>
    59e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    59e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    59ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    59ec:	9809      	ldr	r0, [sp, #36]	; 0x24
    59ee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59f0:	47b8      	blx	r7
    59f2:	1c43      	adds	r3, r0, #1
    59f4:	d100      	bne.n	59f8 <_printf_float+0x3fc>
    59f6:	e65e      	b.n	56b6 <_printf_float+0xba>
    59f8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    59fa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    59fc:	2200      	movs	r2, #0
    59fe:	2300      	movs	r3, #0
    5a00:	f002 fc42 	bl	8288 <__aeabi_dcmpeq>
    5a04:	2800      	cmp	r0, #0
    5a06:	d008      	beq.n	5a1a <_printf_float+0x41e>
    5a08:	2500      	movs	r5, #0
    5a0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5a0c:	3b01      	subs	r3, #1
    5a0e:	429d      	cmp	r5, r3
    5a10:	db0d      	blt.n	5a2e <_printf_float+0x432>
    5a12:	0022      	movs	r2, r4
    5a14:	0033      	movs	r3, r6
    5a16:	3250      	adds	r2, #80	; 0x50
    5a18:	e6ef      	b.n	57fa <_printf_float+0x1fe>
    5a1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5a1c:	1c6a      	adds	r2, r5, #1
    5a1e:	3b01      	subs	r3, #1
    5a20:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a22:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a24:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5a26:	47a8      	blx	r5
    5a28:	1c43      	adds	r3, r0, #1
    5a2a:	d1f2      	bne.n	5a12 <_printf_float+0x416>
    5a2c:	e643      	b.n	56b6 <_printf_float+0xba>
    5a2e:	0022      	movs	r2, r4
    5a30:	2301      	movs	r3, #1
    5a32:	321a      	adds	r2, #26
    5a34:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a36:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a38:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a3a:	47b8      	blx	r7
    5a3c:	1c43      	adds	r3, r0, #1
    5a3e:	d100      	bne.n	5a42 <_printf_float+0x446>
    5a40:	e639      	b.n	56b6 <_printf_float+0xba>
    5a42:	3501      	adds	r5, #1
    5a44:	e7e1      	b.n	5a0a <_printf_float+0x40e>
    5a46:	002a      	movs	r2, r5
    5a48:	e7ea      	b.n	5a20 <_printf_float+0x424>
    5a4a:	0022      	movs	r2, r4
    5a4c:	2301      	movs	r3, #1
    5a4e:	3219      	adds	r2, #25
    5a50:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a52:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a54:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5a56:	47b0      	blx	r6
    5a58:	1c43      	adds	r3, r0, #1
    5a5a:	d100      	bne.n	5a5e <_printf_float+0x462>
    5a5c:	e62b      	b.n	56b6 <_printf_float+0xba>
    5a5e:	3501      	adds	r5, #1
    5a60:	68e3      	ldr	r3, [r4, #12]
    5a62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5a64:	1a9b      	subs	r3, r3, r2
    5a66:	429d      	cmp	r5, r3
    5a68:	dbef      	blt.n	5a4a <_printf_float+0x44e>
    5a6a:	e6fb      	b.n	5864 <_printf_float+0x268>
    5a6c:	0032      	movs	r2, r6
    5a6e:	002b      	movs	r3, r5
    5a70:	0030      	movs	r0, r6
    5a72:	0029      	movs	r1, r5
    5a74:	f004 fe66 	bl	a744 <__aeabi_dcmpun>
    5a78:	2800      	cmp	r0, #0
    5a7a:	d100      	bne.n	5a7e <_printf_float+0x482>
    5a7c:	e621      	b.n	56c2 <_printf_float+0xc6>
    5a7e:	4d03      	ldr	r5, [pc, #12]	; (5a8c <_printf_float+0x490>)
    5a80:	2f47      	cmp	r7, #71	; 0x47
    5a82:	d900      	bls.n	5a86 <_printf_float+0x48a>
    5a84:	e605      	b.n	5692 <_printf_float+0x96>
    5a86:	4d02      	ldr	r5, [pc, #8]	; (5a90 <_printf_float+0x494>)
    5a88:	e603      	b.n	5692 <_printf_float+0x96>
    5a8a:	46c0      	nop			; (mov r8, r8)
    5a8c:	0000acf4 	.word	0x0000acf4
    5a90:	0000acf0 	.word	0x0000acf0

00005a94 <_printf_common>:
    5a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a96:	0015      	movs	r5, r2
    5a98:	9301      	str	r3, [sp, #4]
    5a9a:	688a      	ldr	r2, [r1, #8]
    5a9c:	690b      	ldr	r3, [r1, #16]
    5a9e:	9000      	str	r0, [sp, #0]
    5aa0:	000c      	movs	r4, r1
    5aa2:	4293      	cmp	r3, r2
    5aa4:	da00      	bge.n	5aa8 <_printf_common+0x14>
    5aa6:	0013      	movs	r3, r2
    5aa8:	0022      	movs	r2, r4
    5aaa:	602b      	str	r3, [r5, #0]
    5aac:	3243      	adds	r2, #67	; 0x43
    5aae:	7812      	ldrb	r2, [r2, #0]
    5ab0:	2a00      	cmp	r2, #0
    5ab2:	d001      	beq.n	5ab8 <_printf_common+0x24>
    5ab4:	3301      	adds	r3, #1
    5ab6:	602b      	str	r3, [r5, #0]
    5ab8:	6823      	ldr	r3, [r4, #0]
    5aba:	069b      	lsls	r3, r3, #26
    5abc:	d502      	bpl.n	5ac4 <_printf_common+0x30>
    5abe:	682b      	ldr	r3, [r5, #0]
    5ac0:	3302      	adds	r3, #2
    5ac2:	602b      	str	r3, [r5, #0]
    5ac4:	2706      	movs	r7, #6
    5ac6:	6823      	ldr	r3, [r4, #0]
    5ac8:	401f      	ands	r7, r3
    5aca:	d027      	beq.n	5b1c <_printf_common+0x88>
    5acc:	0023      	movs	r3, r4
    5ace:	3343      	adds	r3, #67	; 0x43
    5ad0:	781b      	ldrb	r3, [r3, #0]
    5ad2:	1e5a      	subs	r2, r3, #1
    5ad4:	4193      	sbcs	r3, r2
    5ad6:	6822      	ldr	r2, [r4, #0]
    5ad8:	0692      	lsls	r2, r2, #26
    5ada:	d430      	bmi.n	5b3e <_printf_common+0xaa>
    5adc:	0022      	movs	r2, r4
    5ade:	9901      	ldr	r1, [sp, #4]
    5ae0:	3243      	adds	r2, #67	; 0x43
    5ae2:	9800      	ldr	r0, [sp, #0]
    5ae4:	9e08      	ldr	r6, [sp, #32]
    5ae6:	47b0      	blx	r6
    5ae8:	1c43      	adds	r3, r0, #1
    5aea:	d025      	beq.n	5b38 <_printf_common+0xa4>
    5aec:	2306      	movs	r3, #6
    5aee:	6820      	ldr	r0, [r4, #0]
    5af0:	682a      	ldr	r2, [r5, #0]
    5af2:	68e1      	ldr	r1, [r4, #12]
    5af4:	4003      	ands	r3, r0
    5af6:	2500      	movs	r5, #0
    5af8:	2b04      	cmp	r3, #4
    5afa:	d103      	bne.n	5b04 <_printf_common+0x70>
    5afc:	1a8d      	subs	r5, r1, r2
    5afe:	43eb      	mvns	r3, r5
    5b00:	17db      	asrs	r3, r3, #31
    5b02:	401d      	ands	r5, r3
    5b04:	68a3      	ldr	r3, [r4, #8]
    5b06:	6922      	ldr	r2, [r4, #16]
    5b08:	4293      	cmp	r3, r2
    5b0a:	dd01      	ble.n	5b10 <_printf_common+0x7c>
    5b0c:	1a9b      	subs	r3, r3, r2
    5b0e:	18ed      	adds	r5, r5, r3
    5b10:	2700      	movs	r7, #0
    5b12:	42bd      	cmp	r5, r7
    5b14:	d120      	bne.n	5b58 <_printf_common+0xc4>
    5b16:	2000      	movs	r0, #0
    5b18:	e010      	b.n	5b3c <_printf_common+0xa8>
    5b1a:	3701      	adds	r7, #1
    5b1c:	68e3      	ldr	r3, [r4, #12]
    5b1e:	682a      	ldr	r2, [r5, #0]
    5b20:	1a9b      	subs	r3, r3, r2
    5b22:	429f      	cmp	r7, r3
    5b24:	dad2      	bge.n	5acc <_printf_common+0x38>
    5b26:	0022      	movs	r2, r4
    5b28:	2301      	movs	r3, #1
    5b2a:	3219      	adds	r2, #25
    5b2c:	9901      	ldr	r1, [sp, #4]
    5b2e:	9800      	ldr	r0, [sp, #0]
    5b30:	9e08      	ldr	r6, [sp, #32]
    5b32:	47b0      	blx	r6
    5b34:	1c43      	adds	r3, r0, #1
    5b36:	d1f0      	bne.n	5b1a <_printf_common+0x86>
    5b38:	2001      	movs	r0, #1
    5b3a:	4240      	negs	r0, r0
    5b3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5b3e:	2030      	movs	r0, #48	; 0x30
    5b40:	18e1      	adds	r1, r4, r3
    5b42:	3143      	adds	r1, #67	; 0x43
    5b44:	7008      	strb	r0, [r1, #0]
    5b46:	0021      	movs	r1, r4
    5b48:	1c5a      	adds	r2, r3, #1
    5b4a:	3145      	adds	r1, #69	; 0x45
    5b4c:	7809      	ldrb	r1, [r1, #0]
    5b4e:	18a2      	adds	r2, r4, r2
    5b50:	3243      	adds	r2, #67	; 0x43
    5b52:	3302      	adds	r3, #2
    5b54:	7011      	strb	r1, [r2, #0]
    5b56:	e7c1      	b.n	5adc <_printf_common+0x48>
    5b58:	0022      	movs	r2, r4
    5b5a:	2301      	movs	r3, #1
    5b5c:	321a      	adds	r2, #26
    5b5e:	9901      	ldr	r1, [sp, #4]
    5b60:	9800      	ldr	r0, [sp, #0]
    5b62:	9e08      	ldr	r6, [sp, #32]
    5b64:	47b0      	blx	r6
    5b66:	1c43      	adds	r3, r0, #1
    5b68:	d0e6      	beq.n	5b38 <_printf_common+0xa4>
    5b6a:	3701      	adds	r7, #1
    5b6c:	e7d1      	b.n	5b12 <_printf_common+0x7e>
	...

00005b70 <_printf_i>:
    5b70:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b72:	b08b      	sub	sp, #44	; 0x2c
    5b74:	9206      	str	r2, [sp, #24]
    5b76:	000a      	movs	r2, r1
    5b78:	3243      	adds	r2, #67	; 0x43
    5b7a:	9307      	str	r3, [sp, #28]
    5b7c:	9005      	str	r0, [sp, #20]
    5b7e:	9204      	str	r2, [sp, #16]
    5b80:	7e0a      	ldrb	r2, [r1, #24]
    5b82:	000c      	movs	r4, r1
    5b84:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b86:	2a6e      	cmp	r2, #110	; 0x6e
    5b88:	d100      	bne.n	5b8c <_printf_i+0x1c>
    5b8a:	e08f      	b.n	5cac <_printf_i+0x13c>
    5b8c:	d817      	bhi.n	5bbe <_printf_i+0x4e>
    5b8e:	2a63      	cmp	r2, #99	; 0x63
    5b90:	d02c      	beq.n	5bec <_printf_i+0x7c>
    5b92:	d808      	bhi.n	5ba6 <_printf_i+0x36>
    5b94:	2a00      	cmp	r2, #0
    5b96:	d100      	bne.n	5b9a <_printf_i+0x2a>
    5b98:	e099      	b.n	5cce <_printf_i+0x15e>
    5b9a:	2a58      	cmp	r2, #88	; 0x58
    5b9c:	d054      	beq.n	5c48 <_printf_i+0xd8>
    5b9e:	0026      	movs	r6, r4
    5ba0:	3642      	adds	r6, #66	; 0x42
    5ba2:	7032      	strb	r2, [r6, #0]
    5ba4:	e029      	b.n	5bfa <_printf_i+0x8a>
    5ba6:	2a64      	cmp	r2, #100	; 0x64
    5ba8:	d001      	beq.n	5bae <_printf_i+0x3e>
    5baa:	2a69      	cmp	r2, #105	; 0x69
    5bac:	d1f7      	bne.n	5b9e <_printf_i+0x2e>
    5bae:	6821      	ldr	r1, [r4, #0]
    5bb0:	681a      	ldr	r2, [r3, #0]
    5bb2:	0608      	lsls	r0, r1, #24
    5bb4:	d523      	bpl.n	5bfe <_printf_i+0x8e>
    5bb6:	1d11      	adds	r1, r2, #4
    5bb8:	6019      	str	r1, [r3, #0]
    5bba:	6815      	ldr	r5, [r2, #0]
    5bbc:	e025      	b.n	5c0a <_printf_i+0x9a>
    5bbe:	2a73      	cmp	r2, #115	; 0x73
    5bc0:	d100      	bne.n	5bc4 <_printf_i+0x54>
    5bc2:	e088      	b.n	5cd6 <_printf_i+0x166>
    5bc4:	d808      	bhi.n	5bd8 <_printf_i+0x68>
    5bc6:	2a6f      	cmp	r2, #111	; 0x6f
    5bc8:	d029      	beq.n	5c1e <_printf_i+0xae>
    5bca:	2a70      	cmp	r2, #112	; 0x70
    5bcc:	d1e7      	bne.n	5b9e <_printf_i+0x2e>
    5bce:	2220      	movs	r2, #32
    5bd0:	6809      	ldr	r1, [r1, #0]
    5bd2:	430a      	orrs	r2, r1
    5bd4:	6022      	str	r2, [r4, #0]
    5bd6:	e003      	b.n	5be0 <_printf_i+0x70>
    5bd8:	2a75      	cmp	r2, #117	; 0x75
    5bda:	d020      	beq.n	5c1e <_printf_i+0xae>
    5bdc:	2a78      	cmp	r2, #120	; 0x78
    5bde:	d1de      	bne.n	5b9e <_printf_i+0x2e>
    5be0:	0022      	movs	r2, r4
    5be2:	2178      	movs	r1, #120	; 0x78
    5be4:	3245      	adds	r2, #69	; 0x45
    5be6:	7011      	strb	r1, [r2, #0]
    5be8:	4a6c      	ldr	r2, [pc, #432]	; (5d9c <_printf_i+0x22c>)
    5bea:	e030      	b.n	5c4e <_printf_i+0xde>
    5bec:	000e      	movs	r6, r1
    5bee:	681a      	ldr	r2, [r3, #0]
    5bf0:	3642      	adds	r6, #66	; 0x42
    5bf2:	1d11      	adds	r1, r2, #4
    5bf4:	6019      	str	r1, [r3, #0]
    5bf6:	6813      	ldr	r3, [r2, #0]
    5bf8:	7033      	strb	r3, [r6, #0]
    5bfa:	2301      	movs	r3, #1
    5bfc:	e079      	b.n	5cf2 <_printf_i+0x182>
    5bfe:	0649      	lsls	r1, r1, #25
    5c00:	d5d9      	bpl.n	5bb6 <_printf_i+0x46>
    5c02:	1d11      	adds	r1, r2, #4
    5c04:	6019      	str	r1, [r3, #0]
    5c06:	2300      	movs	r3, #0
    5c08:	5ed5      	ldrsh	r5, [r2, r3]
    5c0a:	2d00      	cmp	r5, #0
    5c0c:	da03      	bge.n	5c16 <_printf_i+0xa6>
    5c0e:	232d      	movs	r3, #45	; 0x2d
    5c10:	9a04      	ldr	r2, [sp, #16]
    5c12:	426d      	negs	r5, r5
    5c14:	7013      	strb	r3, [r2, #0]
    5c16:	4b62      	ldr	r3, [pc, #392]	; (5da0 <_printf_i+0x230>)
    5c18:	270a      	movs	r7, #10
    5c1a:	9303      	str	r3, [sp, #12]
    5c1c:	e02f      	b.n	5c7e <_printf_i+0x10e>
    5c1e:	6820      	ldr	r0, [r4, #0]
    5c20:	6819      	ldr	r1, [r3, #0]
    5c22:	0605      	lsls	r5, r0, #24
    5c24:	d503      	bpl.n	5c2e <_printf_i+0xbe>
    5c26:	1d08      	adds	r0, r1, #4
    5c28:	6018      	str	r0, [r3, #0]
    5c2a:	680d      	ldr	r5, [r1, #0]
    5c2c:	e005      	b.n	5c3a <_printf_i+0xca>
    5c2e:	0640      	lsls	r0, r0, #25
    5c30:	d5f9      	bpl.n	5c26 <_printf_i+0xb6>
    5c32:	680d      	ldr	r5, [r1, #0]
    5c34:	1d08      	adds	r0, r1, #4
    5c36:	6018      	str	r0, [r3, #0]
    5c38:	b2ad      	uxth	r5, r5
    5c3a:	4b59      	ldr	r3, [pc, #356]	; (5da0 <_printf_i+0x230>)
    5c3c:	2708      	movs	r7, #8
    5c3e:	9303      	str	r3, [sp, #12]
    5c40:	2a6f      	cmp	r2, #111	; 0x6f
    5c42:	d018      	beq.n	5c76 <_printf_i+0x106>
    5c44:	270a      	movs	r7, #10
    5c46:	e016      	b.n	5c76 <_printf_i+0x106>
    5c48:	3145      	adds	r1, #69	; 0x45
    5c4a:	700a      	strb	r2, [r1, #0]
    5c4c:	4a54      	ldr	r2, [pc, #336]	; (5da0 <_printf_i+0x230>)
    5c4e:	9203      	str	r2, [sp, #12]
    5c50:	681a      	ldr	r2, [r3, #0]
    5c52:	6821      	ldr	r1, [r4, #0]
    5c54:	1d10      	adds	r0, r2, #4
    5c56:	6018      	str	r0, [r3, #0]
    5c58:	6815      	ldr	r5, [r2, #0]
    5c5a:	0608      	lsls	r0, r1, #24
    5c5c:	d522      	bpl.n	5ca4 <_printf_i+0x134>
    5c5e:	07cb      	lsls	r3, r1, #31
    5c60:	d502      	bpl.n	5c68 <_printf_i+0xf8>
    5c62:	2320      	movs	r3, #32
    5c64:	4319      	orrs	r1, r3
    5c66:	6021      	str	r1, [r4, #0]
    5c68:	2710      	movs	r7, #16
    5c6a:	2d00      	cmp	r5, #0
    5c6c:	d103      	bne.n	5c76 <_printf_i+0x106>
    5c6e:	2320      	movs	r3, #32
    5c70:	6822      	ldr	r2, [r4, #0]
    5c72:	439a      	bics	r2, r3
    5c74:	6022      	str	r2, [r4, #0]
    5c76:	0023      	movs	r3, r4
    5c78:	2200      	movs	r2, #0
    5c7a:	3343      	adds	r3, #67	; 0x43
    5c7c:	701a      	strb	r2, [r3, #0]
    5c7e:	6863      	ldr	r3, [r4, #4]
    5c80:	60a3      	str	r3, [r4, #8]
    5c82:	2b00      	cmp	r3, #0
    5c84:	db5c      	blt.n	5d40 <_printf_i+0x1d0>
    5c86:	2204      	movs	r2, #4
    5c88:	6821      	ldr	r1, [r4, #0]
    5c8a:	4391      	bics	r1, r2
    5c8c:	6021      	str	r1, [r4, #0]
    5c8e:	2d00      	cmp	r5, #0
    5c90:	d158      	bne.n	5d44 <_printf_i+0x1d4>
    5c92:	9e04      	ldr	r6, [sp, #16]
    5c94:	2b00      	cmp	r3, #0
    5c96:	d064      	beq.n	5d62 <_printf_i+0x1f2>
    5c98:	0026      	movs	r6, r4
    5c9a:	9b03      	ldr	r3, [sp, #12]
    5c9c:	3642      	adds	r6, #66	; 0x42
    5c9e:	781b      	ldrb	r3, [r3, #0]
    5ca0:	7033      	strb	r3, [r6, #0]
    5ca2:	e05e      	b.n	5d62 <_printf_i+0x1f2>
    5ca4:	0648      	lsls	r0, r1, #25
    5ca6:	d5da      	bpl.n	5c5e <_printf_i+0xee>
    5ca8:	b2ad      	uxth	r5, r5
    5caa:	e7d8      	b.n	5c5e <_printf_i+0xee>
    5cac:	6809      	ldr	r1, [r1, #0]
    5cae:	681a      	ldr	r2, [r3, #0]
    5cb0:	0608      	lsls	r0, r1, #24
    5cb2:	d505      	bpl.n	5cc0 <_printf_i+0x150>
    5cb4:	1d11      	adds	r1, r2, #4
    5cb6:	6019      	str	r1, [r3, #0]
    5cb8:	6813      	ldr	r3, [r2, #0]
    5cba:	6962      	ldr	r2, [r4, #20]
    5cbc:	601a      	str	r2, [r3, #0]
    5cbe:	e006      	b.n	5cce <_printf_i+0x15e>
    5cc0:	0649      	lsls	r1, r1, #25
    5cc2:	d5f7      	bpl.n	5cb4 <_printf_i+0x144>
    5cc4:	1d11      	adds	r1, r2, #4
    5cc6:	6019      	str	r1, [r3, #0]
    5cc8:	6813      	ldr	r3, [r2, #0]
    5cca:	8aa2      	ldrh	r2, [r4, #20]
    5ccc:	801a      	strh	r2, [r3, #0]
    5cce:	2300      	movs	r3, #0
    5cd0:	9e04      	ldr	r6, [sp, #16]
    5cd2:	6123      	str	r3, [r4, #16]
    5cd4:	e054      	b.n	5d80 <_printf_i+0x210>
    5cd6:	681a      	ldr	r2, [r3, #0]
    5cd8:	1d11      	adds	r1, r2, #4
    5cda:	6019      	str	r1, [r3, #0]
    5cdc:	6816      	ldr	r6, [r2, #0]
    5cde:	2100      	movs	r1, #0
    5ce0:	6862      	ldr	r2, [r4, #4]
    5ce2:	0030      	movs	r0, r6
    5ce4:	f001 fb32 	bl	734c <memchr>
    5ce8:	2800      	cmp	r0, #0
    5cea:	d001      	beq.n	5cf0 <_printf_i+0x180>
    5cec:	1b80      	subs	r0, r0, r6
    5cee:	6060      	str	r0, [r4, #4]
    5cf0:	6863      	ldr	r3, [r4, #4]
    5cf2:	6123      	str	r3, [r4, #16]
    5cf4:	2300      	movs	r3, #0
    5cf6:	9a04      	ldr	r2, [sp, #16]
    5cf8:	7013      	strb	r3, [r2, #0]
    5cfa:	e041      	b.n	5d80 <_printf_i+0x210>
    5cfc:	6923      	ldr	r3, [r4, #16]
    5cfe:	0032      	movs	r2, r6
    5d00:	9906      	ldr	r1, [sp, #24]
    5d02:	9805      	ldr	r0, [sp, #20]
    5d04:	9d07      	ldr	r5, [sp, #28]
    5d06:	47a8      	blx	r5
    5d08:	1c43      	adds	r3, r0, #1
    5d0a:	d043      	beq.n	5d94 <_printf_i+0x224>
    5d0c:	6823      	ldr	r3, [r4, #0]
    5d0e:	2500      	movs	r5, #0
    5d10:	079b      	lsls	r3, r3, #30
    5d12:	d40f      	bmi.n	5d34 <_printf_i+0x1c4>
    5d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d16:	68e0      	ldr	r0, [r4, #12]
    5d18:	4298      	cmp	r0, r3
    5d1a:	da3d      	bge.n	5d98 <_printf_i+0x228>
    5d1c:	0018      	movs	r0, r3
    5d1e:	e03b      	b.n	5d98 <_printf_i+0x228>
    5d20:	0022      	movs	r2, r4
    5d22:	2301      	movs	r3, #1
    5d24:	3219      	adds	r2, #25
    5d26:	9906      	ldr	r1, [sp, #24]
    5d28:	9805      	ldr	r0, [sp, #20]
    5d2a:	9e07      	ldr	r6, [sp, #28]
    5d2c:	47b0      	blx	r6
    5d2e:	1c43      	adds	r3, r0, #1
    5d30:	d030      	beq.n	5d94 <_printf_i+0x224>
    5d32:	3501      	adds	r5, #1
    5d34:	68e3      	ldr	r3, [r4, #12]
    5d36:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d38:	1a9b      	subs	r3, r3, r2
    5d3a:	429d      	cmp	r5, r3
    5d3c:	dbf0      	blt.n	5d20 <_printf_i+0x1b0>
    5d3e:	e7e9      	b.n	5d14 <_printf_i+0x1a4>
    5d40:	2d00      	cmp	r5, #0
    5d42:	d0a9      	beq.n	5c98 <_printf_i+0x128>
    5d44:	9e04      	ldr	r6, [sp, #16]
    5d46:	0028      	movs	r0, r5
    5d48:	0039      	movs	r1, r7
    5d4a:	f002 f99d 	bl	8088 <__aeabi_uidivmod>
    5d4e:	9b03      	ldr	r3, [sp, #12]
    5d50:	3e01      	subs	r6, #1
    5d52:	5c5b      	ldrb	r3, [r3, r1]
    5d54:	0028      	movs	r0, r5
    5d56:	7033      	strb	r3, [r6, #0]
    5d58:	0039      	movs	r1, r7
    5d5a:	f002 f90f 	bl	7f7c <__udivsi3>
    5d5e:	1e05      	subs	r5, r0, #0
    5d60:	d1f1      	bne.n	5d46 <_printf_i+0x1d6>
    5d62:	2f08      	cmp	r7, #8
    5d64:	d109      	bne.n	5d7a <_printf_i+0x20a>
    5d66:	6823      	ldr	r3, [r4, #0]
    5d68:	07db      	lsls	r3, r3, #31
    5d6a:	d506      	bpl.n	5d7a <_printf_i+0x20a>
    5d6c:	6863      	ldr	r3, [r4, #4]
    5d6e:	6922      	ldr	r2, [r4, #16]
    5d70:	4293      	cmp	r3, r2
    5d72:	dc02      	bgt.n	5d7a <_printf_i+0x20a>
    5d74:	2330      	movs	r3, #48	; 0x30
    5d76:	3e01      	subs	r6, #1
    5d78:	7033      	strb	r3, [r6, #0]
    5d7a:	9b04      	ldr	r3, [sp, #16]
    5d7c:	1b9b      	subs	r3, r3, r6
    5d7e:	6123      	str	r3, [r4, #16]
    5d80:	9b07      	ldr	r3, [sp, #28]
    5d82:	aa09      	add	r2, sp, #36	; 0x24
    5d84:	9300      	str	r3, [sp, #0]
    5d86:	0021      	movs	r1, r4
    5d88:	9b06      	ldr	r3, [sp, #24]
    5d8a:	9805      	ldr	r0, [sp, #20]
    5d8c:	f7ff fe82 	bl	5a94 <_printf_common>
    5d90:	1c43      	adds	r3, r0, #1
    5d92:	d1b3      	bne.n	5cfc <_printf_i+0x18c>
    5d94:	2001      	movs	r0, #1
    5d96:	4240      	negs	r0, r0
    5d98:	b00b      	add	sp, #44	; 0x2c
    5d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d9c:	0000ad0b 	.word	0x0000ad0b
    5da0:	0000acfa 	.word	0x0000acfa

00005da4 <iprintf>:
    5da4:	b40f      	push	{r0, r1, r2, r3}
    5da6:	4b0b      	ldr	r3, [pc, #44]	; (5dd4 <iprintf+0x30>)
    5da8:	b513      	push	{r0, r1, r4, lr}
    5daa:	681c      	ldr	r4, [r3, #0]
    5dac:	2c00      	cmp	r4, #0
    5dae:	d005      	beq.n	5dbc <iprintf+0x18>
    5db0:	69a3      	ldr	r3, [r4, #24]
    5db2:	2b00      	cmp	r3, #0
    5db4:	d102      	bne.n	5dbc <iprintf+0x18>
    5db6:	0020      	movs	r0, r4
    5db8:	f001 f9b6 	bl	7128 <__sinit>
    5dbc:	ab05      	add	r3, sp, #20
    5dbe:	9a04      	ldr	r2, [sp, #16]
    5dc0:	68a1      	ldr	r1, [r4, #8]
    5dc2:	0020      	movs	r0, r4
    5dc4:	9301      	str	r3, [sp, #4]
    5dc6:	f001 fe8d 	bl	7ae4 <_vfiprintf_r>
    5dca:	bc16      	pop	{r1, r2, r4}
    5dcc:	bc08      	pop	{r3}
    5dce:	b004      	add	sp, #16
    5dd0:	4718      	bx	r3
    5dd2:	46c0      	nop			; (mov r8, r8)
    5dd4:	2000000c 	.word	0x2000000c

00005dd8 <putchar>:
    5dd8:	4b08      	ldr	r3, [pc, #32]	; (5dfc <putchar+0x24>)
    5dda:	b570      	push	{r4, r5, r6, lr}
    5ddc:	681c      	ldr	r4, [r3, #0]
    5dde:	0005      	movs	r5, r0
    5de0:	2c00      	cmp	r4, #0
    5de2:	d005      	beq.n	5df0 <putchar+0x18>
    5de4:	69a3      	ldr	r3, [r4, #24]
    5de6:	2b00      	cmp	r3, #0
    5de8:	d102      	bne.n	5df0 <putchar+0x18>
    5dea:	0020      	movs	r0, r4
    5dec:	f001 f99c 	bl	7128 <__sinit>
    5df0:	0029      	movs	r1, r5
    5df2:	68a2      	ldr	r2, [r4, #8]
    5df4:	0020      	movs	r0, r4
    5df6:	f001 ff91 	bl	7d1c <_putc_r>
    5dfa:	bd70      	pop	{r4, r5, r6, pc}
    5dfc:	2000000c 	.word	0x2000000c

00005e00 <_puts_r>:
    5e00:	b570      	push	{r4, r5, r6, lr}
    5e02:	0005      	movs	r5, r0
    5e04:	000e      	movs	r6, r1
    5e06:	2800      	cmp	r0, #0
    5e08:	d004      	beq.n	5e14 <_puts_r+0x14>
    5e0a:	6983      	ldr	r3, [r0, #24]
    5e0c:	2b00      	cmp	r3, #0
    5e0e:	d101      	bne.n	5e14 <_puts_r+0x14>
    5e10:	f001 f98a 	bl	7128 <__sinit>
    5e14:	69ab      	ldr	r3, [r5, #24]
    5e16:	68ac      	ldr	r4, [r5, #8]
    5e18:	2b00      	cmp	r3, #0
    5e1a:	d102      	bne.n	5e22 <_puts_r+0x22>
    5e1c:	0028      	movs	r0, r5
    5e1e:	f001 f983 	bl	7128 <__sinit>
    5e22:	4b24      	ldr	r3, [pc, #144]	; (5eb4 <_puts_r+0xb4>)
    5e24:	429c      	cmp	r4, r3
    5e26:	d10f      	bne.n	5e48 <_puts_r+0x48>
    5e28:	686c      	ldr	r4, [r5, #4]
    5e2a:	89a3      	ldrh	r3, [r4, #12]
    5e2c:	071b      	lsls	r3, r3, #28
    5e2e:	d502      	bpl.n	5e36 <_puts_r+0x36>
    5e30:	6923      	ldr	r3, [r4, #16]
    5e32:	2b00      	cmp	r3, #0
    5e34:	d120      	bne.n	5e78 <_puts_r+0x78>
    5e36:	0021      	movs	r1, r4
    5e38:	0028      	movs	r0, r5
    5e3a:	f000 f99b 	bl	6174 <__swsetup_r>
    5e3e:	2800      	cmp	r0, #0
    5e40:	d01a      	beq.n	5e78 <_puts_r+0x78>
    5e42:	2001      	movs	r0, #1
    5e44:	4240      	negs	r0, r0
    5e46:	bd70      	pop	{r4, r5, r6, pc}
    5e48:	4b1b      	ldr	r3, [pc, #108]	; (5eb8 <_puts_r+0xb8>)
    5e4a:	429c      	cmp	r4, r3
    5e4c:	d101      	bne.n	5e52 <_puts_r+0x52>
    5e4e:	68ac      	ldr	r4, [r5, #8]
    5e50:	e7eb      	b.n	5e2a <_puts_r+0x2a>
    5e52:	4b1a      	ldr	r3, [pc, #104]	; (5ebc <_puts_r+0xbc>)
    5e54:	429c      	cmp	r4, r3
    5e56:	d1e8      	bne.n	5e2a <_puts_r+0x2a>
    5e58:	68ec      	ldr	r4, [r5, #12]
    5e5a:	e7e6      	b.n	5e2a <_puts_r+0x2a>
    5e5c:	3b01      	subs	r3, #1
    5e5e:	3601      	adds	r6, #1
    5e60:	60a3      	str	r3, [r4, #8]
    5e62:	2b00      	cmp	r3, #0
    5e64:	da04      	bge.n	5e70 <_puts_r+0x70>
    5e66:	69a2      	ldr	r2, [r4, #24]
    5e68:	4293      	cmp	r3, r2
    5e6a:	db16      	blt.n	5e9a <_puts_r+0x9a>
    5e6c:	290a      	cmp	r1, #10
    5e6e:	d014      	beq.n	5e9a <_puts_r+0x9a>
    5e70:	6823      	ldr	r3, [r4, #0]
    5e72:	1c5a      	adds	r2, r3, #1
    5e74:	6022      	str	r2, [r4, #0]
    5e76:	7019      	strb	r1, [r3, #0]
    5e78:	7831      	ldrb	r1, [r6, #0]
    5e7a:	68a3      	ldr	r3, [r4, #8]
    5e7c:	2900      	cmp	r1, #0
    5e7e:	d1ed      	bne.n	5e5c <_puts_r+0x5c>
    5e80:	3b01      	subs	r3, #1
    5e82:	60a3      	str	r3, [r4, #8]
    5e84:	2b00      	cmp	r3, #0
    5e86:	da0f      	bge.n	5ea8 <_puts_r+0xa8>
    5e88:	0022      	movs	r2, r4
    5e8a:	310a      	adds	r1, #10
    5e8c:	0028      	movs	r0, r5
    5e8e:	f000 f91b 	bl	60c8 <__swbuf_r>
    5e92:	1c43      	adds	r3, r0, #1
    5e94:	d0d5      	beq.n	5e42 <_puts_r+0x42>
    5e96:	200a      	movs	r0, #10
    5e98:	e7d5      	b.n	5e46 <_puts_r+0x46>
    5e9a:	0022      	movs	r2, r4
    5e9c:	0028      	movs	r0, r5
    5e9e:	f000 f913 	bl	60c8 <__swbuf_r>
    5ea2:	1c43      	adds	r3, r0, #1
    5ea4:	d1e8      	bne.n	5e78 <_puts_r+0x78>
    5ea6:	e7cc      	b.n	5e42 <_puts_r+0x42>
    5ea8:	200a      	movs	r0, #10
    5eaa:	6823      	ldr	r3, [r4, #0]
    5eac:	1c5a      	adds	r2, r3, #1
    5eae:	6022      	str	r2, [r4, #0]
    5eb0:	7018      	strb	r0, [r3, #0]
    5eb2:	e7c8      	b.n	5e46 <_puts_r+0x46>
    5eb4:	0000ad4c 	.word	0x0000ad4c
    5eb8:	0000ad6c 	.word	0x0000ad6c
    5ebc:	0000ad2c 	.word	0x0000ad2c

00005ec0 <puts>:
    5ec0:	b510      	push	{r4, lr}
    5ec2:	4b03      	ldr	r3, [pc, #12]	; (5ed0 <puts+0x10>)
    5ec4:	0001      	movs	r1, r0
    5ec6:	6818      	ldr	r0, [r3, #0]
    5ec8:	f7ff ff9a 	bl	5e00 <_puts_r>
    5ecc:	bd10      	pop	{r4, pc}
    5ece:	46c0      	nop			; (mov r8, r8)
    5ed0:	2000000c 	.word	0x2000000c

00005ed4 <rand>:
    5ed4:	4b15      	ldr	r3, [pc, #84]	; (5f2c <rand+0x58>)
    5ed6:	b510      	push	{r4, lr}
    5ed8:	681c      	ldr	r4, [r3, #0]
    5eda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5edc:	2b00      	cmp	r3, #0
    5ede:	d115      	bne.n	5f0c <rand+0x38>
    5ee0:	2018      	movs	r0, #24
    5ee2:	f001 fa29 	bl	7338 <malloc>
    5ee6:	4b12      	ldr	r3, [pc, #72]	; (5f30 <rand+0x5c>)
    5ee8:	63a0      	str	r0, [r4, #56]	; 0x38
    5eea:	8003      	strh	r3, [r0, #0]
    5eec:	4b11      	ldr	r3, [pc, #68]	; (5f34 <rand+0x60>)
    5eee:	2201      	movs	r2, #1
    5ef0:	8043      	strh	r3, [r0, #2]
    5ef2:	4b11      	ldr	r3, [pc, #68]	; (5f38 <rand+0x64>)
    5ef4:	8083      	strh	r3, [r0, #4]
    5ef6:	4b11      	ldr	r3, [pc, #68]	; (5f3c <rand+0x68>)
    5ef8:	80c3      	strh	r3, [r0, #6]
    5efa:	4b11      	ldr	r3, [pc, #68]	; (5f40 <rand+0x6c>)
    5efc:	8103      	strh	r3, [r0, #8]
    5efe:	2305      	movs	r3, #5
    5f00:	8143      	strh	r3, [r0, #10]
    5f02:	3306      	adds	r3, #6
    5f04:	8183      	strh	r3, [r0, #12]
    5f06:	2300      	movs	r3, #0
    5f08:	6102      	str	r2, [r0, #16]
    5f0a:	6143      	str	r3, [r0, #20]
    5f0c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5f0e:	4a0d      	ldr	r2, [pc, #52]	; (5f44 <rand+0x70>)
    5f10:	6920      	ldr	r0, [r4, #16]
    5f12:	6961      	ldr	r1, [r4, #20]
    5f14:	4b0c      	ldr	r3, [pc, #48]	; (5f48 <rand+0x74>)
    5f16:	f002 fa1f 	bl	8358 <__aeabi_lmul>
    5f1a:	2201      	movs	r2, #1
    5f1c:	2300      	movs	r3, #0
    5f1e:	1880      	adds	r0, r0, r2
    5f20:	4159      	adcs	r1, r3
    5f22:	6120      	str	r0, [r4, #16]
    5f24:	6161      	str	r1, [r4, #20]
    5f26:	0048      	lsls	r0, r1, #1
    5f28:	0840      	lsrs	r0, r0, #1
    5f2a:	bd10      	pop	{r4, pc}
    5f2c:	2000000c 	.word	0x2000000c
    5f30:	0000330e 	.word	0x0000330e
    5f34:	ffffabcd 	.word	0xffffabcd
    5f38:	00001234 	.word	0x00001234
    5f3c:	ffffe66d 	.word	0xffffe66d
    5f40:	ffffdeec 	.word	0xffffdeec
    5f44:	4c957f2d 	.word	0x4c957f2d
    5f48:	5851f42d 	.word	0x5851f42d

00005f4c <setbuf>:
    5f4c:	424a      	negs	r2, r1
    5f4e:	414a      	adcs	r2, r1
    5f50:	2380      	movs	r3, #128	; 0x80
    5f52:	b510      	push	{r4, lr}
    5f54:	0052      	lsls	r2, r2, #1
    5f56:	00db      	lsls	r3, r3, #3
    5f58:	f000 f802 	bl	5f60 <setvbuf>
    5f5c:	bd10      	pop	{r4, pc}
	...

00005f60 <setvbuf>:
    5f60:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f62:	001d      	movs	r5, r3
    5f64:	4b4f      	ldr	r3, [pc, #316]	; (60a4 <setvbuf+0x144>)
    5f66:	b085      	sub	sp, #20
    5f68:	681e      	ldr	r6, [r3, #0]
    5f6a:	0004      	movs	r4, r0
    5f6c:	000f      	movs	r7, r1
    5f6e:	9200      	str	r2, [sp, #0]
    5f70:	2e00      	cmp	r6, #0
    5f72:	d005      	beq.n	5f80 <setvbuf+0x20>
    5f74:	69b3      	ldr	r3, [r6, #24]
    5f76:	2b00      	cmp	r3, #0
    5f78:	d102      	bne.n	5f80 <setvbuf+0x20>
    5f7a:	0030      	movs	r0, r6
    5f7c:	f001 f8d4 	bl	7128 <__sinit>
    5f80:	4b49      	ldr	r3, [pc, #292]	; (60a8 <setvbuf+0x148>)
    5f82:	429c      	cmp	r4, r3
    5f84:	d150      	bne.n	6028 <setvbuf+0xc8>
    5f86:	6874      	ldr	r4, [r6, #4]
    5f88:	9b00      	ldr	r3, [sp, #0]
    5f8a:	2b02      	cmp	r3, #2
    5f8c:	d005      	beq.n	5f9a <setvbuf+0x3a>
    5f8e:	2b01      	cmp	r3, #1
    5f90:	d900      	bls.n	5f94 <setvbuf+0x34>
    5f92:	e084      	b.n	609e <setvbuf+0x13e>
    5f94:	2d00      	cmp	r5, #0
    5f96:	da00      	bge.n	5f9a <setvbuf+0x3a>
    5f98:	e081      	b.n	609e <setvbuf+0x13e>
    5f9a:	0021      	movs	r1, r4
    5f9c:	0030      	movs	r0, r6
    5f9e:	f001 f855 	bl	704c <_fflush_r>
    5fa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5fa4:	2900      	cmp	r1, #0
    5fa6:	d008      	beq.n	5fba <setvbuf+0x5a>
    5fa8:	0023      	movs	r3, r4
    5faa:	3344      	adds	r3, #68	; 0x44
    5fac:	4299      	cmp	r1, r3
    5fae:	d002      	beq.n	5fb6 <setvbuf+0x56>
    5fb0:	0030      	movs	r0, r6
    5fb2:	f001 fcc7 	bl	7944 <_free_r>
    5fb6:	2300      	movs	r3, #0
    5fb8:	6363      	str	r3, [r4, #52]	; 0x34
    5fba:	2300      	movs	r3, #0
    5fbc:	61a3      	str	r3, [r4, #24]
    5fbe:	6063      	str	r3, [r4, #4]
    5fc0:	89a3      	ldrh	r3, [r4, #12]
    5fc2:	061b      	lsls	r3, r3, #24
    5fc4:	d503      	bpl.n	5fce <setvbuf+0x6e>
    5fc6:	6921      	ldr	r1, [r4, #16]
    5fc8:	0030      	movs	r0, r6
    5fca:	f001 fcbb 	bl	7944 <_free_r>
    5fce:	89a3      	ldrh	r3, [r4, #12]
    5fd0:	4a36      	ldr	r2, [pc, #216]	; (60ac <setvbuf+0x14c>)
    5fd2:	4013      	ands	r3, r2
    5fd4:	81a3      	strh	r3, [r4, #12]
    5fd6:	9b00      	ldr	r3, [sp, #0]
    5fd8:	2b02      	cmp	r3, #2
    5fda:	d05a      	beq.n	6092 <setvbuf+0x132>
    5fdc:	ab03      	add	r3, sp, #12
    5fde:	aa02      	add	r2, sp, #8
    5fe0:	0021      	movs	r1, r4
    5fe2:	0030      	movs	r0, r6
    5fe4:	f001 f942 	bl	726c <__swhatbuf_r>
    5fe8:	89a3      	ldrh	r3, [r4, #12]
    5fea:	4318      	orrs	r0, r3
    5fec:	81a0      	strh	r0, [r4, #12]
    5fee:	2d00      	cmp	r5, #0
    5ff0:	d124      	bne.n	603c <setvbuf+0xdc>
    5ff2:	9d02      	ldr	r5, [sp, #8]
    5ff4:	0028      	movs	r0, r5
    5ff6:	f001 f99f 	bl	7338 <malloc>
    5ffa:	9501      	str	r5, [sp, #4]
    5ffc:	1e07      	subs	r7, r0, #0
    5ffe:	d142      	bne.n	6086 <setvbuf+0x126>
    6000:	9b02      	ldr	r3, [sp, #8]
    6002:	9301      	str	r3, [sp, #4]
    6004:	42ab      	cmp	r3, r5
    6006:	d139      	bne.n	607c <setvbuf+0x11c>
    6008:	2001      	movs	r0, #1
    600a:	4240      	negs	r0, r0
    600c:	2302      	movs	r3, #2
    600e:	89a2      	ldrh	r2, [r4, #12]
    6010:	4313      	orrs	r3, r2
    6012:	81a3      	strh	r3, [r4, #12]
    6014:	2300      	movs	r3, #0
    6016:	60a3      	str	r3, [r4, #8]
    6018:	0023      	movs	r3, r4
    601a:	3347      	adds	r3, #71	; 0x47
    601c:	6023      	str	r3, [r4, #0]
    601e:	6123      	str	r3, [r4, #16]
    6020:	2301      	movs	r3, #1
    6022:	6163      	str	r3, [r4, #20]
    6024:	b005      	add	sp, #20
    6026:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6028:	4b21      	ldr	r3, [pc, #132]	; (60b0 <setvbuf+0x150>)
    602a:	429c      	cmp	r4, r3
    602c:	d101      	bne.n	6032 <setvbuf+0xd2>
    602e:	68b4      	ldr	r4, [r6, #8]
    6030:	e7aa      	b.n	5f88 <setvbuf+0x28>
    6032:	4b20      	ldr	r3, [pc, #128]	; (60b4 <setvbuf+0x154>)
    6034:	429c      	cmp	r4, r3
    6036:	d1a7      	bne.n	5f88 <setvbuf+0x28>
    6038:	68f4      	ldr	r4, [r6, #12]
    603a:	e7a5      	b.n	5f88 <setvbuf+0x28>
    603c:	2f00      	cmp	r7, #0
    603e:	d0d9      	beq.n	5ff4 <setvbuf+0x94>
    6040:	69b3      	ldr	r3, [r6, #24]
    6042:	2b00      	cmp	r3, #0
    6044:	d102      	bne.n	604c <setvbuf+0xec>
    6046:	0030      	movs	r0, r6
    6048:	f001 f86e 	bl	7128 <__sinit>
    604c:	9b00      	ldr	r3, [sp, #0]
    604e:	2b01      	cmp	r3, #1
    6050:	d103      	bne.n	605a <setvbuf+0xfa>
    6052:	89a3      	ldrh	r3, [r4, #12]
    6054:	9a00      	ldr	r2, [sp, #0]
    6056:	431a      	orrs	r2, r3
    6058:	81a2      	strh	r2, [r4, #12]
    605a:	2008      	movs	r0, #8
    605c:	89a3      	ldrh	r3, [r4, #12]
    605e:	6027      	str	r7, [r4, #0]
    6060:	6127      	str	r7, [r4, #16]
    6062:	6165      	str	r5, [r4, #20]
    6064:	4018      	ands	r0, r3
    6066:	d018      	beq.n	609a <setvbuf+0x13a>
    6068:	2001      	movs	r0, #1
    606a:	4018      	ands	r0, r3
    606c:	2300      	movs	r3, #0
    606e:	4298      	cmp	r0, r3
    6070:	d011      	beq.n	6096 <setvbuf+0x136>
    6072:	426d      	negs	r5, r5
    6074:	60a3      	str	r3, [r4, #8]
    6076:	61a5      	str	r5, [r4, #24]
    6078:	0018      	movs	r0, r3
    607a:	e7d3      	b.n	6024 <setvbuf+0xc4>
    607c:	9801      	ldr	r0, [sp, #4]
    607e:	f001 f95b 	bl	7338 <malloc>
    6082:	1e07      	subs	r7, r0, #0
    6084:	d0c0      	beq.n	6008 <setvbuf+0xa8>
    6086:	2380      	movs	r3, #128	; 0x80
    6088:	89a2      	ldrh	r2, [r4, #12]
    608a:	9d01      	ldr	r5, [sp, #4]
    608c:	4313      	orrs	r3, r2
    608e:	81a3      	strh	r3, [r4, #12]
    6090:	e7d6      	b.n	6040 <setvbuf+0xe0>
    6092:	2000      	movs	r0, #0
    6094:	e7ba      	b.n	600c <setvbuf+0xac>
    6096:	60a5      	str	r5, [r4, #8]
    6098:	e7c4      	b.n	6024 <setvbuf+0xc4>
    609a:	60a0      	str	r0, [r4, #8]
    609c:	e7c2      	b.n	6024 <setvbuf+0xc4>
    609e:	2001      	movs	r0, #1
    60a0:	4240      	negs	r0, r0
    60a2:	e7bf      	b.n	6024 <setvbuf+0xc4>
    60a4:	2000000c 	.word	0x2000000c
    60a8:	0000ad4c 	.word	0x0000ad4c
    60ac:	fffff35c 	.word	0xfffff35c
    60b0:	0000ad6c 	.word	0x0000ad6c
    60b4:	0000ad2c 	.word	0x0000ad2c

000060b8 <strlen>:
    60b8:	2300      	movs	r3, #0
    60ba:	5cc2      	ldrb	r2, [r0, r3]
    60bc:	3301      	adds	r3, #1
    60be:	2a00      	cmp	r2, #0
    60c0:	d1fb      	bne.n	60ba <strlen+0x2>
    60c2:	1e58      	subs	r0, r3, #1
    60c4:	4770      	bx	lr
	...

000060c8 <__swbuf_r>:
    60c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60ca:	0005      	movs	r5, r0
    60cc:	000e      	movs	r6, r1
    60ce:	0014      	movs	r4, r2
    60d0:	2800      	cmp	r0, #0
    60d2:	d004      	beq.n	60de <__swbuf_r+0x16>
    60d4:	6983      	ldr	r3, [r0, #24]
    60d6:	2b00      	cmp	r3, #0
    60d8:	d101      	bne.n	60de <__swbuf_r+0x16>
    60da:	f001 f825 	bl	7128 <__sinit>
    60de:	4b22      	ldr	r3, [pc, #136]	; (6168 <__swbuf_r+0xa0>)
    60e0:	429c      	cmp	r4, r3
    60e2:	d12d      	bne.n	6140 <__swbuf_r+0x78>
    60e4:	686c      	ldr	r4, [r5, #4]
    60e6:	69a3      	ldr	r3, [r4, #24]
    60e8:	60a3      	str	r3, [r4, #8]
    60ea:	89a3      	ldrh	r3, [r4, #12]
    60ec:	071b      	lsls	r3, r3, #28
    60ee:	d531      	bpl.n	6154 <__swbuf_r+0x8c>
    60f0:	6923      	ldr	r3, [r4, #16]
    60f2:	2b00      	cmp	r3, #0
    60f4:	d02e      	beq.n	6154 <__swbuf_r+0x8c>
    60f6:	6823      	ldr	r3, [r4, #0]
    60f8:	6922      	ldr	r2, [r4, #16]
    60fa:	b2f7      	uxtb	r7, r6
    60fc:	1a98      	subs	r0, r3, r2
    60fe:	6963      	ldr	r3, [r4, #20]
    6100:	b2f6      	uxtb	r6, r6
    6102:	4298      	cmp	r0, r3
    6104:	db05      	blt.n	6112 <__swbuf_r+0x4a>
    6106:	0021      	movs	r1, r4
    6108:	0028      	movs	r0, r5
    610a:	f000 ff9f 	bl	704c <_fflush_r>
    610e:	2800      	cmp	r0, #0
    6110:	d126      	bne.n	6160 <__swbuf_r+0x98>
    6112:	68a3      	ldr	r3, [r4, #8]
    6114:	3001      	adds	r0, #1
    6116:	3b01      	subs	r3, #1
    6118:	60a3      	str	r3, [r4, #8]
    611a:	6823      	ldr	r3, [r4, #0]
    611c:	1c5a      	adds	r2, r3, #1
    611e:	6022      	str	r2, [r4, #0]
    6120:	701f      	strb	r7, [r3, #0]
    6122:	6963      	ldr	r3, [r4, #20]
    6124:	4298      	cmp	r0, r3
    6126:	d004      	beq.n	6132 <__swbuf_r+0x6a>
    6128:	89a3      	ldrh	r3, [r4, #12]
    612a:	07db      	lsls	r3, r3, #31
    612c:	d51a      	bpl.n	6164 <__swbuf_r+0x9c>
    612e:	2e0a      	cmp	r6, #10
    6130:	d118      	bne.n	6164 <__swbuf_r+0x9c>
    6132:	0021      	movs	r1, r4
    6134:	0028      	movs	r0, r5
    6136:	f000 ff89 	bl	704c <_fflush_r>
    613a:	2800      	cmp	r0, #0
    613c:	d012      	beq.n	6164 <__swbuf_r+0x9c>
    613e:	e00f      	b.n	6160 <__swbuf_r+0x98>
    6140:	4b0a      	ldr	r3, [pc, #40]	; (616c <__swbuf_r+0xa4>)
    6142:	429c      	cmp	r4, r3
    6144:	d101      	bne.n	614a <__swbuf_r+0x82>
    6146:	68ac      	ldr	r4, [r5, #8]
    6148:	e7cd      	b.n	60e6 <__swbuf_r+0x1e>
    614a:	4b09      	ldr	r3, [pc, #36]	; (6170 <__swbuf_r+0xa8>)
    614c:	429c      	cmp	r4, r3
    614e:	d1ca      	bne.n	60e6 <__swbuf_r+0x1e>
    6150:	68ec      	ldr	r4, [r5, #12]
    6152:	e7c8      	b.n	60e6 <__swbuf_r+0x1e>
    6154:	0021      	movs	r1, r4
    6156:	0028      	movs	r0, r5
    6158:	f000 f80c 	bl	6174 <__swsetup_r>
    615c:	2800      	cmp	r0, #0
    615e:	d0ca      	beq.n	60f6 <__swbuf_r+0x2e>
    6160:	2601      	movs	r6, #1
    6162:	4276      	negs	r6, r6
    6164:	0030      	movs	r0, r6
    6166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6168:	0000ad4c 	.word	0x0000ad4c
    616c:	0000ad6c 	.word	0x0000ad6c
    6170:	0000ad2c 	.word	0x0000ad2c

00006174 <__swsetup_r>:
    6174:	4b36      	ldr	r3, [pc, #216]	; (6250 <__swsetup_r+0xdc>)
    6176:	b570      	push	{r4, r5, r6, lr}
    6178:	681d      	ldr	r5, [r3, #0]
    617a:	0006      	movs	r6, r0
    617c:	000c      	movs	r4, r1
    617e:	2d00      	cmp	r5, #0
    6180:	d005      	beq.n	618e <__swsetup_r+0x1a>
    6182:	69ab      	ldr	r3, [r5, #24]
    6184:	2b00      	cmp	r3, #0
    6186:	d102      	bne.n	618e <__swsetup_r+0x1a>
    6188:	0028      	movs	r0, r5
    618a:	f000 ffcd 	bl	7128 <__sinit>
    618e:	4b31      	ldr	r3, [pc, #196]	; (6254 <__swsetup_r+0xe0>)
    6190:	429c      	cmp	r4, r3
    6192:	d10f      	bne.n	61b4 <__swsetup_r+0x40>
    6194:	686c      	ldr	r4, [r5, #4]
    6196:	230c      	movs	r3, #12
    6198:	5ee2      	ldrsh	r2, [r4, r3]
    619a:	b293      	uxth	r3, r2
    619c:	0719      	lsls	r1, r3, #28
    619e:	d42d      	bmi.n	61fc <__swsetup_r+0x88>
    61a0:	06d9      	lsls	r1, r3, #27
    61a2:	d411      	bmi.n	61c8 <__swsetup_r+0x54>
    61a4:	2309      	movs	r3, #9
    61a6:	2001      	movs	r0, #1
    61a8:	6033      	str	r3, [r6, #0]
    61aa:	3337      	adds	r3, #55	; 0x37
    61ac:	4313      	orrs	r3, r2
    61ae:	81a3      	strh	r3, [r4, #12]
    61b0:	4240      	negs	r0, r0
    61b2:	bd70      	pop	{r4, r5, r6, pc}
    61b4:	4b28      	ldr	r3, [pc, #160]	; (6258 <__swsetup_r+0xe4>)
    61b6:	429c      	cmp	r4, r3
    61b8:	d101      	bne.n	61be <__swsetup_r+0x4a>
    61ba:	68ac      	ldr	r4, [r5, #8]
    61bc:	e7eb      	b.n	6196 <__swsetup_r+0x22>
    61be:	4b27      	ldr	r3, [pc, #156]	; (625c <__swsetup_r+0xe8>)
    61c0:	429c      	cmp	r4, r3
    61c2:	d1e8      	bne.n	6196 <__swsetup_r+0x22>
    61c4:	68ec      	ldr	r4, [r5, #12]
    61c6:	e7e6      	b.n	6196 <__swsetup_r+0x22>
    61c8:	075b      	lsls	r3, r3, #29
    61ca:	d513      	bpl.n	61f4 <__swsetup_r+0x80>
    61cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    61ce:	2900      	cmp	r1, #0
    61d0:	d008      	beq.n	61e4 <__swsetup_r+0x70>
    61d2:	0023      	movs	r3, r4
    61d4:	3344      	adds	r3, #68	; 0x44
    61d6:	4299      	cmp	r1, r3
    61d8:	d002      	beq.n	61e0 <__swsetup_r+0x6c>
    61da:	0030      	movs	r0, r6
    61dc:	f001 fbb2 	bl	7944 <_free_r>
    61e0:	2300      	movs	r3, #0
    61e2:	6363      	str	r3, [r4, #52]	; 0x34
    61e4:	2224      	movs	r2, #36	; 0x24
    61e6:	89a3      	ldrh	r3, [r4, #12]
    61e8:	4393      	bics	r3, r2
    61ea:	81a3      	strh	r3, [r4, #12]
    61ec:	2300      	movs	r3, #0
    61ee:	6063      	str	r3, [r4, #4]
    61f0:	6923      	ldr	r3, [r4, #16]
    61f2:	6023      	str	r3, [r4, #0]
    61f4:	2308      	movs	r3, #8
    61f6:	89a2      	ldrh	r2, [r4, #12]
    61f8:	4313      	orrs	r3, r2
    61fa:	81a3      	strh	r3, [r4, #12]
    61fc:	6923      	ldr	r3, [r4, #16]
    61fe:	2b00      	cmp	r3, #0
    6200:	d10b      	bne.n	621a <__swsetup_r+0xa6>
    6202:	21a0      	movs	r1, #160	; 0xa0
    6204:	2280      	movs	r2, #128	; 0x80
    6206:	89a3      	ldrh	r3, [r4, #12]
    6208:	0089      	lsls	r1, r1, #2
    620a:	0092      	lsls	r2, r2, #2
    620c:	400b      	ands	r3, r1
    620e:	4293      	cmp	r3, r2
    6210:	d003      	beq.n	621a <__swsetup_r+0xa6>
    6212:	0021      	movs	r1, r4
    6214:	0030      	movs	r0, r6
    6216:	f001 f851 	bl	72bc <__smakebuf_r>
    621a:	2301      	movs	r3, #1
    621c:	89a2      	ldrh	r2, [r4, #12]
    621e:	4013      	ands	r3, r2
    6220:	d011      	beq.n	6246 <__swsetup_r+0xd2>
    6222:	2300      	movs	r3, #0
    6224:	60a3      	str	r3, [r4, #8]
    6226:	6963      	ldr	r3, [r4, #20]
    6228:	425b      	negs	r3, r3
    622a:	61a3      	str	r3, [r4, #24]
    622c:	2000      	movs	r0, #0
    622e:	6923      	ldr	r3, [r4, #16]
    6230:	4283      	cmp	r3, r0
    6232:	d1be      	bne.n	61b2 <__swsetup_r+0x3e>
    6234:	230c      	movs	r3, #12
    6236:	5ee2      	ldrsh	r2, [r4, r3]
    6238:	0613      	lsls	r3, r2, #24
    623a:	d5ba      	bpl.n	61b2 <__swsetup_r+0x3e>
    623c:	2340      	movs	r3, #64	; 0x40
    623e:	4313      	orrs	r3, r2
    6240:	81a3      	strh	r3, [r4, #12]
    6242:	3801      	subs	r0, #1
    6244:	e7b5      	b.n	61b2 <__swsetup_r+0x3e>
    6246:	0792      	lsls	r2, r2, #30
    6248:	d400      	bmi.n	624c <__swsetup_r+0xd8>
    624a:	6963      	ldr	r3, [r4, #20]
    624c:	60a3      	str	r3, [r4, #8]
    624e:	e7ed      	b.n	622c <__swsetup_r+0xb8>
    6250:	2000000c 	.word	0x2000000c
    6254:	0000ad4c 	.word	0x0000ad4c
    6258:	0000ad6c 	.word	0x0000ad6c
    625c:	0000ad2c 	.word	0x0000ad2c

00006260 <quorem>:
    6260:	b5f0      	push	{r4, r5, r6, r7, lr}
    6262:	6903      	ldr	r3, [r0, #16]
    6264:	690c      	ldr	r4, [r1, #16]
    6266:	b089      	sub	sp, #36	; 0x24
    6268:	0007      	movs	r7, r0
    626a:	9105      	str	r1, [sp, #20]
    626c:	2600      	movs	r6, #0
    626e:	429c      	cmp	r4, r3
    6270:	dc6d      	bgt.n	634e <quorem+0xee>
    6272:	000b      	movs	r3, r1
    6274:	3c01      	subs	r4, #1
    6276:	3314      	adds	r3, #20
    6278:	00a5      	lsls	r5, r4, #2
    627a:	9303      	str	r3, [sp, #12]
    627c:	195b      	adds	r3, r3, r5
    627e:	9304      	str	r3, [sp, #16]
    6280:	0003      	movs	r3, r0
    6282:	3314      	adds	r3, #20
    6284:	9302      	str	r3, [sp, #8]
    6286:	195d      	adds	r5, r3, r5
    6288:	9b04      	ldr	r3, [sp, #16]
    628a:	6828      	ldr	r0, [r5, #0]
    628c:	681b      	ldr	r3, [r3, #0]
    628e:	1c59      	adds	r1, r3, #1
    6290:	9301      	str	r3, [sp, #4]
    6292:	f001 fe73 	bl	7f7c <__udivsi3>
    6296:	9001      	str	r0, [sp, #4]
    6298:	42b0      	cmp	r0, r6
    629a:	d02d      	beq.n	62f8 <quorem+0x98>
    629c:	9b03      	ldr	r3, [sp, #12]
    629e:	9802      	ldr	r0, [sp, #8]
    62a0:	469c      	mov	ip, r3
    62a2:	9606      	str	r6, [sp, #24]
    62a4:	4662      	mov	r2, ip
    62a6:	ca08      	ldmia	r2!, {r3}
    62a8:	4694      	mov	ip, r2
    62aa:	9a01      	ldr	r2, [sp, #4]
    62ac:	b299      	uxth	r1, r3
    62ae:	4351      	muls	r1, r2
    62b0:	0c1b      	lsrs	r3, r3, #16
    62b2:	4353      	muls	r3, r2
    62b4:	1989      	adds	r1, r1, r6
    62b6:	0c0a      	lsrs	r2, r1, #16
    62b8:	189b      	adds	r3, r3, r2
    62ba:	9307      	str	r3, [sp, #28]
    62bc:	8802      	ldrh	r2, [r0, #0]
    62be:	0c1e      	lsrs	r6, r3, #16
    62c0:	9b06      	ldr	r3, [sp, #24]
    62c2:	b289      	uxth	r1, r1
    62c4:	18d2      	adds	r2, r2, r3
    62c6:	6803      	ldr	r3, [r0, #0]
    62c8:	1a52      	subs	r2, r2, r1
    62ca:	0c19      	lsrs	r1, r3, #16
    62cc:	466b      	mov	r3, sp
    62ce:	8b9b      	ldrh	r3, [r3, #28]
    62d0:	1acb      	subs	r3, r1, r3
    62d2:	1411      	asrs	r1, r2, #16
    62d4:	185b      	adds	r3, r3, r1
    62d6:	1419      	asrs	r1, r3, #16
    62d8:	b292      	uxth	r2, r2
    62da:	041b      	lsls	r3, r3, #16
    62dc:	431a      	orrs	r2, r3
    62de:	9b04      	ldr	r3, [sp, #16]
    62e0:	9106      	str	r1, [sp, #24]
    62e2:	c004      	stmia	r0!, {r2}
    62e4:	4563      	cmp	r3, ip
    62e6:	d2dd      	bcs.n	62a4 <quorem+0x44>
    62e8:	682b      	ldr	r3, [r5, #0]
    62ea:	2b00      	cmp	r3, #0
    62ec:	d104      	bne.n	62f8 <quorem+0x98>
    62ee:	9b02      	ldr	r3, [sp, #8]
    62f0:	3d04      	subs	r5, #4
    62f2:	42ab      	cmp	r3, r5
    62f4:	d32e      	bcc.n	6354 <quorem+0xf4>
    62f6:	613c      	str	r4, [r7, #16]
    62f8:	9905      	ldr	r1, [sp, #20]
    62fa:	0038      	movs	r0, r7
    62fc:	f001 fa43 	bl	7786 <__mcmp>
    6300:	2800      	cmp	r0, #0
    6302:	db23      	blt.n	634c <quorem+0xec>
    6304:	2500      	movs	r5, #0
    6306:	9b01      	ldr	r3, [sp, #4]
    6308:	9802      	ldr	r0, [sp, #8]
    630a:	3301      	adds	r3, #1
    630c:	9903      	ldr	r1, [sp, #12]
    630e:	9301      	str	r3, [sp, #4]
    6310:	c908      	ldmia	r1!, {r3}
    6312:	8802      	ldrh	r2, [r0, #0]
    6314:	1955      	adds	r5, r2, r5
    6316:	b29a      	uxth	r2, r3
    6318:	1aaa      	subs	r2, r5, r2
    631a:	6805      	ldr	r5, [r0, #0]
    631c:	0c1b      	lsrs	r3, r3, #16
    631e:	0c2d      	lsrs	r5, r5, #16
    6320:	1aeb      	subs	r3, r5, r3
    6322:	1415      	asrs	r5, r2, #16
    6324:	195b      	adds	r3, r3, r5
    6326:	141d      	asrs	r5, r3, #16
    6328:	b292      	uxth	r2, r2
    632a:	041b      	lsls	r3, r3, #16
    632c:	4313      	orrs	r3, r2
    632e:	c008      	stmia	r0!, {r3}
    6330:	9b04      	ldr	r3, [sp, #16]
    6332:	428b      	cmp	r3, r1
    6334:	d2ec      	bcs.n	6310 <quorem+0xb0>
    6336:	9a02      	ldr	r2, [sp, #8]
    6338:	00a3      	lsls	r3, r4, #2
    633a:	18d3      	adds	r3, r2, r3
    633c:	681a      	ldr	r2, [r3, #0]
    633e:	2a00      	cmp	r2, #0
    6340:	d104      	bne.n	634c <quorem+0xec>
    6342:	9a02      	ldr	r2, [sp, #8]
    6344:	3b04      	subs	r3, #4
    6346:	429a      	cmp	r2, r3
    6348:	d309      	bcc.n	635e <quorem+0xfe>
    634a:	613c      	str	r4, [r7, #16]
    634c:	9e01      	ldr	r6, [sp, #4]
    634e:	0030      	movs	r0, r6
    6350:	b009      	add	sp, #36	; 0x24
    6352:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6354:	682b      	ldr	r3, [r5, #0]
    6356:	2b00      	cmp	r3, #0
    6358:	d1cd      	bne.n	62f6 <quorem+0x96>
    635a:	3c01      	subs	r4, #1
    635c:	e7c7      	b.n	62ee <quorem+0x8e>
    635e:	681a      	ldr	r2, [r3, #0]
    6360:	2a00      	cmp	r2, #0
    6362:	d1f2      	bne.n	634a <quorem+0xea>
    6364:	3c01      	subs	r4, #1
    6366:	e7ec      	b.n	6342 <quorem+0xe2>

00006368 <_dtoa_r>:
    6368:	b5f0      	push	{r4, r5, r6, r7, lr}
    636a:	0016      	movs	r6, r2
    636c:	001f      	movs	r7, r3
    636e:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6370:	b09d      	sub	sp, #116	; 0x74
    6372:	9004      	str	r0, [sp, #16]
    6374:	9d25      	ldr	r5, [sp, #148]	; 0x94
    6376:	9606      	str	r6, [sp, #24]
    6378:	9707      	str	r7, [sp, #28]
    637a:	2c00      	cmp	r4, #0
    637c:	d108      	bne.n	6390 <_dtoa_r+0x28>
    637e:	2010      	movs	r0, #16
    6380:	f000 ffda 	bl	7338 <malloc>
    6384:	9b04      	ldr	r3, [sp, #16]
    6386:	6258      	str	r0, [r3, #36]	; 0x24
    6388:	6044      	str	r4, [r0, #4]
    638a:	6084      	str	r4, [r0, #8]
    638c:	6004      	str	r4, [r0, #0]
    638e:	60c4      	str	r4, [r0, #12]
    6390:	9b04      	ldr	r3, [sp, #16]
    6392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6394:	6819      	ldr	r1, [r3, #0]
    6396:	2900      	cmp	r1, #0
    6398:	d00b      	beq.n	63b2 <_dtoa_r+0x4a>
    639a:	685a      	ldr	r2, [r3, #4]
    639c:	2301      	movs	r3, #1
    639e:	4093      	lsls	r3, r2
    63a0:	604a      	str	r2, [r1, #4]
    63a2:	608b      	str	r3, [r1, #8]
    63a4:	9804      	ldr	r0, [sp, #16]
    63a6:	f001 f814 	bl	73d2 <_Bfree>
    63aa:	2200      	movs	r2, #0
    63ac:	9b04      	ldr	r3, [sp, #16]
    63ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63b0:	601a      	str	r2, [r3, #0]
    63b2:	9b07      	ldr	r3, [sp, #28]
    63b4:	2b00      	cmp	r3, #0
    63b6:	da1f      	bge.n	63f8 <_dtoa_r+0x90>
    63b8:	2301      	movs	r3, #1
    63ba:	602b      	str	r3, [r5, #0]
    63bc:	007b      	lsls	r3, r7, #1
    63be:	085b      	lsrs	r3, r3, #1
    63c0:	9307      	str	r3, [sp, #28]
    63c2:	9c07      	ldr	r4, [sp, #28]
    63c4:	4bb7      	ldr	r3, [pc, #732]	; (66a4 <_dtoa_r+0x33c>)
    63c6:	0022      	movs	r2, r4
    63c8:	9319      	str	r3, [sp, #100]	; 0x64
    63ca:	401a      	ands	r2, r3
    63cc:	429a      	cmp	r2, r3
    63ce:	d116      	bne.n	63fe <_dtoa_r+0x96>
    63d0:	4bb5      	ldr	r3, [pc, #724]	; (66a8 <_dtoa_r+0x340>)
    63d2:	9a24      	ldr	r2, [sp, #144]	; 0x90
    63d4:	6013      	str	r3, [r2, #0]
    63d6:	9b06      	ldr	r3, [sp, #24]
    63d8:	2b00      	cmp	r3, #0
    63da:	d103      	bne.n	63e4 <_dtoa_r+0x7c>
    63dc:	0324      	lsls	r4, r4, #12
    63de:	d101      	bne.n	63e4 <_dtoa_r+0x7c>
    63e0:	f000 fd91 	bl	6f06 <_dtoa_r+0xb9e>
    63e4:	4bb1      	ldr	r3, [pc, #708]	; (66ac <_dtoa_r+0x344>)
    63e6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    63e8:	930a      	str	r3, [sp, #40]	; 0x28
    63ea:	4bb1      	ldr	r3, [pc, #708]	; (66b0 <_dtoa_r+0x348>)
    63ec:	2a00      	cmp	r2, #0
    63ee:	d001      	beq.n	63f4 <_dtoa_r+0x8c>
    63f0:	f000 fd8f 	bl	6f12 <_dtoa_r+0xbaa>
    63f4:	f000 fd8f 	bl	6f16 <_dtoa_r+0xbae>
    63f8:	2300      	movs	r3, #0
    63fa:	602b      	str	r3, [r5, #0]
    63fc:	e7e1      	b.n	63c2 <_dtoa_r+0x5a>
    63fe:	9e06      	ldr	r6, [sp, #24]
    6400:	9f07      	ldr	r7, [sp, #28]
    6402:	2200      	movs	r2, #0
    6404:	2300      	movs	r3, #0
    6406:	0030      	movs	r0, r6
    6408:	0039      	movs	r1, r7
    640a:	f001 ff3d 	bl	8288 <__aeabi_dcmpeq>
    640e:	1e05      	subs	r5, r0, #0
    6410:	d00e      	beq.n	6430 <_dtoa_r+0xc8>
    6412:	2301      	movs	r3, #1
    6414:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6416:	6013      	str	r3, [r2, #0]
    6418:	4ba6      	ldr	r3, [pc, #664]	; (66b4 <_dtoa_r+0x34c>)
    641a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    641c:	930a      	str	r3, [sp, #40]	; 0x28
    641e:	2a00      	cmp	r2, #0
    6420:	d101      	bne.n	6426 <_dtoa_r+0xbe>
    6422:	f000 fd78 	bl	6f16 <_dtoa_r+0xbae>
    6426:	4aa4      	ldr	r2, [pc, #656]	; (66b8 <_dtoa_r+0x350>)
    6428:	9926      	ldr	r1, [sp, #152]	; 0x98
    642a:	600a      	str	r2, [r1, #0]
    642c:	f000 fd73 	bl	6f16 <_dtoa_r+0xbae>
    6430:	ab1a      	add	r3, sp, #104	; 0x68
    6432:	9301      	str	r3, [sp, #4]
    6434:	ab1b      	add	r3, sp, #108	; 0x6c
    6436:	9300      	str	r3, [sp, #0]
    6438:	0032      	movs	r2, r6
    643a:	003b      	movs	r3, r7
    643c:	9804      	ldr	r0, [sp, #16]
    643e:	f001 fa1f 	bl	7880 <__d2b>
    6442:	0063      	lsls	r3, r4, #1
    6444:	9005      	str	r0, [sp, #20]
    6446:	0d5b      	lsrs	r3, r3, #21
    6448:	d100      	bne.n	644c <_dtoa_r+0xe4>
    644a:	e07f      	b.n	654c <_dtoa_r+0x1e4>
    644c:	033a      	lsls	r2, r7, #12
    644e:	4c9b      	ldr	r4, [pc, #620]	; (66bc <_dtoa_r+0x354>)
    6450:	0b12      	lsrs	r2, r2, #12
    6452:	4314      	orrs	r4, r2
    6454:	0021      	movs	r1, r4
    6456:	4a9a      	ldr	r2, [pc, #616]	; (66c0 <_dtoa_r+0x358>)
    6458:	0030      	movs	r0, r6
    645a:	9518      	str	r5, [sp, #96]	; 0x60
    645c:	189e      	adds	r6, r3, r2
    645e:	2200      	movs	r2, #0
    6460:	4b98      	ldr	r3, [pc, #608]	; (66c4 <_dtoa_r+0x35c>)
    6462:	f003 fe59 	bl	a118 <__aeabi_dsub>
    6466:	4a98      	ldr	r2, [pc, #608]	; (66c8 <_dtoa_r+0x360>)
    6468:	4b98      	ldr	r3, [pc, #608]	; (66cc <_dtoa_r+0x364>)
    646a:	f003 fbd5 	bl	9c18 <__aeabi_dmul>
    646e:	4a98      	ldr	r2, [pc, #608]	; (66d0 <_dtoa_r+0x368>)
    6470:	4b98      	ldr	r3, [pc, #608]	; (66d4 <_dtoa_r+0x36c>)
    6472:	f002 fc8d 	bl	8d90 <__aeabi_dadd>
    6476:	0004      	movs	r4, r0
    6478:	0030      	movs	r0, r6
    647a:	000d      	movs	r5, r1
    647c:	f004 f9b6 	bl	a7ec <__aeabi_i2d>
    6480:	4a95      	ldr	r2, [pc, #596]	; (66d8 <_dtoa_r+0x370>)
    6482:	4b96      	ldr	r3, [pc, #600]	; (66dc <_dtoa_r+0x374>)
    6484:	f003 fbc8 	bl	9c18 <__aeabi_dmul>
    6488:	0002      	movs	r2, r0
    648a:	000b      	movs	r3, r1
    648c:	0020      	movs	r0, r4
    648e:	0029      	movs	r1, r5
    6490:	f002 fc7e 	bl	8d90 <__aeabi_dadd>
    6494:	0004      	movs	r4, r0
    6496:	000d      	movs	r5, r1
    6498:	f004 f974 	bl	a784 <__aeabi_d2iz>
    649c:	2200      	movs	r2, #0
    649e:	9003      	str	r0, [sp, #12]
    64a0:	2300      	movs	r3, #0
    64a2:	0020      	movs	r0, r4
    64a4:	0029      	movs	r1, r5
    64a6:	f001 fef5 	bl	8294 <__aeabi_dcmplt>
    64aa:	2800      	cmp	r0, #0
    64ac:	d00e      	beq.n	64cc <_dtoa_r+0x164>
    64ae:	9803      	ldr	r0, [sp, #12]
    64b0:	f004 f99c 	bl	a7ec <__aeabi_i2d>
    64b4:	000b      	movs	r3, r1
    64b6:	0002      	movs	r2, r0
    64b8:	0029      	movs	r1, r5
    64ba:	0020      	movs	r0, r4
    64bc:	f001 fee4 	bl	8288 <__aeabi_dcmpeq>
    64c0:	0003      	movs	r3, r0
    64c2:	4258      	negs	r0, r3
    64c4:	4158      	adcs	r0, r3
    64c6:	9b03      	ldr	r3, [sp, #12]
    64c8:	1a1b      	subs	r3, r3, r0
    64ca:	9303      	str	r3, [sp, #12]
    64cc:	2301      	movs	r3, #1
    64ce:	9316      	str	r3, [sp, #88]	; 0x58
    64d0:	9b03      	ldr	r3, [sp, #12]
    64d2:	2b16      	cmp	r3, #22
    64d4:	d80f      	bhi.n	64f6 <_dtoa_r+0x18e>
    64d6:	4982      	ldr	r1, [pc, #520]	; (66e0 <_dtoa_r+0x378>)
    64d8:	00db      	lsls	r3, r3, #3
    64da:	18c9      	adds	r1, r1, r3
    64dc:	6808      	ldr	r0, [r1, #0]
    64de:	6849      	ldr	r1, [r1, #4]
    64e0:	9a06      	ldr	r2, [sp, #24]
    64e2:	9b07      	ldr	r3, [sp, #28]
    64e4:	f001 feea 	bl	82bc <__aeabi_dcmpgt>
    64e8:	2800      	cmp	r0, #0
    64ea:	d04b      	beq.n	6584 <_dtoa_r+0x21c>
    64ec:	9b03      	ldr	r3, [sp, #12]
    64ee:	3b01      	subs	r3, #1
    64f0:	9303      	str	r3, [sp, #12]
    64f2:	2300      	movs	r3, #0
    64f4:	9316      	str	r3, [sp, #88]	; 0x58
    64f6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    64f8:	1b9e      	subs	r6, r3, r6
    64fa:	2300      	movs	r3, #0
    64fc:	930b      	str	r3, [sp, #44]	; 0x2c
    64fe:	0033      	movs	r3, r6
    6500:	3b01      	subs	r3, #1
    6502:	930c      	str	r3, [sp, #48]	; 0x30
    6504:	d504      	bpl.n	6510 <_dtoa_r+0x1a8>
    6506:	2301      	movs	r3, #1
    6508:	1b9b      	subs	r3, r3, r6
    650a:	930b      	str	r3, [sp, #44]	; 0x2c
    650c:	2300      	movs	r3, #0
    650e:	930c      	str	r3, [sp, #48]	; 0x30
    6510:	9b03      	ldr	r3, [sp, #12]
    6512:	2b00      	cmp	r3, #0
    6514:	db38      	blt.n	6588 <_dtoa_r+0x220>
    6516:	9a03      	ldr	r2, [sp, #12]
    6518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    651a:	4694      	mov	ip, r2
    651c:	4463      	add	r3, ip
    651e:	930c      	str	r3, [sp, #48]	; 0x30
    6520:	2300      	movs	r3, #0
    6522:	920f      	str	r2, [sp, #60]	; 0x3c
    6524:	9308      	str	r3, [sp, #32]
    6526:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6528:	2501      	movs	r5, #1
    652a:	2b09      	cmp	r3, #9
    652c:	d900      	bls.n	6530 <_dtoa_r+0x1c8>
    652e:	e091      	b.n	6654 <_dtoa_r+0x2ec>
    6530:	2b05      	cmp	r3, #5
    6532:	dd02      	ble.n	653a <_dtoa_r+0x1d2>
    6534:	2500      	movs	r5, #0
    6536:	3b04      	subs	r3, #4
    6538:	9322      	str	r3, [sp, #136]	; 0x88
    653a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    653c:	1e98      	subs	r0, r3, #2
    653e:	2803      	cmp	r0, #3
    6540:	d900      	bls.n	6544 <_dtoa_r+0x1dc>
    6542:	e091      	b.n	6668 <_dtoa_r+0x300>
    6544:	f001 fd10 	bl	7f68 <__gnu_thumb1_case_uqi>
    6548:	76298482 	.word	0x76298482
    654c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    654e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6550:	189e      	adds	r6, r3, r2
    6552:	4b64      	ldr	r3, [pc, #400]	; (66e4 <_dtoa_r+0x37c>)
    6554:	18f2      	adds	r2, r6, r3
    6556:	2a20      	cmp	r2, #32
    6558:	dd0f      	ble.n	657a <_dtoa_r+0x212>
    655a:	4b63      	ldr	r3, [pc, #396]	; (66e8 <_dtoa_r+0x380>)
    655c:	9806      	ldr	r0, [sp, #24]
    655e:	18f3      	adds	r3, r6, r3
    6560:	40d8      	lsrs	r0, r3
    6562:	2340      	movs	r3, #64	; 0x40
    6564:	1a9b      	subs	r3, r3, r2
    6566:	409c      	lsls	r4, r3
    6568:	4320      	orrs	r0, r4
    656a:	f004 f981 	bl	a870 <__aeabi_ui2d>
    656e:	2301      	movs	r3, #1
    6570:	4c5e      	ldr	r4, [pc, #376]	; (66ec <_dtoa_r+0x384>)
    6572:	3e01      	subs	r6, #1
    6574:	1909      	adds	r1, r1, r4
    6576:	9318      	str	r3, [sp, #96]	; 0x60
    6578:	e771      	b.n	645e <_dtoa_r+0xf6>
    657a:	2320      	movs	r3, #32
    657c:	9806      	ldr	r0, [sp, #24]
    657e:	1a9b      	subs	r3, r3, r2
    6580:	4098      	lsls	r0, r3
    6582:	e7f2      	b.n	656a <_dtoa_r+0x202>
    6584:	9016      	str	r0, [sp, #88]	; 0x58
    6586:	e7b6      	b.n	64f6 <_dtoa_r+0x18e>
    6588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    658a:	9a03      	ldr	r2, [sp, #12]
    658c:	1a9b      	subs	r3, r3, r2
    658e:	930b      	str	r3, [sp, #44]	; 0x2c
    6590:	4253      	negs	r3, r2
    6592:	9308      	str	r3, [sp, #32]
    6594:	2300      	movs	r3, #0
    6596:	930f      	str	r3, [sp, #60]	; 0x3c
    6598:	e7c5      	b.n	6526 <_dtoa_r+0x1be>
    659a:	2301      	movs	r3, #1
    659c:	930e      	str	r3, [sp, #56]	; 0x38
    659e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    65a0:	2b00      	cmp	r3, #0
    65a2:	dd65      	ble.n	6670 <_dtoa_r+0x308>
    65a4:	001f      	movs	r7, r3
    65a6:	930d      	str	r3, [sp, #52]	; 0x34
    65a8:	9a04      	ldr	r2, [sp, #16]
    65aa:	6a54      	ldr	r4, [r2, #36]	; 0x24
    65ac:	2200      	movs	r2, #0
    65ae:	6062      	str	r2, [r4, #4]
    65b0:	3204      	adds	r2, #4
    65b2:	0011      	movs	r1, r2
    65b4:	3114      	adds	r1, #20
    65b6:	4299      	cmp	r1, r3
    65b8:	d95f      	bls.n	667a <_dtoa_r+0x312>
    65ba:	6861      	ldr	r1, [r4, #4]
    65bc:	9804      	ldr	r0, [sp, #16]
    65be:	f000 fed0 	bl	7362 <_Balloc>
    65c2:	9b04      	ldr	r3, [sp, #16]
    65c4:	6020      	str	r0, [r4, #0]
    65c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    65c8:	681b      	ldr	r3, [r3, #0]
    65ca:	930a      	str	r3, [sp, #40]	; 0x28
    65cc:	2f0e      	cmp	r7, #14
    65ce:	d900      	bls.n	65d2 <_dtoa_r+0x26a>
    65d0:	e105      	b.n	67de <_dtoa_r+0x476>
    65d2:	2d00      	cmp	r5, #0
    65d4:	d100      	bne.n	65d8 <_dtoa_r+0x270>
    65d6:	e102      	b.n	67de <_dtoa_r+0x476>
    65d8:	9b06      	ldr	r3, [sp, #24]
    65da:	9c07      	ldr	r4, [sp, #28]
    65dc:	9314      	str	r3, [sp, #80]	; 0x50
    65de:	9415      	str	r4, [sp, #84]	; 0x54
    65e0:	9b03      	ldr	r3, [sp, #12]
    65e2:	2b00      	cmp	r3, #0
    65e4:	dc00      	bgt.n	65e8 <_dtoa_r+0x280>
    65e6:	e085      	b.n	66f4 <_dtoa_r+0x38c>
    65e8:	001a      	movs	r2, r3
    65ea:	210f      	movs	r1, #15
    65ec:	4b3c      	ldr	r3, [pc, #240]	; (66e0 <_dtoa_r+0x378>)
    65ee:	400a      	ands	r2, r1
    65f0:	00d2      	lsls	r2, r2, #3
    65f2:	189b      	adds	r3, r3, r2
    65f4:	685c      	ldr	r4, [r3, #4]
    65f6:	681b      	ldr	r3, [r3, #0]
    65f8:	9310      	str	r3, [sp, #64]	; 0x40
    65fa:	9411      	str	r4, [sp, #68]	; 0x44
    65fc:	9b03      	ldr	r3, [sp, #12]
    65fe:	2402      	movs	r4, #2
    6600:	111d      	asrs	r5, r3, #4
    6602:	06eb      	lsls	r3, r5, #27
    6604:	d50a      	bpl.n	661c <_dtoa_r+0x2b4>
    6606:	4b3a      	ldr	r3, [pc, #232]	; (66f0 <_dtoa_r+0x388>)
    6608:	400d      	ands	r5, r1
    660a:	6a1a      	ldr	r2, [r3, #32]
    660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    660e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6610:	9915      	ldr	r1, [sp, #84]	; 0x54
    6612:	f002 fecd 	bl	93b0 <__aeabi_ddiv>
    6616:	9006      	str	r0, [sp, #24]
    6618:	9107      	str	r1, [sp, #28]
    661a:	3401      	adds	r4, #1
    661c:	4e34      	ldr	r6, [pc, #208]	; (66f0 <_dtoa_r+0x388>)
    661e:	2d00      	cmp	r5, #0
    6620:	d130      	bne.n	6684 <_dtoa_r+0x31c>
    6622:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6624:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6626:	9806      	ldr	r0, [sp, #24]
    6628:	9907      	ldr	r1, [sp, #28]
    662a:	f002 fec1 	bl	93b0 <__aeabi_ddiv>
    662e:	9006      	str	r0, [sp, #24]
    6630:	9107      	str	r1, [sp, #28]
    6632:	e07a      	b.n	672a <_dtoa_r+0x3c2>
    6634:	2301      	movs	r3, #1
    6636:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    6638:	930e      	str	r3, [sp, #56]	; 0x38
    663a:	4694      	mov	ip, r2
    663c:	9b03      	ldr	r3, [sp, #12]
    663e:	4463      	add	r3, ip
    6640:	1c5f      	adds	r7, r3, #1
    6642:	930d      	str	r3, [sp, #52]	; 0x34
    6644:	1e3b      	subs	r3, r7, #0
    6646:	dcaf      	bgt.n	65a8 <_dtoa_r+0x240>
    6648:	2301      	movs	r3, #1
    664a:	e7ad      	b.n	65a8 <_dtoa_r+0x240>
    664c:	2300      	movs	r3, #0
    664e:	e7a5      	b.n	659c <_dtoa_r+0x234>
    6650:	2300      	movs	r3, #0
    6652:	e7f0      	b.n	6636 <_dtoa_r+0x2ce>
    6654:	2300      	movs	r3, #0
    6656:	950e      	str	r5, [sp, #56]	; 0x38
    6658:	9322      	str	r3, [sp, #136]	; 0x88
    665a:	3b01      	subs	r3, #1
    665c:	2200      	movs	r2, #0
    665e:	930d      	str	r3, [sp, #52]	; 0x34
    6660:	001f      	movs	r7, r3
    6662:	3313      	adds	r3, #19
    6664:	9223      	str	r2, [sp, #140]	; 0x8c
    6666:	e79f      	b.n	65a8 <_dtoa_r+0x240>
    6668:	2301      	movs	r3, #1
    666a:	930e      	str	r3, [sp, #56]	; 0x38
    666c:	3b02      	subs	r3, #2
    666e:	e7f5      	b.n	665c <_dtoa_r+0x2f4>
    6670:	2301      	movs	r3, #1
    6672:	930d      	str	r3, [sp, #52]	; 0x34
    6674:	001f      	movs	r7, r3
    6676:	001a      	movs	r2, r3
    6678:	e7f4      	b.n	6664 <_dtoa_r+0x2fc>
    667a:	6861      	ldr	r1, [r4, #4]
    667c:	0052      	lsls	r2, r2, #1
    667e:	3101      	adds	r1, #1
    6680:	6061      	str	r1, [r4, #4]
    6682:	e796      	b.n	65b2 <_dtoa_r+0x24a>
    6684:	2301      	movs	r3, #1
    6686:	421d      	tst	r5, r3
    6688:	d008      	beq.n	669c <_dtoa_r+0x334>
    668a:	9810      	ldr	r0, [sp, #64]	; 0x40
    668c:	9911      	ldr	r1, [sp, #68]	; 0x44
    668e:	18e4      	adds	r4, r4, r3
    6690:	6832      	ldr	r2, [r6, #0]
    6692:	6873      	ldr	r3, [r6, #4]
    6694:	f003 fac0 	bl	9c18 <__aeabi_dmul>
    6698:	9010      	str	r0, [sp, #64]	; 0x40
    669a:	9111      	str	r1, [sp, #68]	; 0x44
    669c:	106d      	asrs	r5, r5, #1
    669e:	3608      	adds	r6, #8
    66a0:	e7bd      	b.n	661e <_dtoa_r+0x2b6>
    66a2:	46c0      	nop			; (mov r8, r8)
    66a4:	7ff00000 	.word	0x7ff00000
    66a8:	0000270f 	.word	0x0000270f
    66ac:	0000ad25 	.word	0x0000ad25
    66b0:	0000ad28 	.word	0x0000ad28
    66b4:	0000acf8 	.word	0x0000acf8
    66b8:	0000acf9 	.word	0x0000acf9
    66bc:	3ff00000 	.word	0x3ff00000
    66c0:	fffffc01 	.word	0xfffffc01
    66c4:	3ff80000 	.word	0x3ff80000
    66c8:	636f4361 	.word	0x636f4361
    66cc:	3fd287a7 	.word	0x3fd287a7
    66d0:	8b60c8b3 	.word	0x8b60c8b3
    66d4:	3fc68a28 	.word	0x3fc68a28
    66d8:	509f79fb 	.word	0x509f79fb
    66dc:	3fd34413 	.word	0x3fd34413
    66e0:	0000adb8 	.word	0x0000adb8
    66e4:	00000432 	.word	0x00000432
    66e8:	00000412 	.word	0x00000412
    66ec:	fe100000 	.word	0xfe100000
    66f0:	0000ad90 	.word	0x0000ad90
    66f4:	9b03      	ldr	r3, [sp, #12]
    66f6:	2402      	movs	r4, #2
    66f8:	2b00      	cmp	r3, #0
    66fa:	d016      	beq.n	672a <_dtoa_r+0x3c2>
    66fc:	9814      	ldr	r0, [sp, #80]	; 0x50
    66fe:	9915      	ldr	r1, [sp, #84]	; 0x54
    6700:	425d      	negs	r5, r3
    6702:	230f      	movs	r3, #15
    6704:	4aca      	ldr	r2, [pc, #808]	; (6a30 <_dtoa_r+0x6c8>)
    6706:	402b      	ands	r3, r5
    6708:	00db      	lsls	r3, r3, #3
    670a:	18d3      	adds	r3, r2, r3
    670c:	681a      	ldr	r2, [r3, #0]
    670e:	685b      	ldr	r3, [r3, #4]
    6710:	f003 fa82 	bl	9c18 <__aeabi_dmul>
    6714:	2300      	movs	r3, #0
    6716:	9006      	str	r0, [sp, #24]
    6718:	9107      	str	r1, [sp, #28]
    671a:	4ec6      	ldr	r6, [pc, #792]	; (6a34 <_dtoa_r+0x6cc>)
    671c:	112d      	asrs	r5, r5, #4
    671e:	2d00      	cmp	r5, #0
    6720:	d000      	beq.n	6724 <_dtoa_r+0x3bc>
    6722:	e08c      	b.n	683e <_dtoa_r+0x4d6>
    6724:	2b00      	cmp	r3, #0
    6726:	d000      	beq.n	672a <_dtoa_r+0x3c2>
    6728:	e781      	b.n	662e <_dtoa_r+0x2c6>
    672a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    672c:	2b00      	cmp	r3, #0
    672e:	d100      	bne.n	6732 <_dtoa_r+0x3ca>
    6730:	e091      	b.n	6856 <_dtoa_r+0x4ee>
    6732:	9a06      	ldr	r2, [sp, #24]
    6734:	9b07      	ldr	r3, [sp, #28]
    6736:	9210      	str	r2, [sp, #64]	; 0x40
    6738:	9311      	str	r3, [sp, #68]	; 0x44
    673a:	9810      	ldr	r0, [sp, #64]	; 0x40
    673c:	9911      	ldr	r1, [sp, #68]	; 0x44
    673e:	2200      	movs	r2, #0
    6740:	4bbd      	ldr	r3, [pc, #756]	; (6a38 <_dtoa_r+0x6d0>)
    6742:	f001 fda7 	bl	8294 <__aeabi_dcmplt>
    6746:	2800      	cmp	r0, #0
    6748:	d100      	bne.n	674c <_dtoa_r+0x3e4>
    674a:	e084      	b.n	6856 <_dtoa_r+0x4ee>
    674c:	2f00      	cmp	r7, #0
    674e:	d100      	bne.n	6752 <_dtoa_r+0x3ea>
    6750:	e081      	b.n	6856 <_dtoa_r+0x4ee>
    6752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6754:	2b00      	cmp	r3, #0
    6756:	dd3e      	ble.n	67d6 <_dtoa_r+0x46e>
    6758:	9810      	ldr	r0, [sp, #64]	; 0x40
    675a:	9911      	ldr	r1, [sp, #68]	; 0x44
    675c:	9b03      	ldr	r3, [sp, #12]
    675e:	2200      	movs	r2, #0
    6760:	1e5e      	subs	r6, r3, #1
    6762:	4bb6      	ldr	r3, [pc, #728]	; (6a3c <_dtoa_r+0x6d4>)
    6764:	f003 fa58 	bl	9c18 <__aeabi_dmul>
    6768:	9006      	str	r0, [sp, #24]
    676a:	9107      	str	r1, [sp, #28]
    676c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    676e:	3401      	adds	r4, #1
    6770:	0020      	movs	r0, r4
    6772:	f004 f83b 	bl	a7ec <__aeabi_i2d>
    6776:	9a06      	ldr	r2, [sp, #24]
    6778:	9b07      	ldr	r3, [sp, #28]
    677a:	f003 fa4d 	bl	9c18 <__aeabi_dmul>
    677e:	2200      	movs	r2, #0
    6780:	4baf      	ldr	r3, [pc, #700]	; (6a40 <_dtoa_r+0x6d8>)
    6782:	f002 fb05 	bl	8d90 <__aeabi_dadd>
    6786:	9012      	str	r0, [sp, #72]	; 0x48
    6788:	9113      	str	r1, [sp, #76]	; 0x4c
    678a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    678c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    678e:	4aad      	ldr	r2, [pc, #692]	; (6a44 <_dtoa_r+0x6dc>)
    6790:	9310      	str	r3, [sp, #64]	; 0x40
    6792:	9411      	str	r4, [sp, #68]	; 0x44
    6794:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6796:	189c      	adds	r4, r3, r2
    6798:	9411      	str	r4, [sp, #68]	; 0x44
    679a:	2d00      	cmp	r5, #0
    679c:	d15e      	bne.n	685c <_dtoa_r+0x4f4>
    679e:	9806      	ldr	r0, [sp, #24]
    67a0:	9907      	ldr	r1, [sp, #28]
    67a2:	2200      	movs	r2, #0
    67a4:	4ba8      	ldr	r3, [pc, #672]	; (6a48 <_dtoa_r+0x6e0>)
    67a6:	f003 fcb7 	bl	a118 <__aeabi_dsub>
    67aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67ac:	0023      	movs	r3, r4
    67ae:	9006      	str	r0, [sp, #24]
    67b0:	9107      	str	r1, [sp, #28]
    67b2:	f001 fd83 	bl	82bc <__aeabi_dcmpgt>
    67b6:	2800      	cmp	r0, #0
    67b8:	d000      	beq.n	67bc <_dtoa_r+0x454>
    67ba:	e301      	b.n	6dc0 <_dtoa_r+0xa58>
    67bc:	48a3      	ldr	r0, [pc, #652]	; (6a4c <_dtoa_r+0x6e4>)
    67be:	9913      	ldr	r1, [sp, #76]	; 0x4c
    67c0:	4684      	mov	ip, r0
    67c2:	4461      	add	r1, ip
    67c4:	000b      	movs	r3, r1
    67c6:	9806      	ldr	r0, [sp, #24]
    67c8:	9907      	ldr	r1, [sp, #28]
    67ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67cc:	f001 fd62 	bl	8294 <__aeabi_dcmplt>
    67d0:	2800      	cmp	r0, #0
    67d2:	d000      	beq.n	67d6 <_dtoa_r+0x46e>
    67d4:	e2e8      	b.n	6da8 <_dtoa_r+0xa40>
    67d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    67d8:	9c15      	ldr	r4, [sp, #84]	; 0x54
    67da:	9306      	str	r3, [sp, #24]
    67dc:	9407      	str	r4, [sp, #28]
    67de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    67e0:	2b00      	cmp	r3, #0
    67e2:	da00      	bge.n	67e6 <_dtoa_r+0x47e>
    67e4:	e157      	b.n	6a96 <_dtoa_r+0x72e>
    67e6:	9a03      	ldr	r2, [sp, #12]
    67e8:	2a0e      	cmp	r2, #14
    67ea:	dd00      	ble.n	67ee <_dtoa_r+0x486>
    67ec:	e153      	b.n	6a96 <_dtoa_r+0x72e>
    67ee:	4b90      	ldr	r3, [pc, #576]	; (6a30 <_dtoa_r+0x6c8>)
    67f0:	00d2      	lsls	r2, r2, #3
    67f2:	189b      	adds	r3, r3, r2
    67f4:	685c      	ldr	r4, [r3, #4]
    67f6:	681b      	ldr	r3, [r3, #0]
    67f8:	9308      	str	r3, [sp, #32]
    67fa:	9409      	str	r4, [sp, #36]	; 0x24
    67fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    67fe:	2b00      	cmp	r3, #0
    6800:	db00      	blt.n	6804 <_dtoa_r+0x49c>
    6802:	e0ce      	b.n	69a2 <_dtoa_r+0x63a>
    6804:	2f00      	cmp	r7, #0
    6806:	dd00      	ble.n	680a <_dtoa_r+0x4a2>
    6808:	e0cb      	b.n	69a2 <_dtoa_r+0x63a>
    680a:	d000      	beq.n	680e <_dtoa_r+0x4a6>
    680c:	e2cf      	b.n	6dae <_dtoa_r+0xa46>
    680e:	9808      	ldr	r0, [sp, #32]
    6810:	9909      	ldr	r1, [sp, #36]	; 0x24
    6812:	2200      	movs	r2, #0
    6814:	4b8c      	ldr	r3, [pc, #560]	; (6a48 <_dtoa_r+0x6e0>)
    6816:	f003 f9ff 	bl	9c18 <__aeabi_dmul>
    681a:	9a06      	ldr	r2, [sp, #24]
    681c:	9b07      	ldr	r3, [sp, #28]
    681e:	f001 fd57 	bl	82d0 <__aeabi_dcmpge>
    6822:	003e      	movs	r6, r7
    6824:	9708      	str	r7, [sp, #32]
    6826:	2800      	cmp	r0, #0
    6828:	d000      	beq.n	682c <_dtoa_r+0x4c4>
    682a:	e2a4      	b.n	6d76 <_dtoa_r+0xa0e>
    682c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    682e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6830:	1c5d      	adds	r5, r3, #1
    6832:	2331      	movs	r3, #49	; 0x31
    6834:	7013      	strb	r3, [r2, #0]
    6836:	9b03      	ldr	r3, [sp, #12]
    6838:	3301      	adds	r3, #1
    683a:	9303      	str	r3, [sp, #12]
    683c:	e29f      	b.n	6d7e <_dtoa_r+0xa16>
    683e:	2201      	movs	r2, #1
    6840:	4215      	tst	r5, r2
    6842:	d005      	beq.n	6850 <_dtoa_r+0x4e8>
    6844:	18a4      	adds	r4, r4, r2
    6846:	6832      	ldr	r2, [r6, #0]
    6848:	6873      	ldr	r3, [r6, #4]
    684a:	f003 f9e5 	bl	9c18 <__aeabi_dmul>
    684e:	2301      	movs	r3, #1
    6850:	106d      	asrs	r5, r5, #1
    6852:	3608      	adds	r6, #8
    6854:	e763      	b.n	671e <_dtoa_r+0x3b6>
    6856:	9e03      	ldr	r6, [sp, #12]
    6858:	003d      	movs	r5, r7
    685a:	e789      	b.n	6770 <_dtoa_r+0x408>
    685c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    685e:	1e69      	subs	r1, r5, #1
    6860:	1952      	adds	r2, r2, r5
    6862:	9217      	str	r2, [sp, #92]	; 0x5c
    6864:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6866:	4b72      	ldr	r3, [pc, #456]	; (6a30 <_dtoa_r+0x6c8>)
    6868:	00c9      	lsls	r1, r1, #3
    686a:	2a00      	cmp	r2, #0
    686c:	d04a      	beq.n	6904 <_dtoa_r+0x59c>
    686e:	185b      	adds	r3, r3, r1
    6870:	681a      	ldr	r2, [r3, #0]
    6872:	685b      	ldr	r3, [r3, #4]
    6874:	2000      	movs	r0, #0
    6876:	4976      	ldr	r1, [pc, #472]	; (6a50 <_dtoa_r+0x6e8>)
    6878:	f002 fd9a 	bl	93b0 <__aeabi_ddiv>
    687c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    687e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6880:	f003 fc4a 	bl	a118 <__aeabi_dsub>
    6884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6886:	9010      	str	r0, [sp, #64]	; 0x40
    6888:	9111      	str	r1, [sp, #68]	; 0x44
    688a:	9312      	str	r3, [sp, #72]	; 0x48
    688c:	9806      	ldr	r0, [sp, #24]
    688e:	9907      	ldr	r1, [sp, #28]
    6890:	f003 ff78 	bl	a784 <__aeabi_d2iz>
    6894:	0004      	movs	r4, r0
    6896:	f003 ffa9 	bl	a7ec <__aeabi_i2d>
    689a:	0002      	movs	r2, r0
    689c:	000b      	movs	r3, r1
    689e:	9806      	ldr	r0, [sp, #24]
    68a0:	9907      	ldr	r1, [sp, #28]
    68a2:	f003 fc39 	bl	a118 <__aeabi_dsub>
    68a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    68a8:	3430      	adds	r4, #48	; 0x30
    68aa:	1c5d      	adds	r5, r3, #1
    68ac:	701c      	strb	r4, [r3, #0]
    68ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68b2:	9006      	str	r0, [sp, #24]
    68b4:	9107      	str	r1, [sp, #28]
    68b6:	f001 fced 	bl	8294 <__aeabi_dcmplt>
    68ba:	2800      	cmp	r0, #0
    68bc:	d165      	bne.n	698a <_dtoa_r+0x622>
    68be:	9a06      	ldr	r2, [sp, #24]
    68c0:	9b07      	ldr	r3, [sp, #28]
    68c2:	2000      	movs	r0, #0
    68c4:	495c      	ldr	r1, [pc, #368]	; (6a38 <_dtoa_r+0x6d0>)
    68c6:	f003 fc27 	bl	a118 <__aeabi_dsub>
    68ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68ce:	f001 fce1 	bl	8294 <__aeabi_dcmplt>
    68d2:	2800      	cmp	r0, #0
    68d4:	d000      	beq.n	68d8 <_dtoa_r+0x570>
    68d6:	e0be      	b.n	6a56 <_dtoa_r+0x6ee>
    68d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    68da:	429d      	cmp	r5, r3
    68dc:	d100      	bne.n	68e0 <_dtoa_r+0x578>
    68de:	e77a      	b.n	67d6 <_dtoa_r+0x46e>
    68e0:	9810      	ldr	r0, [sp, #64]	; 0x40
    68e2:	9911      	ldr	r1, [sp, #68]	; 0x44
    68e4:	2200      	movs	r2, #0
    68e6:	4b55      	ldr	r3, [pc, #340]	; (6a3c <_dtoa_r+0x6d4>)
    68e8:	f003 f996 	bl	9c18 <__aeabi_dmul>
    68ec:	2200      	movs	r2, #0
    68ee:	9010      	str	r0, [sp, #64]	; 0x40
    68f0:	9111      	str	r1, [sp, #68]	; 0x44
    68f2:	9806      	ldr	r0, [sp, #24]
    68f4:	9907      	ldr	r1, [sp, #28]
    68f6:	4b51      	ldr	r3, [pc, #324]	; (6a3c <_dtoa_r+0x6d4>)
    68f8:	f003 f98e 	bl	9c18 <__aeabi_dmul>
    68fc:	9512      	str	r5, [sp, #72]	; 0x48
    68fe:	9006      	str	r0, [sp, #24]
    6900:	9107      	str	r1, [sp, #28]
    6902:	e7c3      	b.n	688c <_dtoa_r+0x524>
    6904:	1859      	adds	r1, r3, r1
    6906:	6808      	ldr	r0, [r1, #0]
    6908:	6849      	ldr	r1, [r1, #4]
    690a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    690c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    690e:	f003 f983 	bl	9c18 <__aeabi_dmul>
    6912:	9010      	str	r0, [sp, #64]	; 0x40
    6914:	9111      	str	r1, [sp, #68]	; 0x44
    6916:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6918:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    691a:	9806      	ldr	r0, [sp, #24]
    691c:	9907      	ldr	r1, [sp, #28]
    691e:	f003 ff31 	bl	a784 <__aeabi_d2iz>
    6922:	9012      	str	r0, [sp, #72]	; 0x48
    6924:	f003 ff62 	bl	a7ec <__aeabi_i2d>
    6928:	0002      	movs	r2, r0
    692a:	000b      	movs	r3, r1
    692c:	9806      	ldr	r0, [sp, #24]
    692e:	9907      	ldr	r1, [sp, #28]
    6930:	f003 fbf2 	bl	a118 <__aeabi_dsub>
    6934:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6936:	9006      	str	r0, [sp, #24]
    6938:	9107      	str	r1, [sp, #28]
    693a:	3330      	adds	r3, #48	; 0x30
    693c:	7023      	strb	r3, [r4, #0]
    693e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6940:	3401      	adds	r4, #1
    6942:	2200      	movs	r2, #0
    6944:	42a3      	cmp	r3, r4
    6946:	d124      	bne.n	6992 <_dtoa_r+0x62a>
    6948:	4b41      	ldr	r3, [pc, #260]	; (6a50 <_dtoa_r+0x6e8>)
    694a:	9810      	ldr	r0, [sp, #64]	; 0x40
    694c:	9911      	ldr	r1, [sp, #68]	; 0x44
    694e:	f002 fa1f 	bl	8d90 <__aeabi_dadd>
    6952:	0002      	movs	r2, r0
    6954:	000b      	movs	r3, r1
    6956:	9806      	ldr	r0, [sp, #24]
    6958:	9907      	ldr	r1, [sp, #28]
    695a:	f001 fcaf 	bl	82bc <__aeabi_dcmpgt>
    695e:	2800      	cmp	r0, #0
    6960:	d000      	beq.n	6964 <_dtoa_r+0x5fc>
    6962:	e078      	b.n	6a56 <_dtoa_r+0x6ee>
    6964:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6966:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6968:	2000      	movs	r0, #0
    696a:	4939      	ldr	r1, [pc, #228]	; (6a50 <_dtoa_r+0x6e8>)
    696c:	f003 fbd4 	bl	a118 <__aeabi_dsub>
    6970:	0002      	movs	r2, r0
    6972:	000b      	movs	r3, r1
    6974:	9806      	ldr	r0, [sp, #24]
    6976:	9907      	ldr	r1, [sp, #28]
    6978:	f001 fc8c 	bl	8294 <__aeabi_dcmplt>
    697c:	2800      	cmp	r0, #0
    697e:	d100      	bne.n	6982 <_dtoa_r+0x61a>
    6980:	e729      	b.n	67d6 <_dtoa_r+0x46e>
    6982:	1e6b      	subs	r3, r5, #1
    6984:	781a      	ldrb	r2, [r3, #0]
    6986:	2a30      	cmp	r2, #48	; 0x30
    6988:	d001      	beq.n	698e <_dtoa_r+0x626>
    698a:	9603      	str	r6, [sp, #12]
    698c:	e03f      	b.n	6a0e <_dtoa_r+0x6a6>
    698e:	001d      	movs	r5, r3
    6990:	e7f7      	b.n	6982 <_dtoa_r+0x61a>
    6992:	9806      	ldr	r0, [sp, #24]
    6994:	9907      	ldr	r1, [sp, #28]
    6996:	4b29      	ldr	r3, [pc, #164]	; (6a3c <_dtoa_r+0x6d4>)
    6998:	f003 f93e 	bl	9c18 <__aeabi_dmul>
    699c:	9006      	str	r0, [sp, #24]
    699e:	9107      	str	r1, [sp, #28]
    69a0:	e7bb      	b.n	691a <_dtoa_r+0x5b2>
    69a2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    69a4:	9a08      	ldr	r2, [sp, #32]
    69a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    69a8:	9806      	ldr	r0, [sp, #24]
    69aa:	9907      	ldr	r1, [sp, #28]
    69ac:	f002 fd00 	bl	93b0 <__aeabi_ddiv>
    69b0:	f003 fee8 	bl	a784 <__aeabi_d2iz>
    69b4:	0004      	movs	r4, r0
    69b6:	f003 ff19 	bl	a7ec <__aeabi_i2d>
    69ba:	9a08      	ldr	r2, [sp, #32]
    69bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    69be:	f003 f92b 	bl	9c18 <__aeabi_dmul>
    69c2:	000b      	movs	r3, r1
    69c4:	0002      	movs	r2, r0
    69c6:	9806      	ldr	r0, [sp, #24]
    69c8:	9907      	ldr	r1, [sp, #28]
    69ca:	f003 fba5 	bl	a118 <__aeabi_dsub>
    69ce:	0023      	movs	r3, r4
    69d0:	3330      	adds	r3, #48	; 0x30
    69d2:	7033      	strb	r3, [r6, #0]
    69d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    69d6:	1c75      	adds	r5, r6, #1
    69d8:	1aeb      	subs	r3, r5, r3
    69da:	429f      	cmp	r7, r3
    69dc:	d14c      	bne.n	6a78 <_dtoa_r+0x710>
    69de:	0002      	movs	r2, r0
    69e0:	000b      	movs	r3, r1
    69e2:	f002 f9d5 	bl	8d90 <__aeabi_dadd>
    69e6:	0006      	movs	r6, r0
    69e8:	000f      	movs	r7, r1
    69ea:	0002      	movs	r2, r0
    69ec:	000b      	movs	r3, r1
    69ee:	9808      	ldr	r0, [sp, #32]
    69f0:	9909      	ldr	r1, [sp, #36]	; 0x24
    69f2:	f001 fc4f 	bl	8294 <__aeabi_dcmplt>
    69f6:	2800      	cmp	r0, #0
    69f8:	d12c      	bne.n	6a54 <_dtoa_r+0x6ec>
    69fa:	9808      	ldr	r0, [sp, #32]
    69fc:	9909      	ldr	r1, [sp, #36]	; 0x24
    69fe:	0032      	movs	r2, r6
    6a00:	003b      	movs	r3, r7
    6a02:	f001 fc41 	bl	8288 <__aeabi_dcmpeq>
    6a06:	2800      	cmp	r0, #0
    6a08:	d001      	beq.n	6a0e <_dtoa_r+0x6a6>
    6a0a:	07e3      	lsls	r3, r4, #31
    6a0c:	d422      	bmi.n	6a54 <_dtoa_r+0x6ec>
    6a0e:	9905      	ldr	r1, [sp, #20]
    6a10:	9804      	ldr	r0, [sp, #16]
    6a12:	f000 fcde 	bl	73d2 <_Bfree>
    6a16:	2300      	movs	r3, #0
    6a18:	702b      	strb	r3, [r5, #0]
    6a1a:	9b03      	ldr	r3, [sp, #12]
    6a1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6a1e:	3301      	adds	r3, #1
    6a20:	6013      	str	r3, [r2, #0]
    6a22:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6a24:	2b00      	cmp	r3, #0
    6a26:	d100      	bne.n	6a2a <_dtoa_r+0x6c2>
    6a28:	e275      	b.n	6f16 <_dtoa_r+0xbae>
    6a2a:	601d      	str	r5, [r3, #0]
    6a2c:	e273      	b.n	6f16 <_dtoa_r+0xbae>
    6a2e:	46c0      	nop			; (mov r8, r8)
    6a30:	0000adb8 	.word	0x0000adb8
    6a34:	0000ad90 	.word	0x0000ad90
    6a38:	3ff00000 	.word	0x3ff00000
    6a3c:	40240000 	.word	0x40240000
    6a40:	401c0000 	.word	0x401c0000
    6a44:	fcc00000 	.word	0xfcc00000
    6a48:	40140000 	.word	0x40140000
    6a4c:	7cc00000 	.word	0x7cc00000
    6a50:	3fe00000 	.word	0x3fe00000
    6a54:	9e03      	ldr	r6, [sp, #12]
    6a56:	1e6b      	subs	r3, r5, #1
    6a58:	781a      	ldrb	r2, [r3, #0]
    6a5a:	2a39      	cmp	r2, #57	; 0x39
    6a5c:	d106      	bne.n	6a6c <_dtoa_r+0x704>
    6a5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6a60:	429a      	cmp	r2, r3
    6a62:	d107      	bne.n	6a74 <_dtoa_r+0x70c>
    6a64:	2330      	movs	r3, #48	; 0x30
    6a66:	7013      	strb	r3, [r2, #0]
    6a68:	0013      	movs	r3, r2
    6a6a:	3601      	adds	r6, #1
    6a6c:	781a      	ldrb	r2, [r3, #0]
    6a6e:	3201      	adds	r2, #1
    6a70:	701a      	strb	r2, [r3, #0]
    6a72:	e78a      	b.n	698a <_dtoa_r+0x622>
    6a74:	001d      	movs	r5, r3
    6a76:	e7ee      	b.n	6a56 <_dtoa_r+0x6ee>
    6a78:	2200      	movs	r2, #0
    6a7a:	4bcf      	ldr	r3, [pc, #828]	; (6db8 <_dtoa_r+0xa50>)
    6a7c:	f003 f8cc 	bl	9c18 <__aeabi_dmul>
    6a80:	2200      	movs	r2, #0
    6a82:	2300      	movs	r3, #0
    6a84:	9006      	str	r0, [sp, #24]
    6a86:	9107      	str	r1, [sp, #28]
    6a88:	002e      	movs	r6, r5
    6a8a:	f001 fbfd 	bl	8288 <__aeabi_dcmpeq>
    6a8e:	2800      	cmp	r0, #0
    6a90:	d100      	bne.n	6a94 <_dtoa_r+0x72c>
    6a92:	e787      	b.n	69a4 <_dtoa_r+0x63c>
    6a94:	e7bb      	b.n	6a0e <_dtoa_r+0x6a6>
    6a96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6a98:	2a00      	cmp	r2, #0
    6a9a:	d100      	bne.n	6a9e <_dtoa_r+0x736>
    6a9c:	e087      	b.n	6bae <_dtoa_r+0x846>
    6a9e:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6aa0:	2a01      	cmp	r2, #1
    6aa2:	dc6e      	bgt.n	6b82 <_dtoa_r+0x81a>
    6aa4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6aa6:	2a00      	cmp	r2, #0
    6aa8:	d067      	beq.n	6b7a <_dtoa_r+0x812>
    6aaa:	4ac4      	ldr	r2, [pc, #784]	; (6dbc <_dtoa_r+0xa54>)
    6aac:	189b      	adds	r3, r3, r2
    6aae:	9d08      	ldr	r5, [sp, #32]
    6ab0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6ab2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6ab4:	2101      	movs	r1, #1
    6ab6:	18d2      	adds	r2, r2, r3
    6ab8:	920b      	str	r2, [sp, #44]	; 0x2c
    6aba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6abc:	9804      	ldr	r0, [sp, #16]
    6abe:	18d3      	adds	r3, r2, r3
    6ac0:	930c      	str	r3, [sp, #48]	; 0x30
    6ac2:	f000 fd24 	bl	750e <__i2b>
    6ac6:	0006      	movs	r6, r0
    6ac8:	2c00      	cmp	r4, #0
    6aca:	dd0e      	ble.n	6aea <_dtoa_r+0x782>
    6acc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ace:	2b00      	cmp	r3, #0
    6ad0:	dd0b      	ble.n	6aea <_dtoa_r+0x782>
    6ad2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6ad4:	0023      	movs	r3, r4
    6ad6:	4294      	cmp	r4, r2
    6ad8:	dd00      	ble.n	6adc <_dtoa_r+0x774>
    6ada:	0013      	movs	r3, r2
    6adc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6ade:	1ae4      	subs	r4, r4, r3
    6ae0:	1ad2      	subs	r2, r2, r3
    6ae2:	920b      	str	r2, [sp, #44]	; 0x2c
    6ae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6ae6:	1ad3      	subs	r3, r2, r3
    6ae8:	930c      	str	r3, [sp, #48]	; 0x30
    6aea:	9b08      	ldr	r3, [sp, #32]
    6aec:	2b00      	cmp	r3, #0
    6aee:	d01e      	beq.n	6b2e <_dtoa_r+0x7c6>
    6af0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6af2:	2b00      	cmp	r3, #0
    6af4:	d05f      	beq.n	6bb6 <_dtoa_r+0x84e>
    6af6:	2d00      	cmp	r5, #0
    6af8:	dd11      	ble.n	6b1e <_dtoa_r+0x7b6>
    6afa:	0031      	movs	r1, r6
    6afc:	002a      	movs	r2, r5
    6afe:	9804      	ldr	r0, [sp, #16]
    6b00:	f000 fd9e 	bl	7640 <__pow5mult>
    6b04:	9a05      	ldr	r2, [sp, #20]
    6b06:	0001      	movs	r1, r0
    6b08:	0006      	movs	r6, r0
    6b0a:	9804      	ldr	r0, [sp, #16]
    6b0c:	f000 fd08 	bl	7520 <__multiply>
    6b10:	9905      	ldr	r1, [sp, #20]
    6b12:	9010      	str	r0, [sp, #64]	; 0x40
    6b14:	9804      	ldr	r0, [sp, #16]
    6b16:	f000 fc5c 	bl	73d2 <_Bfree>
    6b1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6b1c:	9305      	str	r3, [sp, #20]
    6b1e:	9b08      	ldr	r3, [sp, #32]
    6b20:	1b5a      	subs	r2, r3, r5
    6b22:	d004      	beq.n	6b2e <_dtoa_r+0x7c6>
    6b24:	9905      	ldr	r1, [sp, #20]
    6b26:	9804      	ldr	r0, [sp, #16]
    6b28:	f000 fd8a 	bl	7640 <__pow5mult>
    6b2c:	9005      	str	r0, [sp, #20]
    6b2e:	2101      	movs	r1, #1
    6b30:	9804      	ldr	r0, [sp, #16]
    6b32:	f000 fcec 	bl	750e <__i2b>
    6b36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b38:	9008      	str	r0, [sp, #32]
    6b3a:	2b00      	cmp	r3, #0
    6b3c:	dd3d      	ble.n	6bba <_dtoa_r+0x852>
    6b3e:	001a      	movs	r2, r3
    6b40:	0001      	movs	r1, r0
    6b42:	9804      	ldr	r0, [sp, #16]
    6b44:	f000 fd7c 	bl	7640 <__pow5mult>
    6b48:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6b4a:	9008      	str	r0, [sp, #32]
    6b4c:	2500      	movs	r5, #0
    6b4e:	2b01      	cmp	r3, #1
    6b50:	dc3b      	bgt.n	6bca <_dtoa_r+0x862>
    6b52:	2500      	movs	r5, #0
    6b54:	9b06      	ldr	r3, [sp, #24]
    6b56:	42ab      	cmp	r3, r5
    6b58:	d133      	bne.n	6bc2 <_dtoa_r+0x85a>
    6b5a:	9b07      	ldr	r3, [sp, #28]
    6b5c:	031b      	lsls	r3, r3, #12
    6b5e:	42ab      	cmp	r3, r5
    6b60:	d12f      	bne.n	6bc2 <_dtoa_r+0x85a>
    6b62:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6b64:	9a07      	ldr	r2, [sp, #28]
    6b66:	4213      	tst	r3, r2
    6b68:	d02b      	beq.n	6bc2 <_dtoa_r+0x85a>
    6b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b6c:	3501      	adds	r5, #1
    6b6e:	3301      	adds	r3, #1
    6b70:	930b      	str	r3, [sp, #44]	; 0x2c
    6b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b74:	3301      	adds	r3, #1
    6b76:	930c      	str	r3, [sp, #48]	; 0x30
    6b78:	e023      	b.n	6bc2 <_dtoa_r+0x85a>
    6b7a:	2336      	movs	r3, #54	; 0x36
    6b7c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6b7e:	1a9b      	subs	r3, r3, r2
    6b80:	e795      	b.n	6aae <_dtoa_r+0x746>
    6b82:	9b08      	ldr	r3, [sp, #32]
    6b84:	1e7d      	subs	r5, r7, #1
    6b86:	42ab      	cmp	r3, r5
    6b88:	db06      	blt.n	6b98 <_dtoa_r+0x830>
    6b8a:	1b5d      	subs	r5, r3, r5
    6b8c:	2f00      	cmp	r7, #0
    6b8e:	da0b      	bge.n	6ba8 <_dtoa_r+0x840>
    6b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b92:	1bdc      	subs	r4, r3, r7
    6b94:	2300      	movs	r3, #0
    6b96:	e78c      	b.n	6ab2 <_dtoa_r+0x74a>
    6b98:	9b08      	ldr	r3, [sp, #32]
    6b9a:	9508      	str	r5, [sp, #32]
    6b9c:	1aea      	subs	r2, r5, r3
    6b9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6ba0:	2500      	movs	r5, #0
    6ba2:	189b      	adds	r3, r3, r2
    6ba4:	930f      	str	r3, [sp, #60]	; 0x3c
    6ba6:	e7f1      	b.n	6b8c <_dtoa_r+0x824>
    6ba8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6baa:	003b      	movs	r3, r7
    6bac:	e781      	b.n	6ab2 <_dtoa_r+0x74a>
    6bae:	9d08      	ldr	r5, [sp, #32]
    6bb0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6bb2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6bb4:	e788      	b.n	6ac8 <_dtoa_r+0x760>
    6bb6:	9a08      	ldr	r2, [sp, #32]
    6bb8:	e7b4      	b.n	6b24 <_dtoa_r+0x7bc>
    6bba:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6bbc:	2500      	movs	r5, #0
    6bbe:	2b01      	cmp	r3, #1
    6bc0:	ddc7      	ble.n	6b52 <_dtoa_r+0x7ea>
    6bc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6bc4:	2001      	movs	r0, #1
    6bc6:	2b00      	cmp	r3, #0
    6bc8:	d00b      	beq.n	6be2 <_dtoa_r+0x87a>
    6bca:	9b08      	ldr	r3, [sp, #32]
    6bcc:	9a08      	ldr	r2, [sp, #32]
    6bce:	691b      	ldr	r3, [r3, #16]
    6bd0:	930f      	str	r3, [sp, #60]	; 0x3c
    6bd2:	3303      	adds	r3, #3
    6bd4:	009b      	lsls	r3, r3, #2
    6bd6:	18d3      	adds	r3, r2, r3
    6bd8:	6858      	ldr	r0, [r3, #4]
    6bda:	f000 fc4f 	bl	747c <__hi0bits>
    6bde:	2320      	movs	r3, #32
    6be0:	1a18      	subs	r0, r3, r0
    6be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6be4:	18c0      	adds	r0, r0, r3
    6be6:	231f      	movs	r3, #31
    6be8:	4018      	ands	r0, r3
    6bea:	d100      	bne.n	6bee <_dtoa_r+0x886>
    6bec:	e0ab      	b.n	6d46 <_dtoa_r+0x9de>
    6bee:	3301      	adds	r3, #1
    6bf0:	1a1b      	subs	r3, r3, r0
    6bf2:	2b04      	cmp	r3, #4
    6bf4:	dc00      	bgt.n	6bf8 <_dtoa_r+0x890>
    6bf6:	e09b      	b.n	6d30 <_dtoa_r+0x9c8>
    6bf8:	231c      	movs	r3, #28
    6bfa:	1a18      	subs	r0, r3, r0
    6bfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bfe:	1824      	adds	r4, r4, r0
    6c00:	181b      	adds	r3, r3, r0
    6c02:	930b      	str	r3, [sp, #44]	; 0x2c
    6c04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c06:	181b      	adds	r3, r3, r0
    6c08:	930c      	str	r3, [sp, #48]	; 0x30
    6c0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6c0c:	2b00      	cmp	r3, #0
    6c0e:	dd05      	ble.n	6c1c <_dtoa_r+0x8b4>
    6c10:	001a      	movs	r2, r3
    6c12:	9905      	ldr	r1, [sp, #20]
    6c14:	9804      	ldr	r0, [sp, #16]
    6c16:	f000 fd65 	bl	76e4 <__lshift>
    6c1a:	9005      	str	r0, [sp, #20]
    6c1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c1e:	2b00      	cmp	r3, #0
    6c20:	dd05      	ble.n	6c2e <_dtoa_r+0x8c6>
    6c22:	001a      	movs	r2, r3
    6c24:	9908      	ldr	r1, [sp, #32]
    6c26:	9804      	ldr	r0, [sp, #16]
    6c28:	f000 fd5c 	bl	76e4 <__lshift>
    6c2c:	9008      	str	r0, [sp, #32]
    6c2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6c30:	2b00      	cmp	r3, #0
    6c32:	d100      	bne.n	6c36 <_dtoa_r+0x8ce>
    6c34:	e089      	b.n	6d4a <_dtoa_r+0x9e2>
    6c36:	9908      	ldr	r1, [sp, #32]
    6c38:	9805      	ldr	r0, [sp, #20]
    6c3a:	f000 fda4 	bl	7786 <__mcmp>
    6c3e:	2800      	cmp	r0, #0
    6c40:	db00      	blt.n	6c44 <_dtoa_r+0x8dc>
    6c42:	e082      	b.n	6d4a <_dtoa_r+0x9e2>
    6c44:	9b03      	ldr	r3, [sp, #12]
    6c46:	220a      	movs	r2, #10
    6c48:	3b01      	subs	r3, #1
    6c4a:	9303      	str	r3, [sp, #12]
    6c4c:	9905      	ldr	r1, [sp, #20]
    6c4e:	2300      	movs	r3, #0
    6c50:	9804      	ldr	r0, [sp, #16]
    6c52:	f000 fbd7 	bl	7404 <__multadd>
    6c56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6c58:	9005      	str	r0, [sp, #20]
    6c5a:	2b00      	cmp	r3, #0
    6c5c:	d100      	bne.n	6c60 <_dtoa_r+0x8f8>
    6c5e:	e15d      	b.n	6f1c <_dtoa_r+0xbb4>
    6c60:	2300      	movs	r3, #0
    6c62:	0031      	movs	r1, r6
    6c64:	220a      	movs	r2, #10
    6c66:	9804      	ldr	r0, [sp, #16]
    6c68:	f000 fbcc 	bl	7404 <__multadd>
    6c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6c6e:	0006      	movs	r6, r0
    6c70:	2b00      	cmp	r3, #0
    6c72:	dc02      	bgt.n	6c7a <_dtoa_r+0x912>
    6c74:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c76:	2b02      	cmp	r3, #2
    6c78:	dc6d      	bgt.n	6d56 <_dtoa_r+0x9ee>
    6c7a:	2c00      	cmp	r4, #0
    6c7c:	dd05      	ble.n	6c8a <_dtoa_r+0x922>
    6c7e:	0031      	movs	r1, r6
    6c80:	0022      	movs	r2, r4
    6c82:	9804      	ldr	r0, [sp, #16]
    6c84:	f000 fd2e 	bl	76e4 <__lshift>
    6c88:	0006      	movs	r6, r0
    6c8a:	0030      	movs	r0, r6
    6c8c:	2d00      	cmp	r5, #0
    6c8e:	d011      	beq.n	6cb4 <_dtoa_r+0x94c>
    6c90:	6871      	ldr	r1, [r6, #4]
    6c92:	9804      	ldr	r0, [sp, #16]
    6c94:	f000 fb65 	bl	7362 <_Balloc>
    6c98:	0031      	movs	r1, r6
    6c9a:	0004      	movs	r4, r0
    6c9c:	6933      	ldr	r3, [r6, #16]
    6c9e:	310c      	adds	r1, #12
    6ca0:	1c9a      	adds	r2, r3, #2
    6ca2:	0092      	lsls	r2, r2, #2
    6ca4:	300c      	adds	r0, #12
    6ca6:	f7fe fbfb 	bl	54a0 <memcpy>
    6caa:	2201      	movs	r2, #1
    6cac:	0021      	movs	r1, r4
    6cae:	9804      	ldr	r0, [sp, #16]
    6cb0:	f000 fd18 	bl	76e4 <__lshift>
    6cb4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6cb8:	3f01      	subs	r7, #1
    6cba:	930b      	str	r3, [sp, #44]	; 0x2c
    6cbc:	19db      	adds	r3, r3, r7
    6cbe:	0037      	movs	r7, r6
    6cc0:	0006      	movs	r6, r0
    6cc2:	930f      	str	r3, [sp, #60]	; 0x3c
    6cc4:	9908      	ldr	r1, [sp, #32]
    6cc6:	9805      	ldr	r0, [sp, #20]
    6cc8:	f7ff faca 	bl	6260 <quorem>
    6ccc:	0039      	movs	r1, r7
    6cce:	900d      	str	r0, [sp, #52]	; 0x34
    6cd0:	0004      	movs	r4, r0
    6cd2:	9805      	ldr	r0, [sp, #20]
    6cd4:	f000 fd57 	bl	7786 <__mcmp>
    6cd8:	0032      	movs	r2, r6
    6cda:	900e      	str	r0, [sp, #56]	; 0x38
    6cdc:	9908      	ldr	r1, [sp, #32]
    6cde:	9804      	ldr	r0, [sp, #16]
    6ce0:	f000 fd6a 	bl	77b8 <__mdiff>
    6ce4:	2301      	movs	r3, #1
    6ce6:	930c      	str	r3, [sp, #48]	; 0x30
    6ce8:	68c3      	ldr	r3, [r0, #12]
    6cea:	3430      	adds	r4, #48	; 0x30
    6cec:	0005      	movs	r5, r0
    6cee:	2b00      	cmp	r3, #0
    6cf0:	d104      	bne.n	6cfc <_dtoa_r+0x994>
    6cf2:	0001      	movs	r1, r0
    6cf4:	9805      	ldr	r0, [sp, #20]
    6cf6:	f000 fd46 	bl	7786 <__mcmp>
    6cfa:	900c      	str	r0, [sp, #48]	; 0x30
    6cfc:	0029      	movs	r1, r5
    6cfe:	9804      	ldr	r0, [sp, #16]
    6d00:	f000 fb67 	bl	73d2 <_Bfree>
    6d04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d06:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6d08:	4313      	orrs	r3, r2
    6d0a:	d000      	beq.n	6d0e <_dtoa_r+0x9a6>
    6d0c:	e089      	b.n	6e22 <_dtoa_r+0xaba>
    6d0e:	9a06      	ldr	r2, [sp, #24]
    6d10:	3301      	adds	r3, #1
    6d12:	4213      	tst	r3, r2
    6d14:	d000      	beq.n	6d18 <_dtoa_r+0x9b0>
    6d16:	e084      	b.n	6e22 <_dtoa_r+0xaba>
    6d18:	2c39      	cmp	r4, #57	; 0x39
    6d1a:	d100      	bne.n	6d1e <_dtoa_r+0x9b6>
    6d1c:	e0a3      	b.n	6e66 <_dtoa_r+0xafe>
    6d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d20:	2b00      	cmp	r3, #0
    6d22:	dd01      	ble.n	6d28 <_dtoa_r+0x9c0>
    6d24:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6d26:	3431      	adds	r4, #49	; 0x31
    6d28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d2a:	1c5d      	adds	r5, r3, #1
    6d2c:	701c      	strb	r4, [r3, #0]
    6d2e:	e027      	b.n	6d80 <_dtoa_r+0xa18>
    6d30:	2b04      	cmp	r3, #4
    6d32:	d100      	bne.n	6d36 <_dtoa_r+0x9ce>
    6d34:	e769      	b.n	6c0a <_dtoa_r+0x8a2>
    6d36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6d38:	331c      	adds	r3, #28
    6d3a:	18d2      	adds	r2, r2, r3
    6d3c:	920b      	str	r2, [sp, #44]	; 0x2c
    6d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6d40:	18e4      	adds	r4, r4, r3
    6d42:	18d3      	adds	r3, r2, r3
    6d44:	e760      	b.n	6c08 <_dtoa_r+0x8a0>
    6d46:	0003      	movs	r3, r0
    6d48:	e7f5      	b.n	6d36 <_dtoa_r+0x9ce>
    6d4a:	2f00      	cmp	r7, #0
    6d4c:	dc3c      	bgt.n	6dc8 <_dtoa_r+0xa60>
    6d4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6d50:	2b02      	cmp	r3, #2
    6d52:	dd39      	ble.n	6dc8 <_dtoa_r+0xa60>
    6d54:	970d      	str	r7, [sp, #52]	; 0x34
    6d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6d58:	2b00      	cmp	r3, #0
    6d5a:	d10c      	bne.n	6d76 <_dtoa_r+0xa0e>
    6d5c:	9908      	ldr	r1, [sp, #32]
    6d5e:	2205      	movs	r2, #5
    6d60:	9804      	ldr	r0, [sp, #16]
    6d62:	f000 fb4f 	bl	7404 <__multadd>
    6d66:	9008      	str	r0, [sp, #32]
    6d68:	0001      	movs	r1, r0
    6d6a:	9805      	ldr	r0, [sp, #20]
    6d6c:	f000 fd0b 	bl	7786 <__mcmp>
    6d70:	2800      	cmp	r0, #0
    6d72:	dd00      	ble.n	6d76 <_dtoa_r+0xa0e>
    6d74:	e55a      	b.n	682c <_dtoa_r+0x4c4>
    6d76:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6d78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6d7a:	43db      	mvns	r3, r3
    6d7c:	9303      	str	r3, [sp, #12]
    6d7e:	2700      	movs	r7, #0
    6d80:	9908      	ldr	r1, [sp, #32]
    6d82:	9804      	ldr	r0, [sp, #16]
    6d84:	f000 fb25 	bl	73d2 <_Bfree>
    6d88:	2e00      	cmp	r6, #0
    6d8a:	d100      	bne.n	6d8e <_dtoa_r+0xa26>
    6d8c:	e63f      	b.n	6a0e <_dtoa_r+0x6a6>
    6d8e:	2f00      	cmp	r7, #0
    6d90:	d005      	beq.n	6d9e <_dtoa_r+0xa36>
    6d92:	42b7      	cmp	r7, r6
    6d94:	d003      	beq.n	6d9e <_dtoa_r+0xa36>
    6d96:	0039      	movs	r1, r7
    6d98:	9804      	ldr	r0, [sp, #16]
    6d9a:	f000 fb1a 	bl	73d2 <_Bfree>
    6d9e:	0031      	movs	r1, r6
    6da0:	9804      	ldr	r0, [sp, #16]
    6da2:	f000 fb16 	bl	73d2 <_Bfree>
    6da6:	e632      	b.n	6a0e <_dtoa_r+0x6a6>
    6da8:	9508      	str	r5, [sp, #32]
    6daa:	002e      	movs	r6, r5
    6dac:	e7e3      	b.n	6d76 <_dtoa_r+0xa0e>
    6dae:	2300      	movs	r3, #0
    6db0:	9308      	str	r3, [sp, #32]
    6db2:	001e      	movs	r6, r3
    6db4:	e7df      	b.n	6d76 <_dtoa_r+0xa0e>
    6db6:	46c0      	nop			; (mov r8, r8)
    6db8:	40240000 	.word	0x40240000
    6dbc:	00000433 	.word	0x00000433
    6dc0:	9603      	str	r6, [sp, #12]
    6dc2:	9508      	str	r5, [sp, #32]
    6dc4:	002e      	movs	r6, r5
    6dc6:	e531      	b.n	682c <_dtoa_r+0x4c4>
    6dc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6dca:	970d      	str	r7, [sp, #52]	; 0x34
    6dcc:	2b00      	cmp	r3, #0
    6dce:	d000      	beq.n	6dd2 <_dtoa_r+0xa6a>
    6dd0:	e753      	b.n	6c7a <_dtoa_r+0x912>
    6dd2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6dd4:	9908      	ldr	r1, [sp, #32]
    6dd6:	9805      	ldr	r0, [sp, #20]
    6dd8:	f7ff fa42 	bl	6260 <quorem>
    6ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6dde:	3030      	adds	r0, #48	; 0x30
    6de0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6de2:	7028      	strb	r0, [r5, #0]
    6de4:	3501      	adds	r5, #1
    6de6:	0004      	movs	r4, r0
    6de8:	1aeb      	subs	r3, r5, r3
    6dea:	429a      	cmp	r2, r3
    6dec:	dc78      	bgt.n	6ee0 <_dtoa_r+0xb78>
    6dee:	1e15      	subs	r5, r2, #0
    6df0:	dc00      	bgt.n	6df4 <_dtoa_r+0xa8c>
    6df2:	2501      	movs	r5, #1
    6df4:	2700      	movs	r7, #0
    6df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6df8:	195d      	adds	r5, r3, r5
    6dfa:	9905      	ldr	r1, [sp, #20]
    6dfc:	2201      	movs	r2, #1
    6dfe:	9804      	ldr	r0, [sp, #16]
    6e00:	f000 fc70 	bl	76e4 <__lshift>
    6e04:	9908      	ldr	r1, [sp, #32]
    6e06:	9005      	str	r0, [sp, #20]
    6e08:	f000 fcbd 	bl	7786 <__mcmp>
    6e0c:	2800      	cmp	r0, #0
    6e0e:	dc2f      	bgt.n	6e70 <_dtoa_r+0xb08>
    6e10:	d101      	bne.n	6e16 <_dtoa_r+0xaae>
    6e12:	07e3      	lsls	r3, r4, #31
    6e14:	d42c      	bmi.n	6e70 <_dtoa_r+0xb08>
    6e16:	1e6b      	subs	r3, r5, #1
    6e18:	781a      	ldrb	r2, [r3, #0]
    6e1a:	2a30      	cmp	r2, #48	; 0x30
    6e1c:	d1b0      	bne.n	6d80 <_dtoa_r+0xa18>
    6e1e:	001d      	movs	r5, r3
    6e20:	e7f9      	b.n	6e16 <_dtoa_r+0xaae>
    6e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6e24:	2b00      	cmp	r3, #0
    6e26:	db07      	blt.n	6e38 <_dtoa_r+0xad0>
    6e28:	001d      	movs	r5, r3
    6e2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6e2c:	431d      	orrs	r5, r3
    6e2e:	d126      	bne.n	6e7e <_dtoa_r+0xb16>
    6e30:	2301      	movs	r3, #1
    6e32:	9a06      	ldr	r2, [sp, #24]
    6e34:	4213      	tst	r3, r2
    6e36:	d122      	bne.n	6e7e <_dtoa_r+0xb16>
    6e38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6e3a:	2b00      	cmp	r3, #0
    6e3c:	dc00      	bgt.n	6e40 <_dtoa_r+0xad8>
    6e3e:	e773      	b.n	6d28 <_dtoa_r+0x9c0>
    6e40:	9905      	ldr	r1, [sp, #20]
    6e42:	2201      	movs	r2, #1
    6e44:	9804      	ldr	r0, [sp, #16]
    6e46:	f000 fc4d 	bl	76e4 <__lshift>
    6e4a:	9908      	ldr	r1, [sp, #32]
    6e4c:	9005      	str	r0, [sp, #20]
    6e4e:	f000 fc9a 	bl	7786 <__mcmp>
    6e52:	2800      	cmp	r0, #0
    6e54:	dc04      	bgt.n	6e60 <_dtoa_r+0xaf8>
    6e56:	d000      	beq.n	6e5a <_dtoa_r+0xaf2>
    6e58:	e766      	b.n	6d28 <_dtoa_r+0x9c0>
    6e5a:	07e3      	lsls	r3, r4, #31
    6e5c:	d400      	bmi.n	6e60 <_dtoa_r+0xaf8>
    6e5e:	e763      	b.n	6d28 <_dtoa_r+0x9c0>
    6e60:	2c39      	cmp	r4, #57	; 0x39
    6e62:	d000      	beq.n	6e66 <_dtoa_r+0xafe>
    6e64:	e75e      	b.n	6d24 <_dtoa_r+0x9bc>
    6e66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6e6a:	1c5d      	adds	r5, r3, #1
    6e6c:	2339      	movs	r3, #57	; 0x39
    6e6e:	7013      	strb	r3, [r2, #0]
    6e70:	1e6b      	subs	r3, r5, #1
    6e72:	781a      	ldrb	r2, [r3, #0]
    6e74:	2a39      	cmp	r2, #57	; 0x39
    6e76:	d03b      	beq.n	6ef0 <_dtoa_r+0xb88>
    6e78:	3201      	adds	r2, #1
    6e7a:	701a      	strb	r2, [r3, #0]
    6e7c:	e780      	b.n	6d80 <_dtoa_r+0xa18>
    6e7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e80:	3301      	adds	r3, #1
    6e82:	930d      	str	r3, [sp, #52]	; 0x34
    6e84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6e86:	2b00      	cmp	r3, #0
    6e88:	dd05      	ble.n	6e96 <_dtoa_r+0xb2e>
    6e8a:	2c39      	cmp	r4, #57	; 0x39
    6e8c:	d0eb      	beq.n	6e66 <_dtoa_r+0xafe>
    6e8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e90:	3401      	adds	r4, #1
    6e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e94:	e74a      	b.n	6d2c <_dtoa_r+0x9c4>
    6e96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6e9a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e9c:	701c      	strb	r4, [r3, #0]
    6e9e:	4293      	cmp	r3, r2
    6ea0:	d0ab      	beq.n	6dfa <_dtoa_r+0xa92>
    6ea2:	2300      	movs	r3, #0
    6ea4:	220a      	movs	r2, #10
    6ea6:	9905      	ldr	r1, [sp, #20]
    6ea8:	9804      	ldr	r0, [sp, #16]
    6eaa:	f000 faab 	bl	7404 <__multadd>
    6eae:	2300      	movs	r3, #0
    6eb0:	9005      	str	r0, [sp, #20]
    6eb2:	220a      	movs	r2, #10
    6eb4:	0039      	movs	r1, r7
    6eb6:	9804      	ldr	r0, [sp, #16]
    6eb8:	42b7      	cmp	r7, r6
    6eba:	d106      	bne.n	6eca <_dtoa_r+0xb62>
    6ebc:	f000 faa2 	bl	7404 <__multadd>
    6ec0:	0007      	movs	r7, r0
    6ec2:	0006      	movs	r6, r0
    6ec4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6ec6:	930b      	str	r3, [sp, #44]	; 0x2c
    6ec8:	e6fc      	b.n	6cc4 <_dtoa_r+0x95c>
    6eca:	f000 fa9b 	bl	7404 <__multadd>
    6ece:	0031      	movs	r1, r6
    6ed0:	0007      	movs	r7, r0
    6ed2:	2300      	movs	r3, #0
    6ed4:	220a      	movs	r2, #10
    6ed6:	9804      	ldr	r0, [sp, #16]
    6ed8:	f000 fa94 	bl	7404 <__multadd>
    6edc:	0006      	movs	r6, r0
    6ede:	e7f1      	b.n	6ec4 <_dtoa_r+0xb5c>
    6ee0:	2300      	movs	r3, #0
    6ee2:	220a      	movs	r2, #10
    6ee4:	9905      	ldr	r1, [sp, #20]
    6ee6:	9804      	ldr	r0, [sp, #16]
    6ee8:	f000 fa8c 	bl	7404 <__multadd>
    6eec:	9005      	str	r0, [sp, #20]
    6eee:	e771      	b.n	6dd4 <_dtoa_r+0xa6c>
    6ef0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6ef2:	429a      	cmp	r2, r3
    6ef4:	d105      	bne.n	6f02 <_dtoa_r+0xb9a>
    6ef6:	9b03      	ldr	r3, [sp, #12]
    6ef8:	3301      	adds	r3, #1
    6efa:	9303      	str	r3, [sp, #12]
    6efc:	2331      	movs	r3, #49	; 0x31
    6efe:	7013      	strb	r3, [r2, #0]
    6f00:	e73e      	b.n	6d80 <_dtoa_r+0xa18>
    6f02:	001d      	movs	r5, r3
    6f04:	e7b4      	b.n	6e70 <_dtoa_r+0xb08>
    6f06:	4b0a      	ldr	r3, [pc, #40]	; (6f30 <_dtoa_r+0xbc8>)
    6f08:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6f0a:	930a      	str	r3, [sp, #40]	; 0x28
    6f0c:	4b09      	ldr	r3, [pc, #36]	; (6f34 <_dtoa_r+0xbcc>)
    6f0e:	2a00      	cmp	r2, #0
    6f10:	d001      	beq.n	6f16 <_dtoa_r+0xbae>
    6f12:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6f14:	6013      	str	r3, [r2, #0]
    6f16:	980a      	ldr	r0, [sp, #40]	; 0x28
    6f18:	b01d      	add	sp, #116	; 0x74
    6f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6f1e:	2b00      	cmp	r3, #0
    6f20:	dd00      	ble.n	6f24 <_dtoa_r+0xbbc>
    6f22:	e756      	b.n	6dd2 <_dtoa_r+0xa6a>
    6f24:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6f26:	2b02      	cmp	r3, #2
    6f28:	dc00      	bgt.n	6f2c <_dtoa_r+0xbc4>
    6f2a:	e752      	b.n	6dd2 <_dtoa_r+0xa6a>
    6f2c:	e713      	b.n	6d56 <_dtoa_r+0x9ee>
    6f2e:	46c0      	nop			; (mov r8, r8)
    6f30:	0000ad1c 	.word	0x0000ad1c
    6f34:	0000ad24 	.word	0x0000ad24

00006f38 <__sflush_r>:
    6f38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f3a:	898a      	ldrh	r2, [r1, #12]
    6f3c:	0005      	movs	r5, r0
    6f3e:	000c      	movs	r4, r1
    6f40:	0713      	lsls	r3, r2, #28
    6f42:	d460      	bmi.n	7006 <__sflush_r+0xce>
    6f44:	684b      	ldr	r3, [r1, #4]
    6f46:	2b00      	cmp	r3, #0
    6f48:	dc04      	bgt.n	6f54 <__sflush_r+0x1c>
    6f4a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6f4c:	2b00      	cmp	r3, #0
    6f4e:	dc01      	bgt.n	6f54 <__sflush_r+0x1c>
    6f50:	2000      	movs	r0, #0
    6f52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6f54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6f56:	2f00      	cmp	r7, #0
    6f58:	d0fa      	beq.n	6f50 <__sflush_r+0x18>
    6f5a:	2300      	movs	r3, #0
    6f5c:	682e      	ldr	r6, [r5, #0]
    6f5e:	602b      	str	r3, [r5, #0]
    6f60:	2380      	movs	r3, #128	; 0x80
    6f62:	015b      	lsls	r3, r3, #5
    6f64:	401a      	ands	r2, r3
    6f66:	d034      	beq.n	6fd2 <__sflush_r+0x9a>
    6f68:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6f6a:	89a3      	ldrh	r3, [r4, #12]
    6f6c:	075b      	lsls	r3, r3, #29
    6f6e:	d506      	bpl.n	6f7e <__sflush_r+0x46>
    6f70:	6863      	ldr	r3, [r4, #4]
    6f72:	1ac0      	subs	r0, r0, r3
    6f74:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6f76:	2b00      	cmp	r3, #0
    6f78:	d001      	beq.n	6f7e <__sflush_r+0x46>
    6f7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6f7c:	1ac0      	subs	r0, r0, r3
    6f7e:	0002      	movs	r2, r0
    6f80:	6a21      	ldr	r1, [r4, #32]
    6f82:	2300      	movs	r3, #0
    6f84:	0028      	movs	r0, r5
    6f86:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6f88:	47b8      	blx	r7
    6f8a:	89a1      	ldrh	r1, [r4, #12]
    6f8c:	1c43      	adds	r3, r0, #1
    6f8e:	d106      	bne.n	6f9e <__sflush_r+0x66>
    6f90:	682b      	ldr	r3, [r5, #0]
    6f92:	2b1d      	cmp	r3, #29
    6f94:	d831      	bhi.n	6ffa <__sflush_r+0xc2>
    6f96:	4a2c      	ldr	r2, [pc, #176]	; (7048 <__sflush_r+0x110>)
    6f98:	40da      	lsrs	r2, r3
    6f9a:	07d3      	lsls	r3, r2, #31
    6f9c:	d52d      	bpl.n	6ffa <__sflush_r+0xc2>
    6f9e:	2300      	movs	r3, #0
    6fa0:	6063      	str	r3, [r4, #4]
    6fa2:	6923      	ldr	r3, [r4, #16]
    6fa4:	6023      	str	r3, [r4, #0]
    6fa6:	04cb      	lsls	r3, r1, #19
    6fa8:	d505      	bpl.n	6fb6 <__sflush_r+0x7e>
    6faa:	1c43      	adds	r3, r0, #1
    6fac:	d102      	bne.n	6fb4 <__sflush_r+0x7c>
    6fae:	682b      	ldr	r3, [r5, #0]
    6fb0:	2b00      	cmp	r3, #0
    6fb2:	d100      	bne.n	6fb6 <__sflush_r+0x7e>
    6fb4:	6560      	str	r0, [r4, #84]	; 0x54
    6fb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6fb8:	602e      	str	r6, [r5, #0]
    6fba:	2900      	cmp	r1, #0
    6fbc:	d0c8      	beq.n	6f50 <__sflush_r+0x18>
    6fbe:	0023      	movs	r3, r4
    6fc0:	3344      	adds	r3, #68	; 0x44
    6fc2:	4299      	cmp	r1, r3
    6fc4:	d002      	beq.n	6fcc <__sflush_r+0x94>
    6fc6:	0028      	movs	r0, r5
    6fc8:	f000 fcbc 	bl	7944 <_free_r>
    6fcc:	2000      	movs	r0, #0
    6fce:	6360      	str	r0, [r4, #52]	; 0x34
    6fd0:	e7bf      	b.n	6f52 <__sflush_r+0x1a>
    6fd2:	2301      	movs	r3, #1
    6fd4:	6a21      	ldr	r1, [r4, #32]
    6fd6:	0028      	movs	r0, r5
    6fd8:	47b8      	blx	r7
    6fda:	1c43      	adds	r3, r0, #1
    6fdc:	d1c5      	bne.n	6f6a <__sflush_r+0x32>
    6fde:	682b      	ldr	r3, [r5, #0]
    6fe0:	2b00      	cmp	r3, #0
    6fe2:	d0c2      	beq.n	6f6a <__sflush_r+0x32>
    6fe4:	2b1d      	cmp	r3, #29
    6fe6:	d001      	beq.n	6fec <__sflush_r+0xb4>
    6fe8:	2b16      	cmp	r3, #22
    6fea:	d101      	bne.n	6ff0 <__sflush_r+0xb8>
    6fec:	602e      	str	r6, [r5, #0]
    6fee:	e7af      	b.n	6f50 <__sflush_r+0x18>
    6ff0:	2340      	movs	r3, #64	; 0x40
    6ff2:	89a2      	ldrh	r2, [r4, #12]
    6ff4:	4313      	orrs	r3, r2
    6ff6:	81a3      	strh	r3, [r4, #12]
    6ff8:	e7ab      	b.n	6f52 <__sflush_r+0x1a>
    6ffa:	2340      	movs	r3, #64	; 0x40
    6ffc:	430b      	orrs	r3, r1
    6ffe:	2001      	movs	r0, #1
    7000:	81a3      	strh	r3, [r4, #12]
    7002:	4240      	negs	r0, r0
    7004:	e7a5      	b.n	6f52 <__sflush_r+0x1a>
    7006:	690f      	ldr	r7, [r1, #16]
    7008:	2f00      	cmp	r7, #0
    700a:	d0a1      	beq.n	6f50 <__sflush_r+0x18>
    700c:	680b      	ldr	r3, [r1, #0]
    700e:	600f      	str	r7, [r1, #0]
    7010:	1bdb      	subs	r3, r3, r7
    7012:	9301      	str	r3, [sp, #4]
    7014:	2300      	movs	r3, #0
    7016:	0792      	lsls	r2, r2, #30
    7018:	d100      	bne.n	701c <__sflush_r+0xe4>
    701a:	694b      	ldr	r3, [r1, #20]
    701c:	60a3      	str	r3, [r4, #8]
    701e:	9b01      	ldr	r3, [sp, #4]
    7020:	2b00      	cmp	r3, #0
    7022:	dc00      	bgt.n	7026 <__sflush_r+0xee>
    7024:	e794      	b.n	6f50 <__sflush_r+0x18>
    7026:	9b01      	ldr	r3, [sp, #4]
    7028:	003a      	movs	r2, r7
    702a:	6a21      	ldr	r1, [r4, #32]
    702c:	0028      	movs	r0, r5
    702e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7030:	47b0      	blx	r6
    7032:	2800      	cmp	r0, #0
    7034:	dc03      	bgt.n	703e <__sflush_r+0x106>
    7036:	2340      	movs	r3, #64	; 0x40
    7038:	89a2      	ldrh	r2, [r4, #12]
    703a:	4313      	orrs	r3, r2
    703c:	e7df      	b.n	6ffe <__sflush_r+0xc6>
    703e:	9b01      	ldr	r3, [sp, #4]
    7040:	183f      	adds	r7, r7, r0
    7042:	1a1b      	subs	r3, r3, r0
    7044:	9301      	str	r3, [sp, #4]
    7046:	e7ea      	b.n	701e <__sflush_r+0xe6>
    7048:	20400001 	.word	0x20400001

0000704c <_fflush_r>:
    704c:	690b      	ldr	r3, [r1, #16]
    704e:	b570      	push	{r4, r5, r6, lr}
    7050:	0005      	movs	r5, r0
    7052:	000c      	movs	r4, r1
    7054:	2b00      	cmp	r3, #0
    7056:	d101      	bne.n	705c <_fflush_r+0x10>
    7058:	2000      	movs	r0, #0
    705a:	bd70      	pop	{r4, r5, r6, pc}
    705c:	2800      	cmp	r0, #0
    705e:	d004      	beq.n	706a <_fflush_r+0x1e>
    7060:	6983      	ldr	r3, [r0, #24]
    7062:	2b00      	cmp	r3, #0
    7064:	d101      	bne.n	706a <_fflush_r+0x1e>
    7066:	f000 f85f 	bl	7128 <__sinit>
    706a:	4b0b      	ldr	r3, [pc, #44]	; (7098 <_fflush_r+0x4c>)
    706c:	429c      	cmp	r4, r3
    706e:	d109      	bne.n	7084 <_fflush_r+0x38>
    7070:	686c      	ldr	r4, [r5, #4]
    7072:	220c      	movs	r2, #12
    7074:	5ea3      	ldrsh	r3, [r4, r2]
    7076:	2b00      	cmp	r3, #0
    7078:	d0ee      	beq.n	7058 <_fflush_r+0xc>
    707a:	0021      	movs	r1, r4
    707c:	0028      	movs	r0, r5
    707e:	f7ff ff5b 	bl	6f38 <__sflush_r>
    7082:	e7ea      	b.n	705a <_fflush_r+0xe>
    7084:	4b05      	ldr	r3, [pc, #20]	; (709c <_fflush_r+0x50>)
    7086:	429c      	cmp	r4, r3
    7088:	d101      	bne.n	708e <_fflush_r+0x42>
    708a:	68ac      	ldr	r4, [r5, #8]
    708c:	e7f1      	b.n	7072 <_fflush_r+0x26>
    708e:	4b04      	ldr	r3, [pc, #16]	; (70a0 <_fflush_r+0x54>)
    7090:	429c      	cmp	r4, r3
    7092:	d1ee      	bne.n	7072 <_fflush_r+0x26>
    7094:	68ec      	ldr	r4, [r5, #12]
    7096:	e7ec      	b.n	7072 <_fflush_r+0x26>
    7098:	0000ad4c 	.word	0x0000ad4c
    709c:	0000ad6c 	.word	0x0000ad6c
    70a0:	0000ad2c 	.word	0x0000ad2c

000070a4 <_cleanup_r>:
    70a4:	b510      	push	{r4, lr}
    70a6:	4902      	ldr	r1, [pc, #8]	; (70b0 <_cleanup_r+0xc>)
    70a8:	f000 f8b2 	bl	7210 <_fwalk_reent>
    70ac:	bd10      	pop	{r4, pc}
    70ae:	46c0      	nop			; (mov r8, r8)
    70b0:	0000704d 	.word	0x0000704d

000070b4 <std.isra.0>:
    70b4:	2300      	movs	r3, #0
    70b6:	b510      	push	{r4, lr}
    70b8:	0004      	movs	r4, r0
    70ba:	6003      	str	r3, [r0, #0]
    70bc:	6043      	str	r3, [r0, #4]
    70be:	6083      	str	r3, [r0, #8]
    70c0:	8181      	strh	r1, [r0, #12]
    70c2:	6643      	str	r3, [r0, #100]	; 0x64
    70c4:	81c2      	strh	r2, [r0, #14]
    70c6:	6103      	str	r3, [r0, #16]
    70c8:	6143      	str	r3, [r0, #20]
    70ca:	6183      	str	r3, [r0, #24]
    70cc:	0019      	movs	r1, r3
    70ce:	2208      	movs	r2, #8
    70d0:	305c      	adds	r0, #92	; 0x5c
    70d2:	f7fe f9ee 	bl	54b2 <memset>
    70d6:	4b05      	ldr	r3, [pc, #20]	; (70ec <std.isra.0+0x38>)
    70d8:	6224      	str	r4, [r4, #32]
    70da:	6263      	str	r3, [r4, #36]	; 0x24
    70dc:	4b04      	ldr	r3, [pc, #16]	; (70f0 <std.isra.0+0x3c>)
    70de:	62a3      	str	r3, [r4, #40]	; 0x28
    70e0:	4b04      	ldr	r3, [pc, #16]	; (70f4 <std.isra.0+0x40>)
    70e2:	62e3      	str	r3, [r4, #44]	; 0x2c
    70e4:	4b04      	ldr	r3, [pc, #16]	; (70f8 <std.isra.0+0x44>)
    70e6:	6323      	str	r3, [r4, #48]	; 0x30
    70e8:	bd10      	pop	{r4, pc}
    70ea:	46c0      	nop			; (mov r8, r8)
    70ec:	00007dad 	.word	0x00007dad
    70f0:	00007dd5 	.word	0x00007dd5
    70f4:	00007e0d 	.word	0x00007e0d
    70f8:	00007e39 	.word	0x00007e39

000070fc <__sfmoreglue>:
    70fc:	b570      	push	{r4, r5, r6, lr}
    70fe:	2568      	movs	r5, #104	; 0x68
    7100:	1e4a      	subs	r2, r1, #1
    7102:	4355      	muls	r5, r2
    7104:	000e      	movs	r6, r1
    7106:	0029      	movs	r1, r5
    7108:	3174      	adds	r1, #116	; 0x74
    710a:	f000 fc65 	bl	79d8 <_malloc_r>
    710e:	1e04      	subs	r4, r0, #0
    7110:	d008      	beq.n	7124 <__sfmoreglue+0x28>
    7112:	2100      	movs	r1, #0
    7114:	002a      	movs	r2, r5
    7116:	6001      	str	r1, [r0, #0]
    7118:	6046      	str	r6, [r0, #4]
    711a:	300c      	adds	r0, #12
    711c:	60a0      	str	r0, [r4, #8]
    711e:	3268      	adds	r2, #104	; 0x68
    7120:	f7fe f9c7 	bl	54b2 <memset>
    7124:	0020      	movs	r0, r4
    7126:	bd70      	pop	{r4, r5, r6, pc}

00007128 <__sinit>:
    7128:	6983      	ldr	r3, [r0, #24]
    712a:	b513      	push	{r0, r1, r4, lr}
    712c:	0004      	movs	r4, r0
    712e:	2b00      	cmp	r3, #0
    7130:	d128      	bne.n	7184 <__sinit+0x5c>
    7132:	6483      	str	r3, [r0, #72]	; 0x48
    7134:	64c3      	str	r3, [r0, #76]	; 0x4c
    7136:	6503      	str	r3, [r0, #80]	; 0x50
    7138:	4b13      	ldr	r3, [pc, #76]	; (7188 <__sinit+0x60>)
    713a:	4a14      	ldr	r2, [pc, #80]	; (718c <__sinit+0x64>)
    713c:	681b      	ldr	r3, [r3, #0]
    713e:	6282      	str	r2, [r0, #40]	; 0x28
    7140:	9301      	str	r3, [sp, #4]
    7142:	4298      	cmp	r0, r3
    7144:	d101      	bne.n	714a <__sinit+0x22>
    7146:	2301      	movs	r3, #1
    7148:	6183      	str	r3, [r0, #24]
    714a:	0020      	movs	r0, r4
    714c:	f000 f820 	bl	7190 <__sfp>
    7150:	6060      	str	r0, [r4, #4]
    7152:	0020      	movs	r0, r4
    7154:	f000 f81c 	bl	7190 <__sfp>
    7158:	60a0      	str	r0, [r4, #8]
    715a:	0020      	movs	r0, r4
    715c:	f000 f818 	bl	7190 <__sfp>
    7160:	2200      	movs	r2, #0
    7162:	60e0      	str	r0, [r4, #12]
    7164:	2104      	movs	r1, #4
    7166:	6860      	ldr	r0, [r4, #4]
    7168:	f7ff ffa4 	bl	70b4 <std.isra.0>
    716c:	2201      	movs	r2, #1
    716e:	2109      	movs	r1, #9
    7170:	68a0      	ldr	r0, [r4, #8]
    7172:	f7ff ff9f 	bl	70b4 <std.isra.0>
    7176:	2202      	movs	r2, #2
    7178:	2112      	movs	r1, #18
    717a:	68e0      	ldr	r0, [r4, #12]
    717c:	f7ff ff9a 	bl	70b4 <std.isra.0>
    7180:	2301      	movs	r3, #1
    7182:	61a3      	str	r3, [r4, #24]
    7184:	bd13      	pop	{r0, r1, r4, pc}
    7186:	46c0      	nop			; (mov r8, r8)
    7188:	0000ace4 	.word	0x0000ace4
    718c:	000070a5 	.word	0x000070a5

00007190 <__sfp>:
    7190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7192:	4b1e      	ldr	r3, [pc, #120]	; (720c <__sfp+0x7c>)
    7194:	0007      	movs	r7, r0
    7196:	681e      	ldr	r6, [r3, #0]
    7198:	69b3      	ldr	r3, [r6, #24]
    719a:	2b00      	cmp	r3, #0
    719c:	d102      	bne.n	71a4 <__sfp+0x14>
    719e:	0030      	movs	r0, r6
    71a0:	f7ff ffc2 	bl	7128 <__sinit>
    71a4:	3648      	adds	r6, #72	; 0x48
    71a6:	68b4      	ldr	r4, [r6, #8]
    71a8:	6873      	ldr	r3, [r6, #4]
    71aa:	3b01      	subs	r3, #1
    71ac:	d504      	bpl.n	71b8 <__sfp+0x28>
    71ae:	6833      	ldr	r3, [r6, #0]
    71b0:	2b00      	cmp	r3, #0
    71b2:	d007      	beq.n	71c4 <__sfp+0x34>
    71b4:	6836      	ldr	r6, [r6, #0]
    71b6:	e7f6      	b.n	71a6 <__sfp+0x16>
    71b8:	220c      	movs	r2, #12
    71ba:	5ea5      	ldrsh	r5, [r4, r2]
    71bc:	2d00      	cmp	r5, #0
    71be:	d00d      	beq.n	71dc <__sfp+0x4c>
    71c0:	3468      	adds	r4, #104	; 0x68
    71c2:	e7f2      	b.n	71aa <__sfp+0x1a>
    71c4:	2104      	movs	r1, #4
    71c6:	0038      	movs	r0, r7
    71c8:	f7ff ff98 	bl	70fc <__sfmoreglue>
    71cc:	6030      	str	r0, [r6, #0]
    71ce:	2800      	cmp	r0, #0
    71d0:	d1f0      	bne.n	71b4 <__sfp+0x24>
    71d2:	230c      	movs	r3, #12
    71d4:	0004      	movs	r4, r0
    71d6:	603b      	str	r3, [r7, #0]
    71d8:	0020      	movs	r0, r4
    71da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71dc:	2301      	movs	r3, #1
    71de:	0020      	movs	r0, r4
    71e0:	425b      	negs	r3, r3
    71e2:	81e3      	strh	r3, [r4, #14]
    71e4:	3302      	adds	r3, #2
    71e6:	81a3      	strh	r3, [r4, #12]
    71e8:	6665      	str	r5, [r4, #100]	; 0x64
    71ea:	6025      	str	r5, [r4, #0]
    71ec:	60a5      	str	r5, [r4, #8]
    71ee:	6065      	str	r5, [r4, #4]
    71f0:	6125      	str	r5, [r4, #16]
    71f2:	6165      	str	r5, [r4, #20]
    71f4:	61a5      	str	r5, [r4, #24]
    71f6:	2208      	movs	r2, #8
    71f8:	0029      	movs	r1, r5
    71fa:	305c      	adds	r0, #92	; 0x5c
    71fc:	f7fe f959 	bl	54b2 <memset>
    7200:	6365      	str	r5, [r4, #52]	; 0x34
    7202:	63a5      	str	r5, [r4, #56]	; 0x38
    7204:	64a5      	str	r5, [r4, #72]	; 0x48
    7206:	64e5      	str	r5, [r4, #76]	; 0x4c
    7208:	e7e6      	b.n	71d8 <__sfp+0x48>
    720a:	46c0      	nop			; (mov r8, r8)
    720c:	0000ace4 	.word	0x0000ace4

00007210 <_fwalk_reent>:
    7210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7212:	0004      	movs	r4, r0
    7214:	0007      	movs	r7, r0
    7216:	2600      	movs	r6, #0
    7218:	9101      	str	r1, [sp, #4]
    721a:	3448      	adds	r4, #72	; 0x48
    721c:	2c00      	cmp	r4, #0
    721e:	d101      	bne.n	7224 <_fwalk_reent+0x14>
    7220:	0030      	movs	r0, r6
    7222:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7224:	6863      	ldr	r3, [r4, #4]
    7226:	68a5      	ldr	r5, [r4, #8]
    7228:	9300      	str	r3, [sp, #0]
    722a:	9b00      	ldr	r3, [sp, #0]
    722c:	3b01      	subs	r3, #1
    722e:	9300      	str	r3, [sp, #0]
    7230:	d501      	bpl.n	7236 <_fwalk_reent+0x26>
    7232:	6824      	ldr	r4, [r4, #0]
    7234:	e7f2      	b.n	721c <_fwalk_reent+0xc>
    7236:	89ab      	ldrh	r3, [r5, #12]
    7238:	2b01      	cmp	r3, #1
    723a:	d908      	bls.n	724e <_fwalk_reent+0x3e>
    723c:	220e      	movs	r2, #14
    723e:	5eab      	ldrsh	r3, [r5, r2]
    7240:	3301      	adds	r3, #1
    7242:	d004      	beq.n	724e <_fwalk_reent+0x3e>
    7244:	0029      	movs	r1, r5
    7246:	0038      	movs	r0, r7
    7248:	9b01      	ldr	r3, [sp, #4]
    724a:	4798      	blx	r3
    724c:	4306      	orrs	r6, r0
    724e:	3568      	adds	r5, #104	; 0x68
    7250:	e7eb      	b.n	722a <_fwalk_reent+0x1a>
	...

00007254 <_localeconv_r>:
    7254:	4b03      	ldr	r3, [pc, #12]	; (7264 <_localeconv_r+0x10>)
    7256:	681b      	ldr	r3, [r3, #0]
    7258:	6a18      	ldr	r0, [r3, #32]
    725a:	2800      	cmp	r0, #0
    725c:	d100      	bne.n	7260 <_localeconv_r+0xc>
    725e:	4802      	ldr	r0, [pc, #8]	; (7268 <_localeconv_r+0x14>)
    7260:	30f0      	adds	r0, #240	; 0xf0
    7262:	4770      	bx	lr
    7264:	2000000c 	.word	0x2000000c
    7268:	20000070 	.word	0x20000070

0000726c <__swhatbuf_r>:
    726c:	b570      	push	{r4, r5, r6, lr}
    726e:	000e      	movs	r6, r1
    7270:	001d      	movs	r5, r3
    7272:	230e      	movs	r3, #14
    7274:	5ec9      	ldrsh	r1, [r1, r3]
    7276:	b090      	sub	sp, #64	; 0x40
    7278:	0014      	movs	r4, r2
    727a:	2900      	cmp	r1, #0
    727c:	da07      	bge.n	728e <__swhatbuf_r+0x22>
    727e:	2300      	movs	r3, #0
    7280:	602b      	str	r3, [r5, #0]
    7282:	89b3      	ldrh	r3, [r6, #12]
    7284:	061b      	lsls	r3, r3, #24
    7286:	d411      	bmi.n	72ac <__swhatbuf_r+0x40>
    7288:	2380      	movs	r3, #128	; 0x80
    728a:	00db      	lsls	r3, r3, #3
    728c:	e00f      	b.n	72ae <__swhatbuf_r+0x42>
    728e:	aa01      	add	r2, sp, #4
    7290:	f000 fdfe 	bl	7e90 <_fstat_r>
    7294:	2800      	cmp	r0, #0
    7296:	dbf2      	blt.n	727e <__swhatbuf_r+0x12>
    7298:	22f0      	movs	r2, #240	; 0xf0
    729a:	9b02      	ldr	r3, [sp, #8]
    729c:	0212      	lsls	r2, r2, #8
    729e:	4013      	ands	r3, r2
    72a0:	4a05      	ldr	r2, [pc, #20]	; (72b8 <__swhatbuf_r+0x4c>)
    72a2:	189b      	adds	r3, r3, r2
    72a4:	425a      	negs	r2, r3
    72a6:	4153      	adcs	r3, r2
    72a8:	602b      	str	r3, [r5, #0]
    72aa:	e7ed      	b.n	7288 <__swhatbuf_r+0x1c>
    72ac:	2340      	movs	r3, #64	; 0x40
    72ae:	2000      	movs	r0, #0
    72b0:	6023      	str	r3, [r4, #0]
    72b2:	b010      	add	sp, #64	; 0x40
    72b4:	bd70      	pop	{r4, r5, r6, pc}
    72b6:	46c0      	nop			; (mov r8, r8)
    72b8:	ffffe000 	.word	0xffffe000

000072bc <__smakebuf_r>:
    72bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    72be:	2602      	movs	r6, #2
    72c0:	898b      	ldrh	r3, [r1, #12]
    72c2:	0005      	movs	r5, r0
    72c4:	000c      	movs	r4, r1
    72c6:	4233      	tst	r3, r6
    72c8:	d006      	beq.n	72d8 <__smakebuf_r+0x1c>
    72ca:	0023      	movs	r3, r4
    72cc:	3347      	adds	r3, #71	; 0x47
    72ce:	6023      	str	r3, [r4, #0]
    72d0:	6123      	str	r3, [r4, #16]
    72d2:	2301      	movs	r3, #1
    72d4:	6163      	str	r3, [r4, #20]
    72d6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    72d8:	ab01      	add	r3, sp, #4
    72da:	466a      	mov	r2, sp
    72dc:	f7ff ffc6 	bl	726c <__swhatbuf_r>
    72e0:	9900      	ldr	r1, [sp, #0]
    72e2:	0007      	movs	r7, r0
    72e4:	0028      	movs	r0, r5
    72e6:	f000 fb77 	bl	79d8 <_malloc_r>
    72ea:	2800      	cmp	r0, #0
    72ec:	d106      	bne.n	72fc <__smakebuf_r+0x40>
    72ee:	220c      	movs	r2, #12
    72f0:	5ea3      	ldrsh	r3, [r4, r2]
    72f2:	059a      	lsls	r2, r3, #22
    72f4:	d4ef      	bmi.n	72d6 <__smakebuf_r+0x1a>
    72f6:	431e      	orrs	r6, r3
    72f8:	81a6      	strh	r6, [r4, #12]
    72fa:	e7e6      	b.n	72ca <__smakebuf_r+0xe>
    72fc:	4b0d      	ldr	r3, [pc, #52]	; (7334 <__smakebuf_r+0x78>)
    72fe:	62ab      	str	r3, [r5, #40]	; 0x28
    7300:	2380      	movs	r3, #128	; 0x80
    7302:	89a2      	ldrh	r2, [r4, #12]
    7304:	6020      	str	r0, [r4, #0]
    7306:	4313      	orrs	r3, r2
    7308:	81a3      	strh	r3, [r4, #12]
    730a:	9b00      	ldr	r3, [sp, #0]
    730c:	6120      	str	r0, [r4, #16]
    730e:	6163      	str	r3, [r4, #20]
    7310:	9b01      	ldr	r3, [sp, #4]
    7312:	2b00      	cmp	r3, #0
    7314:	d00a      	beq.n	732c <__smakebuf_r+0x70>
    7316:	230e      	movs	r3, #14
    7318:	5ee1      	ldrsh	r1, [r4, r3]
    731a:	0028      	movs	r0, r5
    731c:	f000 fdca 	bl	7eb4 <_isatty_r>
    7320:	2800      	cmp	r0, #0
    7322:	d003      	beq.n	732c <__smakebuf_r+0x70>
    7324:	2301      	movs	r3, #1
    7326:	89a2      	ldrh	r2, [r4, #12]
    7328:	4313      	orrs	r3, r2
    732a:	81a3      	strh	r3, [r4, #12]
    732c:	89a0      	ldrh	r0, [r4, #12]
    732e:	4338      	orrs	r0, r7
    7330:	81a0      	strh	r0, [r4, #12]
    7332:	e7d0      	b.n	72d6 <__smakebuf_r+0x1a>
    7334:	000070a5 	.word	0x000070a5

00007338 <malloc>:
    7338:	b510      	push	{r4, lr}
    733a:	4b03      	ldr	r3, [pc, #12]	; (7348 <malloc+0x10>)
    733c:	0001      	movs	r1, r0
    733e:	6818      	ldr	r0, [r3, #0]
    7340:	f000 fb4a 	bl	79d8 <_malloc_r>
    7344:	bd10      	pop	{r4, pc}
    7346:	46c0      	nop			; (mov r8, r8)
    7348:	2000000c 	.word	0x2000000c

0000734c <memchr>:
    734c:	b2c9      	uxtb	r1, r1
    734e:	1882      	adds	r2, r0, r2
    7350:	4290      	cmp	r0, r2
    7352:	d101      	bne.n	7358 <memchr+0xc>
    7354:	2000      	movs	r0, #0
    7356:	4770      	bx	lr
    7358:	7803      	ldrb	r3, [r0, #0]
    735a:	428b      	cmp	r3, r1
    735c:	d0fb      	beq.n	7356 <memchr+0xa>
    735e:	3001      	adds	r0, #1
    7360:	e7f6      	b.n	7350 <memchr+0x4>

00007362 <_Balloc>:
    7362:	b570      	push	{r4, r5, r6, lr}
    7364:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7366:	0004      	movs	r4, r0
    7368:	000d      	movs	r5, r1
    736a:	2e00      	cmp	r6, #0
    736c:	d107      	bne.n	737e <_Balloc+0x1c>
    736e:	2010      	movs	r0, #16
    7370:	f7ff ffe2 	bl	7338 <malloc>
    7374:	6260      	str	r0, [r4, #36]	; 0x24
    7376:	6046      	str	r6, [r0, #4]
    7378:	6086      	str	r6, [r0, #8]
    737a:	6006      	str	r6, [r0, #0]
    737c:	60c6      	str	r6, [r0, #12]
    737e:	6a66      	ldr	r6, [r4, #36]	; 0x24
    7380:	68f3      	ldr	r3, [r6, #12]
    7382:	2b00      	cmp	r3, #0
    7384:	d013      	beq.n	73ae <_Balloc+0x4c>
    7386:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7388:	00aa      	lsls	r2, r5, #2
    738a:	68db      	ldr	r3, [r3, #12]
    738c:	189b      	adds	r3, r3, r2
    738e:	6818      	ldr	r0, [r3, #0]
    7390:	2800      	cmp	r0, #0
    7392:	d118      	bne.n	73c6 <_Balloc+0x64>
    7394:	2101      	movs	r1, #1
    7396:	000e      	movs	r6, r1
    7398:	40ae      	lsls	r6, r5
    739a:	1d72      	adds	r2, r6, #5
    739c:	0092      	lsls	r2, r2, #2
    739e:	0020      	movs	r0, r4
    73a0:	f000 fac2 	bl	7928 <_calloc_r>
    73a4:	2800      	cmp	r0, #0
    73a6:	d00c      	beq.n	73c2 <_Balloc+0x60>
    73a8:	6045      	str	r5, [r0, #4]
    73aa:	6086      	str	r6, [r0, #8]
    73ac:	e00d      	b.n	73ca <_Balloc+0x68>
    73ae:	2221      	movs	r2, #33	; 0x21
    73b0:	2104      	movs	r1, #4
    73b2:	0020      	movs	r0, r4
    73b4:	f000 fab8 	bl	7928 <_calloc_r>
    73b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    73ba:	60f0      	str	r0, [r6, #12]
    73bc:	68db      	ldr	r3, [r3, #12]
    73be:	2b00      	cmp	r3, #0
    73c0:	d1e1      	bne.n	7386 <_Balloc+0x24>
    73c2:	2000      	movs	r0, #0
    73c4:	bd70      	pop	{r4, r5, r6, pc}
    73c6:	6802      	ldr	r2, [r0, #0]
    73c8:	601a      	str	r2, [r3, #0]
    73ca:	2300      	movs	r3, #0
    73cc:	6103      	str	r3, [r0, #16]
    73ce:	60c3      	str	r3, [r0, #12]
    73d0:	e7f8      	b.n	73c4 <_Balloc+0x62>

000073d2 <_Bfree>:
    73d2:	b570      	push	{r4, r5, r6, lr}
    73d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
    73d6:	0006      	movs	r6, r0
    73d8:	000d      	movs	r5, r1
    73da:	2c00      	cmp	r4, #0
    73dc:	d107      	bne.n	73ee <_Bfree+0x1c>
    73de:	2010      	movs	r0, #16
    73e0:	f7ff ffaa 	bl	7338 <malloc>
    73e4:	6270      	str	r0, [r6, #36]	; 0x24
    73e6:	6044      	str	r4, [r0, #4]
    73e8:	6084      	str	r4, [r0, #8]
    73ea:	6004      	str	r4, [r0, #0]
    73ec:	60c4      	str	r4, [r0, #12]
    73ee:	2d00      	cmp	r5, #0
    73f0:	d007      	beq.n	7402 <_Bfree+0x30>
    73f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    73f4:	686a      	ldr	r2, [r5, #4]
    73f6:	68db      	ldr	r3, [r3, #12]
    73f8:	0092      	lsls	r2, r2, #2
    73fa:	189b      	adds	r3, r3, r2
    73fc:	681a      	ldr	r2, [r3, #0]
    73fe:	602a      	str	r2, [r5, #0]
    7400:	601d      	str	r5, [r3, #0]
    7402:	bd70      	pop	{r4, r5, r6, pc}

00007404 <__multadd>:
    7404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7406:	001e      	movs	r6, r3
    7408:	2314      	movs	r3, #20
    740a:	469c      	mov	ip, r3
    740c:	0007      	movs	r7, r0
    740e:	000c      	movs	r4, r1
    7410:	2000      	movs	r0, #0
    7412:	690d      	ldr	r5, [r1, #16]
    7414:	448c      	add	ip, r1
    7416:	4663      	mov	r3, ip
    7418:	8819      	ldrh	r1, [r3, #0]
    741a:	681b      	ldr	r3, [r3, #0]
    741c:	4351      	muls	r1, r2
    741e:	0c1b      	lsrs	r3, r3, #16
    7420:	4353      	muls	r3, r2
    7422:	1989      	adds	r1, r1, r6
    7424:	0c0e      	lsrs	r6, r1, #16
    7426:	199b      	adds	r3, r3, r6
    7428:	b289      	uxth	r1, r1
    742a:	0c1e      	lsrs	r6, r3, #16
    742c:	041b      	lsls	r3, r3, #16
    742e:	185b      	adds	r3, r3, r1
    7430:	4661      	mov	r1, ip
    7432:	3001      	adds	r0, #1
    7434:	c108      	stmia	r1!, {r3}
    7436:	468c      	mov	ip, r1
    7438:	4285      	cmp	r5, r0
    743a:	dcec      	bgt.n	7416 <__multadd+0x12>
    743c:	2e00      	cmp	r6, #0
    743e:	d01b      	beq.n	7478 <__multadd+0x74>
    7440:	68a3      	ldr	r3, [r4, #8]
    7442:	429d      	cmp	r5, r3
    7444:	db12      	blt.n	746c <__multadd+0x68>
    7446:	6863      	ldr	r3, [r4, #4]
    7448:	0038      	movs	r0, r7
    744a:	1c59      	adds	r1, r3, #1
    744c:	f7ff ff89 	bl	7362 <_Balloc>
    7450:	0021      	movs	r1, r4
    7452:	6923      	ldr	r3, [r4, #16]
    7454:	9001      	str	r0, [sp, #4]
    7456:	1c9a      	adds	r2, r3, #2
    7458:	0092      	lsls	r2, r2, #2
    745a:	310c      	adds	r1, #12
    745c:	300c      	adds	r0, #12
    745e:	f7fe f81f 	bl	54a0 <memcpy>
    7462:	0021      	movs	r1, r4
    7464:	0038      	movs	r0, r7
    7466:	f7ff ffb4 	bl	73d2 <_Bfree>
    746a:	9c01      	ldr	r4, [sp, #4]
    746c:	1d2b      	adds	r3, r5, #4
    746e:	009b      	lsls	r3, r3, #2
    7470:	18e3      	adds	r3, r4, r3
    7472:	3501      	adds	r5, #1
    7474:	605e      	str	r6, [r3, #4]
    7476:	6125      	str	r5, [r4, #16]
    7478:	0020      	movs	r0, r4
    747a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000747c <__hi0bits>:
    747c:	0003      	movs	r3, r0
    747e:	0c02      	lsrs	r2, r0, #16
    7480:	2000      	movs	r0, #0
    7482:	4282      	cmp	r2, r0
    7484:	d101      	bne.n	748a <__hi0bits+0xe>
    7486:	041b      	lsls	r3, r3, #16
    7488:	3010      	adds	r0, #16
    748a:	0e1a      	lsrs	r2, r3, #24
    748c:	d101      	bne.n	7492 <__hi0bits+0x16>
    748e:	3008      	adds	r0, #8
    7490:	021b      	lsls	r3, r3, #8
    7492:	0f1a      	lsrs	r2, r3, #28
    7494:	d101      	bne.n	749a <__hi0bits+0x1e>
    7496:	3004      	adds	r0, #4
    7498:	011b      	lsls	r3, r3, #4
    749a:	0f9a      	lsrs	r2, r3, #30
    749c:	d101      	bne.n	74a2 <__hi0bits+0x26>
    749e:	3002      	adds	r0, #2
    74a0:	009b      	lsls	r3, r3, #2
    74a2:	2b00      	cmp	r3, #0
    74a4:	db03      	blt.n	74ae <__hi0bits+0x32>
    74a6:	3001      	adds	r0, #1
    74a8:	005b      	lsls	r3, r3, #1
    74aa:	d400      	bmi.n	74ae <__hi0bits+0x32>
    74ac:	2020      	movs	r0, #32
    74ae:	4770      	bx	lr

000074b0 <__lo0bits>:
    74b0:	2207      	movs	r2, #7
    74b2:	6803      	ldr	r3, [r0, #0]
    74b4:	b510      	push	{r4, lr}
    74b6:	0001      	movs	r1, r0
    74b8:	401a      	ands	r2, r3
    74ba:	d00d      	beq.n	74d8 <__lo0bits+0x28>
    74bc:	2401      	movs	r4, #1
    74be:	2000      	movs	r0, #0
    74c0:	4223      	tst	r3, r4
    74c2:	d105      	bne.n	74d0 <__lo0bits+0x20>
    74c4:	3002      	adds	r0, #2
    74c6:	4203      	tst	r3, r0
    74c8:	d003      	beq.n	74d2 <__lo0bits+0x22>
    74ca:	40e3      	lsrs	r3, r4
    74cc:	0020      	movs	r0, r4
    74ce:	600b      	str	r3, [r1, #0]
    74d0:	bd10      	pop	{r4, pc}
    74d2:	089b      	lsrs	r3, r3, #2
    74d4:	600b      	str	r3, [r1, #0]
    74d6:	e7fb      	b.n	74d0 <__lo0bits+0x20>
    74d8:	b29c      	uxth	r4, r3
    74da:	0010      	movs	r0, r2
    74dc:	2c00      	cmp	r4, #0
    74de:	d101      	bne.n	74e4 <__lo0bits+0x34>
    74e0:	2010      	movs	r0, #16
    74e2:	0c1b      	lsrs	r3, r3, #16
    74e4:	b2da      	uxtb	r2, r3
    74e6:	2a00      	cmp	r2, #0
    74e8:	d101      	bne.n	74ee <__lo0bits+0x3e>
    74ea:	3008      	adds	r0, #8
    74ec:	0a1b      	lsrs	r3, r3, #8
    74ee:	071a      	lsls	r2, r3, #28
    74f0:	d101      	bne.n	74f6 <__lo0bits+0x46>
    74f2:	3004      	adds	r0, #4
    74f4:	091b      	lsrs	r3, r3, #4
    74f6:	079a      	lsls	r2, r3, #30
    74f8:	d101      	bne.n	74fe <__lo0bits+0x4e>
    74fa:	3002      	adds	r0, #2
    74fc:	089b      	lsrs	r3, r3, #2
    74fe:	07da      	lsls	r2, r3, #31
    7500:	d4e8      	bmi.n	74d4 <__lo0bits+0x24>
    7502:	085b      	lsrs	r3, r3, #1
    7504:	d001      	beq.n	750a <__lo0bits+0x5a>
    7506:	3001      	adds	r0, #1
    7508:	e7e4      	b.n	74d4 <__lo0bits+0x24>
    750a:	2020      	movs	r0, #32
    750c:	e7e0      	b.n	74d0 <__lo0bits+0x20>

0000750e <__i2b>:
    750e:	b510      	push	{r4, lr}
    7510:	000c      	movs	r4, r1
    7512:	2101      	movs	r1, #1
    7514:	f7ff ff25 	bl	7362 <_Balloc>
    7518:	2301      	movs	r3, #1
    751a:	6144      	str	r4, [r0, #20]
    751c:	6103      	str	r3, [r0, #16]
    751e:	bd10      	pop	{r4, pc}

00007520 <__multiply>:
    7520:	b5f0      	push	{r4, r5, r6, r7, lr}
    7522:	690b      	ldr	r3, [r1, #16]
    7524:	0015      	movs	r5, r2
    7526:	6912      	ldr	r2, [r2, #16]
    7528:	b089      	sub	sp, #36	; 0x24
    752a:	000c      	movs	r4, r1
    752c:	4293      	cmp	r3, r2
    752e:	da01      	bge.n	7534 <__multiply+0x14>
    7530:	002c      	movs	r4, r5
    7532:	000d      	movs	r5, r1
    7534:	6927      	ldr	r7, [r4, #16]
    7536:	692e      	ldr	r6, [r5, #16]
    7538:	68a2      	ldr	r2, [r4, #8]
    753a:	19bb      	adds	r3, r7, r6
    753c:	6861      	ldr	r1, [r4, #4]
    753e:	9301      	str	r3, [sp, #4]
    7540:	4293      	cmp	r3, r2
    7542:	dd00      	ble.n	7546 <__multiply+0x26>
    7544:	3101      	adds	r1, #1
    7546:	f7ff ff0c 	bl	7362 <_Balloc>
    754a:	0003      	movs	r3, r0
    754c:	3314      	adds	r3, #20
    754e:	9300      	str	r3, [sp, #0]
    7550:	9a00      	ldr	r2, [sp, #0]
    7552:	19bb      	adds	r3, r7, r6
    7554:	4694      	mov	ip, r2
    7556:	009b      	lsls	r3, r3, #2
    7558:	449c      	add	ip, r3
    755a:	0013      	movs	r3, r2
    755c:	2200      	movs	r2, #0
    755e:	9004      	str	r0, [sp, #16]
    7560:	4563      	cmp	r3, ip
    7562:	d31c      	bcc.n	759e <__multiply+0x7e>
    7564:	002a      	movs	r2, r5
    7566:	3414      	adds	r4, #20
    7568:	00bf      	lsls	r7, r7, #2
    756a:	19e3      	adds	r3, r4, r7
    756c:	3214      	adds	r2, #20
    756e:	00b6      	lsls	r6, r6, #2
    7570:	9305      	str	r3, [sp, #20]
    7572:	1993      	adds	r3, r2, r6
    7574:	9402      	str	r4, [sp, #8]
    7576:	9306      	str	r3, [sp, #24]
    7578:	9b06      	ldr	r3, [sp, #24]
    757a:	429a      	cmp	r2, r3
    757c:	d311      	bcc.n	75a2 <__multiply+0x82>
    757e:	9b01      	ldr	r3, [sp, #4]
    7580:	2b00      	cmp	r3, #0
    7582:	dd06      	ble.n	7592 <__multiply+0x72>
    7584:	2304      	movs	r3, #4
    7586:	425b      	negs	r3, r3
    7588:	449c      	add	ip, r3
    758a:	4663      	mov	r3, ip
    758c:	681b      	ldr	r3, [r3, #0]
    758e:	2b00      	cmp	r3, #0
    7590:	d051      	beq.n	7636 <__multiply+0x116>
    7592:	9b04      	ldr	r3, [sp, #16]
    7594:	9a01      	ldr	r2, [sp, #4]
    7596:	0018      	movs	r0, r3
    7598:	611a      	str	r2, [r3, #16]
    759a:	b009      	add	sp, #36	; 0x24
    759c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    759e:	c304      	stmia	r3!, {r2}
    75a0:	e7de      	b.n	7560 <__multiply+0x40>
    75a2:	8814      	ldrh	r4, [r2, #0]
    75a4:	2c00      	cmp	r4, #0
    75a6:	d01e      	beq.n	75e6 <__multiply+0xc6>
    75a8:	2600      	movs	r6, #0
    75aa:	9d00      	ldr	r5, [sp, #0]
    75ac:	9f02      	ldr	r7, [sp, #8]
    75ae:	cf01      	ldmia	r7!, {r0}
    75b0:	9507      	str	r5, [sp, #28]
    75b2:	cd08      	ldmia	r5!, {r3}
    75b4:	9303      	str	r3, [sp, #12]
    75b6:	b283      	uxth	r3, r0
    75b8:	4363      	muls	r3, r4
    75ba:	0019      	movs	r1, r3
    75bc:	466b      	mov	r3, sp
    75be:	0c00      	lsrs	r0, r0, #16
    75c0:	899b      	ldrh	r3, [r3, #12]
    75c2:	4360      	muls	r0, r4
    75c4:	18cb      	adds	r3, r1, r3
    75c6:	9903      	ldr	r1, [sp, #12]
    75c8:	199b      	adds	r3, r3, r6
    75ca:	0c09      	lsrs	r1, r1, #16
    75cc:	1841      	adds	r1, r0, r1
    75ce:	0c18      	lsrs	r0, r3, #16
    75d0:	1809      	adds	r1, r1, r0
    75d2:	0c0e      	lsrs	r6, r1, #16
    75d4:	b29b      	uxth	r3, r3
    75d6:	0409      	lsls	r1, r1, #16
    75d8:	430b      	orrs	r3, r1
    75da:	9907      	ldr	r1, [sp, #28]
    75dc:	600b      	str	r3, [r1, #0]
    75de:	9b05      	ldr	r3, [sp, #20]
    75e0:	42bb      	cmp	r3, r7
    75e2:	d8e4      	bhi.n	75ae <__multiply+0x8e>
    75e4:	602e      	str	r6, [r5, #0]
    75e6:	6813      	ldr	r3, [r2, #0]
    75e8:	0c1b      	lsrs	r3, r3, #16
    75ea:	9303      	str	r3, [sp, #12]
    75ec:	d01e      	beq.n	762c <__multiply+0x10c>
    75ee:	2600      	movs	r6, #0
    75f0:	9b00      	ldr	r3, [sp, #0]
    75f2:	9c02      	ldr	r4, [sp, #8]
    75f4:	681b      	ldr	r3, [r3, #0]
    75f6:	9800      	ldr	r0, [sp, #0]
    75f8:	0007      	movs	r7, r0
    75fa:	8821      	ldrh	r1, [r4, #0]
    75fc:	9d03      	ldr	r5, [sp, #12]
    75fe:	b29b      	uxth	r3, r3
    7600:	4369      	muls	r1, r5
    7602:	c820      	ldmia	r0!, {r5}
    7604:	0c2d      	lsrs	r5, r5, #16
    7606:	1949      	adds	r1, r1, r5
    7608:	198e      	adds	r6, r1, r6
    760a:	0431      	lsls	r1, r6, #16
    760c:	430b      	orrs	r3, r1
    760e:	603b      	str	r3, [r7, #0]
    7610:	cc08      	ldmia	r4!, {r3}
    7612:	9903      	ldr	r1, [sp, #12]
    7614:	0c1b      	lsrs	r3, r3, #16
    7616:	434b      	muls	r3, r1
    7618:	6879      	ldr	r1, [r7, #4]
    761a:	0c36      	lsrs	r6, r6, #16
    761c:	b289      	uxth	r1, r1
    761e:	185b      	adds	r3, r3, r1
    7620:	9905      	ldr	r1, [sp, #20]
    7622:	199b      	adds	r3, r3, r6
    7624:	0c1e      	lsrs	r6, r3, #16
    7626:	42a1      	cmp	r1, r4
    7628:	d8e6      	bhi.n	75f8 <__multiply+0xd8>
    762a:	6003      	str	r3, [r0, #0]
    762c:	9b00      	ldr	r3, [sp, #0]
    762e:	3204      	adds	r2, #4
    7630:	3304      	adds	r3, #4
    7632:	9300      	str	r3, [sp, #0]
    7634:	e7a0      	b.n	7578 <__multiply+0x58>
    7636:	9b01      	ldr	r3, [sp, #4]
    7638:	3b01      	subs	r3, #1
    763a:	9301      	str	r3, [sp, #4]
    763c:	e79f      	b.n	757e <__multiply+0x5e>
	...

00007640 <__pow5mult>:
    7640:	2303      	movs	r3, #3
    7642:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7644:	4013      	ands	r3, r2
    7646:	0005      	movs	r5, r0
    7648:	000e      	movs	r6, r1
    764a:	0014      	movs	r4, r2
    764c:	2b00      	cmp	r3, #0
    764e:	d008      	beq.n	7662 <__pow5mult+0x22>
    7650:	4922      	ldr	r1, [pc, #136]	; (76dc <__pow5mult+0x9c>)
    7652:	3b01      	subs	r3, #1
    7654:	009a      	lsls	r2, r3, #2
    7656:	5852      	ldr	r2, [r2, r1]
    7658:	2300      	movs	r3, #0
    765a:	0031      	movs	r1, r6
    765c:	f7ff fed2 	bl	7404 <__multadd>
    7660:	0006      	movs	r6, r0
    7662:	10a3      	asrs	r3, r4, #2
    7664:	9301      	str	r3, [sp, #4]
    7666:	d036      	beq.n	76d6 <__pow5mult+0x96>
    7668:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    766a:	2c00      	cmp	r4, #0
    766c:	d107      	bne.n	767e <__pow5mult+0x3e>
    766e:	2010      	movs	r0, #16
    7670:	f7ff fe62 	bl	7338 <malloc>
    7674:	6268      	str	r0, [r5, #36]	; 0x24
    7676:	6044      	str	r4, [r0, #4]
    7678:	6084      	str	r4, [r0, #8]
    767a:	6004      	str	r4, [r0, #0]
    767c:	60c4      	str	r4, [r0, #12]
    767e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7680:	68bc      	ldr	r4, [r7, #8]
    7682:	2c00      	cmp	r4, #0
    7684:	d107      	bne.n	7696 <__pow5mult+0x56>
    7686:	4916      	ldr	r1, [pc, #88]	; (76e0 <__pow5mult+0xa0>)
    7688:	0028      	movs	r0, r5
    768a:	f7ff ff40 	bl	750e <__i2b>
    768e:	2300      	movs	r3, #0
    7690:	0004      	movs	r4, r0
    7692:	60b8      	str	r0, [r7, #8]
    7694:	6003      	str	r3, [r0, #0]
    7696:	2201      	movs	r2, #1
    7698:	9b01      	ldr	r3, [sp, #4]
    769a:	4213      	tst	r3, r2
    769c:	d00a      	beq.n	76b4 <__pow5mult+0x74>
    769e:	0031      	movs	r1, r6
    76a0:	0022      	movs	r2, r4
    76a2:	0028      	movs	r0, r5
    76a4:	f7ff ff3c 	bl	7520 <__multiply>
    76a8:	0007      	movs	r7, r0
    76aa:	0031      	movs	r1, r6
    76ac:	0028      	movs	r0, r5
    76ae:	f7ff fe90 	bl	73d2 <_Bfree>
    76b2:	003e      	movs	r6, r7
    76b4:	9b01      	ldr	r3, [sp, #4]
    76b6:	105b      	asrs	r3, r3, #1
    76b8:	9301      	str	r3, [sp, #4]
    76ba:	d00c      	beq.n	76d6 <__pow5mult+0x96>
    76bc:	6820      	ldr	r0, [r4, #0]
    76be:	2800      	cmp	r0, #0
    76c0:	d107      	bne.n	76d2 <__pow5mult+0x92>
    76c2:	0022      	movs	r2, r4
    76c4:	0021      	movs	r1, r4
    76c6:	0028      	movs	r0, r5
    76c8:	f7ff ff2a 	bl	7520 <__multiply>
    76cc:	2300      	movs	r3, #0
    76ce:	6020      	str	r0, [r4, #0]
    76d0:	6003      	str	r3, [r0, #0]
    76d2:	0004      	movs	r4, r0
    76d4:	e7df      	b.n	7696 <__pow5mult+0x56>
    76d6:	0030      	movs	r0, r6
    76d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    76da:	46c0      	nop			; (mov r8, r8)
    76dc:	0000ae80 	.word	0x0000ae80
    76e0:	00000271 	.word	0x00000271

000076e4 <__lshift>:
    76e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    76e6:	000d      	movs	r5, r1
    76e8:	0017      	movs	r7, r2
    76ea:	692b      	ldr	r3, [r5, #16]
    76ec:	1154      	asrs	r4, r2, #5
    76ee:	b085      	sub	sp, #20
    76f0:	18e3      	adds	r3, r4, r3
    76f2:	9302      	str	r3, [sp, #8]
    76f4:	3301      	adds	r3, #1
    76f6:	9301      	str	r3, [sp, #4]
    76f8:	6849      	ldr	r1, [r1, #4]
    76fa:	68ab      	ldr	r3, [r5, #8]
    76fc:	9003      	str	r0, [sp, #12]
    76fe:	9a01      	ldr	r2, [sp, #4]
    7700:	4293      	cmp	r3, r2
    7702:	db34      	blt.n	776e <__lshift+0x8a>
    7704:	9803      	ldr	r0, [sp, #12]
    7706:	f7ff fe2c 	bl	7362 <_Balloc>
    770a:	2300      	movs	r3, #0
    770c:	0002      	movs	r2, r0
    770e:	0006      	movs	r6, r0
    7710:	0019      	movs	r1, r3
    7712:	3214      	adds	r2, #20
    7714:	42a3      	cmp	r3, r4
    7716:	db2d      	blt.n	7774 <__lshift+0x90>
    7718:	43e3      	mvns	r3, r4
    771a:	17db      	asrs	r3, r3, #31
    771c:	401c      	ands	r4, r3
    771e:	002b      	movs	r3, r5
    7720:	211f      	movs	r1, #31
    7722:	00a4      	lsls	r4, r4, #2
    7724:	1914      	adds	r4, r2, r4
    7726:	692a      	ldr	r2, [r5, #16]
    7728:	3314      	adds	r3, #20
    772a:	0092      	lsls	r2, r2, #2
    772c:	189a      	adds	r2, r3, r2
    772e:	400f      	ands	r7, r1
    7730:	d024      	beq.n	777c <__lshift+0x98>
    7732:	3101      	adds	r1, #1
    7734:	1bc9      	subs	r1, r1, r7
    7736:	468c      	mov	ip, r1
    7738:	2100      	movs	r1, #0
    773a:	6818      	ldr	r0, [r3, #0]
    773c:	40b8      	lsls	r0, r7
    773e:	4301      	orrs	r1, r0
    7740:	4660      	mov	r0, ip
    7742:	6021      	str	r1, [r4, #0]
    7744:	cb02      	ldmia	r3!, {r1}
    7746:	3404      	adds	r4, #4
    7748:	40c1      	lsrs	r1, r0
    774a:	429a      	cmp	r2, r3
    774c:	d8f5      	bhi.n	773a <__lshift+0x56>
    774e:	6021      	str	r1, [r4, #0]
    7750:	2900      	cmp	r1, #0
    7752:	d002      	beq.n	775a <__lshift+0x76>
    7754:	9b02      	ldr	r3, [sp, #8]
    7756:	3302      	adds	r3, #2
    7758:	9301      	str	r3, [sp, #4]
    775a:	9b01      	ldr	r3, [sp, #4]
    775c:	9803      	ldr	r0, [sp, #12]
    775e:	3b01      	subs	r3, #1
    7760:	6133      	str	r3, [r6, #16]
    7762:	0029      	movs	r1, r5
    7764:	f7ff fe35 	bl	73d2 <_Bfree>
    7768:	0030      	movs	r0, r6
    776a:	b005      	add	sp, #20
    776c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    776e:	3101      	adds	r1, #1
    7770:	005b      	lsls	r3, r3, #1
    7772:	e7c4      	b.n	76fe <__lshift+0x1a>
    7774:	0098      	lsls	r0, r3, #2
    7776:	5011      	str	r1, [r2, r0]
    7778:	3301      	adds	r3, #1
    777a:	e7cb      	b.n	7714 <__lshift+0x30>
    777c:	cb02      	ldmia	r3!, {r1}
    777e:	c402      	stmia	r4!, {r1}
    7780:	429a      	cmp	r2, r3
    7782:	d8fb      	bhi.n	777c <__lshift+0x98>
    7784:	e7e9      	b.n	775a <__lshift+0x76>

00007786 <__mcmp>:
    7786:	690a      	ldr	r2, [r1, #16]
    7788:	6903      	ldr	r3, [r0, #16]
    778a:	b530      	push	{r4, r5, lr}
    778c:	1a9b      	subs	r3, r3, r2
    778e:	d10e      	bne.n	77ae <__mcmp+0x28>
    7790:	0092      	lsls	r2, r2, #2
    7792:	3014      	adds	r0, #20
    7794:	3114      	adds	r1, #20
    7796:	1884      	adds	r4, r0, r2
    7798:	1889      	adds	r1, r1, r2
    779a:	3c04      	subs	r4, #4
    779c:	3904      	subs	r1, #4
    779e:	6822      	ldr	r2, [r4, #0]
    77a0:	680d      	ldr	r5, [r1, #0]
    77a2:	42aa      	cmp	r2, r5
    77a4:	d005      	beq.n	77b2 <__mcmp+0x2c>
    77a6:	42aa      	cmp	r2, r5
    77a8:	4192      	sbcs	r2, r2
    77aa:	2301      	movs	r3, #1
    77ac:	4313      	orrs	r3, r2
    77ae:	0018      	movs	r0, r3
    77b0:	bd30      	pop	{r4, r5, pc}
    77b2:	42a0      	cmp	r0, r4
    77b4:	d3f1      	bcc.n	779a <__mcmp+0x14>
    77b6:	e7fa      	b.n	77ae <__mcmp+0x28>

000077b8 <__mdiff>:
    77b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    77ba:	000d      	movs	r5, r1
    77bc:	b085      	sub	sp, #20
    77be:	0007      	movs	r7, r0
    77c0:	0011      	movs	r1, r2
    77c2:	0028      	movs	r0, r5
    77c4:	0014      	movs	r4, r2
    77c6:	f7ff ffde 	bl	7786 <__mcmp>
    77ca:	1e06      	subs	r6, r0, #0
    77cc:	d108      	bne.n	77e0 <__mdiff+0x28>
    77ce:	0001      	movs	r1, r0
    77d0:	0038      	movs	r0, r7
    77d2:	f7ff fdc6 	bl	7362 <_Balloc>
    77d6:	2301      	movs	r3, #1
    77d8:	6146      	str	r6, [r0, #20]
    77da:	6103      	str	r3, [r0, #16]
    77dc:	b005      	add	sp, #20
    77de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    77e0:	2301      	movs	r3, #1
    77e2:	9301      	str	r3, [sp, #4]
    77e4:	2800      	cmp	r0, #0
    77e6:	db04      	blt.n	77f2 <__mdiff+0x3a>
    77e8:	0023      	movs	r3, r4
    77ea:	002c      	movs	r4, r5
    77ec:	001d      	movs	r5, r3
    77ee:	2300      	movs	r3, #0
    77f0:	9301      	str	r3, [sp, #4]
    77f2:	6861      	ldr	r1, [r4, #4]
    77f4:	0038      	movs	r0, r7
    77f6:	f7ff fdb4 	bl	7362 <_Balloc>
    77fa:	002f      	movs	r7, r5
    77fc:	2200      	movs	r2, #0
    77fe:	9b01      	ldr	r3, [sp, #4]
    7800:	6926      	ldr	r6, [r4, #16]
    7802:	60c3      	str	r3, [r0, #12]
    7804:	3414      	adds	r4, #20
    7806:	00b3      	lsls	r3, r6, #2
    7808:	18e3      	adds	r3, r4, r3
    780a:	9302      	str	r3, [sp, #8]
    780c:	692b      	ldr	r3, [r5, #16]
    780e:	3714      	adds	r7, #20
    7810:	009b      	lsls	r3, r3, #2
    7812:	18fb      	adds	r3, r7, r3
    7814:	9303      	str	r3, [sp, #12]
    7816:	0003      	movs	r3, r0
    7818:	4694      	mov	ip, r2
    781a:	3314      	adds	r3, #20
    781c:	cc20      	ldmia	r4!, {r5}
    781e:	cf04      	ldmia	r7!, {r2}
    7820:	9201      	str	r2, [sp, #4]
    7822:	b2aa      	uxth	r2, r5
    7824:	4494      	add	ip, r2
    7826:	466a      	mov	r2, sp
    7828:	4661      	mov	r1, ip
    782a:	8892      	ldrh	r2, [r2, #4]
    782c:	0c2d      	lsrs	r5, r5, #16
    782e:	1a8a      	subs	r2, r1, r2
    7830:	9901      	ldr	r1, [sp, #4]
    7832:	0c09      	lsrs	r1, r1, #16
    7834:	1a69      	subs	r1, r5, r1
    7836:	1415      	asrs	r5, r2, #16
    7838:	1949      	adds	r1, r1, r5
    783a:	140d      	asrs	r5, r1, #16
    783c:	b292      	uxth	r2, r2
    783e:	0409      	lsls	r1, r1, #16
    7840:	430a      	orrs	r2, r1
    7842:	601a      	str	r2, [r3, #0]
    7844:	9a03      	ldr	r2, [sp, #12]
    7846:	46ac      	mov	ip, r5
    7848:	3304      	adds	r3, #4
    784a:	42ba      	cmp	r2, r7
    784c:	d8e6      	bhi.n	781c <__mdiff+0x64>
    784e:	9902      	ldr	r1, [sp, #8]
    7850:	001a      	movs	r2, r3
    7852:	428c      	cmp	r4, r1
    7854:	d305      	bcc.n	7862 <__mdiff+0xaa>
    7856:	3a04      	subs	r2, #4
    7858:	6813      	ldr	r3, [r2, #0]
    785a:	2b00      	cmp	r3, #0
    785c:	d00e      	beq.n	787c <__mdiff+0xc4>
    785e:	6106      	str	r6, [r0, #16]
    7860:	e7bc      	b.n	77dc <__mdiff+0x24>
    7862:	cc04      	ldmia	r4!, {r2}
    7864:	b291      	uxth	r1, r2
    7866:	4461      	add	r1, ip
    7868:	140d      	asrs	r5, r1, #16
    786a:	0c12      	lsrs	r2, r2, #16
    786c:	1952      	adds	r2, r2, r5
    786e:	1415      	asrs	r5, r2, #16
    7870:	b289      	uxth	r1, r1
    7872:	0412      	lsls	r2, r2, #16
    7874:	430a      	orrs	r2, r1
    7876:	46ac      	mov	ip, r5
    7878:	c304      	stmia	r3!, {r2}
    787a:	e7e8      	b.n	784e <__mdiff+0x96>
    787c:	3e01      	subs	r6, #1
    787e:	e7ea      	b.n	7856 <__mdiff+0x9e>

00007880 <__d2b>:
    7880:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7882:	001d      	movs	r5, r3
    7884:	2101      	movs	r1, #1
    7886:	9f08      	ldr	r7, [sp, #32]
    7888:	0014      	movs	r4, r2
    788a:	f7ff fd6a 	bl	7362 <_Balloc>
    788e:	032b      	lsls	r3, r5, #12
    7890:	006d      	lsls	r5, r5, #1
    7892:	0006      	movs	r6, r0
    7894:	0b1b      	lsrs	r3, r3, #12
    7896:	0d6d      	lsrs	r5, r5, #21
    7898:	d124      	bne.n	78e4 <__d2b+0x64>
    789a:	9301      	str	r3, [sp, #4]
    789c:	2c00      	cmp	r4, #0
    789e:	d027      	beq.n	78f0 <__d2b+0x70>
    78a0:	4668      	mov	r0, sp
    78a2:	9400      	str	r4, [sp, #0]
    78a4:	f7ff fe04 	bl	74b0 <__lo0bits>
    78a8:	9c00      	ldr	r4, [sp, #0]
    78aa:	2800      	cmp	r0, #0
    78ac:	d01e      	beq.n	78ec <__d2b+0x6c>
    78ae:	9b01      	ldr	r3, [sp, #4]
    78b0:	2120      	movs	r1, #32
    78b2:	001a      	movs	r2, r3
    78b4:	1a09      	subs	r1, r1, r0
    78b6:	408a      	lsls	r2, r1
    78b8:	40c3      	lsrs	r3, r0
    78ba:	4322      	orrs	r2, r4
    78bc:	6172      	str	r2, [r6, #20]
    78be:	9301      	str	r3, [sp, #4]
    78c0:	9c01      	ldr	r4, [sp, #4]
    78c2:	61b4      	str	r4, [r6, #24]
    78c4:	1e63      	subs	r3, r4, #1
    78c6:	419c      	sbcs	r4, r3
    78c8:	3401      	adds	r4, #1
    78ca:	6134      	str	r4, [r6, #16]
    78cc:	2d00      	cmp	r5, #0
    78ce:	d018      	beq.n	7902 <__d2b+0x82>
    78d0:	4b12      	ldr	r3, [pc, #72]	; (791c <__d2b+0x9c>)
    78d2:	18ed      	adds	r5, r5, r3
    78d4:	2335      	movs	r3, #53	; 0x35
    78d6:	182d      	adds	r5, r5, r0
    78d8:	603d      	str	r5, [r7, #0]
    78da:	1a18      	subs	r0, r3, r0
    78dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    78de:	6018      	str	r0, [r3, #0]
    78e0:	0030      	movs	r0, r6
    78e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    78e4:	2280      	movs	r2, #128	; 0x80
    78e6:	0352      	lsls	r2, r2, #13
    78e8:	4313      	orrs	r3, r2
    78ea:	e7d6      	b.n	789a <__d2b+0x1a>
    78ec:	6174      	str	r4, [r6, #20]
    78ee:	e7e7      	b.n	78c0 <__d2b+0x40>
    78f0:	a801      	add	r0, sp, #4
    78f2:	f7ff fddd 	bl	74b0 <__lo0bits>
    78f6:	2401      	movs	r4, #1
    78f8:	9b01      	ldr	r3, [sp, #4]
    78fa:	6134      	str	r4, [r6, #16]
    78fc:	6173      	str	r3, [r6, #20]
    78fe:	3020      	adds	r0, #32
    7900:	e7e4      	b.n	78cc <__d2b+0x4c>
    7902:	4b07      	ldr	r3, [pc, #28]	; (7920 <__d2b+0xa0>)
    7904:	18c0      	adds	r0, r0, r3
    7906:	4b07      	ldr	r3, [pc, #28]	; (7924 <__d2b+0xa4>)
    7908:	6038      	str	r0, [r7, #0]
    790a:	18e3      	adds	r3, r4, r3
    790c:	009b      	lsls	r3, r3, #2
    790e:	18f3      	adds	r3, r6, r3
    7910:	6958      	ldr	r0, [r3, #20]
    7912:	f7ff fdb3 	bl	747c <__hi0bits>
    7916:	0164      	lsls	r4, r4, #5
    7918:	1a20      	subs	r0, r4, r0
    791a:	e7df      	b.n	78dc <__d2b+0x5c>
    791c:	fffffbcd 	.word	0xfffffbcd
    7920:	fffffbce 	.word	0xfffffbce
    7924:	3fffffff 	.word	0x3fffffff

00007928 <_calloc_r>:
    7928:	434a      	muls	r2, r1
    792a:	b570      	push	{r4, r5, r6, lr}
    792c:	0011      	movs	r1, r2
    792e:	0014      	movs	r4, r2
    7930:	f000 f852 	bl	79d8 <_malloc_r>
    7934:	1e05      	subs	r5, r0, #0
    7936:	d003      	beq.n	7940 <_calloc_r+0x18>
    7938:	0022      	movs	r2, r4
    793a:	2100      	movs	r1, #0
    793c:	f7fd fdb9 	bl	54b2 <memset>
    7940:	0028      	movs	r0, r5
    7942:	bd70      	pop	{r4, r5, r6, pc}

00007944 <_free_r>:
    7944:	b570      	push	{r4, r5, r6, lr}
    7946:	0005      	movs	r5, r0
    7948:	2900      	cmp	r1, #0
    794a:	d010      	beq.n	796e <_free_r+0x2a>
    794c:	1f0c      	subs	r4, r1, #4
    794e:	6823      	ldr	r3, [r4, #0]
    7950:	2b00      	cmp	r3, #0
    7952:	da00      	bge.n	7956 <_free_r+0x12>
    7954:	18e4      	adds	r4, r4, r3
    7956:	0028      	movs	r0, r5
    7958:	f000 fae4 	bl	7f24 <__malloc_lock>
    795c:	4a1d      	ldr	r2, [pc, #116]	; (79d4 <_free_r+0x90>)
    795e:	6813      	ldr	r3, [r2, #0]
    7960:	2b00      	cmp	r3, #0
    7962:	d105      	bne.n	7970 <_free_r+0x2c>
    7964:	6063      	str	r3, [r4, #4]
    7966:	6014      	str	r4, [r2, #0]
    7968:	0028      	movs	r0, r5
    796a:	f000 fadc 	bl	7f26 <__malloc_unlock>
    796e:	bd70      	pop	{r4, r5, r6, pc}
    7970:	42a3      	cmp	r3, r4
    7972:	d909      	bls.n	7988 <_free_r+0x44>
    7974:	6821      	ldr	r1, [r4, #0]
    7976:	1860      	adds	r0, r4, r1
    7978:	4283      	cmp	r3, r0
    797a:	d1f3      	bne.n	7964 <_free_r+0x20>
    797c:	6818      	ldr	r0, [r3, #0]
    797e:	685b      	ldr	r3, [r3, #4]
    7980:	1841      	adds	r1, r0, r1
    7982:	6021      	str	r1, [r4, #0]
    7984:	e7ee      	b.n	7964 <_free_r+0x20>
    7986:	0013      	movs	r3, r2
    7988:	685a      	ldr	r2, [r3, #4]
    798a:	2a00      	cmp	r2, #0
    798c:	d001      	beq.n	7992 <_free_r+0x4e>
    798e:	42a2      	cmp	r2, r4
    7990:	d9f9      	bls.n	7986 <_free_r+0x42>
    7992:	6819      	ldr	r1, [r3, #0]
    7994:	1858      	adds	r0, r3, r1
    7996:	42a0      	cmp	r0, r4
    7998:	d10b      	bne.n	79b2 <_free_r+0x6e>
    799a:	6820      	ldr	r0, [r4, #0]
    799c:	1809      	adds	r1, r1, r0
    799e:	1858      	adds	r0, r3, r1
    79a0:	6019      	str	r1, [r3, #0]
    79a2:	4282      	cmp	r2, r0
    79a4:	d1e0      	bne.n	7968 <_free_r+0x24>
    79a6:	6810      	ldr	r0, [r2, #0]
    79a8:	6852      	ldr	r2, [r2, #4]
    79aa:	1841      	adds	r1, r0, r1
    79ac:	6019      	str	r1, [r3, #0]
    79ae:	605a      	str	r2, [r3, #4]
    79b0:	e7da      	b.n	7968 <_free_r+0x24>
    79b2:	42a0      	cmp	r0, r4
    79b4:	d902      	bls.n	79bc <_free_r+0x78>
    79b6:	230c      	movs	r3, #12
    79b8:	602b      	str	r3, [r5, #0]
    79ba:	e7d5      	b.n	7968 <_free_r+0x24>
    79bc:	6821      	ldr	r1, [r4, #0]
    79be:	1860      	adds	r0, r4, r1
    79c0:	4282      	cmp	r2, r0
    79c2:	d103      	bne.n	79cc <_free_r+0x88>
    79c4:	6810      	ldr	r0, [r2, #0]
    79c6:	6852      	ldr	r2, [r2, #4]
    79c8:	1841      	adds	r1, r0, r1
    79ca:	6021      	str	r1, [r4, #0]
    79cc:	6062      	str	r2, [r4, #4]
    79ce:	605c      	str	r4, [r3, #4]
    79d0:	e7ca      	b.n	7968 <_free_r+0x24>
    79d2:	46c0      	nop			; (mov r8, r8)
    79d4:	200008b8 	.word	0x200008b8

000079d8 <_malloc_r>:
    79d8:	2303      	movs	r3, #3
    79da:	b570      	push	{r4, r5, r6, lr}
    79dc:	1ccd      	adds	r5, r1, #3
    79de:	439d      	bics	r5, r3
    79e0:	3508      	adds	r5, #8
    79e2:	0006      	movs	r6, r0
    79e4:	2d0c      	cmp	r5, #12
    79e6:	d21e      	bcs.n	7a26 <_malloc_r+0x4e>
    79e8:	250c      	movs	r5, #12
    79ea:	42a9      	cmp	r1, r5
    79ec:	d81d      	bhi.n	7a2a <_malloc_r+0x52>
    79ee:	0030      	movs	r0, r6
    79f0:	f000 fa98 	bl	7f24 <__malloc_lock>
    79f4:	4a25      	ldr	r2, [pc, #148]	; (7a8c <_malloc_r+0xb4>)
    79f6:	6814      	ldr	r4, [r2, #0]
    79f8:	0021      	movs	r1, r4
    79fa:	2900      	cmp	r1, #0
    79fc:	d119      	bne.n	7a32 <_malloc_r+0x5a>
    79fe:	4c24      	ldr	r4, [pc, #144]	; (7a90 <_malloc_r+0xb8>)
    7a00:	6823      	ldr	r3, [r4, #0]
    7a02:	2b00      	cmp	r3, #0
    7a04:	d103      	bne.n	7a0e <_malloc_r+0x36>
    7a06:	0030      	movs	r0, r6
    7a08:	f000 f9be 	bl	7d88 <_sbrk_r>
    7a0c:	6020      	str	r0, [r4, #0]
    7a0e:	0029      	movs	r1, r5
    7a10:	0030      	movs	r0, r6
    7a12:	f000 f9b9 	bl	7d88 <_sbrk_r>
    7a16:	1c43      	adds	r3, r0, #1
    7a18:	d12c      	bne.n	7a74 <_malloc_r+0x9c>
    7a1a:	230c      	movs	r3, #12
    7a1c:	0030      	movs	r0, r6
    7a1e:	6033      	str	r3, [r6, #0]
    7a20:	f000 fa81 	bl	7f26 <__malloc_unlock>
    7a24:	e003      	b.n	7a2e <_malloc_r+0x56>
    7a26:	2d00      	cmp	r5, #0
    7a28:	dadf      	bge.n	79ea <_malloc_r+0x12>
    7a2a:	230c      	movs	r3, #12
    7a2c:	6033      	str	r3, [r6, #0]
    7a2e:	2000      	movs	r0, #0
    7a30:	bd70      	pop	{r4, r5, r6, pc}
    7a32:	680b      	ldr	r3, [r1, #0]
    7a34:	1b5b      	subs	r3, r3, r5
    7a36:	d41a      	bmi.n	7a6e <_malloc_r+0x96>
    7a38:	2b0b      	cmp	r3, #11
    7a3a:	d903      	bls.n	7a44 <_malloc_r+0x6c>
    7a3c:	600b      	str	r3, [r1, #0]
    7a3e:	18cc      	adds	r4, r1, r3
    7a40:	6025      	str	r5, [r4, #0]
    7a42:	e003      	b.n	7a4c <_malloc_r+0x74>
    7a44:	428c      	cmp	r4, r1
    7a46:	d10e      	bne.n	7a66 <_malloc_r+0x8e>
    7a48:	6863      	ldr	r3, [r4, #4]
    7a4a:	6013      	str	r3, [r2, #0]
    7a4c:	0030      	movs	r0, r6
    7a4e:	f000 fa6a 	bl	7f26 <__malloc_unlock>
    7a52:	0020      	movs	r0, r4
    7a54:	2207      	movs	r2, #7
    7a56:	300b      	adds	r0, #11
    7a58:	1d23      	adds	r3, r4, #4
    7a5a:	4390      	bics	r0, r2
    7a5c:	1ac3      	subs	r3, r0, r3
    7a5e:	d0e7      	beq.n	7a30 <_malloc_r+0x58>
    7a60:	425a      	negs	r2, r3
    7a62:	50e2      	str	r2, [r4, r3]
    7a64:	e7e4      	b.n	7a30 <_malloc_r+0x58>
    7a66:	684b      	ldr	r3, [r1, #4]
    7a68:	6063      	str	r3, [r4, #4]
    7a6a:	000c      	movs	r4, r1
    7a6c:	e7ee      	b.n	7a4c <_malloc_r+0x74>
    7a6e:	000c      	movs	r4, r1
    7a70:	6849      	ldr	r1, [r1, #4]
    7a72:	e7c2      	b.n	79fa <_malloc_r+0x22>
    7a74:	2303      	movs	r3, #3
    7a76:	1cc4      	adds	r4, r0, #3
    7a78:	439c      	bics	r4, r3
    7a7a:	42a0      	cmp	r0, r4
    7a7c:	d0e0      	beq.n	7a40 <_malloc_r+0x68>
    7a7e:	1a21      	subs	r1, r4, r0
    7a80:	0030      	movs	r0, r6
    7a82:	f000 f981 	bl	7d88 <_sbrk_r>
    7a86:	1c43      	adds	r3, r0, #1
    7a88:	d1da      	bne.n	7a40 <_malloc_r+0x68>
    7a8a:	e7c6      	b.n	7a1a <_malloc_r+0x42>
    7a8c:	200008b8 	.word	0x200008b8
    7a90:	200008bc 	.word	0x200008bc

00007a94 <__sfputc_r>:
    7a94:	6893      	ldr	r3, [r2, #8]
    7a96:	b510      	push	{r4, lr}
    7a98:	3b01      	subs	r3, #1
    7a9a:	6093      	str	r3, [r2, #8]
    7a9c:	2b00      	cmp	r3, #0
    7a9e:	da05      	bge.n	7aac <__sfputc_r+0x18>
    7aa0:	6994      	ldr	r4, [r2, #24]
    7aa2:	42a3      	cmp	r3, r4
    7aa4:	db08      	blt.n	7ab8 <__sfputc_r+0x24>
    7aa6:	b2cb      	uxtb	r3, r1
    7aa8:	2b0a      	cmp	r3, #10
    7aaa:	d005      	beq.n	7ab8 <__sfputc_r+0x24>
    7aac:	6813      	ldr	r3, [r2, #0]
    7aae:	1c58      	adds	r0, r3, #1
    7ab0:	6010      	str	r0, [r2, #0]
    7ab2:	7019      	strb	r1, [r3, #0]
    7ab4:	b2c8      	uxtb	r0, r1
    7ab6:	bd10      	pop	{r4, pc}
    7ab8:	f7fe fb06 	bl	60c8 <__swbuf_r>
    7abc:	e7fb      	b.n	7ab6 <__sfputc_r+0x22>

00007abe <__sfputs_r>:
    7abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7ac0:	0006      	movs	r6, r0
    7ac2:	000f      	movs	r7, r1
    7ac4:	0014      	movs	r4, r2
    7ac6:	18d5      	adds	r5, r2, r3
    7ac8:	42ac      	cmp	r4, r5
    7aca:	d101      	bne.n	7ad0 <__sfputs_r+0x12>
    7acc:	2000      	movs	r0, #0
    7ace:	e007      	b.n	7ae0 <__sfputs_r+0x22>
    7ad0:	7821      	ldrb	r1, [r4, #0]
    7ad2:	003a      	movs	r2, r7
    7ad4:	0030      	movs	r0, r6
    7ad6:	f7ff ffdd 	bl	7a94 <__sfputc_r>
    7ada:	3401      	adds	r4, #1
    7adc:	1c43      	adds	r3, r0, #1
    7ade:	d1f3      	bne.n	7ac8 <__sfputs_r+0xa>
    7ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007ae4 <_vfiprintf_r>:
    7ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ae6:	b09f      	sub	sp, #124	; 0x7c
    7ae8:	0006      	movs	r6, r0
    7aea:	000f      	movs	r7, r1
    7aec:	0014      	movs	r4, r2
    7aee:	9305      	str	r3, [sp, #20]
    7af0:	2800      	cmp	r0, #0
    7af2:	d004      	beq.n	7afe <_vfiprintf_r+0x1a>
    7af4:	6983      	ldr	r3, [r0, #24]
    7af6:	2b00      	cmp	r3, #0
    7af8:	d101      	bne.n	7afe <_vfiprintf_r+0x1a>
    7afa:	f7ff fb15 	bl	7128 <__sinit>
    7afe:	4b7f      	ldr	r3, [pc, #508]	; (7cfc <_vfiprintf_r+0x218>)
    7b00:	429f      	cmp	r7, r3
    7b02:	d15c      	bne.n	7bbe <_vfiprintf_r+0xda>
    7b04:	6877      	ldr	r7, [r6, #4]
    7b06:	89bb      	ldrh	r3, [r7, #12]
    7b08:	071b      	lsls	r3, r3, #28
    7b0a:	d562      	bpl.n	7bd2 <_vfiprintf_r+0xee>
    7b0c:	693b      	ldr	r3, [r7, #16]
    7b0e:	2b00      	cmp	r3, #0
    7b10:	d05f      	beq.n	7bd2 <_vfiprintf_r+0xee>
    7b12:	2300      	movs	r3, #0
    7b14:	ad06      	add	r5, sp, #24
    7b16:	616b      	str	r3, [r5, #20]
    7b18:	3320      	adds	r3, #32
    7b1a:	766b      	strb	r3, [r5, #25]
    7b1c:	3310      	adds	r3, #16
    7b1e:	76ab      	strb	r3, [r5, #26]
    7b20:	9402      	str	r4, [sp, #8]
    7b22:	9c02      	ldr	r4, [sp, #8]
    7b24:	7823      	ldrb	r3, [r4, #0]
    7b26:	2b00      	cmp	r3, #0
    7b28:	d15d      	bne.n	7be6 <_vfiprintf_r+0x102>
    7b2a:	9b02      	ldr	r3, [sp, #8]
    7b2c:	1ae3      	subs	r3, r4, r3
    7b2e:	9304      	str	r3, [sp, #16]
    7b30:	d00d      	beq.n	7b4e <_vfiprintf_r+0x6a>
    7b32:	9b04      	ldr	r3, [sp, #16]
    7b34:	9a02      	ldr	r2, [sp, #8]
    7b36:	0039      	movs	r1, r7
    7b38:	0030      	movs	r0, r6
    7b3a:	f7ff ffc0 	bl	7abe <__sfputs_r>
    7b3e:	1c43      	adds	r3, r0, #1
    7b40:	d100      	bne.n	7b44 <_vfiprintf_r+0x60>
    7b42:	e0cc      	b.n	7cde <_vfiprintf_r+0x1fa>
    7b44:	696a      	ldr	r2, [r5, #20]
    7b46:	9b04      	ldr	r3, [sp, #16]
    7b48:	4694      	mov	ip, r2
    7b4a:	4463      	add	r3, ip
    7b4c:	616b      	str	r3, [r5, #20]
    7b4e:	7823      	ldrb	r3, [r4, #0]
    7b50:	2b00      	cmp	r3, #0
    7b52:	d100      	bne.n	7b56 <_vfiprintf_r+0x72>
    7b54:	e0c3      	b.n	7cde <_vfiprintf_r+0x1fa>
    7b56:	2201      	movs	r2, #1
    7b58:	2300      	movs	r3, #0
    7b5a:	4252      	negs	r2, r2
    7b5c:	606a      	str	r2, [r5, #4]
    7b5e:	a902      	add	r1, sp, #8
    7b60:	3254      	adds	r2, #84	; 0x54
    7b62:	1852      	adds	r2, r2, r1
    7b64:	3401      	adds	r4, #1
    7b66:	602b      	str	r3, [r5, #0]
    7b68:	60eb      	str	r3, [r5, #12]
    7b6a:	60ab      	str	r3, [r5, #8]
    7b6c:	7013      	strb	r3, [r2, #0]
    7b6e:	65ab      	str	r3, [r5, #88]	; 0x58
    7b70:	7821      	ldrb	r1, [r4, #0]
    7b72:	2205      	movs	r2, #5
    7b74:	4862      	ldr	r0, [pc, #392]	; (7d00 <_vfiprintf_r+0x21c>)
    7b76:	f7ff fbe9 	bl	734c <memchr>
    7b7a:	1c63      	adds	r3, r4, #1
    7b7c:	469c      	mov	ip, r3
    7b7e:	2800      	cmp	r0, #0
    7b80:	d135      	bne.n	7bee <_vfiprintf_r+0x10a>
    7b82:	6829      	ldr	r1, [r5, #0]
    7b84:	06cb      	lsls	r3, r1, #27
    7b86:	d504      	bpl.n	7b92 <_vfiprintf_r+0xae>
    7b88:	2353      	movs	r3, #83	; 0x53
    7b8a:	aa02      	add	r2, sp, #8
    7b8c:	3020      	adds	r0, #32
    7b8e:	189b      	adds	r3, r3, r2
    7b90:	7018      	strb	r0, [r3, #0]
    7b92:	070b      	lsls	r3, r1, #28
    7b94:	d504      	bpl.n	7ba0 <_vfiprintf_r+0xbc>
    7b96:	2353      	movs	r3, #83	; 0x53
    7b98:	202b      	movs	r0, #43	; 0x2b
    7b9a:	aa02      	add	r2, sp, #8
    7b9c:	189b      	adds	r3, r3, r2
    7b9e:	7018      	strb	r0, [r3, #0]
    7ba0:	7823      	ldrb	r3, [r4, #0]
    7ba2:	2b2a      	cmp	r3, #42	; 0x2a
    7ba4:	d02c      	beq.n	7c00 <_vfiprintf_r+0x11c>
    7ba6:	2000      	movs	r0, #0
    7ba8:	210a      	movs	r1, #10
    7baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7bac:	7822      	ldrb	r2, [r4, #0]
    7bae:	3a30      	subs	r2, #48	; 0x30
    7bb0:	2a09      	cmp	r2, #9
    7bb2:	d800      	bhi.n	7bb6 <_vfiprintf_r+0xd2>
    7bb4:	e06b      	b.n	7c8e <_vfiprintf_r+0x1aa>
    7bb6:	2800      	cmp	r0, #0
    7bb8:	d02a      	beq.n	7c10 <_vfiprintf_r+0x12c>
    7bba:	9309      	str	r3, [sp, #36]	; 0x24
    7bbc:	e028      	b.n	7c10 <_vfiprintf_r+0x12c>
    7bbe:	4b51      	ldr	r3, [pc, #324]	; (7d04 <_vfiprintf_r+0x220>)
    7bc0:	429f      	cmp	r7, r3
    7bc2:	d101      	bne.n	7bc8 <_vfiprintf_r+0xe4>
    7bc4:	68b7      	ldr	r7, [r6, #8]
    7bc6:	e79e      	b.n	7b06 <_vfiprintf_r+0x22>
    7bc8:	4b4f      	ldr	r3, [pc, #316]	; (7d08 <_vfiprintf_r+0x224>)
    7bca:	429f      	cmp	r7, r3
    7bcc:	d19b      	bne.n	7b06 <_vfiprintf_r+0x22>
    7bce:	68f7      	ldr	r7, [r6, #12]
    7bd0:	e799      	b.n	7b06 <_vfiprintf_r+0x22>
    7bd2:	0039      	movs	r1, r7
    7bd4:	0030      	movs	r0, r6
    7bd6:	f7fe facd 	bl	6174 <__swsetup_r>
    7bda:	2800      	cmp	r0, #0
    7bdc:	d099      	beq.n	7b12 <_vfiprintf_r+0x2e>
    7bde:	2001      	movs	r0, #1
    7be0:	4240      	negs	r0, r0
    7be2:	b01f      	add	sp, #124	; 0x7c
    7be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7be6:	2b25      	cmp	r3, #37	; 0x25
    7be8:	d09f      	beq.n	7b2a <_vfiprintf_r+0x46>
    7bea:	3401      	adds	r4, #1
    7bec:	e79a      	b.n	7b24 <_vfiprintf_r+0x40>
    7bee:	4b44      	ldr	r3, [pc, #272]	; (7d00 <_vfiprintf_r+0x21c>)
    7bf0:	6829      	ldr	r1, [r5, #0]
    7bf2:	1ac0      	subs	r0, r0, r3
    7bf4:	2301      	movs	r3, #1
    7bf6:	4083      	lsls	r3, r0
    7bf8:	430b      	orrs	r3, r1
    7bfa:	602b      	str	r3, [r5, #0]
    7bfc:	4664      	mov	r4, ip
    7bfe:	e7b7      	b.n	7b70 <_vfiprintf_r+0x8c>
    7c00:	9b05      	ldr	r3, [sp, #20]
    7c02:	1d18      	adds	r0, r3, #4
    7c04:	681b      	ldr	r3, [r3, #0]
    7c06:	9005      	str	r0, [sp, #20]
    7c08:	2b00      	cmp	r3, #0
    7c0a:	db3a      	blt.n	7c82 <_vfiprintf_r+0x19e>
    7c0c:	9309      	str	r3, [sp, #36]	; 0x24
    7c0e:	4664      	mov	r4, ip
    7c10:	7823      	ldrb	r3, [r4, #0]
    7c12:	2b2e      	cmp	r3, #46	; 0x2e
    7c14:	d10b      	bne.n	7c2e <_vfiprintf_r+0x14a>
    7c16:	7863      	ldrb	r3, [r4, #1]
    7c18:	1c62      	adds	r2, r4, #1
    7c1a:	2b2a      	cmp	r3, #42	; 0x2a
    7c1c:	d13f      	bne.n	7c9e <_vfiprintf_r+0x1ba>
    7c1e:	9b05      	ldr	r3, [sp, #20]
    7c20:	3402      	adds	r4, #2
    7c22:	1d1a      	adds	r2, r3, #4
    7c24:	681b      	ldr	r3, [r3, #0]
    7c26:	9205      	str	r2, [sp, #20]
    7c28:	2b00      	cmp	r3, #0
    7c2a:	db35      	blt.n	7c98 <_vfiprintf_r+0x1b4>
    7c2c:	9307      	str	r3, [sp, #28]
    7c2e:	7821      	ldrb	r1, [r4, #0]
    7c30:	2203      	movs	r2, #3
    7c32:	4836      	ldr	r0, [pc, #216]	; (7d0c <_vfiprintf_r+0x228>)
    7c34:	f7ff fb8a 	bl	734c <memchr>
    7c38:	2800      	cmp	r0, #0
    7c3a:	d007      	beq.n	7c4c <_vfiprintf_r+0x168>
    7c3c:	4b33      	ldr	r3, [pc, #204]	; (7d0c <_vfiprintf_r+0x228>)
    7c3e:	682a      	ldr	r2, [r5, #0]
    7c40:	1ac0      	subs	r0, r0, r3
    7c42:	2340      	movs	r3, #64	; 0x40
    7c44:	4083      	lsls	r3, r0
    7c46:	4313      	orrs	r3, r2
    7c48:	602b      	str	r3, [r5, #0]
    7c4a:	3401      	adds	r4, #1
    7c4c:	7821      	ldrb	r1, [r4, #0]
    7c4e:	1c63      	adds	r3, r4, #1
    7c50:	2206      	movs	r2, #6
    7c52:	482f      	ldr	r0, [pc, #188]	; (7d10 <_vfiprintf_r+0x22c>)
    7c54:	9302      	str	r3, [sp, #8]
    7c56:	7629      	strb	r1, [r5, #24]
    7c58:	f7ff fb78 	bl	734c <memchr>
    7c5c:	2800      	cmp	r0, #0
    7c5e:	d044      	beq.n	7cea <_vfiprintf_r+0x206>
    7c60:	4b2c      	ldr	r3, [pc, #176]	; (7d14 <_vfiprintf_r+0x230>)
    7c62:	2b00      	cmp	r3, #0
    7c64:	d12f      	bne.n	7cc6 <_vfiprintf_r+0x1e2>
    7c66:	6829      	ldr	r1, [r5, #0]
    7c68:	9b05      	ldr	r3, [sp, #20]
    7c6a:	2207      	movs	r2, #7
    7c6c:	05c9      	lsls	r1, r1, #23
    7c6e:	d528      	bpl.n	7cc2 <_vfiprintf_r+0x1de>
    7c70:	189b      	adds	r3, r3, r2
    7c72:	4393      	bics	r3, r2
    7c74:	3308      	adds	r3, #8
    7c76:	9305      	str	r3, [sp, #20]
    7c78:	696b      	ldr	r3, [r5, #20]
    7c7a:	9a03      	ldr	r2, [sp, #12]
    7c7c:	189b      	adds	r3, r3, r2
    7c7e:	616b      	str	r3, [r5, #20]
    7c80:	e74f      	b.n	7b22 <_vfiprintf_r+0x3e>
    7c82:	425b      	negs	r3, r3
    7c84:	60eb      	str	r3, [r5, #12]
    7c86:	2302      	movs	r3, #2
    7c88:	430b      	orrs	r3, r1
    7c8a:	602b      	str	r3, [r5, #0]
    7c8c:	e7bf      	b.n	7c0e <_vfiprintf_r+0x12a>
    7c8e:	434b      	muls	r3, r1
    7c90:	3401      	adds	r4, #1
    7c92:	189b      	adds	r3, r3, r2
    7c94:	2001      	movs	r0, #1
    7c96:	e789      	b.n	7bac <_vfiprintf_r+0xc8>
    7c98:	2301      	movs	r3, #1
    7c9a:	425b      	negs	r3, r3
    7c9c:	e7c6      	b.n	7c2c <_vfiprintf_r+0x148>
    7c9e:	2300      	movs	r3, #0
    7ca0:	0014      	movs	r4, r2
    7ca2:	200a      	movs	r0, #10
    7ca4:	001a      	movs	r2, r3
    7ca6:	606b      	str	r3, [r5, #4]
    7ca8:	7821      	ldrb	r1, [r4, #0]
    7caa:	3930      	subs	r1, #48	; 0x30
    7cac:	2909      	cmp	r1, #9
    7cae:	d903      	bls.n	7cb8 <_vfiprintf_r+0x1d4>
    7cb0:	2b00      	cmp	r3, #0
    7cb2:	d0bc      	beq.n	7c2e <_vfiprintf_r+0x14a>
    7cb4:	9207      	str	r2, [sp, #28]
    7cb6:	e7ba      	b.n	7c2e <_vfiprintf_r+0x14a>
    7cb8:	4342      	muls	r2, r0
    7cba:	3401      	adds	r4, #1
    7cbc:	1852      	adds	r2, r2, r1
    7cbe:	2301      	movs	r3, #1
    7cc0:	e7f2      	b.n	7ca8 <_vfiprintf_r+0x1c4>
    7cc2:	3307      	adds	r3, #7
    7cc4:	e7d5      	b.n	7c72 <_vfiprintf_r+0x18e>
    7cc6:	ab05      	add	r3, sp, #20
    7cc8:	9300      	str	r3, [sp, #0]
    7cca:	003a      	movs	r2, r7
    7ccc:	4b12      	ldr	r3, [pc, #72]	; (7d18 <_vfiprintf_r+0x234>)
    7cce:	0029      	movs	r1, r5
    7cd0:	0030      	movs	r0, r6
    7cd2:	f7fd fc93 	bl	55fc <_printf_float>
    7cd6:	9003      	str	r0, [sp, #12]
    7cd8:	9b03      	ldr	r3, [sp, #12]
    7cda:	3301      	adds	r3, #1
    7cdc:	d1cc      	bne.n	7c78 <_vfiprintf_r+0x194>
    7cde:	89bb      	ldrh	r3, [r7, #12]
    7ce0:	065b      	lsls	r3, r3, #25
    7ce2:	d500      	bpl.n	7ce6 <_vfiprintf_r+0x202>
    7ce4:	e77b      	b.n	7bde <_vfiprintf_r+0xfa>
    7ce6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7ce8:	e77b      	b.n	7be2 <_vfiprintf_r+0xfe>
    7cea:	ab05      	add	r3, sp, #20
    7cec:	9300      	str	r3, [sp, #0]
    7cee:	003a      	movs	r2, r7
    7cf0:	4b09      	ldr	r3, [pc, #36]	; (7d18 <_vfiprintf_r+0x234>)
    7cf2:	0029      	movs	r1, r5
    7cf4:	0030      	movs	r0, r6
    7cf6:	f7fd ff3b 	bl	5b70 <_printf_i>
    7cfa:	e7ec      	b.n	7cd6 <_vfiprintf_r+0x1f2>
    7cfc:	0000ad4c 	.word	0x0000ad4c
    7d00:	0000ae8c 	.word	0x0000ae8c
    7d04:	0000ad6c 	.word	0x0000ad6c
    7d08:	0000ad2c 	.word	0x0000ad2c
    7d0c:	0000ae92 	.word	0x0000ae92
    7d10:	0000ae96 	.word	0x0000ae96
    7d14:	000055fd 	.word	0x000055fd
    7d18:	00007abf 	.word	0x00007abf

00007d1c <_putc_r>:
    7d1c:	b570      	push	{r4, r5, r6, lr}
    7d1e:	0006      	movs	r6, r0
    7d20:	000d      	movs	r5, r1
    7d22:	0014      	movs	r4, r2
    7d24:	2800      	cmp	r0, #0
    7d26:	d004      	beq.n	7d32 <_putc_r+0x16>
    7d28:	6983      	ldr	r3, [r0, #24]
    7d2a:	2b00      	cmp	r3, #0
    7d2c:	d101      	bne.n	7d32 <_putc_r+0x16>
    7d2e:	f7ff f9fb 	bl	7128 <__sinit>
    7d32:	4b12      	ldr	r3, [pc, #72]	; (7d7c <_putc_r+0x60>)
    7d34:	429c      	cmp	r4, r3
    7d36:	d111      	bne.n	7d5c <_putc_r+0x40>
    7d38:	6874      	ldr	r4, [r6, #4]
    7d3a:	68a3      	ldr	r3, [r4, #8]
    7d3c:	3b01      	subs	r3, #1
    7d3e:	60a3      	str	r3, [r4, #8]
    7d40:	2b00      	cmp	r3, #0
    7d42:	da05      	bge.n	7d50 <_putc_r+0x34>
    7d44:	69a2      	ldr	r2, [r4, #24]
    7d46:	4293      	cmp	r3, r2
    7d48:	db12      	blt.n	7d70 <_putc_r+0x54>
    7d4a:	b2eb      	uxtb	r3, r5
    7d4c:	2b0a      	cmp	r3, #10
    7d4e:	d00f      	beq.n	7d70 <_putc_r+0x54>
    7d50:	6823      	ldr	r3, [r4, #0]
    7d52:	b2e8      	uxtb	r0, r5
    7d54:	1c5a      	adds	r2, r3, #1
    7d56:	6022      	str	r2, [r4, #0]
    7d58:	701d      	strb	r5, [r3, #0]
    7d5a:	bd70      	pop	{r4, r5, r6, pc}
    7d5c:	4b08      	ldr	r3, [pc, #32]	; (7d80 <_putc_r+0x64>)
    7d5e:	429c      	cmp	r4, r3
    7d60:	d101      	bne.n	7d66 <_putc_r+0x4a>
    7d62:	68b4      	ldr	r4, [r6, #8]
    7d64:	e7e9      	b.n	7d3a <_putc_r+0x1e>
    7d66:	4b07      	ldr	r3, [pc, #28]	; (7d84 <_putc_r+0x68>)
    7d68:	429c      	cmp	r4, r3
    7d6a:	d1e6      	bne.n	7d3a <_putc_r+0x1e>
    7d6c:	68f4      	ldr	r4, [r6, #12]
    7d6e:	e7e4      	b.n	7d3a <_putc_r+0x1e>
    7d70:	0022      	movs	r2, r4
    7d72:	0029      	movs	r1, r5
    7d74:	0030      	movs	r0, r6
    7d76:	f7fe f9a7 	bl	60c8 <__swbuf_r>
    7d7a:	e7ee      	b.n	7d5a <_putc_r+0x3e>
    7d7c:	0000ad4c 	.word	0x0000ad4c
    7d80:	0000ad6c 	.word	0x0000ad6c
    7d84:	0000ad2c 	.word	0x0000ad2c

00007d88 <_sbrk_r>:
    7d88:	2300      	movs	r3, #0
    7d8a:	b570      	push	{r4, r5, r6, lr}
    7d8c:	4c06      	ldr	r4, [pc, #24]	; (7da8 <_sbrk_r+0x20>)
    7d8e:	0005      	movs	r5, r0
    7d90:	0008      	movs	r0, r1
    7d92:	6023      	str	r3, [r4, #0]
    7d94:	f7fb f83c 	bl	2e10 <_sbrk>
    7d98:	1c43      	adds	r3, r0, #1
    7d9a:	d103      	bne.n	7da4 <_sbrk_r+0x1c>
    7d9c:	6823      	ldr	r3, [r4, #0]
    7d9e:	2b00      	cmp	r3, #0
    7da0:	d000      	beq.n	7da4 <_sbrk_r+0x1c>
    7da2:	602b      	str	r3, [r5, #0]
    7da4:	bd70      	pop	{r4, r5, r6, pc}
    7da6:	46c0      	nop			; (mov r8, r8)
    7da8:	200023b0 	.word	0x200023b0

00007dac <__sread>:
    7dac:	b570      	push	{r4, r5, r6, lr}
    7dae:	000c      	movs	r4, r1
    7db0:	250e      	movs	r5, #14
    7db2:	5f49      	ldrsh	r1, [r1, r5]
    7db4:	f000 f8b8 	bl	7f28 <_read_r>
    7db8:	2800      	cmp	r0, #0
    7dba:	db03      	blt.n	7dc4 <__sread+0x18>
    7dbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7dbe:	181b      	adds	r3, r3, r0
    7dc0:	6563      	str	r3, [r4, #84]	; 0x54
    7dc2:	bd70      	pop	{r4, r5, r6, pc}
    7dc4:	89a3      	ldrh	r3, [r4, #12]
    7dc6:	4a02      	ldr	r2, [pc, #8]	; (7dd0 <__sread+0x24>)
    7dc8:	4013      	ands	r3, r2
    7dca:	81a3      	strh	r3, [r4, #12]
    7dcc:	e7f9      	b.n	7dc2 <__sread+0x16>
    7dce:	46c0      	nop			; (mov r8, r8)
    7dd0:	ffffefff 	.word	0xffffefff

00007dd4 <__swrite>:
    7dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7dd6:	001f      	movs	r7, r3
    7dd8:	898b      	ldrh	r3, [r1, #12]
    7dda:	0005      	movs	r5, r0
    7ddc:	000c      	movs	r4, r1
    7dde:	0016      	movs	r6, r2
    7de0:	05db      	lsls	r3, r3, #23
    7de2:	d505      	bpl.n	7df0 <__swrite+0x1c>
    7de4:	230e      	movs	r3, #14
    7de6:	5ec9      	ldrsh	r1, [r1, r3]
    7de8:	2200      	movs	r2, #0
    7dea:	2302      	movs	r3, #2
    7dec:	f000 f874 	bl	7ed8 <_lseek_r>
    7df0:	89a3      	ldrh	r3, [r4, #12]
    7df2:	4a05      	ldr	r2, [pc, #20]	; (7e08 <__swrite+0x34>)
    7df4:	0028      	movs	r0, r5
    7df6:	4013      	ands	r3, r2
    7df8:	81a3      	strh	r3, [r4, #12]
    7dfa:	0032      	movs	r2, r6
    7dfc:	230e      	movs	r3, #14
    7dfe:	5ee1      	ldrsh	r1, [r4, r3]
    7e00:	003b      	movs	r3, r7
    7e02:	f000 f81f 	bl	7e44 <_write_r>
    7e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e08:	ffffefff 	.word	0xffffefff

00007e0c <__sseek>:
    7e0c:	b570      	push	{r4, r5, r6, lr}
    7e0e:	000c      	movs	r4, r1
    7e10:	250e      	movs	r5, #14
    7e12:	5f49      	ldrsh	r1, [r1, r5]
    7e14:	f000 f860 	bl	7ed8 <_lseek_r>
    7e18:	89a3      	ldrh	r3, [r4, #12]
    7e1a:	1c42      	adds	r2, r0, #1
    7e1c:	d103      	bne.n	7e26 <__sseek+0x1a>
    7e1e:	4a05      	ldr	r2, [pc, #20]	; (7e34 <__sseek+0x28>)
    7e20:	4013      	ands	r3, r2
    7e22:	81a3      	strh	r3, [r4, #12]
    7e24:	bd70      	pop	{r4, r5, r6, pc}
    7e26:	2280      	movs	r2, #128	; 0x80
    7e28:	0152      	lsls	r2, r2, #5
    7e2a:	4313      	orrs	r3, r2
    7e2c:	81a3      	strh	r3, [r4, #12]
    7e2e:	6560      	str	r0, [r4, #84]	; 0x54
    7e30:	e7f8      	b.n	7e24 <__sseek+0x18>
    7e32:	46c0      	nop			; (mov r8, r8)
    7e34:	ffffefff 	.word	0xffffefff

00007e38 <__sclose>:
    7e38:	b510      	push	{r4, lr}
    7e3a:	230e      	movs	r3, #14
    7e3c:	5ec9      	ldrsh	r1, [r1, r3]
    7e3e:	f000 f815 	bl	7e6c <_close_r>
    7e42:	bd10      	pop	{r4, pc}

00007e44 <_write_r>:
    7e44:	b570      	push	{r4, r5, r6, lr}
    7e46:	0005      	movs	r5, r0
    7e48:	0008      	movs	r0, r1
    7e4a:	0011      	movs	r1, r2
    7e4c:	2200      	movs	r2, #0
    7e4e:	4c06      	ldr	r4, [pc, #24]	; (7e68 <_write_r+0x24>)
    7e50:	6022      	str	r2, [r4, #0]
    7e52:	001a      	movs	r2, r3
    7e54:	f7fa ffb4 	bl	2dc0 <_write>
    7e58:	1c43      	adds	r3, r0, #1
    7e5a:	d103      	bne.n	7e64 <_write_r+0x20>
    7e5c:	6823      	ldr	r3, [r4, #0]
    7e5e:	2b00      	cmp	r3, #0
    7e60:	d000      	beq.n	7e64 <_write_r+0x20>
    7e62:	602b      	str	r3, [r5, #0]
    7e64:	bd70      	pop	{r4, r5, r6, pc}
    7e66:	46c0      	nop			; (mov r8, r8)
    7e68:	200023b0 	.word	0x200023b0

00007e6c <_close_r>:
    7e6c:	2300      	movs	r3, #0
    7e6e:	b570      	push	{r4, r5, r6, lr}
    7e70:	4c06      	ldr	r4, [pc, #24]	; (7e8c <_close_r+0x20>)
    7e72:	0005      	movs	r5, r0
    7e74:	0008      	movs	r0, r1
    7e76:	6023      	str	r3, [r4, #0]
    7e78:	f7fa ffdc 	bl	2e34 <_close>
    7e7c:	1c43      	adds	r3, r0, #1
    7e7e:	d103      	bne.n	7e88 <_close_r+0x1c>
    7e80:	6823      	ldr	r3, [r4, #0]
    7e82:	2b00      	cmp	r3, #0
    7e84:	d000      	beq.n	7e88 <_close_r+0x1c>
    7e86:	602b      	str	r3, [r5, #0]
    7e88:	bd70      	pop	{r4, r5, r6, pc}
    7e8a:	46c0      	nop			; (mov r8, r8)
    7e8c:	200023b0 	.word	0x200023b0

00007e90 <_fstat_r>:
    7e90:	2300      	movs	r3, #0
    7e92:	b570      	push	{r4, r5, r6, lr}
    7e94:	4c06      	ldr	r4, [pc, #24]	; (7eb0 <_fstat_r+0x20>)
    7e96:	0005      	movs	r5, r0
    7e98:	0008      	movs	r0, r1
    7e9a:	0011      	movs	r1, r2
    7e9c:	6023      	str	r3, [r4, #0]
    7e9e:	f7fa ffcc 	bl	2e3a <_fstat>
    7ea2:	1c43      	adds	r3, r0, #1
    7ea4:	d103      	bne.n	7eae <_fstat_r+0x1e>
    7ea6:	6823      	ldr	r3, [r4, #0]
    7ea8:	2b00      	cmp	r3, #0
    7eaa:	d000      	beq.n	7eae <_fstat_r+0x1e>
    7eac:	602b      	str	r3, [r5, #0]
    7eae:	bd70      	pop	{r4, r5, r6, pc}
    7eb0:	200023b0 	.word	0x200023b0

00007eb4 <_isatty_r>:
    7eb4:	2300      	movs	r3, #0
    7eb6:	b570      	push	{r4, r5, r6, lr}
    7eb8:	4c06      	ldr	r4, [pc, #24]	; (7ed4 <_isatty_r+0x20>)
    7eba:	0005      	movs	r5, r0
    7ebc:	0008      	movs	r0, r1
    7ebe:	6023      	str	r3, [r4, #0]
    7ec0:	f7fa ffc0 	bl	2e44 <_isatty>
    7ec4:	1c43      	adds	r3, r0, #1
    7ec6:	d103      	bne.n	7ed0 <_isatty_r+0x1c>
    7ec8:	6823      	ldr	r3, [r4, #0]
    7eca:	2b00      	cmp	r3, #0
    7ecc:	d000      	beq.n	7ed0 <_isatty_r+0x1c>
    7ece:	602b      	str	r3, [r5, #0]
    7ed0:	bd70      	pop	{r4, r5, r6, pc}
    7ed2:	46c0      	nop			; (mov r8, r8)
    7ed4:	200023b0 	.word	0x200023b0

00007ed8 <_lseek_r>:
    7ed8:	b570      	push	{r4, r5, r6, lr}
    7eda:	0005      	movs	r5, r0
    7edc:	0008      	movs	r0, r1
    7ede:	0011      	movs	r1, r2
    7ee0:	2200      	movs	r2, #0
    7ee2:	4c06      	ldr	r4, [pc, #24]	; (7efc <_lseek_r+0x24>)
    7ee4:	6022      	str	r2, [r4, #0]
    7ee6:	001a      	movs	r2, r3
    7ee8:	f7fa ffae 	bl	2e48 <_lseek>
    7eec:	1c43      	adds	r3, r0, #1
    7eee:	d103      	bne.n	7ef8 <_lseek_r+0x20>
    7ef0:	6823      	ldr	r3, [r4, #0]
    7ef2:	2b00      	cmp	r3, #0
    7ef4:	d000      	beq.n	7ef8 <_lseek_r+0x20>
    7ef6:	602b      	str	r3, [r5, #0]
    7ef8:	bd70      	pop	{r4, r5, r6, pc}
    7efa:	46c0      	nop			; (mov r8, r8)
    7efc:	200023b0 	.word	0x200023b0

00007f00 <__ascii_mbtowc>:
    7f00:	b082      	sub	sp, #8
    7f02:	2900      	cmp	r1, #0
    7f04:	d100      	bne.n	7f08 <__ascii_mbtowc+0x8>
    7f06:	a901      	add	r1, sp, #4
    7f08:	1e10      	subs	r0, r2, #0
    7f0a:	d006      	beq.n	7f1a <__ascii_mbtowc+0x1a>
    7f0c:	2b00      	cmp	r3, #0
    7f0e:	d006      	beq.n	7f1e <__ascii_mbtowc+0x1e>
    7f10:	7813      	ldrb	r3, [r2, #0]
    7f12:	600b      	str	r3, [r1, #0]
    7f14:	7810      	ldrb	r0, [r2, #0]
    7f16:	1e43      	subs	r3, r0, #1
    7f18:	4198      	sbcs	r0, r3
    7f1a:	b002      	add	sp, #8
    7f1c:	4770      	bx	lr
    7f1e:	2002      	movs	r0, #2
    7f20:	4240      	negs	r0, r0
    7f22:	e7fa      	b.n	7f1a <__ascii_mbtowc+0x1a>

00007f24 <__malloc_lock>:
    7f24:	4770      	bx	lr

00007f26 <__malloc_unlock>:
    7f26:	4770      	bx	lr

00007f28 <_read_r>:
    7f28:	b570      	push	{r4, r5, r6, lr}
    7f2a:	0005      	movs	r5, r0
    7f2c:	0008      	movs	r0, r1
    7f2e:	0011      	movs	r1, r2
    7f30:	2200      	movs	r2, #0
    7f32:	4c06      	ldr	r4, [pc, #24]	; (7f4c <_read_r+0x24>)
    7f34:	6022      	str	r2, [r4, #0]
    7f36:	001a      	movs	r2, r3
    7f38:	f7fa ff20 	bl	2d7c <_read>
    7f3c:	1c43      	adds	r3, r0, #1
    7f3e:	d103      	bne.n	7f48 <_read_r+0x20>
    7f40:	6823      	ldr	r3, [r4, #0]
    7f42:	2b00      	cmp	r3, #0
    7f44:	d000      	beq.n	7f48 <_read_r+0x20>
    7f46:	602b      	str	r3, [r5, #0]
    7f48:	bd70      	pop	{r4, r5, r6, pc}
    7f4a:	46c0      	nop			; (mov r8, r8)
    7f4c:	200023b0 	.word	0x200023b0

00007f50 <__ascii_wctomb>:
    7f50:	1e0b      	subs	r3, r1, #0
    7f52:	d004      	beq.n	7f5e <__ascii_wctomb+0xe>
    7f54:	2aff      	cmp	r2, #255	; 0xff
    7f56:	d904      	bls.n	7f62 <__ascii_wctomb+0x12>
    7f58:	238a      	movs	r3, #138	; 0x8a
    7f5a:	6003      	str	r3, [r0, #0]
    7f5c:	3b8b      	subs	r3, #139	; 0x8b
    7f5e:	0018      	movs	r0, r3
    7f60:	4770      	bx	lr
    7f62:	700a      	strb	r2, [r1, #0]
    7f64:	2301      	movs	r3, #1
    7f66:	e7fa      	b.n	7f5e <__ascii_wctomb+0xe>

00007f68 <__gnu_thumb1_case_uqi>:
    7f68:	b402      	push	{r1}
    7f6a:	4671      	mov	r1, lr
    7f6c:	0849      	lsrs	r1, r1, #1
    7f6e:	0049      	lsls	r1, r1, #1
    7f70:	5c09      	ldrb	r1, [r1, r0]
    7f72:	0049      	lsls	r1, r1, #1
    7f74:	448e      	add	lr, r1
    7f76:	bc02      	pop	{r1}
    7f78:	4770      	bx	lr
    7f7a:	46c0      	nop			; (mov r8, r8)

00007f7c <__udivsi3>:
    7f7c:	2200      	movs	r2, #0
    7f7e:	0843      	lsrs	r3, r0, #1
    7f80:	428b      	cmp	r3, r1
    7f82:	d374      	bcc.n	806e <__udivsi3+0xf2>
    7f84:	0903      	lsrs	r3, r0, #4
    7f86:	428b      	cmp	r3, r1
    7f88:	d35f      	bcc.n	804a <__udivsi3+0xce>
    7f8a:	0a03      	lsrs	r3, r0, #8
    7f8c:	428b      	cmp	r3, r1
    7f8e:	d344      	bcc.n	801a <__udivsi3+0x9e>
    7f90:	0b03      	lsrs	r3, r0, #12
    7f92:	428b      	cmp	r3, r1
    7f94:	d328      	bcc.n	7fe8 <__udivsi3+0x6c>
    7f96:	0c03      	lsrs	r3, r0, #16
    7f98:	428b      	cmp	r3, r1
    7f9a:	d30d      	bcc.n	7fb8 <__udivsi3+0x3c>
    7f9c:	22ff      	movs	r2, #255	; 0xff
    7f9e:	0209      	lsls	r1, r1, #8
    7fa0:	ba12      	rev	r2, r2
    7fa2:	0c03      	lsrs	r3, r0, #16
    7fa4:	428b      	cmp	r3, r1
    7fa6:	d302      	bcc.n	7fae <__udivsi3+0x32>
    7fa8:	1212      	asrs	r2, r2, #8
    7faa:	0209      	lsls	r1, r1, #8
    7fac:	d065      	beq.n	807a <__udivsi3+0xfe>
    7fae:	0b03      	lsrs	r3, r0, #12
    7fb0:	428b      	cmp	r3, r1
    7fb2:	d319      	bcc.n	7fe8 <__udivsi3+0x6c>
    7fb4:	e000      	b.n	7fb8 <__udivsi3+0x3c>
    7fb6:	0a09      	lsrs	r1, r1, #8
    7fb8:	0bc3      	lsrs	r3, r0, #15
    7fba:	428b      	cmp	r3, r1
    7fbc:	d301      	bcc.n	7fc2 <__udivsi3+0x46>
    7fbe:	03cb      	lsls	r3, r1, #15
    7fc0:	1ac0      	subs	r0, r0, r3
    7fc2:	4152      	adcs	r2, r2
    7fc4:	0b83      	lsrs	r3, r0, #14
    7fc6:	428b      	cmp	r3, r1
    7fc8:	d301      	bcc.n	7fce <__udivsi3+0x52>
    7fca:	038b      	lsls	r3, r1, #14
    7fcc:	1ac0      	subs	r0, r0, r3
    7fce:	4152      	adcs	r2, r2
    7fd0:	0b43      	lsrs	r3, r0, #13
    7fd2:	428b      	cmp	r3, r1
    7fd4:	d301      	bcc.n	7fda <__udivsi3+0x5e>
    7fd6:	034b      	lsls	r3, r1, #13
    7fd8:	1ac0      	subs	r0, r0, r3
    7fda:	4152      	adcs	r2, r2
    7fdc:	0b03      	lsrs	r3, r0, #12
    7fde:	428b      	cmp	r3, r1
    7fe0:	d301      	bcc.n	7fe6 <__udivsi3+0x6a>
    7fe2:	030b      	lsls	r3, r1, #12
    7fe4:	1ac0      	subs	r0, r0, r3
    7fe6:	4152      	adcs	r2, r2
    7fe8:	0ac3      	lsrs	r3, r0, #11
    7fea:	428b      	cmp	r3, r1
    7fec:	d301      	bcc.n	7ff2 <__udivsi3+0x76>
    7fee:	02cb      	lsls	r3, r1, #11
    7ff0:	1ac0      	subs	r0, r0, r3
    7ff2:	4152      	adcs	r2, r2
    7ff4:	0a83      	lsrs	r3, r0, #10
    7ff6:	428b      	cmp	r3, r1
    7ff8:	d301      	bcc.n	7ffe <__udivsi3+0x82>
    7ffa:	028b      	lsls	r3, r1, #10
    7ffc:	1ac0      	subs	r0, r0, r3
    7ffe:	4152      	adcs	r2, r2
    8000:	0a43      	lsrs	r3, r0, #9
    8002:	428b      	cmp	r3, r1
    8004:	d301      	bcc.n	800a <__udivsi3+0x8e>
    8006:	024b      	lsls	r3, r1, #9
    8008:	1ac0      	subs	r0, r0, r3
    800a:	4152      	adcs	r2, r2
    800c:	0a03      	lsrs	r3, r0, #8
    800e:	428b      	cmp	r3, r1
    8010:	d301      	bcc.n	8016 <__udivsi3+0x9a>
    8012:	020b      	lsls	r3, r1, #8
    8014:	1ac0      	subs	r0, r0, r3
    8016:	4152      	adcs	r2, r2
    8018:	d2cd      	bcs.n	7fb6 <__udivsi3+0x3a>
    801a:	09c3      	lsrs	r3, r0, #7
    801c:	428b      	cmp	r3, r1
    801e:	d301      	bcc.n	8024 <__udivsi3+0xa8>
    8020:	01cb      	lsls	r3, r1, #7
    8022:	1ac0      	subs	r0, r0, r3
    8024:	4152      	adcs	r2, r2
    8026:	0983      	lsrs	r3, r0, #6
    8028:	428b      	cmp	r3, r1
    802a:	d301      	bcc.n	8030 <__udivsi3+0xb4>
    802c:	018b      	lsls	r3, r1, #6
    802e:	1ac0      	subs	r0, r0, r3
    8030:	4152      	adcs	r2, r2
    8032:	0943      	lsrs	r3, r0, #5
    8034:	428b      	cmp	r3, r1
    8036:	d301      	bcc.n	803c <__udivsi3+0xc0>
    8038:	014b      	lsls	r3, r1, #5
    803a:	1ac0      	subs	r0, r0, r3
    803c:	4152      	adcs	r2, r2
    803e:	0903      	lsrs	r3, r0, #4
    8040:	428b      	cmp	r3, r1
    8042:	d301      	bcc.n	8048 <__udivsi3+0xcc>
    8044:	010b      	lsls	r3, r1, #4
    8046:	1ac0      	subs	r0, r0, r3
    8048:	4152      	adcs	r2, r2
    804a:	08c3      	lsrs	r3, r0, #3
    804c:	428b      	cmp	r3, r1
    804e:	d301      	bcc.n	8054 <__udivsi3+0xd8>
    8050:	00cb      	lsls	r3, r1, #3
    8052:	1ac0      	subs	r0, r0, r3
    8054:	4152      	adcs	r2, r2
    8056:	0883      	lsrs	r3, r0, #2
    8058:	428b      	cmp	r3, r1
    805a:	d301      	bcc.n	8060 <__udivsi3+0xe4>
    805c:	008b      	lsls	r3, r1, #2
    805e:	1ac0      	subs	r0, r0, r3
    8060:	4152      	adcs	r2, r2
    8062:	0843      	lsrs	r3, r0, #1
    8064:	428b      	cmp	r3, r1
    8066:	d301      	bcc.n	806c <__udivsi3+0xf0>
    8068:	004b      	lsls	r3, r1, #1
    806a:	1ac0      	subs	r0, r0, r3
    806c:	4152      	adcs	r2, r2
    806e:	1a41      	subs	r1, r0, r1
    8070:	d200      	bcs.n	8074 <__udivsi3+0xf8>
    8072:	4601      	mov	r1, r0
    8074:	4152      	adcs	r2, r2
    8076:	4610      	mov	r0, r2
    8078:	4770      	bx	lr
    807a:	e7ff      	b.n	807c <__udivsi3+0x100>
    807c:	b501      	push	{r0, lr}
    807e:	2000      	movs	r0, #0
    8080:	f000 f8f0 	bl	8264 <__aeabi_idiv0>
    8084:	bd02      	pop	{r1, pc}
    8086:	46c0      	nop			; (mov r8, r8)

00008088 <__aeabi_uidivmod>:
    8088:	2900      	cmp	r1, #0
    808a:	d0f7      	beq.n	807c <__udivsi3+0x100>
    808c:	e776      	b.n	7f7c <__udivsi3>
    808e:	4770      	bx	lr

00008090 <__divsi3>:
    8090:	4603      	mov	r3, r0
    8092:	430b      	orrs	r3, r1
    8094:	d47f      	bmi.n	8196 <__divsi3+0x106>
    8096:	2200      	movs	r2, #0
    8098:	0843      	lsrs	r3, r0, #1
    809a:	428b      	cmp	r3, r1
    809c:	d374      	bcc.n	8188 <__divsi3+0xf8>
    809e:	0903      	lsrs	r3, r0, #4
    80a0:	428b      	cmp	r3, r1
    80a2:	d35f      	bcc.n	8164 <__divsi3+0xd4>
    80a4:	0a03      	lsrs	r3, r0, #8
    80a6:	428b      	cmp	r3, r1
    80a8:	d344      	bcc.n	8134 <__divsi3+0xa4>
    80aa:	0b03      	lsrs	r3, r0, #12
    80ac:	428b      	cmp	r3, r1
    80ae:	d328      	bcc.n	8102 <__divsi3+0x72>
    80b0:	0c03      	lsrs	r3, r0, #16
    80b2:	428b      	cmp	r3, r1
    80b4:	d30d      	bcc.n	80d2 <__divsi3+0x42>
    80b6:	22ff      	movs	r2, #255	; 0xff
    80b8:	0209      	lsls	r1, r1, #8
    80ba:	ba12      	rev	r2, r2
    80bc:	0c03      	lsrs	r3, r0, #16
    80be:	428b      	cmp	r3, r1
    80c0:	d302      	bcc.n	80c8 <__divsi3+0x38>
    80c2:	1212      	asrs	r2, r2, #8
    80c4:	0209      	lsls	r1, r1, #8
    80c6:	d065      	beq.n	8194 <__divsi3+0x104>
    80c8:	0b03      	lsrs	r3, r0, #12
    80ca:	428b      	cmp	r3, r1
    80cc:	d319      	bcc.n	8102 <__divsi3+0x72>
    80ce:	e000      	b.n	80d2 <__divsi3+0x42>
    80d0:	0a09      	lsrs	r1, r1, #8
    80d2:	0bc3      	lsrs	r3, r0, #15
    80d4:	428b      	cmp	r3, r1
    80d6:	d301      	bcc.n	80dc <__divsi3+0x4c>
    80d8:	03cb      	lsls	r3, r1, #15
    80da:	1ac0      	subs	r0, r0, r3
    80dc:	4152      	adcs	r2, r2
    80de:	0b83      	lsrs	r3, r0, #14
    80e0:	428b      	cmp	r3, r1
    80e2:	d301      	bcc.n	80e8 <__divsi3+0x58>
    80e4:	038b      	lsls	r3, r1, #14
    80e6:	1ac0      	subs	r0, r0, r3
    80e8:	4152      	adcs	r2, r2
    80ea:	0b43      	lsrs	r3, r0, #13
    80ec:	428b      	cmp	r3, r1
    80ee:	d301      	bcc.n	80f4 <__divsi3+0x64>
    80f0:	034b      	lsls	r3, r1, #13
    80f2:	1ac0      	subs	r0, r0, r3
    80f4:	4152      	adcs	r2, r2
    80f6:	0b03      	lsrs	r3, r0, #12
    80f8:	428b      	cmp	r3, r1
    80fa:	d301      	bcc.n	8100 <__divsi3+0x70>
    80fc:	030b      	lsls	r3, r1, #12
    80fe:	1ac0      	subs	r0, r0, r3
    8100:	4152      	adcs	r2, r2
    8102:	0ac3      	lsrs	r3, r0, #11
    8104:	428b      	cmp	r3, r1
    8106:	d301      	bcc.n	810c <__divsi3+0x7c>
    8108:	02cb      	lsls	r3, r1, #11
    810a:	1ac0      	subs	r0, r0, r3
    810c:	4152      	adcs	r2, r2
    810e:	0a83      	lsrs	r3, r0, #10
    8110:	428b      	cmp	r3, r1
    8112:	d301      	bcc.n	8118 <__divsi3+0x88>
    8114:	028b      	lsls	r3, r1, #10
    8116:	1ac0      	subs	r0, r0, r3
    8118:	4152      	adcs	r2, r2
    811a:	0a43      	lsrs	r3, r0, #9
    811c:	428b      	cmp	r3, r1
    811e:	d301      	bcc.n	8124 <__divsi3+0x94>
    8120:	024b      	lsls	r3, r1, #9
    8122:	1ac0      	subs	r0, r0, r3
    8124:	4152      	adcs	r2, r2
    8126:	0a03      	lsrs	r3, r0, #8
    8128:	428b      	cmp	r3, r1
    812a:	d301      	bcc.n	8130 <__divsi3+0xa0>
    812c:	020b      	lsls	r3, r1, #8
    812e:	1ac0      	subs	r0, r0, r3
    8130:	4152      	adcs	r2, r2
    8132:	d2cd      	bcs.n	80d0 <__divsi3+0x40>
    8134:	09c3      	lsrs	r3, r0, #7
    8136:	428b      	cmp	r3, r1
    8138:	d301      	bcc.n	813e <__divsi3+0xae>
    813a:	01cb      	lsls	r3, r1, #7
    813c:	1ac0      	subs	r0, r0, r3
    813e:	4152      	adcs	r2, r2
    8140:	0983      	lsrs	r3, r0, #6
    8142:	428b      	cmp	r3, r1
    8144:	d301      	bcc.n	814a <__divsi3+0xba>
    8146:	018b      	lsls	r3, r1, #6
    8148:	1ac0      	subs	r0, r0, r3
    814a:	4152      	adcs	r2, r2
    814c:	0943      	lsrs	r3, r0, #5
    814e:	428b      	cmp	r3, r1
    8150:	d301      	bcc.n	8156 <__divsi3+0xc6>
    8152:	014b      	lsls	r3, r1, #5
    8154:	1ac0      	subs	r0, r0, r3
    8156:	4152      	adcs	r2, r2
    8158:	0903      	lsrs	r3, r0, #4
    815a:	428b      	cmp	r3, r1
    815c:	d301      	bcc.n	8162 <__divsi3+0xd2>
    815e:	010b      	lsls	r3, r1, #4
    8160:	1ac0      	subs	r0, r0, r3
    8162:	4152      	adcs	r2, r2
    8164:	08c3      	lsrs	r3, r0, #3
    8166:	428b      	cmp	r3, r1
    8168:	d301      	bcc.n	816e <__divsi3+0xde>
    816a:	00cb      	lsls	r3, r1, #3
    816c:	1ac0      	subs	r0, r0, r3
    816e:	4152      	adcs	r2, r2
    8170:	0883      	lsrs	r3, r0, #2
    8172:	428b      	cmp	r3, r1
    8174:	d301      	bcc.n	817a <__divsi3+0xea>
    8176:	008b      	lsls	r3, r1, #2
    8178:	1ac0      	subs	r0, r0, r3
    817a:	4152      	adcs	r2, r2
    817c:	0843      	lsrs	r3, r0, #1
    817e:	428b      	cmp	r3, r1
    8180:	d301      	bcc.n	8186 <__divsi3+0xf6>
    8182:	004b      	lsls	r3, r1, #1
    8184:	1ac0      	subs	r0, r0, r3
    8186:	4152      	adcs	r2, r2
    8188:	1a41      	subs	r1, r0, r1
    818a:	d200      	bcs.n	818e <__divsi3+0xfe>
    818c:	4601      	mov	r1, r0
    818e:	4152      	adcs	r2, r2
    8190:	4610      	mov	r0, r2
    8192:	4770      	bx	lr
    8194:	e05d      	b.n	8252 <__divsi3+0x1c2>
    8196:	0fca      	lsrs	r2, r1, #31
    8198:	d000      	beq.n	819c <__divsi3+0x10c>
    819a:	4249      	negs	r1, r1
    819c:	1003      	asrs	r3, r0, #32
    819e:	d300      	bcc.n	81a2 <__divsi3+0x112>
    81a0:	4240      	negs	r0, r0
    81a2:	4053      	eors	r3, r2
    81a4:	2200      	movs	r2, #0
    81a6:	469c      	mov	ip, r3
    81a8:	0903      	lsrs	r3, r0, #4
    81aa:	428b      	cmp	r3, r1
    81ac:	d32d      	bcc.n	820a <__divsi3+0x17a>
    81ae:	0a03      	lsrs	r3, r0, #8
    81b0:	428b      	cmp	r3, r1
    81b2:	d312      	bcc.n	81da <__divsi3+0x14a>
    81b4:	22fc      	movs	r2, #252	; 0xfc
    81b6:	0189      	lsls	r1, r1, #6
    81b8:	ba12      	rev	r2, r2
    81ba:	0a03      	lsrs	r3, r0, #8
    81bc:	428b      	cmp	r3, r1
    81be:	d30c      	bcc.n	81da <__divsi3+0x14a>
    81c0:	0189      	lsls	r1, r1, #6
    81c2:	1192      	asrs	r2, r2, #6
    81c4:	428b      	cmp	r3, r1
    81c6:	d308      	bcc.n	81da <__divsi3+0x14a>
    81c8:	0189      	lsls	r1, r1, #6
    81ca:	1192      	asrs	r2, r2, #6
    81cc:	428b      	cmp	r3, r1
    81ce:	d304      	bcc.n	81da <__divsi3+0x14a>
    81d0:	0189      	lsls	r1, r1, #6
    81d2:	d03a      	beq.n	824a <__divsi3+0x1ba>
    81d4:	1192      	asrs	r2, r2, #6
    81d6:	e000      	b.n	81da <__divsi3+0x14a>
    81d8:	0989      	lsrs	r1, r1, #6
    81da:	09c3      	lsrs	r3, r0, #7
    81dc:	428b      	cmp	r3, r1
    81de:	d301      	bcc.n	81e4 <__divsi3+0x154>
    81e0:	01cb      	lsls	r3, r1, #7
    81e2:	1ac0      	subs	r0, r0, r3
    81e4:	4152      	adcs	r2, r2
    81e6:	0983      	lsrs	r3, r0, #6
    81e8:	428b      	cmp	r3, r1
    81ea:	d301      	bcc.n	81f0 <__divsi3+0x160>
    81ec:	018b      	lsls	r3, r1, #6
    81ee:	1ac0      	subs	r0, r0, r3
    81f0:	4152      	adcs	r2, r2
    81f2:	0943      	lsrs	r3, r0, #5
    81f4:	428b      	cmp	r3, r1
    81f6:	d301      	bcc.n	81fc <__divsi3+0x16c>
    81f8:	014b      	lsls	r3, r1, #5
    81fa:	1ac0      	subs	r0, r0, r3
    81fc:	4152      	adcs	r2, r2
    81fe:	0903      	lsrs	r3, r0, #4
    8200:	428b      	cmp	r3, r1
    8202:	d301      	bcc.n	8208 <__divsi3+0x178>
    8204:	010b      	lsls	r3, r1, #4
    8206:	1ac0      	subs	r0, r0, r3
    8208:	4152      	adcs	r2, r2
    820a:	08c3      	lsrs	r3, r0, #3
    820c:	428b      	cmp	r3, r1
    820e:	d301      	bcc.n	8214 <__divsi3+0x184>
    8210:	00cb      	lsls	r3, r1, #3
    8212:	1ac0      	subs	r0, r0, r3
    8214:	4152      	adcs	r2, r2
    8216:	0883      	lsrs	r3, r0, #2
    8218:	428b      	cmp	r3, r1
    821a:	d301      	bcc.n	8220 <__divsi3+0x190>
    821c:	008b      	lsls	r3, r1, #2
    821e:	1ac0      	subs	r0, r0, r3
    8220:	4152      	adcs	r2, r2
    8222:	d2d9      	bcs.n	81d8 <__divsi3+0x148>
    8224:	0843      	lsrs	r3, r0, #1
    8226:	428b      	cmp	r3, r1
    8228:	d301      	bcc.n	822e <__divsi3+0x19e>
    822a:	004b      	lsls	r3, r1, #1
    822c:	1ac0      	subs	r0, r0, r3
    822e:	4152      	adcs	r2, r2
    8230:	1a41      	subs	r1, r0, r1
    8232:	d200      	bcs.n	8236 <__divsi3+0x1a6>
    8234:	4601      	mov	r1, r0
    8236:	4663      	mov	r3, ip
    8238:	4152      	adcs	r2, r2
    823a:	105b      	asrs	r3, r3, #1
    823c:	4610      	mov	r0, r2
    823e:	d301      	bcc.n	8244 <__divsi3+0x1b4>
    8240:	4240      	negs	r0, r0
    8242:	2b00      	cmp	r3, #0
    8244:	d500      	bpl.n	8248 <__divsi3+0x1b8>
    8246:	4249      	negs	r1, r1
    8248:	4770      	bx	lr
    824a:	4663      	mov	r3, ip
    824c:	105b      	asrs	r3, r3, #1
    824e:	d300      	bcc.n	8252 <__divsi3+0x1c2>
    8250:	4240      	negs	r0, r0
    8252:	b501      	push	{r0, lr}
    8254:	2000      	movs	r0, #0
    8256:	f000 f805 	bl	8264 <__aeabi_idiv0>
    825a:	bd02      	pop	{r1, pc}

0000825c <__aeabi_idivmod>:
    825c:	2900      	cmp	r1, #0
    825e:	d0f8      	beq.n	8252 <__divsi3+0x1c2>
    8260:	e716      	b.n	8090 <__divsi3>
    8262:	4770      	bx	lr

00008264 <__aeabi_idiv0>:
    8264:	4770      	bx	lr
    8266:	46c0      	nop			; (mov r8, r8)

00008268 <__aeabi_cdrcmple>:
    8268:	4684      	mov	ip, r0
    826a:	1c10      	adds	r0, r2, #0
    826c:	4662      	mov	r2, ip
    826e:	468c      	mov	ip, r1
    8270:	1c19      	adds	r1, r3, #0
    8272:	4663      	mov	r3, ip
    8274:	e000      	b.n	8278 <__aeabi_cdcmpeq>
    8276:	46c0      	nop			; (mov r8, r8)

00008278 <__aeabi_cdcmpeq>:
    8278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    827a:	f001 fc6b 	bl	9b54 <__ledf2>
    827e:	2800      	cmp	r0, #0
    8280:	d401      	bmi.n	8286 <__aeabi_cdcmpeq+0xe>
    8282:	2100      	movs	r1, #0
    8284:	42c8      	cmn	r0, r1
    8286:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008288 <__aeabi_dcmpeq>:
    8288:	b510      	push	{r4, lr}
    828a:	f001 fbc5 	bl	9a18 <__eqdf2>
    828e:	4240      	negs	r0, r0
    8290:	3001      	adds	r0, #1
    8292:	bd10      	pop	{r4, pc}

00008294 <__aeabi_dcmplt>:
    8294:	b510      	push	{r4, lr}
    8296:	f001 fc5d 	bl	9b54 <__ledf2>
    829a:	2800      	cmp	r0, #0
    829c:	db01      	blt.n	82a2 <__aeabi_dcmplt+0xe>
    829e:	2000      	movs	r0, #0
    82a0:	bd10      	pop	{r4, pc}
    82a2:	2001      	movs	r0, #1
    82a4:	bd10      	pop	{r4, pc}
    82a6:	46c0      	nop			; (mov r8, r8)

000082a8 <__aeabi_dcmple>:
    82a8:	b510      	push	{r4, lr}
    82aa:	f001 fc53 	bl	9b54 <__ledf2>
    82ae:	2800      	cmp	r0, #0
    82b0:	dd01      	ble.n	82b6 <__aeabi_dcmple+0xe>
    82b2:	2000      	movs	r0, #0
    82b4:	bd10      	pop	{r4, pc}
    82b6:	2001      	movs	r0, #1
    82b8:	bd10      	pop	{r4, pc}
    82ba:	46c0      	nop			; (mov r8, r8)

000082bc <__aeabi_dcmpgt>:
    82bc:	b510      	push	{r4, lr}
    82be:	f001 fbe5 	bl	9a8c <__gedf2>
    82c2:	2800      	cmp	r0, #0
    82c4:	dc01      	bgt.n	82ca <__aeabi_dcmpgt+0xe>
    82c6:	2000      	movs	r0, #0
    82c8:	bd10      	pop	{r4, pc}
    82ca:	2001      	movs	r0, #1
    82cc:	bd10      	pop	{r4, pc}
    82ce:	46c0      	nop			; (mov r8, r8)

000082d0 <__aeabi_dcmpge>:
    82d0:	b510      	push	{r4, lr}
    82d2:	f001 fbdb 	bl	9a8c <__gedf2>
    82d6:	2800      	cmp	r0, #0
    82d8:	da01      	bge.n	82de <__aeabi_dcmpge+0xe>
    82da:	2000      	movs	r0, #0
    82dc:	bd10      	pop	{r4, pc}
    82de:	2001      	movs	r0, #1
    82e0:	bd10      	pop	{r4, pc}
    82e2:	46c0      	nop			; (mov r8, r8)

000082e4 <__aeabi_cfrcmple>:
    82e4:	4684      	mov	ip, r0
    82e6:	1c08      	adds	r0, r1, #0
    82e8:	4661      	mov	r1, ip
    82ea:	e7ff      	b.n	82ec <__aeabi_cfcmpeq>

000082ec <__aeabi_cfcmpeq>:
    82ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    82ee:	f000 fb9d 	bl	8a2c <__lesf2>
    82f2:	2800      	cmp	r0, #0
    82f4:	d401      	bmi.n	82fa <__aeabi_cfcmpeq+0xe>
    82f6:	2100      	movs	r1, #0
    82f8:	42c8      	cmn	r0, r1
    82fa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000082fc <__aeabi_fcmpeq>:
    82fc:	b510      	push	{r4, lr}
    82fe:	f000 fb2f 	bl	8960 <__eqsf2>
    8302:	4240      	negs	r0, r0
    8304:	3001      	adds	r0, #1
    8306:	bd10      	pop	{r4, pc}

00008308 <__aeabi_fcmplt>:
    8308:	b510      	push	{r4, lr}
    830a:	f000 fb8f 	bl	8a2c <__lesf2>
    830e:	2800      	cmp	r0, #0
    8310:	db01      	blt.n	8316 <__aeabi_fcmplt+0xe>
    8312:	2000      	movs	r0, #0
    8314:	bd10      	pop	{r4, pc}
    8316:	2001      	movs	r0, #1
    8318:	bd10      	pop	{r4, pc}
    831a:	46c0      	nop			; (mov r8, r8)

0000831c <__aeabi_fcmple>:
    831c:	b510      	push	{r4, lr}
    831e:	f000 fb85 	bl	8a2c <__lesf2>
    8322:	2800      	cmp	r0, #0
    8324:	dd01      	ble.n	832a <__aeabi_fcmple+0xe>
    8326:	2000      	movs	r0, #0
    8328:	bd10      	pop	{r4, pc}
    832a:	2001      	movs	r0, #1
    832c:	bd10      	pop	{r4, pc}
    832e:	46c0      	nop			; (mov r8, r8)

00008330 <__aeabi_fcmpgt>:
    8330:	b510      	push	{r4, lr}
    8332:	f000 fb3b 	bl	89ac <__gesf2>
    8336:	2800      	cmp	r0, #0
    8338:	dc01      	bgt.n	833e <__aeabi_fcmpgt+0xe>
    833a:	2000      	movs	r0, #0
    833c:	bd10      	pop	{r4, pc}
    833e:	2001      	movs	r0, #1
    8340:	bd10      	pop	{r4, pc}
    8342:	46c0      	nop			; (mov r8, r8)

00008344 <__aeabi_fcmpge>:
    8344:	b510      	push	{r4, lr}
    8346:	f000 fb31 	bl	89ac <__gesf2>
    834a:	2800      	cmp	r0, #0
    834c:	da01      	bge.n	8352 <__aeabi_fcmpge+0xe>
    834e:	2000      	movs	r0, #0
    8350:	bd10      	pop	{r4, pc}
    8352:	2001      	movs	r0, #1
    8354:	bd10      	pop	{r4, pc}
    8356:	46c0      	nop			; (mov r8, r8)

00008358 <__aeabi_lmul>:
    8358:	b5f0      	push	{r4, r5, r6, r7, lr}
    835a:	46ce      	mov	lr, r9
    835c:	4647      	mov	r7, r8
    835e:	0415      	lsls	r5, r2, #16
    8360:	0c2d      	lsrs	r5, r5, #16
    8362:	002e      	movs	r6, r5
    8364:	b580      	push	{r7, lr}
    8366:	0407      	lsls	r7, r0, #16
    8368:	0c14      	lsrs	r4, r2, #16
    836a:	0c3f      	lsrs	r7, r7, #16
    836c:	4699      	mov	r9, r3
    836e:	0c03      	lsrs	r3, r0, #16
    8370:	437e      	muls	r6, r7
    8372:	435d      	muls	r5, r3
    8374:	4367      	muls	r7, r4
    8376:	4363      	muls	r3, r4
    8378:	197f      	adds	r7, r7, r5
    837a:	0c34      	lsrs	r4, r6, #16
    837c:	19e4      	adds	r4, r4, r7
    837e:	469c      	mov	ip, r3
    8380:	42a5      	cmp	r5, r4
    8382:	d903      	bls.n	838c <__aeabi_lmul+0x34>
    8384:	2380      	movs	r3, #128	; 0x80
    8386:	025b      	lsls	r3, r3, #9
    8388:	4698      	mov	r8, r3
    838a:	44c4      	add	ip, r8
    838c:	464b      	mov	r3, r9
    838e:	4351      	muls	r1, r2
    8390:	4343      	muls	r3, r0
    8392:	0436      	lsls	r6, r6, #16
    8394:	0c36      	lsrs	r6, r6, #16
    8396:	0c25      	lsrs	r5, r4, #16
    8398:	0424      	lsls	r4, r4, #16
    839a:	4465      	add	r5, ip
    839c:	19a4      	adds	r4, r4, r6
    839e:	1859      	adds	r1, r3, r1
    83a0:	1949      	adds	r1, r1, r5
    83a2:	0020      	movs	r0, r4
    83a4:	bc0c      	pop	{r2, r3}
    83a6:	4690      	mov	r8, r2
    83a8:	4699      	mov	r9, r3
    83aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000083ac <__aeabi_fadd>:
    83ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    83ae:	46c6      	mov	lr, r8
    83b0:	024e      	lsls	r6, r1, #9
    83b2:	0247      	lsls	r7, r0, #9
    83b4:	0a76      	lsrs	r6, r6, #9
    83b6:	0a7b      	lsrs	r3, r7, #9
    83b8:	0044      	lsls	r4, r0, #1
    83ba:	0fc5      	lsrs	r5, r0, #31
    83bc:	00f7      	lsls	r7, r6, #3
    83be:	0048      	lsls	r0, r1, #1
    83c0:	4698      	mov	r8, r3
    83c2:	b500      	push	{lr}
    83c4:	0e24      	lsrs	r4, r4, #24
    83c6:	002a      	movs	r2, r5
    83c8:	00db      	lsls	r3, r3, #3
    83ca:	0e00      	lsrs	r0, r0, #24
    83cc:	0fc9      	lsrs	r1, r1, #31
    83ce:	46bc      	mov	ip, r7
    83d0:	428d      	cmp	r5, r1
    83d2:	d067      	beq.n	84a4 <__aeabi_fadd+0xf8>
    83d4:	1a22      	subs	r2, r4, r0
    83d6:	2a00      	cmp	r2, #0
    83d8:	dc00      	bgt.n	83dc <__aeabi_fadd+0x30>
    83da:	e0a5      	b.n	8528 <__aeabi_fadd+0x17c>
    83dc:	2800      	cmp	r0, #0
    83de:	d13a      	bne.n	8456 <__aeabi_fadd+0xaa>
    83e0:	2f00      	cmp	r7, #0
    83e2:	d100      	bne.n	83e6 <__aeabi_fadd+0x3a>
    83e4:	e093      	b.n	850e <__aeabi_fadd+0x162>
    83e6:	1e51      	subs	r1, r2, #1
    83e8:	2900      	cmp	r1, #0
    83ea:	d000      	beq.n	83ee <__aeabi_fadd+0x42>
    83ec:	e0bc      	b.n	8568 <__aeabi_fadd+0x1bc>
    83ee:	2401      	movs	r4, #1
    83f0:	1bdb      	subs	r3, r3, r7
    83f2:	015a      	lsls	r2, r3, #5
    83f4:	d546      	bpl.n	8484 <__aeabi_fadd+0xd8>
    83f6:	019b      	lsls	r3, r3, #6
    83f8:	099e      	lsrs	r6, r3, #6
    83fa:	0030      	movs	r0, r6
    83fc:	f002 fb4c 	bl	aa98 <__clzsi2>
    8400:	3805      	subs	r0, #5
    8402:	4086      	lsls	r6, r0
    8404:	4284      	cmp	r4, r0
    8406:	dd00      	ble.n	840a <__aeabi_fadd+0x5e>
    8408:	e09d      	b.n	8546 <__aeabi_fadd+0x19a>
    840a:	1b04      	subs	r4, r0, r4
    840c:	0032      	movs	r2, r6
    840e:	2020      	movs	r0, #32
    8410:	3401      	adds	r4, #1
    8412:	40e2      	lsrs	r2, r4
    8414:	1b04      	subs	r4, r0, r4
    8416:	40a6      	lsls	r6, r4
    8418:	0033      	movs	r3, r6
    841a:	1e5e      	subs	r6, r3, #1
    841c:	41b3      	sbcs	r3, r6
    841e:	2400      	movs	r4, #0
    8420:	4313      	orrs	r3, r2
    8422:	075a      	lsls	r2, r3, #29
    8424:	d004      	beq.n	8430 <__aeabi_fadd+0x84>
    8426:	220f      	movs	r2, #15
    8428:	401a      	ands	r2, r3
    842a:	2a04      	cmp	r2, #4
    842c:	d000      	beq.n	8430 <__aeabi_fadd+0x84>
    842e:	3304      	adds	r3, #4
    8430:	015a      	lsls	r2, r3, #5
    8432:	d529      	bpl.n	8488 <__aeabi_fadd+0xdc>
    8434:	3401      	adds	r4, #1
    8436:	2cff      	cmp	r4, #255	; 0xff
    8438:	d100      	bne.n	843c <__aeabi_fadd+0x90>
    843a:	e081      	b.n	8540 <__aeabi_fadd+0x194>
    843c:	002a      	movs	r2, r5
    843e:	019b      	lsls	r3, r3, #6
    8440:	0a5b      	lsrs	r3, r3, #9
    8442:	b2e4      	uxtb	r4, r4
    8444:	025b      	lsls	r3, r3, #9
    8446:	05e4      	lsls	r4, r4, #23
    8448:	0a58      	lsrs	r0, r3, #9
    844a:	07d2      	lsls	r2, r2, #31
    844c:	4320      	orrs	r0, r4
    844e:	4310      	orrs	r0, r2
    8450:	bc04      	pop	{r2}
    8452:	4690      	mov	r8, r2
    8454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8456:	2cff      	cmp	r4, #255	; 0xff
    8458:	d0e3      	beq.n	8422 <__aeabi_fadd+0x76>
    845a:	2180      	movs	r1, #128	; 0x80
    845c:	0038      	movs	r0, r7
    845e:	04c9      	lsls	r1, r1, #19
    8460:	4308      	orrs	r0, r1
    8462:	4684      	mov	ip, r0
    8464:	2a1b      	cmp	r2, #27
    8466:	dd00      	ble.n	846a <__aeabi_fadd+0xbe>
    8468:	e082      	b.n	8570 <__aeabi_fadd+0x1c4>
    846a:	2020      	movs	r0, #32
    846c:	4661      	mov	r1, ip
    846e:	40d1      	lsrs	r1, r2
    8470:	1a82      	subs	r2, r0, r2
    8472:	4660      	mov	r0, ip
    8474:	4090      	lsls	r0, r2
    8476:	0002      	movs	r2, r0
    8478:	1e50      	subs	r0, r2, #1
    847a:	4182      	sbcs	r2, r0
    847c:	430a      	orrs	r2, r1
    847e:	1a9b      	subs	r3, r3, r2
    8480:	015a      	lsls	r2, r3, #5
    8482:	d4b8      	bmi.n	83f6 <__aeabi_fadd+0x4a>
    8484:	075a      	lsls	r2, r3, #29
    8486:	d1ce      	bne.n	8426 <__aeabi_fadd+0x7a>
    8488:	08de      	lsrs	r6, r3, #3
    848a:	002a      	movs	r2, r5
    848c:	2cff      	cmp	r4, #255	; 0xff
    848e:	d13a      	bne.n	8506 <__aeabi_fadd+0x15a>
    8490:	2e00      	cmp	r6, #0
    8492:	d100      	bne.n	8496 <__aeabi_fadd+0xea>
    8494:	e0ae      	b.n	85f4 <__aeabi_fadd+0x248>
    8496:	2380      	movs	r3, #128	; 0x80
    8498:	03db      	lsls	r3, r3, #15
    849a:	4333      	orrs	r3, r6
    849c:	025b      	lsls	r3, r3, #9
    849e:	0a5b      	lsrs	r3, r3, #9
    84a0:	24ff      	movs	r4, #255	; 0xff
    84a2:	e7cf      	b.n	8444 <__aeabi_fadd+0x98>
    84a4:	1a21      	subs	r1, r4, r0
    84a6:	2900      	cmp	r1, #0
    84a8:	dd52      	ble.n	8550 <__aeabi_fadd+0x1a4>
    84aa:	2800      	cmp	r0, #0
    84ac:	d031      	beq.n	8512 <__aeabi_fadd+0x166>
    84ae:	2cff      	cmp	r4, #255	; 0xff
    84b0:	d0b7      	beq.n	8422 <__aeabi_fadd+0x76>
    84b2:	2080      	movs	r0, #128	; 0x80
    84b4:	003e      	movs	r6, r7
    84b6:	04c0      	lsls	r0, r0, #19
    84b8:	4306      	orrs	r6, r0
    84ba:	46b4      	mov	ip, r6
    84bc:	291b      	cmp	r1, #27
    84be:	dd00      	ble.n	84c2 <__aeabi_fadd+0x116>
    84c0:	e0aa      	b.n	8618 <__aeabi_fadd+0x26c>
    84c2:	2620      	movs	r6, #32
    84c4:	4660      	mov	r0, ip
    84c6:	40c8      	lsrs	r0, r1
    84c8:	1a71      	subs	r1, r6, r1
    84ca:	4666      	mov	r6, ip
    84cc:	408e      	lsls	r6, r1
    84ce:	0031      	movs	r1, r6
    84d0:	1e4e      	subs	r6, r1, #1
    84d2:	41b1      	sbcs	r1, r6
    84d4:	4301      	orrs	r1, r0
    84d6:	185b      	adds	r3, r3, r1
    84d8:	0159      	lsls	r1, r3, #5
    84da:	d5d3      	bpl.n	8484 <__aeabi_fadd+0xd8>
    84dc:	3401      	adds	r4, #1
    84de:	2cff      	cmp	r4, #255	; 0xff
    84e0:	d100      	bne.n	84e4 <__aeabi_fadd+0x138>
    84e2:	e087      	b.n	85f4 <__aeabi_fadd+0x248>
    84e4:	2201      	movs	r2, #1
    84e6:	4978      	ldr	r1, [pc, #480]	; (86c8 <__aeabi_fadd+0x31c>)
    84e8:	401a      	ands	r2, r3
    84ea:	085b      	lsrs	r3, r3, #1
    84ec:	400b      	ands	r3, r1
    84ee:	4313      	orrs	r3, r2
    84f0:	e797      	b.n	8422 <__aeabi_fadd+0x76>
    84f2:	2c00      	cmp	r4, #0
    84f4:	d000      	beq.n	84f8 <__aeabi_fadd+0x14c>
    84f6:	e0a7      	b.n	8648 <__aeabi_fadd+0x29c>
    84f8:	2b00      	cmp	r3, #0
    84fa:	d000      	beq.n	84fe <__aeabi_fadd+0x152>
    84fc:	e0b6      	b.n	866c <__aeabi_fadd+0x2c0>
    84fe:	1e3b      	subs	r3, r7, #0
    8500:	d162      	bne.n	85c8 <__aeabi_fadd+0x21c>
    8502:	2600      	movs	r6, #0
    8504:	2200      	movs	r2, #0
    8506:	0273      	lsls	r3, r6, #9
    8508:	0a5b      	lsrs	r3, r3, #9
    850a:	b2e4      	uxtb	r4, r4
    850c:	e79a      	b.n	8444 <__aeabi_fadd+0x98>
    850e:	0014      	movs	r4, r2
    8510:	e787      	b.n	8422 <__aeabi_fadd+0x76>
    8512:	2f00      	cmp	r7, #0
    8514:	d04d      	beq.n	85b2 <__aeabi_fadd+0x206>
    8516:	1e48      	subs	r0, r1, #1
    8518:	2800      	cmp	r0, #0
    851a:	d157      	bne.n	85cc <__aeabi_fadd+0x220>
    851c:	4463      	add	r3, ip
    851e:	2401      	movs	r4, #1
    8520:	015a      	lsls	r2, r3, #5
    8522:	d5af      	bpl.n	8484 <__aeabi_fadd+0xd8>
    8524:	2402      	movs	r4, #2
    8526:	e7dd      	b.n	84e4 <__aeabi_fadd+0x138>
    8528:	2a00      	cmp	r2, #0
    852a:	d124      	bne.n	8576 <__aeabi_fadd+0x1ca>
    852c:	1c62      	adds	r2, r4, #1
    852e:	b2d2      	uxtb	r2, r2
    8530:	2a01      	cmp	r2, #1
    8532:	ddde      	ble.n	84f2 <__aeabi_fadd+0x146>
    8534:	1bde      	subs	r6, r3, r7
    8536:	0172      	lsls	r2, r6, #5
    8538:	d535      	bpl.n	85a6 <__aeabi_fadd+0x1fa>
    853a:	1afe      	subs	r6, r7, r3
    853c:	000d      	movs	r5, r1
    853e:	e75c      	b.n	83fa <__aeabi_fadd+0x4e>
    8540:	002a      	movs	r2, r5
    8542:	2300      	movs	r3, #0
    8544:	e77e      	b.n	8444 <__aeabi_fadd+0x98>
    8546:	0033      	movs	r3, r6
    8548:	4a60      	ldr	r2, [pc, #384]	; (86cc <__aeabi_fadd+0x320>)
    854a:	1a24      	subs	r4, r4, r0
    854c:	4013      	ands	r3, r2
    854e:	e768      	b.n	8422 <__aeabi_fadd+0x76>
    8550:	2900      	cmp	r1, #0
    8552:	d163      	bne.n	861c <__aeabi_fadd+0x270>
    8554:	1c61      	adds	r1, r4, #1
    8556:	b2c8      	uxtb	r0, r1
    8558:	2801      	cmp	r0, #1
    855a:	dd4e      	ble.n	85fa <__aeabi_fadd+0x24e>
    855c:	29ff      	cmp	r1, #255	; 0xff
    855e:	d049      	beq.n	85f4 <__aeabi_fadd+0x248>
    8560:	4463      	add	r3, ip
    8562:	085b      	lsrs	r3, r3, #1
    8564:	000c      	movs	r4, r1
    8566:	e75c      	b.n	8422 <__aeabi_fadd+0x76>
    8568:	2aff      	cmp	r2, #255	; 0xff
    856a:	d041      	beq.n	85f0 <__aeabi_fadd+0x244>
    856c:	000a      	movs	r2, r1
    856e:	e779      	b.n	8464 <__aeabi_fadd+0xb8>
    8570:	2201      	movs	r2, #1
    8572:	1a9b      	subs	r3, r3, r2
    8574:	e784      	b.n	8480 <__aeabi_fadd+0xd4>
    8576:	2c00      	cmp	r4, #0
    8578:	d01d      	beq.n	85b6 <__aeabi_fadd+0x20a>
    857a:	28ff      	cmp	r0, #255	; 0xff
    857c:	d022      	beq.n	85c4 <__aeabi_fadd+0x218>
    857e:	2480      	movs	r4, #128	; 0x80
    8580:	04e4      	lsls	r4, r4, #19
    8582:	4252      	negs	r2, r2
    8584:	4323      	orrs	r3, r4
    8586:	2a1b      	cmp	r2, #27
    8588:	dd00      	ble.n	858c <__aeabi_fadd+0x1e0>
    858a:	e08a      	b.n	86a2 <__aeabi_fadd+0x2f6>
    858c:	001c      	movs	r4, r3
    858e:	2520      	movs	r5, #32
    8590:	40d4      	lsrs	r4, r2
    8592:	1aaa      	subs	r2, r5, r2
    8594:	4093      	lsls	r3, r2
    8596:	1e5a      	subs	r2, r3, #1
    8598:	4193      	sbcs	r3, r2
    859a:	4323      	orrs	r3, r4
    859c:	4662      	mov	r2, ip
    859e:	0004      	movs	r4, r0
    85a0:	1ad3      	subs	r3, r2, r3
    85a2:	000d      	movs	r5, r1
    85a4:	e725      	b.n	83f2 <__aeabi_fadd+0x46>
    85a6:	2e00      	cmp	r6, #0
    85a8:	d000      	beq.n	85ac <__aeabi_fadd+0x200>
    85aa:	e726      	b.n	83fa <__aeabi_fadd+0x4e>
    85ac:	2200      	movs	r2, #0
    85ae:	2400      	movs	r4, #0
    85b0:	e7a9      	b.n	8506 <__aeabi_fadd+0x15a>
    85b2:	000c      	movs	r4, r1
    85b4:	e735      	b.n	8422 <__aeabi_fadd+0x76>
    85b6:	2b00      	cmp	r3, #0
    85b8:	d04d      	beq.n	8656 <__aeabi_fadd+0x2aa>
    85ba:	43d2      	mvns	r2, r2
    85bc:	2a00      	cmp	r2, #0
    85be:	d0ed      	beq.n	859c <__aeabi_fadd+0x1f0>
    85c0:	28ff      	cmp	r0, #255	; 0xff
    85c2:	d1e0      	bne.n	8586 <__aeabi_fadd+0x1da>
    85c4:	4663      	mov	r3, ip
    85c6:	24ff      	movs	r4, #255	; 0xff
    85c8:	000d      	movs	r5, r1
    85ca:	e72a      	b.n	8422 <__aeabi_fadd+0x76>
    85cc:	29ff      	cmp	r1, #255	; 0xff
    85ce:	d00f      	beq.n	85f0 <__aeabi_fadd+0x244>
    85d0:	0001      	movs	r1, r0
    85d2:	e773      	b.n	84bc <__aeabi_fadd+0x110>
    85d4:	2b00      	cmp	r3, #0
    85d6:	d061      	beq.n	869c <__aeabi_fadd+0x2f0>
    85d8:	24ff      	movs	r4, #255	; 0xff
    85da:	2f00      	cmp	r7, #0
    85dc:	d100      	bne.n	85e0 <__aeabi_fadd+0x234>
    85de:	e720      	b.n	8422 <__aeabi_fadd+0x76>
    85e0:	2280      	movs	r2, #128	; 0x80
    85e2:	4641      	mov	r1, r8
    85e4:	03d2      	lsls	r2, r2, #15
    85e6:	4211      	tst	r1, r2
    85e8:	d002      	beq.n	85f0 <__aeabi_fadd+0x244>
    85ea:	4216      	tst	r6, r2
    85ec:	d100      	bne.n	85f0 <__aeabi_fadd+0x244>
    85ee:	003b      	movs	r3, r7
    85f0:	24ff      	movs	r4, #255	; 0xff
    85f2:	e716      	b.n	8422 <__aeabi_fadd+0x76>
    85f4:	24ff      	movs	r4, #255	; 0xff
    85f6:	2300      	movs	r3, #0
    85f8:	e724      	b.n	8444 <__aeabi_fadd+0x98>
    85fa:	2c00      	cmp	r4, #0
    85fc:	d1ea      	bne.n	85d4 <__aeabi_fadd+0x228>
    85fe:	2b00      	cmp	r3, #0
    8600:	d058      	beq.n	86b4 <__aeabi_fadd+0x308>
    8602:	2f00      	cmp	r7, #0
    8604:	d100      	bne.n	8608 <__aeabi_fadd+0x25c>
    8606:	e70c      	b.n	8422 <__aeabi_fadd+0x76>
    8608:	4463      	add	r3, ip
    860a:	015a      	lsls	r2, r3, #5
    860c:	d400      	bmi.n	8610 <__aeabi_fadd+0x264>
    860e:	e739      	b.n	8484 <__aeabi_fadd+0xd8>
    8610:	4a2e      	ldr	r2, [pc, #184]	; (86cc <__aeabi_fadd+0x320>)
    8612:	000c      	movs	r4, r1
    8614:	4013      	ands	r3, r2
    8616:	e704      	b.n	8422 <__aeabi_fadd+0x76>
    8618:	2101      	movs	r1, #1
    861a:	e75c      	b.n	84d6 <__aeabi_fadd+0x12a>
    861c:	2c00      	cmp	r4, #0
    861e:	d11e      	bne.n	865e <__aeabi_fadd+0x2b2>
    8620:	2b00      	cmp	r3, #0
    8622:	d040      	beq.n	86a6 <__aeabi_fadd+0x2fa>
    8624:	43c9      	mvns	r1, r1
    8626:	2900      	cmp	r1, #0
    8628:	d00b      	beq.n	8642 <__aeabi_fadd+0x296>
    862a:	28ff      	cmp	r0, #255	; 0xff
    862c:	d036      	beq.n	869c <__aeabi_fadd+0x2f0>
    862e:	291b      	cmp	r1, #27
    8630:	dc47      	bgt.n	86c2 <__aeabi_fadd+0x316>
    8632:	001c      	movs	r4, r3
    8634:	2620      	movs	r6, #32
    8636:	40cc      	lsrs	r4, r1
    8638:	1a71      	subs	r1, r6, r1
    863a:	408b      	lsls	r3, r1
    863c:	1e59      	subs	r1, r3, #1
    863e:	418b      	sbcs	r3, r1
    8640:	4323      	orrs	r3, r4
    8642:	4463      	add	r3, ip
    8644:	0004      	movs	r4, r0
    8646:	e747      	b.n	84d8 <__aeabi_fadd+0x12c>
    8648:	2b00      	cmp	r3, #0
    864a:	d118      	bne.n	867e <__aeabi_fadd+0x2d2>
    864c:	1e3b      	subs	r3, r7, #0
    864e:	d02d      	beq.n	86ac <__aeabi_fadd+0x300>
    8650:	000d      	movs	r5, r1
    8652:	24ff      	movs	r4, #255	; 0xff
    8654:	e6e5      	b.n	8422 <__aeabi_fadd+0x76>
    8656:	003b      	movs	r3, r7
    8658:	0004      	movs	r4, r0
    865a:	000d      	movs	r5, r1
    865c:	e6e1      	b.n	8422 <__aeabi_fadd+0x76>
    865e:	28ff      	cmp	r0, #255	; 0xff
    8660:	d01c      	beq.n	869c <__aeabi_fadd+0x2f0>
    8662:	2480      	movs	r4, #128	; 0x80
    8664:	04e4      	lsls	r4, r4, #19
    8666:	4249      	negs	r1, r1
    8668:	4323      	orrs	r3, r4
    866a:	e7e0      	b.n	862e <__aeabi_fadd+0x282>
    866c:	2f00      	cmp	r7, #0
    866e:	d100      	bne.n	8672 <__aeabi_fadd+0x2c6>
    8670:	e6d7      	b.n	8422 <__aeabi_fadd+0x76>
    8672:	1bde      	subs	r6, r3, r7
    8674:	0172      	lsls	r2, r6, #5
    8676:	d51f      	bpl.n	86b8 <__aeabi_fadd+0x30c>
    8678:	1afb      	subs	r3, r7, r3
    867a:	000d      	movs	r5, r1
    867c:	e6d1      	b.n	8422 <__aeabi_fadd+0x76>
    867e:	24ff      	movs	r4, #255	; 0xff
    8680:	2f00      	cmp	r7, #0
    8682:	d100      	bne.n	8686 <__aeabi_fadd+0x2da>
    8684:	e6cd      	b.n	8422 <__aeabi_fadd+0x76>
    8686:	2280      	movs	r2, #128	; 0x80
    8688:	4640      	mov	r0, r8
    868a:	03d2      	lsls	r2, r2, #15
    868c:	4210      	tst	r0, r2
    868e:	d0af      	beq.n	85f0 <__aeabi_fadd+0x244>
    8690:	4216      	tst	r6, r2
    8692:	d1ad      	bne.n	85f0 <__aeabi_fadd+0x244>
    8694:	003b      	movs	r3, r7
    8696:	000d      	movs	r5, r1
    8698:	24ff      	movs	r4, #255	; 0xff
    869a:	e6c2      	b.n	8422 <__aeabi_fadd+0x76>
    869c:	4663      	mov	r3, ip
    869e:	24ff      	movs	r4, #255	; 0xff
    86a0:	e6bf      	b.n	8422 <__aeabi_fadd+0x76>
    86a2:	2301      	movs	r3, #1
    86a4:	e77a      	b.n	859c <__aeabi_fadd+0x1f0>
    86a6:	003b      	movs	r3, r7
    86a8:	0004      	movs	r4, r0
    86aa:	e6ba      	b.n	8422 <__aeabi_fadd+0x76>
    86ac:	2680      	movs	r6, #128	; 0x80
    86ae:	2200      	movs	r2, #0
    86b0:	03f6      	lsls	r6, r6, #15
    86b2:	e6f0      	b.n	8496 <__aeabi_fadd+0xea>
    86b4:	003b      	movs	r3, r7
    86b6:	e6b4      	b.n	8422 <__aeabi_fadd+0x76>
    86b8:	1e33      	subs	r3, r6, #0
    86ba:	d000      	beq.n	86be <__aeabi_fadd+0x312>
    86bc:	e6e2      	b.n	8484 <__aeabi_fadd+0xd8>
    86be:	2200      	movs	r2, #0
    86c0:	e721      	b.n	8506 <__aeabi_fadd+0x15a>
    86c2:	2301      	movs	r3, #1
    86c4:	e7bd      	b.n	8642 <__aeabi_fadd+0x296>
    86c6:	46c0      	nop			; (mov r8, r8)
    86c8:	7dffffff 	.word	0x7dffffff
    86cc:	fbffffff 	.word	0xfbffffff

000086d0 <__aeabi_fdiv>:
    86d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    86d2:	4657      	mov	r7, sl
    86d4:	464e      	mov	r6, r9
    86d6:	46de      	mov	lr, fp
    86d8:	4645      	mov	r5, r8
    86da:	b5e0      	push	{r5, r6, r7, lr}
    86dc:	0244      	lsls	r4, r0, #9
    86de:	0043      	lsls	r3, r0, #1
    86e0:	0fc6      	lsrs	r6, r0, #31
    86e2:	b083      	sub	sp, #12
    86e4:	1c0f      	adds	r7, r1, #0
    86e6:	0a64      	lsrs	r4, r4, #9
    86e8:	0e1b      	lsrs	r3, r3, #24
    86ea:	46b2      	mov	sl, r6
    86ec:	d053      	beq.n	8796 <__aeabi_fdiv+0xc6>
    86ee:	2bff      	cmp	r3, #255	; 0xff
    86f0:	d027      	beq.n	8742 <__aeabi_fdiv+0x72>
    86f2:	2280      	movs	r2, #128	; 0x80
    86f4:	00e4      	lsls	r4, r4, #3
    86f6:	04d2      	lsls	r2, r2, #19
    86f8:	4314      	orrs	r4, r2
    86fa:	227f      	movs	r2, #127	; 0x7f
    86fc:	4252      	negs	r2, r2
    86fe:	4690      	mov	r8, r2
    8700:	4498      	add	r8, r3
    8702:	2300      	movs	r3, #0
    8704:	4699      	mov	r9, r3
    8706:	469b      	mov	fp, r3
    8708:	027d      	lsls	r5, r7, #9
    870a:	0078      	lsls	r0, r7, #1
    870c:	0ffb      	lsrs	r3, r7, #31
    870e:	0a6d      	lsrs	r5, r5, #9
    8710:	0e00      	lsrs	r0, r0, #24
    8712:	9300      	str	r3, [sp, #0]
    8714:	d024      	beq.n	8760 <__aeabi_fdiv+0x90>
    8716:	28ff      	cmp	r0, #255	; 0xff
    8718:	d046      	beq.n	87a8 <__aeabi_fdiv+0xd8>
    871a:	2380      	movs	r3, #128	; 0x80
    871c:	2100      	movs	r1, #0
    871e:	00ed      	lsls	r5, r5, #3
    8720:	04db      	lsls	r3, r3, #19
    8722:	431d      	orrs	r5, r3
    8724:	387f      	subs	r0, #127	; 0x7f
    8726:	4647      	mov	r7, r8
    8728:	1a38      	subs	r0, r7, r0
    872a:	464f      	mov	r7, r9
    872c:	430f      	orrs	r7, r1
    872e:	00bf      	lsls	r7, r7, #2
    8730:	46b9      	mov	r9, r7
    8732:	0033      	movs	r3, r6
    8734:	9a00      	ldr	r2, [sp, #0]
    8736:	4f87      	ldr	r7, [pc, #540]	; (8954 <__aeabi_fdiv+0x284>)
    8738:	4053      	eors	r3, r2
    873a:	464a      	mov	r2, r9
    873c:	58ba      	ldr	r2, [r7, r2]
    873e:	9301      	str	r3, [sp, #4]
    8740:	4697      	mov	pc, r2
    8742:	2c00      	cmp	r4, #0
    8744:	d14e      	bne.n	87e4 <__aeabi_fdiv+0x114>
    8746:	2308      	movs	r3, #8
    8748:	4699      	mov	r9, r3
    874a:	33f7      	adds	r3, #247	; 0xf7
    874c:	4698      	mov	r8, r3
    874e:	3bfd      	subs	r3, #253	; 0xfd
    8750:	469b      	mov	fp, r3
    8752:	027d      	lsls	r5, r7, #9
    8754:	0078      	lsls	r0, r7, #1
    8756:	0ffb      	lsrs	r3, r7, #31
    8758:	0a6d      	lsrs	r5, r5, #9
    875a:	0e00      	lsrs	r0, r0, #24
    875c:	9300      	str	r3, [sp, #0]
    875e:	d1da      	bne.n	8716 <__aeabi_fdiv+0x46>
    8760:	2d00      	cmp	r5, #0
    8762:	d126      	bne.n	87b2 <__aeabi_fdiv+0xe2>
    8764:	2000      	movs	r0, #0
    8766:	2101      	movs	r1, #1
    8768:	0033      	movs	r3, r6
    876a:	9a00      	ldr	r2, [sp, #0]
    876c:	4f7a      	ldr	r7, [pc, #488]	; (8958 <__aeabi_fdiv+0x288>)
    876e:	4053      	eors	r3, r2
    8770:	4642      	mov	r2, r8
    8772:	1a10      	subs	r0, r2, r0
    8774:	464a      	mov	r2, r9
    8776:	430a      	orrs	r2, r1
    8778:	0092      	lsls	r2, r2, #2
    877a:	58ba      	ldr	r2, [r7, r2]
    877c:	001d      	movs	r5, r3
    877e:	4697      	mov	pc, r2
    8780:	9b00      	ldr	r3, [sp, #0]
    8782:	002c      	movs	r4, r5
    8784:	469a      	mov	sl, r3
    8786:	468b      	mov	fp, r1
    8788:	465b      	mov	r3, fp
    878a:	2b02      	cmp	r3, #2
    878c:	d131      	bne.n	87f2 <__aeabi_fdiv+0x122>
    878e:	4653      	mov	r3, sl
    8790:	21ff      	movs	r1, #255	; 0xff
    8792:	2400      	movs	r4, #0
    8794:	e038      	b.n	8808 <__aeabi_fdiv+0x138>
    8796:	2c00      	cmp	r4, #0
    8798:	d117      	bne.n	87ca <__aeabi_fdiv+0xfa>
    879a:	2304      	movs	r3, #4
    879c:	4699      	mov	r9, r3
    879e:	2300      	movs	r3, #0
    87a0:	4698      	mov	r8, r3
    87a2:	3301      	adds	r3, #1
    87a4:	469b      	mov	fp, r3
    87a6:	e7af      	b.n	8708 <__aeabi_fdiv+0x38>
    87a8:	20ff      	movs	r0, #255	; 0xff
    87aa:	2d00      	cmp	r5, #0
    87ac:	d10b      	bne.n	87c6 <__aeabi_fdiv+0xf6>
    87ae:	2102      	movs	r1, #2
    87b0:	e7da      	b.n	8768 <__aeabi_fdiv+0x98>
    87b2:	0028      	movs	r0, r5
    87b4:	f002 f970 	bl	aa98 <__clzsi2>
    87b8:	1f43      	subs	r3, r0, #5
    87ba:	409d      	lsls	r5, r3
    87bc:	2376      	movs	r3, #118	; 0x76
    87be:	425b      	negs	r3, r3
    87c0:	1a18      	subs	r0, r3, r0
    87c2:	2100      	movs	r1, #0
    87c4:	e7af      	b.n	8726 <__aeabi_fdiv+0x56>
    87c6:	2103      	movs	r1, #3
    87c8:	e7ad      	b.n	8726 <__aeabi_fdiv+0x56>
    87ca:	0020      	movs	r0, r4
    87cc:	f002 f964 	bl	aa98 <__clzsi2>
    87d0:	1f43      	subs	r3, r0, #5
    87d2:	409c      	lsls	r4, r3
    87d4:	2376      	movs	r3, #118	; 0x76
    87d6:	425b      	negs	r3, r3
    87d8:	1a1b      	subs	r3, r3, r0
    87da:	4698      	mov	r8, r3
    87dc:	2300      	movs	r3, #0
    87de:	4699      	mov	r9, r3
    87e0:	469b      	mov	fp, r3
    87e2:	e791      	b.n	8708 <__aeabi_fdiv+0x38>
    87e4:	230c      	movs	r3, #12
    87e6:	4699      	mov	r9, r3
    87e8:	33f3      	adds	r3, #243	; 0xf3
    87ea:	4698      	mov	r8, r3
    87ec:	3bfc      	subs	r3, #252	; 0xfc
    87ee:	469b      	mov	fp, r3
    87f0:	e78a      	b.n	8708 <__aeabi_fdiv+0x38>
    87f2:	2b03      	cmp	r3, #3
    87f4:	d100      	bne.n	87f8 <__aeabi_fdiv+0x128>
    87f6:	e0a5      	b.n	8944 <__aeabi_fdiv+0x274>
    87f8:	4655      	mov	r5, sl
    87fa:	2b01      	cmp	r3, #1
    87fc:	d000      	beq.n	8800 <__aeabi_fdiv+0x130>
    87fe:	e081      	b.n	8904 <__aeabi_fdiv+0x234>
    8800:	2301      	movs	r3, #1
    8802:	2100      	movs	r1, #0
    8804:	2400      	movs	r4, #0
    8806:	402b      	ands	r3, r5
    8808:	0264      	lsls	r4, r4, #9
    880a:	05c9      	lsls	r1, r1, #23
    880c:	0a60      	lsrs	r0, r4, #9
    880e:	07db      	lsls	r3, r3, #31
    8810:	4308      	orrs	r0, r1
    8812:	4318      	orrs	r0, r3
    8814:	b003      	add	sp, #12
    8816:	bc3c      	pop	{r2, r3, r4, r5}
    8818:	4690      	mov	r8, r2
    881a:	4699      	mov	r9, r3
    881c:	46a2      	mov	sl, r4
    881e:	46ab      	mov	fp, r5
    8820:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8822:	2480      	movs	r4, #128	; 0x80
    8824:	2300      	movs	r3, #0
    8826:	03e4      	lsls	r4, r4, #15
    8828:	21ff      	movs	r1, #255	; 0xff
    882a:	e7ed      	b.n	8808 <__aeabi_fdiv+0x138>
    882c:	21ff      	movs	r1, #255	; 0xff
    882e:	2400      	movs	r4, #0
    8830:	e7ea      	b.n	8808 <__aeabi_fdiv+0x138>
    8832:	2301      	movs	r3, #1
    8834:	1a59      	subs	r1, r3, r1
    8836:	291b      	cmp	r1, #27
    8838:	dd66      	ble.n	8908 <__aeabi_fdiv+0x238>
    883a:	9a01      	ldr	r2, [sp, #4]
    883c:	4013      	ands	r3, r2
    883e:	2100      	movs	r1, #0
    8840:	2400      	movs	r4, #0
    8842:	e7e1      	b.n	8808 <__aeabi_fdiv+0x138>
    8844:	2380      	movs	r3, #128	; 0x80
    8846:	03db      	lsls	r3, r3, #15
    8848:	421c      	tst	r4, r3
    884a:	d038      	beq.n	88be <__aeabi_fdiv+0x1ee>
    884c:	421d      	tst	r5, r3
    884e:	d051      	beq.n	88f4 <__aeabi_fdiv+0x224>
    8850:	431c      	orrs	r4, r3
    8852:	0264      	lsls	r4, r4, #9
    8854:	0a64      	lsrs	r4, r4, #9
    8856:	0033      	movs	r3, r6
    8858:	21ff      	movs	r1, #255	; 0xff
    885a:	e7d5      	b.n	8808 <__aeabi_fdiv+0x138>
    885c:	0163      	lsls	r3, r4, #5
    885e:	016c      	lsls	r4, r5, #5
    8860:	42a3      	cmp	r3, r4
    8862:	d23b      	bcs.n	88dc <__aeabi_fdiv+0x20c>
    8864:	261b      	movs	r6, #27
    8866:	2100      	movs	r1, #0
    8868:	3801      	subs	r0, #1
    886a:	2501      	movs	r5, #1
    886c:	001f      	movs	r7, r3
    886e:	0049      	lsls	r1, r1, #1
    8870:	005b      	lsls	r3, r3, #1
    8872:	2f00      	cmp	r7, #0
    8874:	db01      	blt.n	887a <__aeabi_fdiv+0x1aa>
    8876:	429c      	cmp	r4, r3
    8878:	d801      	bhi.n	887e <__aeabi_fdiv+0x1ae>
    887a:	1b1b      	subs	r3, r3, r4
    887c:	4329      	orrs	r1, r5
    887e:	3e01      	subs	r6, #1
    8880:	2e00      	cmp	r6, #0
    8882:	d1f3      	bne.n	886c <__aeabi_fdiv+0x19c>
    8884:	001c      	movs	r4, r3
    8886:	1e63      	subs	r3, r4, #1
    8888:	419c      	sbcs	r4, r3
    888a:	430c      	orrs	r4, r1
    888c:	0001      	movs	r1, r0
    888e:	317f      	adds	r1, #127	; 0x7f
    8890:	2900      	cmp	r1, #0
    8892:	ddce      	ble.n	8832 <__aeabi_fdiv+0x162>
    8894:	0763      	lsls	r3, r4, #29
    8896:	d004      	beq.n	88a2 <__aeabi_fdiv+0x1d2>
    8898:	230f      	movs	r3, #15
    889a:	4023      	ands	r3, r4
    889c:	2b04      	cmp	r3, #4
    889e:	d000      	beq.n	88a2 <__aeabi_fdiv+0x1d2>
    88a0:	3404      	adds	r4, #4
    88a2:	0123      	lsls	r3, r4, #4
    88a4:	d503      	bpl.n	88ae <__aeabi_fdiv+0x1de>
    88a6:	0001      	movs	r1, r0
    88a8:	4b2c      	ldr	r3, [pc, #176]	; (895c <__aeabi_fdiv+0x28c>)
    88aa:	3180      	adds	r1, #128	; 0x80
    88ac:	401c      	ands	r4, r3
    88ae:	29fe      	cmp	r1, #254	; 0xfe
    88b0:	dd0d      	ble.n	88ce <__aeabi_fdiv+0x1fe>
    88b2:	2301      	movs	r3, #1
    88b4:	9a01      	ldr	r2, [sp, #4]
    88b6:	21ff      	movs	r1, #255	; 0xff
    88b8:	4013      	ands	r3, r2
    88ba:	2400      	movs	r4, #0
    88bc:	e7a4      	b.n	8808 <__aeabi_fdiv+0x138>
    88be:	2380      	movs	r3, #128	; 0x80
    88c0:	03db      	lsls	r3, r3, #15
    88c2:	431c      	orrs	r4, r3
    88c4:	0264      	lsls	r4, r4, #9
    88c6:	0a64      	lsrs	r4, r4, #9
    88c8:	0033      	movs	r3, r6
    88ca:	21ff      	movs	r1, #255	; 0xff
    88cc:	e79c      	b.n	8808 <__aeabi_fdiv+0x138>
    88ce:	2301      	movs	r3, #1
    88d0:	9a01      	ldr	r2, [sp, #4]
    88d2:	01a4      	lsls	r4, r4, #6
    88d4:	0a64      	lsrs	r4, r4, #9
    88d6:	b2c9      	uxtb	r1, r1
    88d8:	4013      	ands	r3, r2
    88da:	e795      	b.n	8808 <__aeabi_fdiv+0x138>
    88dc:	1b1b      	subs	r3, r3, r4
    88de:	261a      	movs	r6, #26
    88e0:	2101      	movs	r1, #1
    88e2:	e7c2      	b.n	886a <__aeabi_fdiv+0x19a>
    88e4:	9b00      	ldr	r3, [sp, #0]
    88e6:	468b      	mov	fp, r1
    88e8:	469a      	mov	sl, r3
    88ea:	2400      	movs	r4, #0
    88ec:	e74c      	b.n	8788 <__aeabi_fdiv+0xb8>
    88ee:	0263      	lsls	r3, r4, #9
    88f0:	d5e5      	bpl.n	88be <__aeabi_fdiv+0x1ee>
    88f2:	2500      	movs	r5, #0
    88f4:	2480      	movs	r4, #128	; 0x80
    88f6:	03e4      	lsls	r4, r4, #15
    88f8:	432c      	orrs	r4, r5
    88fa:	0264      	lsls	r4, r4, #9
    88fc:	0a64      	lsrs	r4, r4, #9
    88fe:	9b00      	ldr	r3, [sp, #0]
    8900:	21ff      	movs	r1, #255	; 0xff
    8902:	e781      	b.n	8808 <__aeabi_fdiv+0x138>
    8904:	9501      	str	r5, [sp, #4]
    8906:	e7c1      	b.n	888c <__aeabi_fdiv+0x1bc>
    8908:	0023      	movs	r3, r4
    890a:	2020      	movs	r0, #32
    890c:	40cb      	lsrs	r3, r1
    890e:	1a41      	subs	r1, r0, r1
    8910:	408c      	lsls	r4, r1
    8912:	1e61      	subs	r1, r4, #1
    8914:	418c      	sbcs	r4, r1
    8916:	431c      	orrs	r4, r3
    8918:	0763      	lsls	r3, r4, #29
    891a:	d004      	beq.n	8926 <__aeabi_fdiv+0x256>
    891c:	230f      	movs	r3, #15
    891e:	4023      	ands	r3, r4
    8920:	2b04      	cmp	r3, #4
    8922:	d000      	beq.n	8926 <__aeabi_fdiv+0x256>
    8924:	3404      	adds	r4, #4
    8926:	0163      	lsls	r3, r4, #5
    8928:	d505      	bpl.n	8936 <__aeabi_fdiv+0x266>
    892a:	2301      	movs	r3, #1
    892c:	9a01      	ldr	r2, [sp, #4]
    892e:	2101      	movs	r1, #1
    8930:	4013      	ands	r3, r2
    8932:	2400      	movs	r4, #0
    8934:	e768      	b.n	8808 <__aeabi_fdiv+0x138>
    8936:	2301      	movs	r3, #1
    8938:	9a01      	ldr	r2, [sp, #4]
    893a:	01a4      	lsls	r4, r4, #6
    893c:	0a64      	lsrs	r4, r4, #9
    893e:	4013      	ands	r3, r2
    8940:	2100      	movs	r1, #0
    8942:	e761      	b.n	8808 <__aeabi_fdiv+0x138>
    8944:	2380      	movs	r3, #128	; 0x80
    8946:	03db      	lsls	r3, r3, #15
    8948:	431c      	orrs	r4, r3
    894a:	0264      	lsls	r4, r4, #9
    894c:	0a64      	lsrs	r4, r4, #9
    894e:	4653      	mov	r3, sl
    8950:	21ff      	movs	r1, #255	; 0xff
    8952:	e759      	b.n	8808 <__aeabi_fdiv+0x138>
    8954:	0000afa8 	.word	0x0000afa8
    8958:	0000afe8 	.word	0x0000afe8
    895c:	f7ffffff 	.word	0xf7ffffff

00008960 <__eqsf2>:
    8960:	b570      	push	{r4, r5, r6, lr}
    8962:	0042      	lsls	r2, r0, #1
    8964:	0245      	lsls	r5, r0, #9
    8966:	024e      	lsls	r6, r1, #9
    8968:	004c      	lsls	r4, r1, #1
    896a:	0fc3      	lsrs	r3, r0, #31
    896c:	0a6d      	lsrs	r5, r5, #9
    896e:	0e12      	lsrs	r2, r2, #24
    8970:	0a76      	lsrs	r6, r6, #9
    8972:	0e24      	lsrs	r4, r4, #24
    8974:	0fc9      	lsrs	r1, r1, #31
    8976:	2001      	movs	r0, #1
    8978:	2aff      	cmp	r2, #255	; 0xff
    897a:	d006      	beq.n	898a <__eqsf2+0x2a>
    897c:	2cff      	cmp	r4, #255	; 0xff
    897e:	d003      	beq.n	8988 <__eqsf2+0x28>
    8980:	42a2      	cmp	r2, r4
    8982:	d101      	bne.n	8988 <__eqsf2+0x28>
    8984:	42b5      	cmp	r5, r6
    8986:	d006      	beq.n	8996 <__eqsf2+0x36>
    8988:	bd70      	pop	{r4, r5, r6, pc}
    898a:	2d00      	cmp	r5, #0
    898c:	d1fc      	bne.n	8988 <__eqsf2+0x28>
    898e:	2cff      	cmp	r4, #255	; 0xff
    8990:	d1fa      	bne.n	8988 <__eqsf2+0x28>
    8992:	2e00      	cmp	r6, #0
    8994:	d1f8      	bne.n	8988 <__eqsf2+0x28>
    8996:	428b      	cmp	r3, r1
    8998:	d006      	beq.n	89a8 <__eqsf2+0x48>
    899a:	2001      	movs	r0, #1
    899c:	2a00      	cmp	r2, #0
    899e:	d1f3      	bne.n	8988 <__eqsf2+0x28>
    89a0:	0028      	movs	r0, r5
    89a2:	1e45      	subs	r5, r0, #1
    89a4:	41a8      	sbcs	r0, r5
    89a6:	e7ef      	b.n	8988 <__eqsf2+0x28>
    89a8:	2000      	movs	r0, #0
    89aa:	e7ed      	b.n	8988 <__eqsf2+0x28>

000089ac <__gesf2>:
    89ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    89ae:	0042      	lsls	r2, r0, #1
    89b0:	0245      	lsls	r5, r0, #9
    89b2:	024c      	lsls	r4, r1, #9
    89b4:	0fc3      	lsrs	r3, r0, #31
    89b6:	0048      	lsls	r0, r1, #1
    89b8:	0a6d      	lsrs	r5, r5, #9
    89ba:	0e12      	lsrs	r2, r2, #24
    89bc:	0a64      	lsrs	r4, r4, #9
    89be:	0e00      	lsrs	r0, r0, #24
    89c0:	0fc9      	lsrs	r1, r1, #31
    89c2:	2aff      	cmp	r2, #255	; 0xff
    89c4:	d01e      	beq.n	8a04 <__gesf2+0x58>
    89c6:	28ff      	cmp	r0, #255	; 0xff
    89c8:	d021      	beq.n	8a0e <__gesf2+0x62>
    89ca:	2a00      	cmp	r2, #0
    89cc:	d10a      	bne.n	89e4 <__gesf2+0x38>
    89ce:	426e      	negs	r6, r5
    89d0:	416e      	adcs	r6, r5
    89d2:	b2f6      	uxtb	r6, r6
    89d4:	2800      	cmp	r0, #0
    89d6:	d10f      	bne.n	89f8 <__gesf2+0x4c>
    89d8:	2c00      	cmp	r4, #0
    89da:	d10d      	bne.n	89f8 <__gesf2+0x4c>
    89dc:	2000      	movs	r0, #0
    89de:	2d00      	cmp	r5, #0
    89e0:	d009      	beq.n	89f6 <__gesf2+0x4a>
    89e2:	e005      	b.n	89f0 <__gesf2+0x44>
    89e4:	2800      	cmp	r0, #0
    89e6:	d101      	bne.n	89ec <__gesf2+0x40>
    89e8:	2c00      	cmp	r4, #0
    89ea:	d001      	beq.n	89f0 <__gesf2+0x44>
    89ec:	428b      	cmp	r3, r1
    89ee:	d011      	beq.n	8a14 <__gesf2+0x68>
    89f0:	2101      	movs	r1, #1
    89f2:	4258      	negs	r0, r3
    89f4:	4308      	orrs	r0, r1
    89f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89f8:	2e00      	cmp	r6, #0
    89fa:	d0f7      	beq.n	89ec <__gesf2+0x40>
    89fc:	2001      	movs	r0, #1
    89fe:	3901      	subs	r1, #1
    8a00:	4308      	orrs	r0, r1
    8a02:	e7f8      	b.n	89f6 <__gesf2+0x4a>
    8a04:	2d00      	cmp	r5, #0
    8a06:	d0de      	beq.n	89c6 <__gesf2+0x1a>
    8a08:	2002      	movs	r0, #2
    8a0a:	4240      	negs	r0, r0
    8a0c:	e7f3      	b.n	89f6 <__gesf2+0x4a>
    8a0e:	2c00      	cmp	r4, #0
    8a10:	d0db      	beq.n	89ca <__gesf2+0x1e>
    8a12:	e7f9      	b.n	8a08 <__gesf2+0x5c>
    8a14:	4282      	cmp	r2, r0
    8a16:	dceb      	bgt.n	89f0 <__gesf2+0x44>
    8a18:	db04      	blt.n	8a24 <__gesf2+0x78>
    8a1a:	42a5      	cmp	r5, r4
    8a1c:	d8e8      	bhi.n	89f0 <__gesf2+0x44>
    8a1e:	2000      	movs	r0, #0
    8a20:	42a5      	cmp	r5, r4
    8a22:	d2e8      	bcs.n	89f6 <__gesf2+0x4a>
    8a24:	2101      	movs	r1, #1
    8a26:	1e58      	subs	r0, r3, #1
    8a28:	4308      	orrs	r0, r1
    8a2a:	e7e4      	b.n	89f6 <__gesf2+0x4a>

00008a2c <__lesf2>:
    8a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a2e:	0042      	lsls	r2, r0, #1
    8a30:	024d      	lsls	r5, r1, #9
    8a32:	004c      	lsls	r4, r1, #1
    8a34:	0246      	lsls	r6, r0, #9
    8a36:	0a76      	lsrs	r6, r6, #9
    8a38:	0e12      	lsrs	r2, r2, #24
    8a3a:	0fc3      	lsrs	r3, r0, #31
    8a3c:	0a6d      	lsrs	r5, r5, #9
    8a3e:	0e24      	lsrs	r4, r4, #24
    8a40:	0fc9      	lsrs	r1, r1, #31
    8a42:	2aff      	cmp	r2, #255	; 0xff
    8a44:	d016      	beq.n	8a74 <__lesf2+0x48>
    8a46:	2cff      	cmp	r4, #255	; 0xff
    8a48:	d018      	beq.n	8a7c <__lesf2+0x50>
    8a4a:	2a00      	cmp	r2, #0
    8a4c:	d10a      	bne.n	8a64 <__lesf2+0x38>
    8a4e:	4270      	negs	r0, r6
    8a50:	4170      	adcs	r0, r6
    8a52:	b2c0      	uxtb	r0, r0
    8a54:	2c00      	cmp	r4, #0
    8a56:	d015      	beq.n	8a84 <__lesf2+0x58>
    8a58:	2800      	cmp	r0, #0
    8a5a:	d005      	beq.n	8a68 <__lesf2+0x3c>
    8a5c:	2001      	movs	r0, #1
    8a5e:	3901      	subs	r1, #1
    8a60:	4308      	orrs	r0, r1
    8a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a64:	2c00      	cmp	r4, #0
    8a66:	d013      	beq.n	8a90 <__lesf2+0x64>
    8a68:	4299      	cmp	r1, r3
    8a6a:	d014      	beq.n	8a96 <__lesf2+0x6a>
    8a6c:	2001      	movs	r0, #1
    8a6e:	425b      	negs	r3, r3
    8a70:	4318      	orrs	r0, r3
    8a72:	e7f6      	b.n	8a62 <__lesf2+0x36>
    8a74:	2002      	movs	r0, #2
    8a76:	2e00      	cmp	r6, #0
    8a78:	d1f3      	bne.n	8a62 <__lesf2+0x36>
    8a7a:	e7e4      	b.n	8a46 <__lesf2+0x1a>
    8a7c:	2002      	movs	r0, #2
    8a7e:	2d00      	cmp	r5, #0
    8a80:	d1ef      	bne.n	8a62 <__lesf2+0x36>
    8a82:	e7e2      	b.n	8a4a <__lesf2+0x1e>
    8a84:	2d00      	cmp	r5, #0
    8a86:	d1e7      	bne.n	8a58 <__lesf2+0x2c>
    8a88:	2000      	movs	r0, #0
    8a8a:	2e00      	cmp	r6, #0
    8a8c:	d0e9      	beq.n	8a62 <__lesf2+0x36>
    8a8e:	e7ed      	b.n	8a6c <__lesf2+0x40>
    8a90:	2d00      	cmp	r5, #0
    8a92:	d1e9      	bne.n	8a68 <__lesf2+0x3c>
    8a94:	e7ea      	b.n	8a6c <__lesf2+0x40>
    8a96:	42a2      	cmp	r2, r4
    8a98:	dc06      	bgt.n	8aa8 <__lesf2+0x7c>
    8a9a:	dbdf      	blt.n	8a5c <__lesf2+0x30>
    8a9c:	42ae      	cmp	r6, r5
    8a9e:	d803      	bhi.n	8aa8 <__lesf2+0x7c>
    8aa0:	2000      	movs	r0, #0
    8aa2:	42ae      	cmp	r6, r5
    8aa4:	d3da      	bcc.n	8a5c <__lesf2+0x30>
    8aa6:	e7dc      	b.n	8a62 <__lesf2+0x36>
    8aa8:	2001      	movs	r0, #1
    8aaa:	4249      	negs	r1, r1
    8aac:	4308      	orrs	r0, r1
    8aae:	e7d8      	b.n	8a62 <__lesf2+0x36>

00008ab0 <__aeabi_fmul>:
    8ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8ab2:	4657      	mov	r7, sl
    8ab4:	464e      	mov	r6, r9
    8ab6:	4645      	mov	r5, r8
    8ab8:	46de      	mov	lr, fp
    8aba:	b5e0      	push	{r5, r6, r7, lr}
    8abc:	0247      	lsls	r7, r0, #9
    8abe:	0046      	lsls	r6, r0, #1
    8ac0:	4688      	mov	r8, r1
    8ac2:	0a7f      	lsrs	r7, r7, #9
    8ac4:	0e36      	lsrs	r6, r6, #24
    8ac6:	0fc4      	lsrs	r4, r0, #31
    8ac8:	2e00      	cmp	r6, #0
    8aca:	d047      	beq.n	8b5c <__aeabi_fmul+0xac>
    8acc:	2eff      	cmp	r6, #255	; 0xff
    8ace:	d024      	beq.n	8b1a <__aeabi_fmul+0x6a>
    8ad0:	00fb      	lsls	r3, r7, #3
    8ad2:	2780      	movs	r7, #128	; 0x80
    8ad4:	04ff      	lsls	r7, r7, #19
    8ad6:	431f      	orrs	r7, r3
    8ad8:	2300      	movs	r3, #0
    8ada:	4699      	mov	r9, r3
    8adc:	469a      	mov	sl, r3
    8ade:	3e7f      	subs	r6, #127	; 0x7f
    8ae0:	4643      	mov	r3, r8
    8ae2:	025d      	lsls	r5, r3, #9
    8ae4:	0058      	lsls	r0, r3, #1
    8ae6:	0fdb      	lsrs	r3, r3, #31
    8ae8:	0a6d      	lsrs	r5, r5, #9
    8aea:	0e00      	lsrs	r0, r0, #24
    8aec:	4698      	mov	r8, r3
    8aee:	d043      	beq.n	8b78 <__aeabi_fmul+0xc8>
    8af0:	28ff      	cmp	r0, #255	; 0xff
    8af2:	d03b      	beq.n	8b6c <__aeabi_fmul+0xbc>
    8af4:	00eb      	lsls	r3, r5, #3
    8af6:	2580      	movs	r5, #128	; 0x80
    8af8:	2200      	movs	r2, #0
    8afa:	04ed      	lsls	r5, r5, #19
    8afc:	431d      	orrs	r5, r3
    8afe:	387f      	subs	r0, #127	; 0x7f
    8b00:	1836      	adds	r6, r6, r0
    8b02:	1c73      	adds	r3, r6, #1
    8b04:	4641      	mov	r1, r8
    8b06:	469b      	mov	fp, r3
    8b08:	464b      	mov	r3, r9
    8b0a:	4061      	eors	r1, r4
    8b0c:	4313      	orrs	r3, r2
    8b0e:	2b0f      	cmp	r3, #15
    8b10:	d864      	bhi.n	8bdc <__aeabi_fmul+0x12c>
    8b12:	4875      	ldr	r0, [pc, #468]	; (8ce8 <__aeabi_fmul+0x238>)
    8b14:	009b      	lsls	r3, r3, #2
    8b16:	58c3      	ldr	r3, [r0, r3]
    8b18:	469f      	mov	pc, r3
    8b1a:	2f00      	cmp	r7, #0
    8b1c:	d142      	bne.n	8ba4 <__aeabi_fmul+0xf4>
    8b1e:	2308      	movs	r3, #8
    8b20:	4699      	mov	r9, r3
    8b22:	3b06      	subs	r3, #6
    8b24:	26ff      	movs	r6, #255	; 0xff
    8b26:	469a      	mov	sl, r3
    8b28:	e7da      	b.n	8ae0 <__aeabi_fmul+0x30>
    8b2a:	4641      	mov	r1, r8
    8b2c:	2a02      	cmp	r2, #2
    8b2e:	d028      	beq.n	8b82 <__aeabi_fmul+0xd2>
    8b30:	2a03      	cmp	r2, #3
    8b32:	d100      	bne.n	8b36 <__aeabi_fmul+0x86>
    8b34:	e0ce      	b.n	8cd4 <__aeabi_fmul+0x224>
    8b36:	2a01      	cmp	r2, #1
    8b38:	d000      	beq.n	8b3c <__aeabi_fmul+0x8c>
    8b3a:	e0ac      	b.n	8c96 <__aeabi_fmul+0x1e6>
    8b3c:	4011      	ands	r1, r2
    8b3e:	2000      	movs	r0, #0
    8b40:	2200      	movs	r2, #0
    8b42:	b2cc      	uxtb	r4, r1
    8b44:	0240      	lsls	r0, r0, #9
    8b46:	05d2      	lsls	r2, r2, #23
    8b48:	0a40      	lsrs	r0, r0, #9
    8b4a:	07e4      	lsls	r4, r4, #31
    8b4c:	4310      	orrs	r0, r2
    8b4e:	4320      	orrs	r0, r4
    8b50:	bc3c      	pop	{r2, r3, r4, r5}
    8b52:	4690      	mov	r8, r2
    8b54:	4699      	mov	r9, r3
    8b56:	46a2      	mov	sl, r4
    8b58:	46ab      	mov	fp, r5
    8b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8b5c:	2f00      	cmp	r7, #0
    8b5e:	d115      	bne.n	8b8c <__aeabi_fmul+0xdc>
    8b60:	2304      	movs	r3, #4
    8b62:	4699      	mov	r9, r3
    8b64:	3b03      	subs	r3, #3
    8b66:	2600      	movs	r6, #0
    8b68:	469a      	mov	sl, r3
    8b6a:	e7b9      	b.n	8ae0 <__aeabi_fmul+0x30>
    8b6c:	20ff      	movs	r0, #255	; 0xff
    8b6e:	2202      	movs	r2, #2
    8b70:	2d00      	cmp	r5, #0
    8b72:	d0c5      	beq.n	8b00 <__aeabi_fmul+0x50>
    8b74:	2203      	movs	r2, #3
    8b76:	e7c3      	b.n	8b00 <__aeabi_fmul+0x50>
    8b78:	2d00      	cmp	r5, #0
    8b7a:	d119      	bne.n	8bb0 <__aeabi_fmul+0x100>
    8b7c:	2000      	movs	r0, #0
    8b7e:	2201      	movs	r2, #1
    8b80:	e7be      	b.n	8b00 <__aeabi_fmul+0x50>
    8b82:	2401      	movs	r4, #1
    8b84:	22ff      	movs	r2, #255	; 0xff
    8b86:	400c      	ands	r4, r1
    8b88:	2000      	movs	r0, #0
    8b8a:	e7db      	b.n	8b44 <__aeabi_fmul+0x94>
    8b8c:	0038      	movs	r0, r7
    8b8e:	f001 ff83 	bl	aa98 <__clzsi2>
    8b92:	2676      	movs	r6, #118	; 0x76
    8b94:	1f43      	subs	r3, r0, #5
    8b96:	409f      	lsls	r7, r3
    8b98:	2300      	movs	r3, #0
    8b9a:	4276      	negs	r6, r6
    8b9c:	1a36      	subs	r6, r6, r0
    8b9e:	4699      	mov	r9, r3
    8ba0:	469a      	mov	sl, r3
    8ba2:	e79d      	b.n	8ae0 <__aeabi_fmul+0x30>
    8ba4:	230c      	movs	r3, #12
    8ba6:	4699      	mov	r9, r3
    8ba8:	3b09      	subs	r3, #9
    8baa:	26ff      	movs	r6, #255	; 0xff
    8bac:	469a      	mov	sl, r3
    8bae:	e797      	b.n	8ae0 <__aeabi_fmul+0x30>
    8bb0:	0028      	movs	r0, r5
    8bb2:	f001 ff71 	bl	aa98 <__clzsi2>
    8bb6:	1f43      	subs	r3, r0, #5
    8bb8:	409d      	lsls	r5, r3
    8bba:	2376      	movs	r3, #118	; 0x76
    8bbc:	425b      	negs	r3, r3
    8bbe:	1a18      	subs	r0, r3, r0
    8bc0:	2200      	movs	r2, #0
    8bc2:	e79d      	b.n	8b00 <__aeabi_fmul+0x50>
    8bc4:	2080      	movs	r0, #128	; 0x80
    8bc6:	2400      	movs	r4, #0
    8bc8:	03c0      	lsls	r0, r0, #15
    8bca:	22ff      	movs	r2, #255	; 0xff
    8bcc:	e7ba      	b.n	8b44 <__aeabi_fmul+0x94>
    8bce:	003d      	movs	r5, r7
    8bd0:	4652      	mov	r2, sl
    8bd2:	e7ab      	b.n	8b2c <__aeabi_fmul+0x7c>
    8bd4:	003d      	movs	r5, r7
    8bd6:	0021      	movs	r1, r4
    8bd8:	4652      	mov	r2, sl
    8bda:	e7a7      	b.n	8b2c <__aeabi_fmul+0x7c>
    8bdc:	0c3b      	lsrs	r3, r7, #16
    8bde:	469c      	mov	ip, r3
    8be0:	042a      	lsls	r2, r5, #16
    8be2:	0c12      	lsrs	r2, r2, #16
    8be4:	0c2b      	lsrs	r3, r5, #16
    8be6:	0014      	movs	r4, r2
    8be8:	4660      	mov	r0, ip
    8bea:	4665      	mov	r5, ip
    8bec:	043f      	lsls	r7, r7, #16
    8bee:	0c3f      	lsrs	r7, r7, #16
    8bf0:	437c      	muls	r4, r7
    8bf2:	4342      	muls	r2, r0
    8bf4:	435d      	muls	r5, r3
    8bf6:	437b      	muls	r3, r7
    8bf8:	0c27      	lsrs	r7, r4, #16
    8bfa:	189b      	adds	r3, r3, r2
    8bfc:	18ff      	adds	r7, r7, r3
    8bfe:	42ba      	cmp	r2, r7
    8c00:	d903      	bls.n	8c0a <__aeabi_fmul+0x15a>
    8c02:	2380      	movs	r3, #128	; 0x80
    8c04:	025b      	lsls	r3, r3, #9
    8c06:	469c      	mov	ip, r3
    8c08:	4465      	add	r5, ip
    8c0a:	0424      	lsls	r4, r4, #16
    8c0c:	043a      	lsls	r2, r7, #16
    8c0e:	0c24      	lsrs	r4, r4, #16
    8c10:	1912      	adds	r2, r2, r4
    8c12:	0193      	lsls	r3, r2, #6
    8c14:	1e5c      	subs	r4, r3, #1
    8c16:	41a3      	sbcs	r3, r4
    8c18:	0c3f      	lsrs	r7, r7, #16
    8c1a:	0e92      	lsrs	r2, r2, #26
    8c1c:	197d      	adds	r5, r7, r5
    8c1e:	431a      	orrs	r2, r3
    8c20:	01ad      	lsls	r5, r5, #6
    8c22:	4315      	orrs	r5, r2
    8c24:	012b      	lsls	r3, r5, #4
    8c26:	d504      	bpl.n	8c32 <__aeabi_fmul+0x182>
    8c28:	2301      	movs	r3, #1
    8c2a:	465e      	mov	r6, fp
    8c2c:	086a      	lsrs	r2, r5, #1
    8c2e:	401d      	ands	r5, r3
    8c30:	4315      	orrs	r5, r2
    8c32:	0032      	movs	r2, r6
    8c34:	327f      	adds	r2, #127	; 0x7f
    8c36:	2a00      	cmp	r2, #0
    8c38:	dd25      	ble.n	8c86 <__aeabi_fmul+0x1d6>
    8c3a:	076b      	lsls	r3, r5, #29
    8c3c:	d004      	beq.n	8c48 <__aeabi_fmul+0x198>
    8c3e:	230f      	movs	r3, #15
    8c40:	402b      	ands	r3, r5
    8c42:	2b04      	cmp	r3, #4
    8c44:	d000      	beq.n	8c48 <__aeabi_fmul+0x198>
    8c46:	3504      	adds	r5, #4
    8c48:	012b      	lsls	r3, r5, #4
    8c4a:	d503      	bpl.n	8c54 <__aeabi_fmul+0x1a4>
    8c4c:	0032      	movs	r2, r6
    8c4e:	4b27      	ldr	r3, [pc, #156]	; (8cec <__aeabi_fmul+0x23c>)
    8c50:	3280      	adds	r2, #128	; 0x80
    8c52:	401d      	ands	r5, r3
    8c54:	2afe      	cmp	r2, #254	; 0xfe
    8c56:	dc94      	bgt.n	8b82 <__aeabi_fmul+0xd2>
    8c58:	2401      	movs	r4, #1
    8c5a:	01a8      	lsls	r0, r5, #6
    8c5c:	0a40      	lsrs	r0, r0, #9
    8c5e:	b2d2      	uxtb	r2, r2
    8c60:	400c      	ands	r4, r1
    8c62:	e76f      	b.n	8b44 <__aeabi_fmul+0x94>
    8c64:	2080      	movs	r0, #128	; 0x80
    8c66:	03c0      	lsls	r0, r0, #15
    8c68:	4207      	tst	r7, r0
    8c6a:	d007      	beq.n	8c7c <__aeabi_fmul+0x1cc>
    8c6c:	4205      	tst	r5, r0
    8c6e:	d105      	bne.n	8c7c <__aeabi_fmul+0x1cc>
    8c70:	4328      	orrs	r0, r5
    8c72:	0240      	lsls	r0, r0, #9
    8c74:	0a40      	lsrs	r0, r0, #9
    8c76:	4644      	mov	r4, r8
    8c78:	22ff      	movs	r2, #255	; 0xff
    8c7a:	e763      	b.n	8b44 <__aeabi_fmul+0x94>
    8c7c:	4338      	orrs	r0, r7
    8c7e:	0240      	lsls	r0, r0, #9
    8c80:	0a40      	lsrs	r0, r0, #9
    8c82:	22ff      	movs	r2, #255	; 0xff
    8c84:	e75e      	b.n	8b44 <__aeabi_fmul+0x94>
    8c86:	2401      	movs	r4, #1
    8c88:	1aa3      	subs	r3, r4, r2
    8c8a:	2b1b      	cmp	r3, #27
    8c8c:	dd05      	ble.n	8c9a <__aeabi_fmul+0x1ea>
    8c8e:	400c      	ands	r4, r1
    8c90:	2200      	movs	r2, #0
    8c92:	2000      	movs	r0, #0
    8c94:	e756      	b.n	8b44 <__aeabi_fmul+0x94>
    8c96:	465e      	mov	r6, fp
    8c98:	e7cb      	b.n	8c32 <__aeabi_fmul+0x182>
    8c9a:	002a      	movs	r2, r5
    8c9c:	2020      	movs	r0, #32
    8c9e:	40da      	lsrs	r2, r3
    8ca0:	1ac3      	subs	r3, r0, r3
    8ca2:	409d      	lsls	r5, r3
    8ca4:	002b      	movs	r3, r5
    8ca6:	1e5d      	subs	r5, r3, #1
    8ca8:	41ab      	sbcs	r3, r5
    8caa:	4313      	orrs	r3, r2
    8cac:	075a      	lsls	r2, r3, #29
    8cae:	d004      	beq.n	8cba <__aeabi_fmul+0x20a>
    8cb0:	220f      	movs	r2, #15
    8cb2:	401a      	ands	r2, r3
    8cb4:	2a04      	cmp	r2, #4
    8cb6:	d000      	beq.n	8cba <__aeabi_fmul+0x20a>
    8cb8:	3304      	adds	r3, #4
    8cba:	015a      	lsls	r2, r3, #5
    8cbc:	d504      	bpl.n	8cc8 <__aeabi_fmul+0x218>
    8cbe:	2401      	movs	r4, #1
    8cc0:	2201      	movs	r2, #1
    8cc2:	400c      	ands	r4, r1
    8cc4:	2000      	movs	r0, #0
    8cc6:	e73d      	b.n	8b44 <__aeabi_fmul+0x94>
    8cc8:	2401      	movs	r4, #1
    8cca:	019b      	lsls	r3, r3, #6
    8ccc:	0a58      	lsrs	r0, r3, #9
    8cce:	400c      	ands	r4, r1
    8cd0:	2200      	movs	r2, #0
    8cd2:	e737      	b.n	8b44 <__aeabi_fmul+0x94>
    8cd4:	2080      	movs	r0, #128	; 0x80
    8cd6:	2401      	movs	r4, #1
    8cd8:	03c0      	lsls	r0, r0, #15
    8cda:	4328      	orrs	r0, r5
    8cdc:	0240      	lsls	r0, r0, #9
    8cde:	0a40      	lsrs	r0, r0, #9
    8ce0:	400c      	ands	r4, r1
    8ce2:	22ff      	movs	r2, #255	; 0xff
    8ce4:	e72e      	b.n	8b44 <__aeabi_fmul+0x94>
    8ce6:	46c0      	nop			; (mov r8, r8)
    8ce8:	0000b028 	.word	0x0000b028
    8cec:	f7ffffff 	.word	0xf7ffffff

00008cf0 <__aeabi_i2f>:
    8cf0:	b570      	push	{r4, r5, r6, lr}
    8cf2:	2800      	cmp	r0, #0
    8cf4:	d030      	beq.n	8d58 <__aeabi_i2f+0x68>
    8cf6:	17c3      	asrs	r3, r0, #31
    8cf8:	18c4      	adds	r4, r0, r3
    8cfa:	405c      	eors	r4, r3
    8cfc:	0fc5      	lsrs	r5, r0, #31
    8cfe:	0020      	movs	r0, r4
    8d00:	f001 feca 	bl	aa98 <__clzsi2>
    8d04:	239e      	movs	r3, #158	; 0x9e
    8d06:	1a1b      	subs	r3, r3, r0
    8d08:	2b96      	cmp	r3, #150	; 0x96
    8d0a:	dc0d      	bgt.n	8d28 <__aeabi_i2f+0x38>
    8d0c:	2296      	movs	r2, #150	; 0x96
    8d0e:	1ad2      	subs	r2, r2, r3
    8d10:	4094      	lsls	r4, r2
    8d12:	002a      	movs	r2, r5
    8d14:	0264      	lsls	r4, r4, #9
    8d16:	0a64      	lsrs	r4, r4, #9
    8d18:	b2db      	uxtb	r3, r3
    8d1a:	0264      	lsls	r4, r4, #9
    8d1c:	05db      	lsls	r3, r3, #23
    8d1e:	0a60      	lsrs	r0, r4, #9
    8d20:	07d2      	lsls	r2, r2, #31
    8d22:	4318      	orrs	r0, r3
    8d24:	4310      	orrs	r0, r2
    8d26:	bd70      	pop	{r4, r5, r6, pc}
    8d28:	2b99      	cmp	r3, #153	; 0x99
    8d2a:	dc19      	bgt.n	8d60 <__aeabi_i2f+0x70>
    8d2c:	2299      	movs	r2, #153	; 0x99
    8d2e:	1ad2      	subs	r2, r2, r3
    8d30:	2a00      	cmp	r2, #0
    8d32:	dd29      	ble.n	8d88 <__aeabi_i2f+0x98>
    8d34:	4094      	lsls	r4, r2
    8d36:	0022      	movs	r2, r4
    8d38:	4c14      	ldr	r4, [pc, #80]	; (8d8c <__aeabi_i2f+0x9c>)
    8d3a:	4014      	ands	r4, r2
    8d3c:	0751      	lsls	r1, r2, #29
    8d3e:	d004      	beq.n	8d4a <__aeabi_i2f+0x5a>
    8d40:	210f      	movs	r1, #15
    8d42:	400a      	ands	r2, r1
    8d44:	2a04      	cmp	r2, #4
    8d46:	d000      	beq.n	8d4a <__aeabi_i2f+0x5a>
    8d48:	3404      	adds	r4, #4
    8d4a:	0162      	lsls	r2, r4, #5
    8d4c:	d413      	bmi.n	8d76 <__aeabi_i2f+0x86>
    8d4e:	01a4      	lsls	r4, r4, #6
    8d50:	0a64      	lsrs	r4, r4, #9
    8d52:	b2db      	uxtb	r3, r3
    8d54:	002a      	movs	r2, r5
    8d56:	e7e0      	b.n	8d1a <__aeabi_i2f+0x2a>
    8d58:	2200      	movs	r2, #0
    8d5a:	2300      	movs	r3, #0
    8d5c:	2400      	movs	r4, #0
    8d5e:	e7dc      	b.n	8d1a <__aeabi_i2f+0x2a>
    8d60:	2205      	movs	r2, #5
    8d62:	0021      	movs	r1, r4
    8d64:	1a12      	subs	r2, r2, r0
    8d66:	40d1      	lsrs	r1, r2
    8d68:	22b9      	movs	r2, #185	; 0xb9
    8d6a:	1ad2      	subs	r2, r2, r3
    8d6c:	4094      	lsls	r4, r2
    8d6e:	1e62      	subs	r2, r4, #1
    8d70:	4194      	sbcs	r4, r2
    8d72:	430c      	orrs	r4, r1
    8d74:	e7da      	b.n	8d2c <__aeabi_i2f+0x3c>
    8d76:	4b05      	ldr	r3, [pc, #20]	; (8d8c <__aeabi_i2f+0x9c>)
    8d78:	002a      	movs	r2, r5
    8d7a:	401c      	ands	r4, r3
    8d7c:	239f      	movs	r3, #159	; 0x9f
    8d7e:	01a4      	lsls	r4, r4, #6
    8d80:	1a1b      	subs	r3, r3, r0
    8d82:	0a64      	lsrs	r4, r4, #9
    8d84:	b2db      	uxtb	r3, r3
    8d86:	e7c8      	b.n	8d1a <__aeabi_i2f+0x2a>
    8d88:	0022      	movs	r2, r4
    8d8a:	e7d5      	b.n	8d38 <__aeabi_i2f+0x48>
    8d8c:	fbffffff 	.word	0xfbffffff

00008d90 <__aeabi_dadd>:
    8d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d92:	4645      	mov	r5, r8
    8d94:	46de      	mov	lr, fp
    8d96:	4657      	mov	r7, sl
    8d98:	464e      	mov	r6, r9
    8d9a:	030c      	lsls	r4, r1, #12
    8d9c:	b5e0      	push	{r5, r6, r7, lr}
    8d9e:	004e      	lsls	r6, r1, #1
    8da0:	0fc9      	lsrs	r1, r1, #31
    8da2:	4688      	mov	r8, r1
    8da4:	000d      	movs	r5, r1
    8da6:	0a61      	lsrs	r1, r4, #9
    8da8:	0f44      	lsrs	r4, r0, #29
    8daa:	430c      	orrs	r4, r1
    8dac:	00c7      	lsls	r7, r0, #3
    8dae:	0319      	lsls	r1, r3, #12
    8db0:	0058      	lsls	r0, r3, #1
    8db2:	0fdb      	lsrs	r3, r3, #31
    8db4:	469b      	mov	fp, r3
    8db6:	0a4b      	lsrs	r3, r1, #9
    8db8:	0f51      	lsrs	r1, r2, #29
    8dba:	430b      	orrs	r3, r1
    8dbc:	0d76      	lsrs	r6, r6, #21
    8dbe:	0d40      	lsrs	r0, r0, #21
    8dc0:	0019      	movs	r1, r3
    8dc2:	00d2      	lsls	r2, r2, #3
    8dc4:	45d8      	cmp	r8, fp
    8dc6:	d100      	bne.n	8dca <__aeabi_dadd+0x3a>
    8dc8:	e0ae      	b.n	8f28 <__aeabi_dadd+0x198>
    8dca:	1a35      	subs	r5, r6, r0
    8dcc:	2d00      	cmp	r5, #0
    8dce:	dc00      	bgt.n	8dd2 <__aeabi_dadd+0x42>
    8dd0:	e0f6      	b.n	8fc0 <__aeabi_dadd+0x230>
    8dd2:	2800      	cmp	r0, #0
    8dd4:	d10f      	bne.n	8df6 <__aeabi_dadd+0x66>
    8dd6:	4313      	orrs	r3, r2
    8dd8:	d100      	bne.n	8ddc <__aeabi_dadd+0x4c>
    8dda:	e0db      	b.n	8f94 <__aeabi_dadd+0x204>
    8ddc:	1e6b      	subs	r3, r5, #1
    8dde:	2b00      	cmp	r3, #0
    8de0:	d000      	beq.n	8de4 <__aeabi_dadd+0x54>
    8de2:	e137      	b.n	9054 <__aeabi_dadd+0x2c4>
    8de4:	1aba      	subs	r2, r7, r2
    8de6:	4297      	cmp	r7, r2
    8de8:	41bf      	sbcs	r7, r7
    8dea:	1a64      	subs	r4, r4, r1
    8dec:	427f      	negs	r7, r7
    8dee:	1be4      	subs	r4, r4, r7
    8df0:	2601      	movs	r6, #1
    8df2:	0017      	movs	r7, r2
    8df4:	e024      	b.n	8e40 <__aeabi_dadd+0xb0>
    8df6:	4bc6      	ldr	r3, [pc, #792]	; (9110 <__aeabi_dadd+0x380>)
    8df8:	429e      	cmp	r6, r3
    8dfa:	d04d      	beq.n	8e98 <__aeabi_dadd+0x108>
    8dfc:	2380      	movs	r3, #128	; 0x80
    8dfe:	041b      	lsls	r3, r3, #16
    8e00:	4319      	orrs	r1, r3
    8e02:	2d38      	cmp	r5, #56	; 0x38
    8e04:	dd00      	ble.n	8e08 <__aeabi_dadd+0x78>
    8e06:	e107      	b.n	9018 <__aeabi_dadd+0x288>
    8e08:	2d1f      	cmp	r5, #31
    8e0a:	dd00      	ble.n	8e0e <__aeabi_dadd+0x7e>
    8e0c:	e138      	b.n	9080 <__aeabi_dadd+0x2f0>
    8e0e:	2020      	movs	r0, #32
    8e10:	1b43      	subs	r3, r0, r5
    8e12:	469a      	mov	sl, r3
    8e14:	000b      	movs	r3, r1
    8e16:	4650      	mov	r0, sl
    8e18:	4083      	lsls	r3, r0
    8e1a:	4699      	mov	r9, r3
    8e1c:	0013      	movs	r3, r2
    8e1e:	4648      	mov	r0, r9
    8e20:	40eb      	lsrs	r3, r5
    8e22:	4318      	orrs	r0, r3
    8e24:	0003      	movs	r3, r0
    8e26:	4650      	mov	r0, sl
    8e28:	4082      	lsls	r2, r0
    8e2a:	1e50      	subs	r0, r2, #1
    8e2c:	4182      	sbcs	r2, r0
    8e2e:	40e9      	lsrs	r1, r5
    8e30:	431a      	orrs	r2, r3
    8e32:	1aba      	subs	r2, r7, r2
    8e34:	1a61      	subs	r1, r4, r1
    8e36:	4297      	cmp	r7, r2
    8e38:	41a4      	sbcs	r4, r4
    8e3a:	0017      	movs	r7, r2
    8e3c:	4264      	negs	r4, r4
    8e3e:	1b0c      	subs	r4, r1, r4
    8e40:	0223      	lsls	r3, r4, #8
    8e42:	d562      	bpl.n	8f0a <__aeabi_dadd+0x17a>
    8e44:	0264      	lsls	r4, r4, #9
    8e46:	0a65      	lsrs	r5, r4, #9
    8e48:	2d00      	cmp	r5, #0
    8e4a:	d100      	bne.n	8e4e <__aeabi_dadd+0xbe>
    8e4c:	e0df      	b.n	900e <__aeabi_dadd+0x27e>
    8e4e:	0028      	movs	r0, r5
    8e50:	f001 fe22 	bl	aa98 <__clzsi2>
    8e54:	0003      	movs	r3, r0
    8e56:	3b08      	subs	r3, #8
    8e58:	2b1f      	cmp	r3, #31
    8e5a:	dd00      	ble.n	8e5e <__aeabi_dadd+0xce>
    8e5c:	e0d2      	b.n	9004 <__aeabi_dadd+0x274>
    8e5e:	2220      	movs	r2, #32
    8e60:	003c      	movs	r4, r7
    8e62:	1ad2      	subs	r2, r2, r3
    8e64:	409d      	lsls	r5, r3
    8e66:	40d4      	lsrs	r4, r2
    8e68:	409f      	lsls	r7, r3
    8e6a:	4325      	orrs	r5, r4
    8e6c:	429e      	cmp	r6, r3
    8e6e:	dd00      	ble.n	8e72 <__aeabi_dadd+0xe2>
    8e70:	e0c4      	b.n	8ffc <__aeabi_dadd+0x26c>
    8e72:	1b9e      	subs	r6, r3, r6
    8e74:	1c73      	adds	r3, r6, #1
    8e76:	2b1f      	cmp	r3, #31
    8e78:	dd00      	ble.n	8e7c <__aeabi_dadd+0xec>
    8e7a:	e0f1      	b.n	9060 <__aeabi_dadd+0x2d0>
    8e7c:	2220      	movs	r2, #32
    8e7e:	0038      	movs	r0, r7
    8e80:	0029      	movs	r1, r5
    8e82:	1ad2      	subs	r2, r2, r3
    8e84:	40d8      	lsrs	r0, r3
    8e86:	4091      	lsls	r1, r2
    8e88:	4097      	lsls	r7, r2
    8e8a:	002c      	movs	r4, r5
    8e8c:	4301      	orrs	r1, r0
    8e8e:	1e78      	subs	r0, r7, #1
    8e90:	4187      	sbcs	r7, r0
    8e92:	40dc      	lsrs	r4, r3
    8e94:	2600      	movs	r6, #0
    8e96:	430f      	orrs	r7, r1
    8e98:	077b      	lsls	r3, r7, #29
    8e9a:	d009      	beq.n	8eb0 <__aeabi_dadd+0x120>
    8e9c:	230f      	movs	r3, #15
    8e9e:	403b      	ands	r3, r7
    8ea0:	2b04      	cmp	r3, #4
    8ea2:	d005      	beq.n	8eb0 <__aeabi_dadd+0x120>
    8ea4:	1d3b      	adds	r3, r7, #4
    8ea6:	42bb      	cmp	r3, r7
    8ea8:	41bf      	sbcs	r7, r7
    8eaa:	427f      	negs	r7, r7
    8eac:	19e4      	adds	r4, r4, r7
    8eae:	001f      	movs	r7, r3
    8eb0:	0223      	lsls	r3, r4, #8
    8eb2:	d52c      	bpl.n	8f0e <__aeabi_dadd+0x17e>
    8eb4:	4b96      	ldr	r3, [pc, #600]	; (9110 <__aeabi_dadd+0x380>)
    8eb6:	3601      	adds	r6, #1
    8eb8:	429e      	cmp	r6, r3
    8eba:	d100      	bne.n	8ebe <__aeabi_dadd+0x12e>
    8ebc:	e09a      	b.n	8ff4 <__aeabi_dadd+0x264>
    8ebe:	4645      	mov	r5, r8
    8ec0:	4b94      	ldr	r3, [pc, #592]	; (9114 <__aeabi_dadd+0x384>)
    8ec2:	08ff      	lsrs	r7, r7, #3
    8ec4:	401c      	ands	r4, r3
    8ec6:	0760      	lsls	r0, r4, #29
    8ec8:	0576      	lsls	r6, r6, #21
    8eca:	0264      	lsls	r4, r4, #9
    8ecc:	4307      	orrs	r7, r0
    8ece:	0b24      	lsrs	r4, r4, #12
    8ed0:	0d76      	lsrs	r6, r6, #21
    8ed2:	2100      	movs	r1, #0
    8ed4:	0324      	lsls	r4, r4, #12
    8ed6:	0b23      	lsrs	r3, r4, #12
    8ed8:	0d0c      	lsrs	r4, r1, #20
    8eda:	4a8f      	ldr	r2, [pc, #572]	; (9118 <__aeabi_dadd+0x388>)
    8edc:	0524      	lsls	r4, r4, #20
    8ede:	431c      	orrs	r4, r3
    8ee0:	4014      	ands	r4, r2
    8ee2:	0533      	lsls	r3, r6, #20
    8ee4:	4323      	orrs	r3, r4
    8ee6:	005b      	lsls	r3, r3, #1
    8ee8:	07ed      	lsls	r5, r5, #31
    8eea:	085b      	lsrs	r3, r3, #1
    8eec:	432b      	orrs	r3, r5
    8eee:	0038      	movs	r0, r7
    8ef0:	0019      	movs	r1, r3
    8ef2:	bc3c      	pop	{r2, r3, r4, r5}
    8ef4:	4690      	mov	r8, r2
    8ef6:	4699      	mov	r9, r3
    8ef8:	46a2      	mov	sl, r4
    8efa:	46ab      	mov	fp, r5
    8efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8efe:	4664      	mov	r4, ip
    8f00:	4304      	orrs	r4, r0
    8f02:	d100      	bne.n	8f06 <__aeabi_dadd+0x176>
    8f04:	e211      	b.n	932a <__aeabi_dadd+0x59a>
    8f06:	0004      	movs	r4, r0
    8f08:	4667      	mov	r7, ip
    8f0a:	077b      	lsls	r3, r7, #29
    8f0c:	d1c6      	bne.n	8e9c <__aeabi_dadd+0x10c>
    8f0e:	4645      	mov	r5, r8
    8f10:	0760      	lsls	r0, r4, #29
    8f12:	08ff      	lsrs	r7, r7, #3
    8f14:	4307      	orrs	r7, r0
    8f16:	08e4      	lsrs	r4, r4, #3
    8f18:	4b7d      	ldr	r3, [pc, #500]	; (9110 <__aeabi_dadd+0x380>)
    8f1a:	429e      	cmp	r6, r3
    8f1c:	d030      	beq.n	8f80 <__aeabi_dadd+0x1f0>
    8f1e:	0324      	lsls	r4, r4, #12
    8f20:	0576      	lsls	r6, r6, #21
    8f22:	0b24      	lsrs	r4, r4, #12
    8f24:	0d76      	lsrs	r6, r6, #21
    8f26:	e7d4      	b.n	8ed2 <__aeabi_dadd+0x142>
    8f28:	1a33      	subs	r3, r6, r0
    8f2a:	469a      	mov	sl, r3
    8f2c:	2b00      	cmp	r3, #0
    8f2e:	dd78      	ble.n	9022 <__aeabi_dadd+0x292>
    8f30:	2800      	cmp	r0, #0
    8f32:	d031      	beq.n	8f98 <__aeabi_dadd+0x208>
    8f34:	4876      	ldr	r0, [pc, #472]	; (9110 <__aeabi_dadd+0x380>)
    8f36:	4286      	cmp	r6, r0
    8f38:	d0ae      	beq.n	8e98 <__aeabi_dadd+0x108>
    8f3a:	2080      	movs	r0, #128	; 0x80
    8f3c:	0400      	lsls	r0, r0, #16
    8f3e:	4301      	orrs	r1, r0
    8f40:	4653      	mov	r3, sl
    8f42:	2b38      	cmp	r3, #56	; 0x38
    8f44:	dc00      	bgt.n	8f48 <__aeabi_dadd+0x1b8>
    8f46:	e0e9      	b.n	911c <__aeabi_dadd+0x38c>
    8f48:	430a      	orrs	r2, r1
    8f4a:	1e51      	subs	r1, r2, #1
    8f4c:	418a      	sbcs	r2, r1
    8f4e:	2100      	movs	r1, #0
    8f50:	19d2      	adds	r2, r2, r7
    8f52:	42ba      	cmp	r2, r7
    8f54:	41bf      	sbcs	r7, r7
    8f56:	1909      	adds	r1, r1, r4
    8f58:	427c      	negs	r4, r7
    8f5a:	0017      	movs	r7, r2
    8f5c:	190c      	adds	r4, r1, r4
    8f5e:	0223      	lsls	r3, r4, #8
    8f60:	d5d3      	bpl.n	8f0a <__aeabi_dadd+0x17a>
    8f62:	4b6b      	ldr	r3, [pc, #428]	; (9110 <__aeabi_dadd+0x380>)
    8f64:	3601      	adds	r6, #1
    8f66:	429e      	cmp	r6, r3
    8f68:	d100      	bne.n	8f6c <__aeabi_dadd+0x1dc>
    8f6a:	e13a      	b.n	91e2 <__aeabi_dadd+0x452>
    8f6c:	2001      	movs	r0, #1
    8f6e:	4b69      	ldr	r3, [pc, #420]	; (9114 <__aeabi_dadd+0x384>)
    8f70:	401c      	ands	r4, r3
    8f72:	087b      	lsrs	r3, r7, #1
    8f74:	4007      	ands	r7, r0
    8f76:	431f      	orrs	r7, r3
    8f78:	07e0      	lsls	r0, r4, #31
    8f7a:	4307      	orrs	r7, r0
    8f7c:	0864      	lsrs	r4, r4, #1
    8f7e:	e78b      	b.n	8e98 <__aeabi_dadd+0x108>
    8f80:	0023      	movs	r3, r4
    8f82:	433b      	orrs	r3, r7
    8f84:	d100      	bne.n	8f88 <__aeabi_dadd+0x1f8>
    8f86:	e1cb      	b.n	9320 <__aeabi_dadd+0x590>
    8f88:	2280      	movs	r2, #128	; 0x80
    8f8a:	0312      	lsls	r2, r2, #12
    8f8c:	4314      	orrs	r4, r2
    8f8e:	0324      	lsls	r4, r4, #12
    8f90:	0b24      	lsrs	r4, r4, #12
    8f92:	e79e      	b.n	8ed2 <__aeabi_dadd+0x142>
    8f94:	002e      	movs	r6, r5
    8f96:	e77f      	b.n	8e98 <__aeabi_dadd+0x108>
    8f98:	0008      	movs	r0, r1
    8f9a:	4310      	orrs	r0, r2
    8f9c:	d100      	bne.n	8fa0 <__aeabi_dadd+0x210>
    8f9e:	e0b4      	b.n	910a <__aeabi_dadd+0x37a>
    8fa0:	1e58      	subs	r0, r3, #1
    8fa2:	2800      	cmp	r0, #0
    8fa4:	d000      	beq.n	8fa8 <__aeabi_dadd+0x218>
    8fa6:	e0de      	b.n	9166 <__aeabi_dadd+0x3d6>
    8fa8:	18ba      	adds	r2, r7, r2
    8faa:	42ba      	cmp	r2, r7
    8fac:	419b      	sbcs	r3, r3
    8fae:	1864      	adds	r4, r4, r1
    8fb0:	425b      	negs	r3, r3
    8fb2:	18e4      	adds	r4, r4, r3
    8fb4:	0017      	movs	r7, r2
    8fb6:	2601      	movs	r6, #1
    8fb8:	0223      	lsls	r3, r4, #8
    8fba:	d5a6      	bpl.n	8f0a <__aeabi_dadd+0x17a>
    8fbc:	2602      	movs	r6, #2
    8fbe:	e7d5      	b.n	8f6c <__aeabi_dadd+0x1dc>
    8fc0:	2d00      	cmp	r5, #0
    8fc2:	d16e      	bne.n	90a2 <__aeabi_dadd+0x312>
    8fc4:	1c70      	adds	r0, r6, #1
    8fc6:	0540      	lsls	r0, r0, #21
    8fc8:	0d40      	lsrs	r0, r0, #21
    8fca:	2801      	cmp	r0, #1
    8fcc:	dc00      	bgt.n	8fd0 <__aeabi_dadd+0x240>
    8fce:	e0f9      	b.n	91c4 <__aeabi_dadd+0x434>
    8fd0:	1ab8      	subs	r0, r7, r2
    8fd2:	4684      	mov	ip, r0
    8fd4:	4287      	cmp	r7, r0
    8fd6:	4180      	sbcs	r0, r0
    8fd8:	1ae5      	subs	r5, r4, r3
    8fda:	4240      	negs	r0, r0
    8fdc:	1a2d      	subs	r5, r5, r0
    8fde:	0228      	lsls	r0, r5, #8
    8fe0:	d400      	bmi.n	8fe4 <__aeabi_dadd+0x254>
    8fe2:	e089      	b.n	90f8 <__aeabi_dadd+0x368>
    8fe4:	1bd7      	subs	r7, r2, r7
    8fe6:	42ba      	cmp	r2, r7
    8fe8:	4192      	sbcs	r2, r2
    8fea:	1b1c      	subs	r4, r3, r4
    8fec:	4252      	negs	r2, r2
    8fee:	1aa5      	subs	r5, r4, r2
    8ff0:	46d8      	mov	r8, fp
    8ff2:	e729      	b.n	8e48 <__aeabi_dadd+0xb8>
    8ff4:	4645      	mov	r5, r8
    8ff6:	2400      	movs	r4, #0
    8ff8:	2700      	movs	r7, #0
    8ffa:	e76a      	b.n	8ed2 <__aeabi_dadd+0x142>
    8ffc:	4c45      	ldr	r4, [pc, #276]	; (9114 <__aeabi_dadd+0x384>)
    8ffe:	1af6      	subs	r6, r6, r3
    9000:	402c      	ands	r4, r5
    9002:	e749      	b.n	8e98 <__aeabi_dadd+0x108>
    9004:	003d      	movs	r5, r7
    9006:	3828      	subs	r0, #40	; 0x28
    9008:	4085      	lsls	r5, r0
    900a:	2700      	movs	r7, #0
    900c:	e72e      	b.n	8e6c <__aeabi_dadd+0xdc>
    900e:	0038      	movs	r0, r7
    9010:	f001 fd42 	bl	aa98 <__clzsi2>
    9014:	3020      	adds	r0, #32
    9016:	e71d      	b.n	8e54 <__aeabi_dadd+0xc4>
    9018:	430a      	orrs	r2, r1
    901a:	1e51      	subs	r1, r2, #1
    901c:	418a      	sbcs	r2, r1
    901e:	2100      	movs	r1, #0
    9020:	e707      	b.n	8e32 <__aeabi_dadd+0xa2>
    9022:	2b00      	cmp	r3, #0
    9024:	d000      	beq.n	9028 <__aeabi_dadd+0x298>
    9026:	e0f3      	b.n	9210 <__aeabi_dadd+0x480>
    9028:	1c70      	adds	r0, r6, #1
    902a:	0543      	lsls	r3, r0, #21
    902c:	0d5b      	lsrs	r3, r3, #21
    902e:	2b01      	cmp	r3, #1
    9030:	dc00      	bgt.n	9034 <__aeabi_dadd+0x2a4>
    9032:	e0ad      	b.n	9190 <__aeabi_dadd+0x400>
    9034:	4b36      	ldr	r3, [pc, #216]	; (9110 <__aeabi_dadd+0x380>)
    9036:	4298      	cmp	r0, r3
    9038:	d100      	bne.n	903c <__aeabi_dadd+0x2ac>
    903a:	e0d1      	b.n	91e0 <__aeabi_dadd+0x450>
    903c:	18ba      	adds	r2, r7, r2
    903e:	42ba      	cmp	r2, r7
    9040:	41bf      	sbcs	r7, r7
    9042:	1864      	adds	r4, r4, r1
    9044:	427f      	negs	r7, r7
    9046:	19e4      	adds	r4, r4, r7
    9048:	07e7      	lsls	r7, r4, #31
    904a:	0852      	lsrs	r2, r2, #1
    904c:	4317      	orrs	r7, r2
    904e:	0864      	lsrs	r4, r4, #1
    9050:	0006      	movs	r6, r0
    9052:	e721      	b.n	8e98 <__aeabi_dadd+0x108>
    9054:	482e      	ldr	r0, [pc, #184]	; (9110 <__aeabi_dadd+0x380>)
    9056:	4285      	cmp	r5, r0
    9058:	d100      	bne.n	905c <__aeabi_dadd+0x2cc>
    905a:	e093      	b.n	9184 <__aeabi_dadd+0x3f4>
    905c:	001d      	movs	r5, r3
    905e:	e6d0      	b.n	8e02 <__aeabi_dadd+0x72>
    9060:	0029      	movs	r1, r5
    9062:	3e1f      	subs	r6, #31
    9064:	40f1      	lsrs	r1, r6
    9066:	2b20      	cmp	r3, #32
    9068:	d100      	bne.n	906c <__aeabi_dadd+0x2dc>
    906a:	e08d      	b.n	9188 <__aeabi_dadd+0x3f8>
    906c:	2240      	movs	r2, #64	; 0x40
    906e:	1ad3      	subs	r3, r2, r3
    9070:	409d      	lsls	r5, r3
    9072:	432f      	orrs	r7, r5
    9074:	1e7d      	subs	r5, r7, #1
    9076:	41af      	sbcs	r7, r5
    9078:	2400      	movs	r4, #0
    907a:	430f      	orrs	r7, r1
    907c:	2600      	movs	r6, #0
    907e:	e744      	b.n	8f0a <__aeabi_dadd+0x17a>
    9080:	002b      	movs	r3, r5
    9082:	0008      	movs	r0, r1
    9084:	3b20      	subs	r3, #32
    9086:	40d8      	lsrs	r0, r3
    9088:	0003      	movs	r3, r0
    908a:	2d20      	cmp	r5, #32
    908c:	d100      	bne.n	9090 <__aeabi_dadd+0x300>
    908e:	e07d      	b.n	918c <__aeabi_dadd+0x3fc>
    9090:	2040      	movs	r0, #64	; 0x40
    9092:	1b45      	subs	r5, r0, r5
    9094:	40a9      	lsls	r1, r5
    9096:	430a      	orrs	r2, r1
    9098:	1e51      	subs	r1, r2, #1
    909a:	418a      	sbcs	r2, r1
    909c:	2100      	movs	r1, #0
    909e:	431a      	orrs	r2, r3
    90a0:	e6c7      	b.n	8e32 <__aeabi_dadd+0xa2>
    90a2:	2e00      	cmp	r6, #0
    90a4:	d050      	beq.n	9148 <__aeabi_dadd+0x3b8>
    90a6:	4e1a      	ldr	r6, [pc, #104]	; (9110 <__aeabi_dadd+0x380>)
    90a8:	42b0      	cmp	r0, r6
    90aa:	d057      	beq.n	915c <__aeabi_dadd+0x3cc>
    90ac:	2680      	movs	r6, #128	; 0x80
    90ae:	426b      	negs	r3, r5
    90b0:	4699      	mov	r9, r3
    90b2:	0436      	lsls	r6, r6, #16
    90b4:	4334      	orrs	r4, r6
    90b6:	464b      	mov	r3, r9
    90b8:	2b38      	cmp	r3, #56	; 0x38
    90ba:	dd00      	ble.n	90be <__aeabi_dadd+0x32e>
    90bc:	e0d6      	b.n	926c <__aeabi_dadd+0x4dc>
    90be:	2b1f      	cmp	r3, #31
    90c0:	dd00      	ble.n	90c4 <__aeabi_dadd+0x334>
    90c2:	e135      	b.n	9330 <__aeabi_dadd+0x5a0>
    90c4:	2620      	movs	r6, #32
    90c6:	1af5      	subs	r5, r6, r3
    90c8:	0026      	movs	r6, r4
    90ca:	40ae      	lsls	r6, r5
    90cc:	46b2      	mov	sl, r6
    90ce:	003e      	movs	r6, r7
    90d0:	40de      	lsrs	r6, r3
    90d2:	46ac      	mov	ip, r5
    90d4:	0035      	movs	r5, r6
    90d6:	4656      	mov	r6, sl
    90d8:	432e      	orrs	r6, r5
    90da:	4665      	mov	r5, ip
    90dc:	40af      	lsls	r7, r5
    90de:	1e7d      	subs	r5, r7, #1
    90e0:	41af      	sbcs	r7, r5
    90e2:	40dc      	lsrs	r4, r3
    90e4:	4337      	orrs	r7, r6
    90e6:	1bd7      	subs	r7, r2, r7
    90e8:	42ba      	cmp	r2, r7
    90ea:	4192      	sbcs	r2, r2
    90ec:	1b0c      	subs	r4, r1, r4
    90ee:	4252      	negs	r2, r2
    90f0:	1aa4      	subs	r4, r4, r2
    90f2:	0006      	movs	r6, r0
    90f4:	46d8      	mov	r8, fp
    90f6:	e6a3      	b.n	8e40 <__aeabi_dadd+0xb0>
    90f8:	4664      	mov	r4, ip
    90fa:	4667      	mov	r7, ip
    90fc:	432c      	orrs	r4, r5
    90fe:	d000      	beq.n	9102 <__aeabi_dadd+0x372>
    9100:	e6a2      	b.n	8e48 <__aeabi_dadd+0xb8>
    9102:	2500      	movs	r5, #0
    9104:	2600      	movs	r6, #0
    9106:	2700      	movs	r7, #0
    9108:	e706      	b.n	8f18 <__aeabi_dadd+0x188>
    910a:	001e      	movs	r6, r3
    910c:	e6c4      	b.n	8e98 <__aeabi_dadd+0x108>
    910e:	46c0      	nop			; (mov r8, r8)
    9110:	000007ff 	.word	0x000007ff
    9114:	ff7fffff 	.word	0xff7fffff
    9118:	800fffff 	.word	0x800fffff
    911c:	2b1f      	cmp	r3, #31
    911e:	dc63      	bgt.n	91e8 <__aeabi_dadd+0x458>
    9120:	2020      	movs	r0, #32
    9122:	1ac3      	subs	r3, r0, r3
    9124:	0008      	movs	r0, r1
    9126:	4098      	lsls	r0, r3
    9128:	469c      	mov	ip, r3
    912a:	4683      	mov	fp, r0
    912c:	4653      	mov	r3, sl
    912e:	0010      	movs	r0, r2
    9130:	40d8      	lsrs	r0, r3
    9132:	0003      	movs	r3, r0
    9134:	4658      	mov	r0, fp
    9136:	4318      	orrs	r0, r3
    9138:	4663      	mov	r3, ip
    913a:	409a      	lsls	r2, r3
    913c:	1e53      	subs	r3, r2, #1
    913e:	419a      	sbcs	r2, r3
    9140:	4653      	mov	r3, sl
    9142:	4302      	orrs	r2, r0
    9144:	40d9      	lsrs	r1, r3
    9146:	e703      	b.n	8f50 <__aeabi_dadd+0x1c0>
    9148:	0026      	movs	r6, r4
    914a:	433e      	orrs	r6, r7
    914c:	d006      	beq.n	915c <__aeabi_dadd+0x3cc>
    914e:	43eb      	mvns	r3, r5
    9150:	4699      	mov	r9, r3
    9152:	2b00      	cmp	r3, #0
    9154:	d0c7      	beq.n	90e6 <__aeabi_dadd+0x356>
    9156:	4e94      	ldr	r6, [pc, #592]	; (93a8 <__aeabi_dadd+0x618>)
    9158:	42b0      	cmp	r0, r6
    915a:	d1ac      	bne.n	90b6 <__aeabi_dadd+0x326>
    915c:	000c      	movs	r4, r1
    915e:	0017      	movs	r7, r2
    9160:	0006      	movs	r6, r0
    9162:	46d8      	mov	r8, fp
    9164:	e698      	b.n	8e98 <__aeabi_dadd+0x108>
    9166:	4b90      	ldr	r3, [pc, #576]	; (93a8 <__aeabi_dadd+0x618>)
    9168:	459a      	cmp	sl, r3
    916a:	d00b      	beq.n	9184 <__aeabi_dadd+0x3f4>
    916c:	4682      	mov	sl, r0
    916e:	e6e7      	b.n	8f40 <__aeabi_dadd+0x1b0>
    9170:	2800      	cmp	r0, #0
    9172:	d000      	beq.n	9176 <__aeabi_dadd+0x3e6>
    9174:	e09e      	b.n	92b4 <__aeabi_dadd+0x524>
    9176:	0018      	movs	r0, r3
    9178:	4310      	orrs	r0, r2
    917a:	d100      	bne.n	917e <__aeabi_dadd+0x3ee>
    917c:	e0e9      	b.n	9352 <__aeabi_dadd+0x5c2>
    917e:	001c      	movs	r4, r3
    9180:	0017      	movs	r7, r2
    9182:	46d8      	mov	r8, fp
    9184:	4e88      	ldr	r6, [pc, #544]	; (93a8 <__aeabi_dadd+0x618>)
    9186:	e687      	b.n	8e98 <__aeabi_dadd+0x108>
    9188:	2500      	movs	r5, #0
    918a:	e772      	b.n	9072 <__aeabi_dadd+0x2e2>
    918c:	2100      	movs	r1, #0
    918e:	e782      	b.n	9096 <__aeabi_dadd+0x306>
    9190:	0023      	movs	r3, r4
    9192:	433b      	orrs	r3, r7
    9194:	2e00      	cmp	r6, #0
    9196:	d000      	beq.n	919a <__aeabi_dadd+0x40a>
    9198:	e0ab      	b.n	92f2 <__aeabi_dadd+0x562>
    919a:	2b00      	cmp	r3, #0
    919c:	d100      	bne.n	91a0 <__aeabi_dadd+0x410>
    919e:	e0e7      	b.n	9370 <__aeabi_dadd+0x5e0>
    91a0:	000b      	movs	r3, r1
    91a2:	4313      	orrs	r3, r2
    91a4:	d100      	bne.n	91a8 <__aeabi_dadd+0x418>
    91a6:	e677      	b.n	8e98 <__aeabi_dadd+0x108>
    91a8:	18ba      	adds	r2, r7, r2
    91aa:	42ba      	cmp	r2, r7
    91ac:	41bf      	sbcs	r7, r7
    91ae:	1864      	adds	r4, r4, r1
    91b0:	427f      	negs	r7, r7
    91b2:	19e4      	adds	r4, r4, r7
    91b4:	0223      	lsls	r3, r4, #8
    91b6:	d400      	bmi.n	91ba <__aeabi_dadd+0x42a>
    91b8:	e0f2      	b.n	93a0 <__aeabi_dadd+0x610>
    91ba:	4b7c      	ldr	r3, [pc, #496]	; (93ac <__aeabi_dadd+0x61c>)
    91bc:	0017      	movs	r7, r2
    91be:	401c      	ands	r4, r3
    91c0:	0006      	movs	r6, r0
    91c2:	e669      	b.n	8e98 <__aeabi_dadd+0x108>
    91c4:	0020      	movs	r0, r4
    91c6:	4338      	orrs	r0, r7
    91c8:	2e00      	cmp	r6, #0
    91ca:	d1d1      	bne.n	9170 <__aeabi_dadd+0x3e0>
    91cc:	2800      	cmp	r0, #0
    91ce:	d15b      	bne.n	9288 <__aeabi_dadd+0x4f8>
    91d0:	001c      	movs	r4, r3
    91d2:	4314      	orrs	r4, r2
    91d4:	d100      	bne.n	91d8 <__aeabi_dadd+0x448>
    91d6:	e0a8      	b.n	932a <__aeabi_dadd+0x59a>
    91d8:	001c      	movs	r4, r3
    91da:	0017      	movs	r7, r2
    91dc:	46d8      	mov	r8, fp
    91de:	e65b      	b.n	8e98 <__aeabi_dadd+0x108>
    91e0:	0006      	movs	r6, r0
    91e2:	2400      	movs	r4, #0
    91e4:	2700      	movs	r7, #0
    91e6:	e697      	b.n	8f18 <__aeabi_dadd+0x188>
    91e8:	4650      	mov	r0, sl
    91ea:	000b      	movs	r3, r1
    91ec:	3820      	subs	r0, #32
    91ee:	40c3      	lsrs	r3, r0
    91f0:	4699      	mov	r9, r3
    91f2:	4653      	mov	r3, sl
    91f4:	2b20      	cmp	r3, #32
    91f6:	d100      	bne.n	91fa <__aeabi_dadd+0x46a>
    91f8:	e095      	b.n	9326 <__aeabi_dadd+0x596>
    91fa:	2340      	movs	r3, #64	; 0x40
    91fc:	4650      	mov	r0, sl
    91fe:	1a1b      	subs	r3, r3, r0
    9200:	4099      	lsls	r1, r3
    9202:	430a      	orrs	r2, r1
    9204:	1e51      	subs	r1, r2, #1
    9206:	418a      	sbcs	r2, r1
    9208:	464b      	mov	r3, r9
    920a:	2100      	movs	r1, #0
    920c:	431a      	orrs	r2, r3
    920e:	e69f      	b.n	8f50 <__aeabi_dadd+0x1c0>
    9210:	2e00      	cmp	r6, #0
    9212:	d130      	bne.n	9276 <__aeabi_dadd+0x4e6>
    9214:	0026      	movs	r6, r4
    9216:	433e      	orrs	r6, r7
    9218:	d067      	beq.n	92ea <__aeabi_dadd+0x55a>
    921a:	43db      	mvns	r3, r3
    921c:	469a      	mov	sl, r3
    921e:	2b00      	cmp	r3, #0
    9220:	d01c      	beq.n	925c <__aeabi_dadd+0x4cc>
    9222:	4e61      	ldr	r6, [pc, #388]	; (93a8 <__aeabi_dadd+0x618>)
    9224:	42b0      	cmp	r0, r6
    9226:	d060      	beq.n	92ea <__aeabi_dadd+0x55a>
    9228:	4653      	mov	r3, sl
    922a:	2b38      	cmp	r3, #56	; 0x38
    922c:	dd00      	ble.n	9230 <__aeabi_dadd+0x4a0>
    922e:	e096      	b.n	935e <__aeabi_dadd+0x5ce>
    9230:	2b1f      	cmp	r3, #31
    9232:	dd00      	ble.n	9236 <__aeabi_dadd+0x4a6>
    9234:	e09f      	b.n	9376 <__aeabi_dadd+0x5e6>
    9236:	2620      	movs	r6, #32
    9238:	1af3      	subs	r3, r6, r3
    923a:	0026      	movs	r6, r4
    923c:	409e      	lsls	r6, r3
    923e:	469c      	mov	ip, r3
    9240:	46b3      	mov	fp, r6
    9242:	4653      	mov	r3, sl
    9244:	003e      	movs	r6, r7
    9246:	40de      	lsrs	r6, r3
    9248:	0033      	movs	r3, r6
    924a:	465e      	mov	r6, fp
    924c:	431e      	orrs	r6, r3
    924e:	4663      	mov	r3, ip
    9250:	409f      	lsls	r7, r3
    9252:	1e7b      	subs	r3, r7, #1
    9254:	419f      	sbcs	r7, r3
    9256:	4653      	mov	r3, sl
    9258:	40dc      	lsrs	r4, r3
    925a:	4337      	orrs	r7, r6
    925c:	18bf      	adds	r7, r7, r2
    925e:	4297      	cmp	r7, r2
    9260:	4192      	sbcs	r2, r2
    9262:	1864      	adds	r4, r4, r1
    9264:	4252      	negs	r2, r2
    9266:	18a4      	adds	r4, r4, r2
    9268:	0006      	movs	r6, r0
    926a:	e678      	b.n	8f5e <__aeabi_dadd+0x1ce>
    926c:	4327      	orrs	r7, r4
    926e:	1e7c      	subs	r4, r7, #1
    9270:	41a7      	sbcs	r7, r4
    9272:	2400      	movs	r4, #0
    9274:	e737      	b.n	90e6 <__aeabi_dadd+0x356>
    9276:	4e4c      	ldr	r6, [pc, #304]	; (93a8 <__aeabi_dadd+0x618>)
    9278:	42b0      	cmp	r0, r6
    927a:	d036      	beq.n	92ea <__aeabi_dadd+0x55a>
    927c:	2680      	movs	r6, #128	; 0x80
    927e:	425b      	negs	r3, r3
    9280:	0436      	lsls	r6, r6, #16
    9282:	469a      	mov	sl, r3
    9284:	4334      	orrs	r4, r6
    9286:	e7cf      	b.n	9228 <__aeabi_dadd+0x498>
    9288:	0018      	movs	r0, r3
    928a:	4310      	orrs	r0, r2
    928c:	d100      	bne.n	9290 <__aeabi_dadd+0x500>
    928e:	e603      	b.n	8e98 <__aeabi_dadd+0x108>
    9290:	1ab8      	subs	r0, r7, r2
    9292:	4684      	mov	ip, r0
    9294:	4567      	cmp	r7, ip
    9296:	41ad      	sbcs	r5, r5
    9298:	1ae0      	subs	r0, r4, r3
    929a:	426d      	negs	r5, r5
    929c:	1b40      	subs	r0, r0, r5
    929e:	0205      	lsls	r5, r0, #8
    92a0:	d400      	bmi.n	92a4 <__aeabi_dadd+0x514>
    92a2:	e62c      	b.n	8efe <__aeabi_dadd+0x16e>
    92a4:	1bd7      	subs	r7, r2, r7
    92a6:	42ba      	cmp	r2, r7
    92a8:	4192      	sbcs	r2, r2
    92aa:	1b1c      	subs	r4, r3, r4
    92ac:	4252      	negs	r2, r2
    92ae:	1aa4      	subs	r4, r4, r2
    92b0:	46d8      	mov	r8, fp
    92b2:	e5f1      	b.n	8e98 <__aeabi_dadd+0x108>
    92b4:	0018      	movs	r0, r3
    92b6:	4310      	orrs	r0, r2
    92b8:	d100      	bne.n	92bc <__aeabi_dadd+0x52c>
    92ba:	e763      	b.n	9184 <__aeabi_dadd+0x3f4>
    92bc:	08f8      	lsrs	r0, r7, #3
    92be:	0767      	lsls	r7, r4, #29
    92c0:	4307      	orrs	r7, r0
    92c2:	2080      	movs	r0, #128	; 0x80
    92c4:	08e4      	lsrs	r4, r4, #3
    92c6:	0300      	lsls	r0, r0, #12
    92c8:	4204      	tst	r4, r0
    92ca:	d008      	beq.n	92de <__aeabi_dadd+0x54e>
    92cc:	08dd      	lsrs	r5, r3, #3
    92ce:	4205      	tst	r5, r0
    92d0:	d105      	bne.n	92de <__aeabi_dadd+0x54e>
    92d2:	08d2      	lsrs	r2, r2, #3
    92d4:	0759      	lsls	r1, r3, #29
    92d6:	4311      	orrs	r1, r2
    92d8:	000f      	movs	r7, r1
    92da:	002c      	movs	r4, r5
    92dc:	46d8      	mov	r8, fp
    92de:	0f7b      	lsrs	r3, r7, #29
    92e0:	00e4      	lsls	r4, r4, #3
    92e2:	431c      	orrs	r4, r3
    92e4:	00ff      	lsls	r7, r7, #3
    92e6:	4e30      	ldr	r6, [pc, #192]	; (93a8 <__aeabi_dadd+0x618>)
    92e8:	e5d6      	b.n	8e98 <__aeabi_dadd+0x108>
    92ea:	000c      	movs	r4, r1
    92ec:	0017      	movs	r7, r2
    92ee:	0006      	movs	r6, r0
    92f0:	e5d2      	b.n	8e98 <__aeabi_dadd+0x108>
    92f2:	2b00      	cmp	r3, #0
    92f4:	d038      	beq.n	9368 <__aeabi_dadd+0x5d8>
    92f6:	000b      	movs	r3, r1
    92f8:	4313      	orrs	r3, r2
    92fa:	d100      	bne.n	92fe <__aeabi_dadd+0x56e>
    92fc:	e742      	b.n	9184 <__aeabi_dadd+0x3f4>
    92fe:	08f8      	lsrs	r0, r7, #3
    9300:	0767      	lsls	r7, r4, #29
    9302:	4307      	orrs	r7, r0
    9304:	2080      	movs	r0, #128	; 0x80
    9306:	08e4      	lsrs	r4, r4, #3
    9308:	0300      	lsls	r0, r0, #12
    930a:	4204      	tst	r4, r0
    930c:	d0e7      	beq.n	92de <__aeabi_dadd+0x54e>
    930e:	08cb      	lsrs	r3, r1, #3
    9310:	4203      	tst	r3, r0
    9312:	d1e4      	bne.n	92de <__aeabi_dadd+0x54e>
    9314:	08d2      	lsrs	r2, r2, #3
    9316:	0749      	lsls	r1, r1, #29
    9318:	4311      	orrs	r1, r2
    931a:	000f      	movs	r7, r1
    931c:	001c      	movs	r4, r3
    931e:	e7de      	b.n	92de <__aeabi_dadd+0x54e>
    9320:	2700      	movs	r7, #0
    9322:	2400      	movs	r4, #0
    9324:	e5d5      	b.n	8ed2 <__aeabi_dadd+0x142>
    9326:	2100      	movs	r1, #0
    9328:	e76b      	b.n	9202 <__aeabi_dadd+0x472>
    932a:	2500      	movs	r5, #0
    932c:	2700      	movs	r7, #0
    932e:	e5f3      	b.n	8f18 <__aeabi_dadd+0x188>
    9330:	464e      	mov	r6, r9
    9332:	0025      	movs	r5, r4
    9334:	3e20      	subs	r6, #32
    9336:	40f5      	lsrs	r5, r6
    9338:	464b      	mov	r3, r9
    933a:	002e      	movs	r6, r5
    933c:	2b20      	cmp	r3, #32
    933e:	d02d      	beq.n	939c <__aeabi_dadd+0x60c>
    9340:	2540      	movs	r5, #64	; 0x40
    9342:	1aed      	subs	r5, r5, r3
    9344:	40ac      	lsls	r4, r5
    9346:	4327      	orrs	r7, r4
    9348:	1e7c      	subs	r4, r7, #1
    934a:	41a7      	sbcs	r7, r4
    934c:	2400      	movs	r4, #0
    934e:	4337      	orrs	r7, r6
    9350:	e6c9      	b.n	90e6 <__aeabi_dadd+0x356>
    9352:	2480      	movs	r4, #128	; 0x80
    9354:	2500      	movs	r5, #0
    9356:	0324      	lsls	r4, r4, #12
    9358:	4e13      	ldr	r6, [pc, #76]	; (93a8 <__aeabi_dadd+0x618>)
    935a:	2700      	movs	r7, #0
    935c:	e5dc      	b.n	8f18 <__aeabi_dadd+0x188>
    935e:	4327      	orrs	r7, r4
    9360:	1e7c      	subs	r4, r7, #1
    9362:	41a7      	sbcs	r7, r4
    9364:	2400      	movs	r4, #0
    9366:	e779      	b.n	925c <__aeabi_dadd+0x4cc>
    9368:	000c      	movs	r4, r1
    936a:	0017      	movs	r7, r2
    936c:	4e0e      	ldr	r6, [pc, #56]	; (93a8 <__aeabi_dadd+0x618>)
    936e:	e593      	b.n	8e98 <__aeabi_dadd+0x108>
    9370:	000c      	movs	r4, r1
    9372:	0017      	movs	r7, r2
    9374:	e590      	b.n	8e98 <__aeabi_dadd+0x108>
    9376:	4656      	mov	r6, sl
    9378:	0023      	movs	r3, r4
    937a:	3e20      	subs	r6, #32
    937c:	40f3      	lsrs	r3, r6
    937e:	4699      	mov	r9, r3
    9380:	4653      	mov	r3, sl
    9382:	2b20      	cmp	r3, #32
    9384:	d00e      	beq.n	93a4 <__aeabi_dadd+0x614>
    9386:	2340      	movs	r3, #64	; 0x40
    9388:	4656      	mov	r6, sl
    938a:	1b9b      	subs	r3, r3, r6
    938c:	409c      	lsls	r4, r3
    938e:	4327      	orrs	r7, r4
    9390:	1e7c      	subs	r4, r7, #1
    9392:	41a7      	sbcs	r7, r4
    9394:	464b      	mov	r3, r9
    9396:	2400      	movs	r4, #0
    9398:	431f      	orrs	r7, r3
    939a:	e75f      	b.n	925c <__aeabi_dadd+0x4cc>
    939c:	2400      	movs	r4, #0
    939e:	e7d2      	b.n	9346 <__aeabi_dadd+0x5b6>
    93a0:	0017      	movs	r7, r2
    93a2:	e5b2      	b.n	8f0a <__aeabi_dadd+0x17a>
    93a4:	2400      	movs	r4, #0
    93a6:	e7f2      	b.n	938e <__aeabi_dadd+0x5fe>
    93a8:	000007ff 	.word	0x000007ff
    93ac:	ff7fffff 	.word	0xff7fffff

000093b0 <__aeabi_ddiv>:
    93b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    93b2:	4657      	mov	r7, sl
    93b4:	4645      	mov	r5, r8
    93b6:	46de      	mov	lr, fp
    93b8:	464e      	mov	r6, r9
    93ba:	b5e0      	push	{r5, r6, r7, lr}
    93bc:	004c      	lsls	r4, r1, #1
    93be:	030e      	lsls	r6, r1, #12
    93c0:	b087      	sub	sp, #28
    93c2:	4683      	mov	fp, r0
    93c4:	4692      	mov	sl, r2
    93c6:	001d      	movs	r5, r3
    93c8:	4680      	mov	r8, r0
    93ca:	0b36      	lsrs	r6, r6, #12
    93cc:	0d64      	lsrs	r4, r4, #21
    93ce:	0fcf      	lsrs	r7, r1, #31
    93d0:	2c00      	cmp	r4, #0
    93d2:	d04f      	beq.n	9474 <__aeabi_ddiv+0xc4>
    93d4:	4b6f      	ldr	r3, [pc, #444]	; (9594 <__aeabi_ddiv+0x1e4>)
    93d6:	429c      	cmp	r4, r3
    93d8:	d035      	beq.n	9446 <__aeabi_ddiv+0x96>
    93da:	2380      	movs	r3, #128	; 0x80
    93dc:	0f42      	lsrs	r2, r0, #29
    93de:	041b      	lsls	r3, r3, #16
    93e0:	00f6      	lsls	r6, r6, #3
    93e2:	4313      	orrs	r3, r2
    93e4:	4333      	orrs	r3, r6
    93e6:	4699      	mov	r9, r3
    93e8:	00c3      	lsls	r3, r0, #3
    93ea:	4698      	mov	r8, r3
    93ec:	4b6a      	ldr	r3, [pc, #424]	; (9598 <__aeabi_ddiv+0x1e8>)
    93ee:	2600      	movs	r6, #0
    93f0:	469c      	mov	ip, r3
    93f2:	2300      	movs	r3, #0
    93f4:	4464      	add	r4, ip
    93f6:	9303      	str	r3, [sp, #12]
    93f8:	032b      	lsls	r3, r5, #12
    93fa:	0b1b      	lsrs	r3, r3, #12
    93fc:	469b      	mov	fp, r3
    93fe:	006b      	lsls	r3, r5, #1
    9400:	0fed      	lsrs	r5, r5, #31
    9402:	4650      	mov	r0, sl
    9404:	0d5b      	lsrs	r3, r3, #21
    9406:	9501      	str	r5, [sp, #4]
    9408:	d05e      	beq.n	94c8 <__aeabi_ddiv+0x118>
    940a:	4a62      	ldr	r2, [pc, #392]	; (9594 <__aeabi_ddiv+0x1e4>)
    940c:	4293      	cmp	r3, r2
    940e:	d053      	beq.n	94b8 <__aeabi_ddiv+0x108>
    9410:	465a      	mov	r2, fp
    9412:	00d1      	lsls	r1, r2, #3
    9414:	2280      	movs	r2, #128	; 0x80
    9416:	0f40      	lsrs	r0, r0, #29
    9418:	0412      	lsls	r2, r2, #16
    941a:	4302      	orrs	r2, r0
    941c:	430a      	orrs	r2, r1
    941e:	4693      	mov	fp, r2
    9420:	4652      	mov	r2, sl
    9422:	00d1      	lsls	r1, r2, #3
    9424:	4a5c      	ldr	r2, [pc, #368]	; (9598 <__aeabi_ddiv+0x1e8>)
    9426:	4694      	mov	ip, r2
    9428:	2200      	movs	r2, #0
    942a:	4463      	add	r3, ip
    942c:	0038      	movs	r0, r7
    942e:	4068      	eors	r0, r5
    9430:	4684      	mov	ip, r0
    9432:	9002      	str	r0, [sp, #8]
    9434:	1ae4      	subs	r4, r4, r3
    9436:	4316      	orrs	r6, r2
    9438:	2e0f      	cmp	r6, #15
    943a:	d900      	bls.n	943e <__aeabi_ddiv+0x8e>
    943c:	e0b4      	b.n	95a8 <__aeabi_ddiv+0x1f8>
    943e:	4b57      	ldr	r3, [pc, #348]	; (959c <__aeabi_ddiv+0x1ec>)
    9440:	00b6      	lsls	r6, r6, #2
    9442:	599b      	ldr	r3, [r3, r6]
    9444:	469f      	mov	pc, r3
    9446:	0003      	movs	r3, r0
    9448:	4333      	orrs	r3, r6
    944a:	4699      	mov	r9, r3
    944c:	d16c      	bne.n	9528 <__aeabi_ddiv+0x178>
    944e:	2300      	movs	r3, #0
    9450:	4698      	mov	r8, r3
    9452:	3302      	adds	r3, #2
    9454:	2608      	movs	r6, #8
    9456:	9303      	str	r3, [sp, #12]
    9458:	e7ce      	b.n	93f8 <__aeabi_ddiv+0x48>
    945a:	46cb      	mov	fp, r9
    945c:	4641      	mov	r1, r8
    945e:	9a03      	ldr	r2, [sp, #12]
    9460:	9701      	str	r7, [sp, #4]
    9462:	2a02      	cmp	r2, #2
    9464:	d165      	bne.n	9532 <__aeabi_ddiv+0x182>
    9466:	9b01      	ldr	r3, [sp, #4]
    9468:	4c4a      	ldr	r4, [pc, #296]	; (9594 <__aeabi_ddiv+0x1e4>)
    946a:	469c      	mov	ip, r3
    946c:	2300      	movs	r3, #0
    946e:	2200      	movs	r2, #0
    9470:	4698      	mov	r8, r3
    9472:	e06b      	b.n	954c <__aeabi_ddiv+0x19c>
    9474:	0003      	movs	r3, r0
    9476:	4333      	orrs	r3, r6
    9478:	4699      	mov	r9, r3
    947a:	d04e      	beq.n	951a <__aeabi_ddiv+0x16a>
    947c:	2e00      	cmp	r6, #0
    947e:	d100      	bne.n	9482 <__aeabi_ddiv+0xd2>
    9480:	e1bc      	b.n	97fc <__aeabi_ddiv+0x44c>
    9482:	0030      	movs	r0, r6
    9484:	f001 fb08 	bl	aa98 <__clzsi2>
    9488:	0003      	movs	r3, r0
    948a:	3b0b      	subs	r3, #11
    948c:	2b1c      	cmp	r3, #28
    948e:	dd00      	ble.n	9492 <__aeabi_ddiv+0xe2>
    9490:	e1ac      	b.n	97ec <__aeabi_ddiv+0x43c>
    9492:	221d      	movs	r2, #29
    9494:	1ad3      	subs	r3, r2, r3
    9496:	465a      	mov	r2, fp
    9498:	0001      	movs	r1, r0
    949a:	40da      	lsrs	r2, r3
    949c:	3908      	subs	r1, #8
    949e:	408e      	lsls	r6, r1
    94a0:	0013      	movs	r3, r2
    94a2:	4333      	orrs	r3, r6
    94a4:	4699      	mov	r9, r3
    94a6:	465b      	mov	r3, fp
    94a8:	408b      	lsls	r3, r1
    94aa:	4698      	mov	r8, r3
    94ac:	2300      	movs	r3, #0
    94ae:	4c3c      	ldr	r4, [pc, #240]	; (95a0 <__aeabi_ddiv+0x1f0>)
    94b0:	2600      	movs	r6, #0
    94b2:	1a24      	subs	r4, r4, r0
    94b4:	9303      	str	r3, [sp, #12]
    94b6:	e79f      	b.n	93f8 <__aeabi_ddiv+0x48>
    94b8:	4651      	mov	r1, sl
    94ba:	465a      	mov	r2, fp
    94bc:	4311      	orrs	r1, r2
    94be:	d129      	bne.n	9514 <__aeabi_ddiv+0x164>
    94c0:	2200      	movs	r2, #0
    94c2:	4693      	mov	fp, r2
    94c4:	3202      	adds	r2, #2
    94c6:	e7b1      	b.n	942c <__aeabi_ddiv+0x7c>
    94c8:	4659      	mov	r1, fp
    94ca:	4301      	orrs	r1, r0
    94cc:	d01e      	beq.n	950c <__aeabi_ddiv+0x15c>
    94ce:	465b      	mov	r3, fp
    94d0:	2b00      	cmp	r3, #0
    94d2:	d100      	bne.n	94d6 <__aeabi_ddiv+0x126>
    94d4:	e19e      	b.n	9814 <__aeabi_ddiv+0x464>
    94d6:	4658      	mov	r0, fp
    94d8:	f001 fade 	bl	aa98 <__clzsi2>
    94dc:	0003      	movs	r3, r0
    94de:	3b0b      	subs	r3, #11
    94e0:	2b1c      	cmp	r3, #28
    94e2:	dd00      	ble.n	94e6 <__aeabi_ddiv+0x136>
    94e4:	e18f      	b.n	9806 <__aeabi_ddiv+0x456>
    94e6:	0002      	movs	r2, r0
    94e8:	4659      	mov	r1, fp
    94ea:	3a08      	subs	r2, #8
    94ec:	4091      	lsls	r1, r2
    94ee:	468b      	mov	fp, r1
    94f0:	211d      	movs	r1, #29
    94f2:	1acb      	subs	r3, r1, r3
    94f4:	4651      	mov	r1, sl
    94f6:	40d9      	lsrs	r1, r3
    94f8:	000b      	movs	r3, r1
    94fa:	4659      	mov	r1, fp
    94fc:	430b      	orrs	r3, r1
    94fe:	4651      	mov	r1, sl
    9500:	469b      	mov	fp, r3
    9502:	4091      	lsls	r1, r2
    9504:	4b26      	ldr	r3, [pc, #152]	; (95a0 <__aeabi_ddiv+0x1f0>)
    9506:	2200      	movs	r2, #0
    9508:	1a1b      	subs	r3, r3, r0
    950a:	e78f      	b.n	942c <__aeabi_ddiv+0x7c>
    950c:	2300      	movs	r3, #0
    950e:	2201      	movs	r2, #1
    9510:	469b      	mov	fp, r3
    9512:	e78b      	b.n	942c <__aeabi_ddiv+0x7c>
    9514:	4651      	mov	r1, sl
    9516:	2203      	movs	r2, #3
    9518:	e788      	b.n	942c <__aeabi_ddiv+0x7c>
    951a:	2300      	movs	r3, #0
    951c:	4698      	mov	r8, r3
    951e:	3301      	adds	r3, #1
    9520:	2604      	movs	r6, #4
    9522:	2400      	movs	r4, #0
    9524:	9303      	str	r3, [sp, #12]
    9526:	e767      	b.n	93f8 <__aeabi_ddiv+0x48>
    9528:	2303      	movs	r3, #3
    952a:	46b1      	mov	r9, r6
    952c:	9303      	str	r3, [sp, #12]
    952e:	260c      	movs	r6, #12
    9530:	e762      	b.n	93f8 <__aeabi_ddiv+0x48>
    9532:	2a03      	cmp	r2, #3
    9534:	d100      	bne.n	9538 <__aeabi_ddiv+0x188>
    9536:	e25c      	b.n	99f2 <__aeabi_ddiv+0x642>
    9538:	9b01      	ldr	r3, [sp, #4]
    953a:	2a01      	cmp	r2, #1
    953c:	d000      	beq.n	9540 <__aeabi_ddiv+0x190>
    953e:	e1e4      	b.n	990a <__aeabi_ddiv+0x55a>
    9540:	4013      	ands	r3, r2
    9542:	469c      	mov	ip, r3
    9544:	2300      	movs	r3, #0
    9546:	2400      	movs	r4, #0
    9548:	2200      	movs	r2, #0
    954a:	4698      	mov	r8, r3
    954c:	2100      	movs	r1, #0
    954e:	0312      	lsls	r2, r2, #12
    9550:	0b13      	lsrs	r3, r2, #12
    9552:	0d0a      	lsrs	r2, r1, #20
    9554:	0512      	lsls	r2, r2, #20
    9556:	431a      	orrs	r2, r3
    9558:	0523      	lsls	r3, r4, #20
    955a:	4c12      	ldr	r4, [pc, #72]	; (95a4 <__aeabi_ddiv+0x1f4>)
    955c:	4640      	mov	r0, r8
    955e:	4022      	ands	r2, r4
    9560:	4313      	orrs	r3, r2
    9562:	4662      	mov	r2, ip
    9564:	005b      	lsls	r3, r3, #1
    9566:	07d2      	lsls	r2, r2, #31
    9568:	085b      	lsrs	r3, r3, #1
    956a:	4313      	orrs	r3, r2
    956c:	0019      	movs	r1, r3
    956e:	b007      	add	sp, #28
    9570:	bc3c      	pop	{r2, r3, r4, r5}
    9572:	4690      	mov	r8, r2
    9574:	4699      	mov	r9, r3
    9576:	46a2      	mov	sl, r4
    9578:	46ab      	mov	fp, r5
    957a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    957c:	2300      	movs	r3, #0
    957e:	2280      	movs	r2, #128	; 0x80
    9580:	469c      	mov	ip, r3
    9582:	0312      	lsls	r2, r2, #12
    9584:	4698      	mov	r8, r3
    9586:	4c03      	ldr	r4, [pc, #12]	; (9594 <__aeabi_ddiv+0x1e4>)
    9588:	e7e0      	b.n	954c <__aeabi_ddiv+0x19c>
    958a:	2300      	movs	r3, #0
    958c:	4c01      	ldr	r4, [pc, #4]	; (9594 <__aeabi_ddiv+0x1e4>)
    958e:	2200      	movs	r2, #0
    9590:	4698      	mov	r8, r3
    9592:	e7db      	b.n	954c <__aeabi_ddiv+0x19c>
    9594:	000007ff 	.word	0x000007ff
    9598:	fffffc01 	.word	0xfffffc01
    959c:	0000b068 	.word	0x0000b068
    95a0:	fffffc0d 	.word	0xfffffc0d
    95a4:	800fffff 	.word	0x800fffff
    95a8:	45d9      	cmp	r9, fp
    95aa:	d900      	bls.n	95ae <__aeabi_ddiv+0x1fe>
    95ac:	e139      	b.n	9822 <__aeabi_ddiv+0x472>
    95ae:	d100      	bne.n	95b2 <__aeabi_ddiv+0x202>
    95b0:	e134      	b.n	981c <__aeabi_ddiv+0x46c>
    95b2:	2300      	movs	r3, #0
    95b4:	4646      	mov	r6, r8
    95b6:	464d      	mov	r5, r9
    95b8:	469a      	mov	sl, r3
    95ba:	3c01      	subs	r4, #1
    95bc:	465b      	mov	r3, fp
    95be:	0e0a      	lsrs	r2, r1, #24
    95c0:	021b      	lsls	r3, r3, #8
    95c2:	431a      	orrs	r2, r3
    95c4:	020b      	lsls	r3, r1, #8
    95c6:	0c17      	lsrs	r7, r2, #16
    95c8:	9303      	str	r3, [sp, #12]
    95ca:	0413      	lsls	r3, r2, #16
    95cc:	0c1b      	lsrs	r3, r3, #16
    95ce:	0039      	movs	r1, r7
    95d0:	0028      	movs	r0, r5
    95d2:	4690      	mov	r8, r2
    95d4:	9301      	str	r3, [sp, #4]
    95d6:	f7fe fcd1 	bl	7f7c <__udivsi3>
    95da:	0002      	movs	r2, r0
    95dc:	9b01      	ldr	r3, [sp, #4]
    95de:	4683      	mov	fp, r0
    95e0:	435a      	muls	r2, r3
    95e2:	0028      	movs	r0, r5
    95e4:	0039      	movs	r1, r7
    95e6:	4691      	mov	r9, r2
    95e8:	f7fe fd4e 	bl	8088 <__aeabi_uidivmod>
    95ec:	0c35      	lsrs	r5, r6, #16
    95ee:	0409      	lsls	r1, r1, #16
    95f0:	430d      	orrs	r5, r1
    95f2:	45a9      	cmp	r9, r5
    95f4:	d90d      	bls.n	9612 <__aeabi_ddiv+0x262>
    95f6:	465b      	mov	r3, fp
    95f8:	4445      	add	r5, r8
    95fa:	3b01      	subs	r3, #1
    95fc:	45a8      	cmp	r8, r5
    95fe:	d900      	bls.n	9602 <__aeabi_ddiv+0x252>
    9600:	e13a      	b.n	9878 <__aeabi_ddiv+0x4c8>
    9602:	45a9      	cmp	r9, r5
    9604:	d800      	bhi.n	9608 <__aeabi_ddiv+0x258>
    9606:	e137      	b.n	9878 <__aeabi_ddiv+0x4c8>
    9608:	2302      	movs	r3, #2
    960a:	425b      	negs	r3, r3
    960c:	469c      	mov	ip, r3
    960e:	4445      	add	r5, r8
    9610:	44e3      	add	fp, ip
    9612:	464b      	mov	r3, r9
    9614:	1aeb      	subs	r3, r5, r3
    9616:	0039      	movs	r1, r7
    9618:	0018      	movs	r0, r3
    961a:	9304      	str	r3, [sp, #16]
    961c:	f7fe fcae 	bl	7f7c <__udivsi3>
    9620:	9b01      	ldr	r3, [sp, #4]
    9622:	0005      	movs	r5, r0
    9624:	4343      	muls	r3, r0
    9626:	0039      	movs	r1, r7
    9628:	9804      	ldr	r0, [sp, #16]
    962a:	4699      	mov	r9, r3
    962c:	f7fe fd2c 	bl	8088 <__aeabi_uidivmod>
    9630:	0433      	lsls	r3, r6, #16
    9632:	0409      	lsls	r1, r1, #16
    9634:	0c1b      	lsrs	r3, r3, #16
    9636:	430b      	orrs	r3, r1
    9638:	4599      	cmp	r9, r3
    963a:	d909      	bls.n	9650 <__aeabi_ddiv+0x2a0>
    963c:	4443      	add	r3, r8
    963e:	1e6a      	subs	r2, r5, #1
    9640:	4598      	cmp	r8, r3
    9642:	d900      	bls.n	9646 <__aeabi_ddiv+0x296>
    9644:	e11a      	b.n	987c <__aeabi_ddiv+0x4cc>
    9646:	4599      	cmp	r9, r3
    9648:	d800      	bhi.n	964c <__aeabi_ddiv+0x29c>
    964a:	e117      	b.n	987c <__aeabi_ddiv+0x4cc>
    964c:	3d02      	subs	r5, #2
    964e:	4443      	add	r3, r8
    9650:	464a      	mov	r2, r9
    9652:	1a9b      	subs	r3, r3, r2
    9654:	465a      	mov	r2, fp
    9656:	0412      	lsls	r2, r2, #16
    9658:	432a      	orrs	r2, r5
    965a:	9903      	ldr	r1, [sp, #12]
    965c:	4693      	mov	fp, r2
    965e:	0c10      	lsrs	r0, r2, #16
    9660:	0c0a      	lsrs	r2, r1, #16
    9662:	4691      	mov	r9, r2
    9664:	0409      	lsls	r1, r1, #16
    9666:	465a      	mov	r2, fp
    9668:	0c09      	lsrs	r1, r1, #16
    966a:	464e      	mov	r6, r9
    966c:	000d      	movs	r5, r1
    966e:	0412      	lsls	r2, r2, #16
    9670:	0c12      	lsrs	r2, r2, #16
    9672:	4345      	muls	r5, r0
    9674:	9105      	str	r1, [sp, #20]
    9676:	4351      	muls	r1, r2
    9678:	4372      	muls	r2, r6
    967a:	4370      	muls	r0, r6
    967c:	1952      	adds	r2, r2, r5
    967e:	0c0e      	lsrs	r6, r1, #16
    9680:	18b2      	adds	r2, r6, r2
    9682:	4295      	cmp	r5, r2
    9684:	d903      	bls.n	968e <__aeabi_ddiv+0x2de>
    9686:	2580      	movs	r5, #128	; 0x80
    9688:	026d      	lsls	r5, r5, #9
    968a:	46ac      	mov	ip, r5
    968c:	4460      	add	r0, ip
    968e:	0c15      	lsrs	r5, r2, #16
    9690:	0409      	lsls	r1, r1, #16
    9692:	0412      	lsls	r2, r2, #16
    9694:	0c09      	lsrs	r1, r1, #16
    9696:	1828      	adds	r0, r5, r0
    9698:	1852      	adds	r2, r2, r1
    969a:	4283      	cmp	r3, r0
    969c:	d200      	bcs.n	96a0 <__aeabi_ddiv+0x2f0>
    969e:	e0ce      	b.n	983e <__aeabi_ddiv+0x48e>
    96a0:	d100      	bne.n	96a4 <__aeabi_ddiv+0x2f4>
    96a2:	e0c8      	b.n	9836 <__aeabi_ddiv+0x486>
    96a4:	1a1d      	subs	r5, r3, r0
    96a6:	4653      	mov	r3, sl
    96a8:	1a9e      	subs	r6, r3, r2
    96aa:	45b2      	cmp	sl, r6
    96ac:	4192      	sbcs	r2, r2
    96ae:	4252      	negs	r2, r2
    96b0:	1aab      	subs	r3, r5, r2
    96b2:	469a      	mov	sl, r3
    96b4:	4598      	cmp	r8, r3
    96b6:	d100      	bne.n	96ba <__aeabi_ddiv+0x30a>
    96b8:	e117      	b.n	98ea <__aeabi_ddiv+0x53a>
    96ba:	0039      	movs	r1, r7
    96bc:	0018      	movs	r0, r3
    96be:	f7fe fc5d 	bl	7f7c <__udivsi3>
    96c2:	9b01      	ldr	r3, [sp, #4]
    96c4:	0005      	movs	r5, r0
    96c6:	4343      	muls	r3, r0
    96c8:	0039      	movs	r1, r7
    96ca:	4650      	mov	r0, sl
    96cc:	9304      	str	r3, [sp, #16]
    96ce:	f7fe fcdb 	bl	8088 <__aeabi_uidivmod>
    96d2:	9804      	ldr	r0, [sp, #16]
    96d4:	040b      	lsls	r3, r1, #16
    96d6:	0c31      	lsrs	r1, r6, #16
    96d8:	4319      	orrs	r1, r3
    96da:	4288      	cmp	r0, r1
    96dc:	d909      	bls.n	96f2 <__aeabi_ddiv+0x342>
    96de:	4441      	add	r1, r8
    96e0:	1e6b      	subs	r3, r5, #1
    96e2:	4588      	cmp	r8, r1
    96e4:	d900      	bls.n	96e8 <__aeabi_ddiv+0x338>
    96e6:	e107      	b.n	98f8 <__aeabi_ddiv+0x548>
    96e8:	4288      	cmp	r0, r1
    96ea:	d800      	bhi.n	96ee <__aeabi_ddiv+0x33e>
    96ec:	e104      	b.n	98f8 <__aeabi_ddiv+0x548>
    96ee:	3d02      	subs	r5, #2
    96f0:	4441      	add	r1, r8
    96f2:	9b04      	ldr	r3, [sp, #16]
    96f4:	1acb      	subs	r3, r1, r3
    96f6:	0018      	movs	r0, r3
    96f8:	0039      	movs	r1, r7
    96fa:	9304      	str	r3, [sp, #16]
    96fc:	f7fe fc3e 	bl	7f7c <__udivsi3>
    9700:	9b01      	ldr	r3, [sp, #4]
    9702:	4682      	mov	sl, r0
    9704:	4343      	muls	r3, r0
    9706:	0039      	movs	r1, r7
    9708:	9804      	ldr	r0, [sp, #16]
    970a:	9301      	str	r3, [sp, #4]
    970c:	f7fe fcbc 	bl	8088 <__aeabi_uidivmod>
    9710:	9801      	ldr	r0, [sp, #4]
    9712:	040b      	lsls	r3, r1, #16
    9714:	0431      	lsls	r1, r6, #16
    9716:	0c09      	lsrs	r1, r1, #16
    9718:	4319      	orrs	r1, r3
    971a:	4288      	cmp	r0, r1
    971c:	d90d      	bls.n	973a <__aeabi_ddiv+0x38a>
    971e:	4653      	mov	r3, sl
    9720:	4441      	add	r1, r8
    9722:	3b01      	subs	r3, #1
    9724:	4588      	cmp	r8, r1
    9726:	d900      	bls.n	972a <__aeabi_ddiv+0x37a>
    9728:	e0e8      	b.n	98fc <__aeabi_ddiv+0x54c>
    972a:	4288      	cmp	r0, r1
    972c:	d800      	bhi.n	9730 <__aeabi_ddiv+0x380>
    972e:	e0e5      	b.n	98fc <__aeabi_ddiv+0x54c>
    9730:	2302      	movs	r3, #2
    9732:	425b      	negs	r3, r3
    9734:	469c      	mov	ip, r3
    9736:	4441      	add	r1, r8
    9738:	44e2      	add	sl, ip
    973a:	9b01      	ldr	r3, [sp, #4]
    973c:	042d      	lsls	r5, r5, #16
    973e:	1ace      	subs	r6, r1, r3
    9740:	4651      	mov	r1, sl
    9742:	4329      	orrs	r1, r5
    9744:	9d05      	ldr	r5, [sp, #20]
    9746:	464f      	mov	r7, r9
    9748:	002a      	movs	r2, r5
    974a:	040b      	lsls	r3, r1, #16
    974c:	0c08      	lsrs	r0, r1, #16
    974e:	0c1b      	lsrs	r3, r3, #16
    9750:	435a      	muls	r2, r3
    9752:	4345      	muls	r5, r0
    9754:	437b      	muls	r3, r7
    9756:	4378      	muls	r0, r7
    9758:	195b      	adds	r3, r3, r5
    975a:	0c17      	lsrs	r7, r2, #16
    975c:	18fb      	adds	r3, r7, r3
    975e:	429d      	cmp	r5, r3
    9760:	d903      	bls.n	976a <__aeabi_ddiv+0x3ba>
    9762:	2580      	movs	r5, #128	; 0x80
    9764:	026d      	lsls	r5, r5, #9
    9766:	46ac      	mov	ip, r5
    9768:	4460      	add	r0, ip
    976a:	0c1d      	lsrs	r5, r3, #16
    976c:	0412      	lsls	r2, r2, #16
    976e:	041b      	lsls	r3, r3, #16
    9770:	0c12      	lsrs	r2, r2, #16
    9772:	1828      	adds	r0, r5, r0
    9774:	189b      	adds	r3, r3, r2
    9776:	4286      	cmp	r6, r0
    9778:	d200      	bcs.n	977c <__aeabi_ddiv+0x3cc>
    977a:	e093      	b.n	98a4 <__aeabi_ddiv+0x4f4>
    977c:	d100      	bne.n	9780 <__aeabi_ddiv+0x3d0>
    977e:	e08e      	b.n	989e <__aeabi_ddiv+0x4ee>
    9780:	2301      	movs	r3, #1
    9782:	4319      	orrs	r1, r3
    9784:	4ba0      	ldr	r3, [pc, #640]	; (9a08 <__aeabi_ddiv+0x658>)
    9786:	18e3      	adds	r3, r4, r3
    9788:	2b00      	cmp	r3, #0
    978a:	dc00      	bgt.n	978e <__aeabi_ddiv+0x3de>
    978c:	e099      	b.n	98c2 <__aeabi_ddiv+0x512>
    978e:	074a      	lsls	r2, r1, #29
    9790:	d000      	beq.n	9794 <__aeabi_ddiv+0x3e4>
    9792:	e09e      	b.n	98d2 <__aeabi_ddiv+0x522>
    9794:	465a      	mov	r2, fp
    9796:	01d2      	lsls	r2, r2, #7
    9798:	d506      	bpl.n	97a8 <__aeabi_ddiv+0x3f8>
    979a:	465a      	mov	r2, fp
    979c:	4b9b      	ldr	r3, [pc, #620]	; (9a0c <__aeabi_ddiv+0x65c>)
    979e:	401a      	ands	r2, r3
    97a0:	2380      	movs	r3, #128	; 0x80
    97a2:	4693      	mov	fp, r2
    97a4:	00db      	lsls	r3, r3, #3
    97a6:	18e3      	adds	r3, r4, r3
    97a8:	4a99      	ldr	r2, [pc, #612]	; (9a10 <__aeabi_ddiv+0x660>)
    97aa:	4293      	cmp	r3, r2
    97ac:	dd68      	ble.n	9880 <__aeabi_ddiv+0x4d0>
    97ae:	2301      	movs	r3, #1
    97b0:	9a02      	ldr	r2, [sp, #8]
    97b2:	4c98      	ldr	r4, [pc, #608]	; (9a14 <__aeabi_ddiv+0x664>)
    97b4:	401a      	ands	r2, r3
    97b6:	2300      	movs	r3, #0
    97b8:	4694      	mov	ip, r2
    97ba:	4698      	mov	r8, r3
    97bc:	2200      	movs	r2, #0
    97be:	e6c5      	b.n	954c <__aeabi_ddiv+0x19c>
    97c0:	2280      	movs	r2, #128	; 0x80
    97c2:	464b      	mov	r3, r9
    97c4:	0312      	lsls	r2, r2, #12
    97c6:	4213      	tst	r3, r2
    97c8:	d00a      	beq.n	97e0 <__aeabi_ddiv+0x430>
    97ca:	465b      	mov	r3, fp
    97cc:	4213      	tst	r3, r2
    97ce:	d106      	bne.n	97de <__aeabi_ddiv+0x42e>
    97d0:	431a      	orrs	r2, r3
    97d2:	0312      	lsls	r2, r2, #12
    97d4:	0b12      	lsrs	r2, r2, #12
    97d6:	46ac      	mov	ip, r5
    97d8:	4688      	mov	r8, r1
    97da:	4c8e      	ldr	r4, [pc, #568]	; (9a14 <__aeabi_ddiv+0x664>)
    97dc:	e6b6      	b.n	954c <__aeabi_ddiv+0x19c>
    97de:	464b      	mov	r3, r9
    97e0:	431a      	orrs	r2, r3
    97e2:	0312      	lsls	r2, r2, #12
    97e4:	0b12      	lsrs	r2, r2, #12
    97e6:	46bc      	mov	ip, r7
    97e8:	4c8a      	ldr	r4, [pc, #552]	; (9a14 <__aeabi_ddiv+0x664>)
    97ea:	e6af      	b.n	954c <__aeabi_ddiv+0x19c>
    97ec:	0003      	movs	r3, r0
    97ee:	465a      	mov	r2, fp
    97f0:	3b28      	subs	r3, #40	; 0x28
    97f2:	409a      	lsls	r2, r3
    97f4:	2300      	movs	r3, #0
    97f6:	4691      	mov	r9, r2
    97f8:	4698      	mov	r8, r3
    97fa:	e657      	b.n	94ac <__aeabi_ddiv+0xfc>
    97fc:	4658      	mov	r0, fp
    97fe:	f001 f94b 	bl	aa98 <__clzsi2>
    9802:	3020      	adds	r0, #32
    9804:	e640      	b.n	9488 <__aeabi_ddiv+0xd8>
    9806:	0003      	movs	r3, r0
    9808:	4652      	mov	r2, sl
    980a:	3b28      	subs	r3, #40	; 0x28
    980c:	409a      	lsls	r2, r3
    980e:	2100      	movs	r1, #0
    9810:	4693      	mov	fp, r2
    9812:	e677      	b.n	9504 <__aeabi_ddiv+0x154>
    9814:	f001 f940 	bl	aa98 <__clzsi2>
    9818:	3020      	adds	r0, #32
    981a:	e65f      	b.n	94dc <__aeabi_ddiv+0x12c>
    981c:	4588      	cmp	r8, r1
    981e:	d200      	bcs.n	9822 <__aeabi_ddiv+0x472>
    9820:	e6c7      	b.n	95b2 <__aeabi_ddiv+0x202>
    9822:	464b      	mov	r3, r9
    9824:	07de      	lsls	r6, r3, #31
    9826:	085d      	lsrs	r5, r3, #1
    9828:	4643      	mov	r3, r8
    982a:	085b      	lsrs	r3, r3, #1
    982c:	431e      	orrs	r6, r3
    982e:	4643      	mov	r3, r8
    9830:	07db      	lsls	r3, r3, #31
    9832:	469a      	mov	sl, r3
    9834:	e6c2      	b.n	95bc <__aeabi_ddiv+0x20c>
    9836:	2500      	movs	r5, #0
    9838:	4592      	cmp	sl, r2
    983a:	d300      	bcc.n	983e <__aeabi_ddiv+0x48e>
    983c:	e733      	b.n	96a6 <__aeabi_ddiv+0x2f6>
    983e:	9e03      	ldr	r6, [sp, #12]
    9840:	4659      	mov	r1, fp
    9842:	46b4      	mov	ip, r6
    9844:	44e2      	add	sl, ip
    9846:	45b2      	cmp	sl, r6
    9848:	41ad      	sbcs	r5, r5
    984a:	426d      	negs	r5, r5
    984c:	4445      	add	r5, r8
    984e:	18eb      	adds	r3, r5, r3
    9850:	3901      	subs	r1, #1
    9852:	4598      	cmp	r8, r3
    9854:	d207      	bcs.n	9866 <__aeabi_ddiv+0x4b6>
    9856:	4298      	cmp	r0, r3
    9858:	d900      	bls.n	985c <__aeabi_ddiv+0x4ac>
    985a:	e07f      	b.n	995c <__aeabi_ddiv+0x5ac>
    985c:	d100      	bne.n	9860 <__aeabi_ddiv+0x4b0>
    985e:	e0bc      	b.n	99da <__aeabi_ddiv+0x62a>
    9860:	1a1d      	subs	r5, r3, r0
    9862:	468b      	mov	fp, r1
    9864:	e71f      	b.n	96a6 <__aeabi_ddiv+0x2f6>
    9866:	4598      	cmp	r8, r3
    9868:	d1fa      	bne.n	9860 <__aeabi_ddiv+0x4b0>
    986a:	9d03      	ldr	r5, [sp, #12]
    986c:	4555      	cmp	r5, sl
    986e:	d9f2      	bls.n	9856 <__aeabi_ddiv+0x4a6>
    9870:	4643      	mov	r3, r8
    9872:	468b      	mov	fp, r1
    9874:	1a1d      	subs	r5, r3, r0
    9876:	e716      	b.n	96a6 <__aeabi_ddiv+0x2f6>
    9878:	469b      	mov	fp, r3
    987a:	e6ca      	b.n	9612 <__aeabi_ddiv+0x262>
    987c:	0015      	movs	r5, r2
    987e:	e6e7      	b.n	9650 <__aeabi_ddiv+0x2a0>
    9880:	465a      	mov	r2, fp
    9882:	08c9      	lsrs	r1, r1, #3
    9884:	0752      	lsls	r2, r2, #29
    9886:	430a      	orrs	r2, r1
    9888:	055b      	lsls	r3, r3, #21
    988a:	4690      	mov	r8, r2
    988c:	0d5c      	lsrs	r4, r3, #21
    988e:	465a      	mov	r2, fp
    9890:	2301      	movs	r3, #1
    9892:	9902      	ldr	r1, [sp, #8]
    9894:	0252      	lsls	r2, r2, #9
    9896:	4019      	ands	r1, r3
    9898:	0b12      	lsrs	r2, r2, #12
    989a:	468c      	mov	ip, r1
    989c:	e656      	b.n	954c <__aeabi_ddiv+0x19c>
    989e:	2b00      	cmp	r3, #0
    98a0:	d100      	bne.n	98a4 <__aeabi_ddiv+0x4f4>
    98a2:	e76f      	b.n	9784 <__aeabi_ddiv+0x3d4>
    98a4:	4446      	add	r6, r8
    98a6:	1e4a      	subs	r2, r1, #1
    98a8:	45b0      	cmp	r8, r6
    98aa:	d929      	bls.n	9900 <__aeabi_ddiv+0x550>
    98ac:	0011      	movs	r1, r2
    98ae:	4286      	cmp	r6, r0
    98b0:	d000      	beq.n	98b4 <__aeabi_ddiv+0x504>
    98b2:	e765      	b.n	9780 <__aeabi_ddiv+0x3d0>
    98b4:	9a03      	ldr	r2, [sp, #12]
    98b6:	4293      	cmp	r3, r2
    98b8:	d000      	beq.n	98bc <__aeabi_ddiv+0x50c>
    98ba:	e761      	b.n	9780 <__aeabi_ddiv+0x3d0>
    98bc:	e762      	b.n	9784 <__aeabi_ddiv+0x3d4>
    98be:	2101      	movs	r1, #1
    98c0:	4249      	negs	r1, r1
    98c2:	2001      	movs	r0, #1
    98c4:	1ac2      	subs	r2, r0, r3
    98c6:	2a38      	cmp	r2, #56	; 0x38
    98c8:	dd21      	ble.n	990e <__aeabi_ddiv+0x55e>
    98ca:	9b02      	ldr	r3, [sp, #8]
    98cc:	4003      	ands	r3, r0
    98ce:	469c      	mov	ip, r3
    98d0:	e638      	b.n	9544 <__aeabi_ddiv+0x194>
    98d2:	220f      	movs	r2, #15
    98d4:	400a      	ands	r2, r1
    98d6:	2a04      	cmp	r2, #4
    98d8:	d100      	bne.n	98dc <__aeabi_ddiv+0x52c>
    98da:	e75b      	b.n	9794 <__aeabi_ddiv+0x3e4>
    98dc:	000a      	movs	r2, r1
    98de:	1d11      	adds	r1, r2, #4
    98e0:	4291      	cmp	r1, r2
    98e2:	4192      	sbcs	r2, r2
    98e4:	4252      	negs	r2, r2
    98e6:	4493      	add	fp, r2
    98e8:	e754      	b.n	9794 <__aeabi_ddiv+0x3e4>
    98ea:	4b47      	ldr	r3, [pc, #284]	; (9a08 <__aeabi_ddiv+0x658>)
    98ec:	18e3      	adds	r3, r4, r3
    98ee:	2b00      	cmp	r3, #0
    98f0:	dde5      	ble.n	98be <__aeabi_ddiv+0x50e>
    98f2:	2201      	movs	r2, #1
    98f4:	4252      	negs	r2, r2
    98f6:	e7f2      	b.n	98de <__aeabi_ddiv+0x52e>
    98f8:	001d      	movs	r5, r3
    98fa:	e6fa      	b.n	96f2 <__aeabi_ddiv+0x342>
    98fc:	469a      	mov	sl, r3
    98fe:	e71c      	b.n	973a <__aeabi_ddiv+0x38a>
    9900:	42b0      	cmp	r0, r6
    9902:	d839      	bhi.n	9978 <__aeabi_ddiv+0x5c8>
    9904:	d06e      	beq.n	99e4 <__aeabi_ddiv+0x634>
    9906:	0011      	movs	r1, r2
    9908:	e73a      	b.n	9780 <__aeabi_ddiv+0x3d0>
    990a:	9302      	str	r3, [sp, #8]
    990c:	e73a      	b.n	9784 <__aeabi_ddiv+0x3d4>
    990e:	2a1f      	cmp	r2, #31
    9910:	dc3c      	bgt.n	998c <__aeabi_ddiv+0x5dc>
    9912:	2320      	movs	r3, #32
    9914:	1a9b      	subs	r3, r3, r2
    9916:	000c      	movs	r4, r1
    9918:	4658      	mov	r0, fp
    991a:	4099      	lsls	r1, r3
    991c:	4098      	lsls	r0, r3
    991e:	1e4b      	subs	r3, r1, #1
    9920:	4199      	sbcs	r1, r3
    9922:	465b      	mov	r3, fp
    9924:	40d4      	lsrs	r4, r2
    9926:	40d3      	lsrs	r3, r2
    9928:	4320      	orrs	r0, r4
    992a:	4308      	orrs	r0, r1
    992c:	001a      	movs	r2, r3
    992e:	0743      	lsls	r3, r0, #29
    9930:	d009      	beq.n	9946 <__aeabi_ddiv+0x596>
    9932:	230f      	movs	r3, #15
    9934:	4003      	ands	r3, r0
    9936:	2b04      	cmp	r3, #4
    9938:	d005      	beq.n	9946 <__aeabi_ddiv+0x596>
    993a:	0001      	movs	r1, r0
    993c:	1d08      	adds	r0, r1, #4
    993e:	4288      	cmp	r0, r1
    9940:	419b      	sbcs	r3, r3
    9942:	425b      	negs	r3, r3
    9944:	18d2      	adds	r2, r2, r3
    9946:	0213      	lsls	r3, r2, #8
    9948:	d53a      	bpl.n	99c0 <__aeabi_ddiv+0x610>
    994a:	2301      	movs	r3, #1
    994c:	9a02      	ldr	r2, [sp, #8]
    994e:	2401      	movs	r4, #1
    9950:	401a      	ands	r2, r3
    9952:	2300      	movs	r3, #0
    9954:	4694      	mov	ip, r2
    9956:	4698      	mov	r8, r3
    9958:	2200      	movs	r2, #0
    995a:	e5f7      	b.n	954c <__aeabi_ddiv+0x19c>
    995c:	2102      	movs	r1, #2
    995e:	4249      	negs	r1, r1
    9960:	468c      	mov	ip, r1
    9962:	9d03      	ldr	r5, [sp, #12]
    9964:	44e3      	add	fp, ip
    9966:	46ac      	mov	ip, r5
    9968:	44e2      	add	sl, ip
    996a:	45aa      	cmp	sl, r5
    996c:	41ad      	sbcs	r5, r5
    996e:	426d      	negs	r5, r5
    9970:	4445      	add	r5, r8
    9972:	18ed      	adds	r5, r5, r3
    9974:	1a2d      	subs	r5, r5, r0
    9976:	e696      	b.n	96a6 <__aeabi_ddiv+0x2f6>
    9978:	1e8a      	subs	r2, r1, #2
    997a:	9903      	ldr	r1, [sp, #12]
    997c:	004d      	lsls	r5, r1, #1
    997e:	428d      	cmp	r5, r1
    9980:	4189      	sbcs	r1, r1
    9982:	4249      	negs	r1, r1
    9984:	4441      	add	r1, r8
    9986:	1876      	adds	r6, r6, r1
    9988:	9503      	str	r5, [sp, #12]
    998a:	e78f      	b.n	98ac <__aeabi_ddiv+0x4fc>
    998c:	201f      	movs	r0, #31
    998e:	4240      	negs	r0, r0
    9990:	1ac3      	subs	r3, r0, r3
    9992:	4658      	mov	r0, fp
    9994:	40d8      	lsrs	r0, r3
    9996:	0003      	movs	r3, r0
    9998:	2a20      	cmp	r2, #32
    999a:	d028      	beq.n	99ee <__aeabi_ddiv+0x63e>
    999c:	2040      	movs	r0, #64	; 0x40
    999e:	465d      	mov	r5, fp
    99a0:	1a82      	subs	r2, r0, r2
    99a2:	4095      	lsls	r5, r2
    99a4:	4329      	orrs	r1, r5
    99a6:	1e4a      	subs	r2, r1, #1
    99a8:	4191      	sbcs	r1, r2
    99aa:	4319      	orrs	r1, r3
    99ac:	2307      	movs	r3, #7
    99ae:	2200      	movs	r2, #0
    99b0:	400b      	ands	r3, r1
    99b2:	d009      	beq.n	99c8 <__aeabi_ddiv+0x618>
    99b4:	230f      	movs	r3, #15
    99b6:	2200      	movs	r2, #0
    99b8:	400b      	ands	r3, r1
    99ba:	0008      	movs	r0, r1
    99bc:	2b04      	cmp	r3, #4
    99be:	d1bd      	bne.n	993c <__aeabi_ddiv+0x58c>
    99c0:	0001      	movs	r1, r0
    99c2:	0753      	lsls	r3, r2, #29
    99c4:	0252      	lsls	r2, r2, #9
    99c6:	0b12      	lsrs	r2, r2, #12
    99c8:	08c9      	lsrs	r1, r1, #3
    99ca:	4319      	orrs	r1, r3
    99cc:	2301      	movs	r3, #1
    99ce:	4688      	mov	r8, r1
    99d0:	9902      	ldr	r1, [sp, #8]
    99d2:	2400      	movs	r4, #0
    99d4:	4019      	ands	r1, r3
    99d6:	468c      	mov	ip, r1
    99d8:	e5b8      	b.n	954c <__aeabi_ddiv+0x19c>
    99da:	4552      	cmp	r2, sl
    99dc:	d8be      	bhi.n	995c <__aeabi_ddiv+0x5ac>
    99de:	468b      	mov	fp, r1
    99e0:	2500      	movs	r5, #0
    99e2:	e660      	b.n	96a6 <__aeabi_ddiv+0x2f6>
    99e4:	9d03      	ldr	r5, [sp, #12]
    99e6:	429d      	cmp	r5, r3
    99e8:	d3c6      	bcc.n	9978 <__aeabi_ddiv+0x5c8>
    99ea:	0011      	movs	r1, r2
    99ec:	e762      	b.n	98b4 <__aeabi_ddiv+0x504>
    99ee:	2500      	movs	r5, #0
    99f0:	e7d8      	b.n	99a4 <__aeabi_ddiv+0x5f4>
    99f2:	2280      	movs	r2, #128	; 0x80
    99f4:	465b      	mov	r3, fp
    99f6:	0312      	lsls	r2, r2, #12
    99f8:	431a      	orrs	r2, r3
    99fa:	9b01      	ldr	r3, [sp, #4]
    99fc:	0312      	lsls	r2, r2, #12
    99fe:	0b12      	lsrs	r2, r2, #12
    9a00:	469c      	mov	ip, r3
    9a02:	4688      	mov	r8, r1
    9a04:	4c03      	ldr	r4, [pc, #12]	; (9a14 <__aeabi_ddiv+0x664>)
    9a06:	e5a1      	b.n	954c <__aeabi_ddiv+0x19c>
    9a08:	000003ff 	.word	0x000003ff
    9a0c:	feffffff 	.word	0xfeffffff
    9a10:	000007fe 	.word	0x000007fe
    9a14:	000007ff 	.word	0x000007ff

00009a18 <__eqdf2>:
    9a18:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a1a:	464f      	mov	r7, r9
    9a1c:	4646      	mov	r6, r8
    9a1e:	46d6      	mov	lr, sl
    9a20:	005c      	lsls	r4, r3, #1
    9a22:	b5c0      	push	{r6, r7, lr}
    9a24:	031f      	lsls	r7, r3, #12
    9a26:	0fdb      	lsrs	r3, r3, #31
    9a28:	469a      	mov	sl, r3
    9a2a:	4b17      	ldr	r3, [pc, #92]	; (9a88 <__eqdf2+0x70>)
    9a2c:	030e      	lsls	r6, r1, #12
    9a2e:	004d      	lsls	r5, r1, #1
    9a30:	4684      	mov	ip, r0
    9a32:	4680      	mov	r8, r0
    9a34:	0b36      	lsrs	r6, r6, #12
    9a36:	0d6d      	lsrs	r5, r5, #21
    9a38:	0fc9      	lsrs	r1, r1, #31
    9a3a:	4691      	mov	r9, r2
    9a3c:	0b3f      	lsrs	r7, r7, #12
    9a3e:	0d64      	lsrs	r4, r4, #21
    9a40:	2001      	movs	r0, #1
    9a42:	429d      	cmp	r5, r3
    9a44:	d008      	beq.n	9a58 <__eqdf2+0x40>
    9a46:	429c      	cmp	r4, r3
    9a48:	d001      	beq.n	9a4e <__eqdf2+0x36>
    9a4a:	42a5      	cmp	r5, r4
    9a4c:	d00b      	beq.n	9a66 <__eqdf2+0x4e>
    9a4e:	bc1c      	pop	{r2, r3, r4}
    9a50:	4690      	mov	r8, r2
    9a52:	4699      	mov	r9, r3
    9a54:	46a2      	mov	sl, r4
    9a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a58:	4663      	mov	r3, ip
    9a5a:	4333      	orrs	r3, r6
    9a5c:	d1f7      	bne.n	9a4e <__eqdf2+0x36>
    9a5e:	42ac      	cmp	r4, r5
    9a60:	d1f5      	bne.n	9a4e <__eqdf2+0x36>
    9a62:	433a      	orrs	r2, r7
    9a64:	d1f3      	bne.n	9a4e <__eqdf2+0x36>
    9a66:	2001      	movs	r0, #1
    9a68:	42be      	cmp	r6, r7
    9a6a:	d1f0      	bne.n	9a4e <__eqdf2+0x36>
    9a6c:	45c8      	cmp	r8, r9
    9a6e:	d1ee      	bne.n	9a4e <__eqdf2+0x36>
    9a70:	4551      	cmp	r1, sl
    9a72:	d007      	beq.n	9a84 <__eqdf2+0x6c>
    9a74:	2d00      	cmp	r5, #0
    9a76:	d1ea      	bne.n	9a4e <__eqdf2+0x36>
    9a78:	4663      	mov	r3, ip
    9a7a:	431e      	orrs	r6, r3
    9a7c:	0030      	movs	r0, r6
    9a7e:	1e46      	subs	r6, r0, #1
    9a80:	41b0      	sbcs	r0, r6
    9a82:	e7e4      	b.n	9a4e <__eqdf2+0x36>
    9a84:	2000      	movs	r0, #0
    9a86:	e7e2      	b.n	9a4e <__eqdf2+0x36>
    9a88:	000007ff 	.word	0x000007ff

00009a8c <__gedf2>:
    9a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a8e:	4645      	mov	r5, r8
    9a90:	46de      	mov	lr, fp
    9a92:	4657      	mov	r7, sl
    9a94:	464e      	mov	r6, r9
    9a96:	b5e0      	push	{r5, r6, r7, lr}
    9a98:	031f      	lsls	r7, r3, #12
    9a9a:	0b3d      	lsrs	r5, r7, #12
    9a9c:	4f2c      	ldr	r7, [pc, #176]	; (9b50 <__gedf2+0xc4>)
    9a9e:	030e      	lsls	r6, r1, #12
    9aa0:	004c      	lsls	r4, r1, #1
    9aa2:	46ab      	mov	fp, r5
    9aa4:	005d      	lsls	r5, r3, #1
    9aa6:	4684      	mov	ip, r0
    9aa8:	0b36      	lsrs	r6, r6, #12
    9aaa:	0d64      	lsrs	r4, r4, #21
    9aac:	0fc9      	lsrs	r1, r1, #31
    9aae:	4690      	mov	r8, r2
    9ab0:	0d6d      	lsrs	r5, r5, #21
    9ab2:	0fdb      	lsrs	r3, r3, #31
    9ab4:	42bc      	cmp	r4, r7
    9ab6:	d02a      	beq.n	9b0e <__gedf2+0x82>
    9ab8:	4f25      	ldr	r7, [pc, #148]	; (9b50 <__gedf2+0xc4>)
    9aba:	42bd      	cmp	r5, r7
    9abc:	d02d      	beq.n	9b1a <__gedf2+0x8e>
    9abe:	2c00      	cmp	r4, #0
    9ac0:	d10f      	bne.n	9ae2 <__gedf2+0x56>
    9ac2:	4330      	orrs	r0, r6
    9ac4:	0007      	movs	r7, r0
    9ac6:	4681      	mov	r9, r0
    9ac8:	4278      	negs	r0, r7
    9aca:	4178      	adcs	r0, r7
    9acc:	b2c0      	uxtb	r0, r0
    9ace:	2d00      	cmp	r5, #0
    9ad0:	d117      	bne.n	9b02 <__gedf2+0x76>
    9ad2:	465f      	mov	r7, fp
    9ad4:	433a      	orrs	r2, r7
    9ad6:	d114      	bne.n	9b02 <__gedf2+0x76>
    9ad8:	464b      	mov	r3, r9
    9ada:	2000      	movs	r0, #0
    9adc:	2b00      	cmp	r3, #0
    9ade:	d00a      	beq.n	9af6 <__gedf2+0x6a>
    9ae0:	e006      	b.n	9af0 <__gedf2+0x64>
    9ae2:	2d00      	cmp	r5, #0
    9ae4:	d102      	bne.n	9aec <__gedf2+0x60>
    9ae6:	4658      	mov	r0, fp
    9ae8:	4302      	orrs	r2, r0
    9aea:	d001      	beq.n	9af0 <__gedf2+0x64>
    9aec:	4299      	cmp	r1, r3
    9aee:	d018      	beq.n	9b22 <__gedf2+0x96>
    9af0:	4248      	negs	r0, r1
    9af2:	2101      	movs	r1, #1
    9af4:	4308      	orrs	r0, r1
    9af6:	bc3c      	pop	{r2, r3, r4, r5}
    9af8:	4690      	mov	r8, r2
    9afa:	4699      	mov	r9, r3
    9afc:	46a2      	mov	sl, r4
    9afe:	46ab      	mov	fp, r5
    9b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b02:	2800      	cmp	r0, #0
    9b04:	d0f2      	beq.n	9aec <__gedf2+0x60>
    9b06:	2001      	movs	r0, #1
    9b08:	3b01      	subs	r3, #1
    9b0a:	4318      	orrs	r0, r3
    9b0c:	e7f3      	b.n	9af6 <__gedf2+0x6a>
    9b0e:	0037      	movs	r7, r6
    9b10:	4307      	orrs	r7, r0
    9b12:	d0d1      	beq.n	9ab8 <__gedf2+0x2c>
    9b14:	2002      	movs	r0, #2
    9b16:	4240      	negs	r0, r0
    9b18:	e7ed      	b.n	9af6 <__gedf2+0x6a>
    9b1a:	465f      	mov	r7, fp
    9b1c:	4317      	orrs	r7, r2
    9b1e:	d0ce      	beq.n	9abe <__gedf2+0x32>
    9b20:	e7f8      	b.n	9b14 <__gedf2+0x88>
    9b22:	42ac      	cmp	r4, r5
    9b24:	dce4      	bgt.n	9af0 <__gedf2+0x64>
    9b26:	da03      	bge.n	9b30 <__gedf2+0xa4>
    9b28:	1e48      	subs	r0, r1, #1
    9b2a:	2101      	movs	r1, #1
    9b2c:	4308      	orrs	r0, r1
    9b2e:	e7e2      	b.n	9af6 <__gedf2+0x6a>
    9b30:	455e      	cmp	r6, fp
    9b32:	d8dd      	bhi.n	9af0 <__gedf2+0x64>
    9b34:	d006      	beq.n	9b44 <__gedf2+0xb8>
    9b36:	2000      	movs	r0, #0
    9b38:	455e      	cmp	r6, fp
    9b3a:	d2dc      	bcs.n	9af6 <__gedf2+0x6a>
    9b3c:	2301      	movs	r3, #1
    9b3e:	1e48      	subs	r0, r1, #1
    9b40:	4318      	orrs	r0, r3
    9b42:	e7d8      	b.n	9af6 <__gedf2+0x6a>
    9b44:	45c4      	cmp	ip, r8
    9b46:	d8d3      	bhi.n	9af0 <__gedf2+0x64>
    9b48:	2000      	movs	r0, #0
    9b4a:	45c4      	cmp	ip, r8
    9b4c:	d3f6      	bcc.n	9b3c <__gedf2+0xb0>
    9b4e:	e7d2      	b.n	9af6 <__gedf2+0x6a>
    9b50:	000007ff 	.word	0x000007ff

00009b54 <__ledf2>:
    9b54:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b56:	464e      	mov	r6, r9
    9b58:	4645      	mov	r5, r8
    9b5a:	46de      	mov	lr, fp
    9b5c:	4657      	mov	r7, sl
    9b5e:	005c      	lsls	r4, r3, #1
    9b60:	b5e0      	push	{r5, r6, r7, lr}
    9b62:	031f      	lsls	r7, r3, #12
    9b64:	0fdb      	lsrs	r3, r3, #31
    9b66:	4699      	mov	r9, r3
    9b68:	4b2a      	ldr	r3, [pc, #168]	; (9c14 <__ledf2+0xc0>)
    9b6a:	030e      	lsls	r6, r1, #12
    9b6c:	004d      	lsls	r5, r1, #1
    9b6e:	0fc9      	lsrs	r1, r1, #31
    9b70:	4684      	mov	ip, r0
    9b72:	0b36      	lsrs	r6, r6, #12
    9b74:	0d6d      	lsrs	r5, r5, #21
    9b76:	468b      	mov	fp, r1
    9b78:	4690      	mov	r8, r2
    9b7a:	0b3f      	lsrs	r7, r7, #12
    9b7c:	0d64      	lsrs	r4, r4, #21
    9b7e:	429d      	cmp	r5, r3
    9b80:	d020      	beq.n	9bc4 <__ledf2+0x70>
    9b82:	4b24      	ldr	r3, [pc, #144]	; (9c14 <__ledf2+0xc0>)
    9b84:	429c      	cmp	r4, r3
    9b86:	d022      	beq.n	9bce <__ledf2+0x7a>
    9b88:	2d00      	cmp	r5, #0
    9b8a:	d112      	bne.n	9bb2 <__ledf2+0x5e>
    9b8c:	4330      	orrs	r0, r6
    9b8e:	4243      	negs	r3, r0
    9b90:	4143      	adcs	r3, r0
    9b92:	b2db      	uxtb	r3, r3
    9b94:	2c00      	cmp	r4, #0
    9b96:	d01f      	beq.n	9bd8 <__ledf2+0x84>
    9b98:	2b00      	cmp	r3, #0
    9b9a:	d00c      	beq.n	9bb6 <__ledf2+0x62>
    9b9c:	464b      	mov	r3, r9
    9b9e:	2001      	movs	r0, #1
    9ba0:	3b01      	subs	r3, #1
    9ba2:	4303      	orrs	r3, r0
    9ba4:	0018      	movs	r0, r3
    9ba6:	bc3c      	pop	{r2, r3, r4, r5}
    9ba8:	4690      	mov	r8, r2
    9baa:	4699      	mov	r9, r3
    9bac:	46a2      	mov	sl, r4
    9bae:	46ab      	mov	fp, r5
    9bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9bb2:	2c00      	cmp	r4, #0
    9bb4:	d016      	beq.n	9be4 <__ledf2+0x90>
    9bb6:	45cb      	cmp	fp, r9
    9bb8:	d017      	beq.n	9bea <__ledf2+0x96>
    9bba:	465b      	mov	r3, fp
    9bbc:	4259      	negs	r1, r3
    9bbe:	2301      	movs	r3, #1
    9bc0:	430b      	orrs	r3, r1
    9bc2:	e7ef      	b.n	9ba4 <__ledf2+0x50>
    9bc4:	0031      	movs	r1, r6
    9bc6:	2302      	movs	r3, #2
    9bc8:	4301      	orrs	r1, r0
    9bca:	d1eb      	bne.n	9ba4 <__ledf2+0x50>
    9bcc:	e7d9      	b.n	9b82 <__ledf2+0x2e>
    9bce:	0039      	movs	r1, r7
    9bd0:	2302      	movs	r3, #2
    9bd2:	4311      	orrs	r1, r2
    9bd4:	d1e6      	bne.n	9ba4 <__ledf2+0x50>
    9bd6:	e7d7      	b.n	9b88 <__ledf2+0x34>
    9bd8:	433a      	orrs	r2, r7
    9bda:	d1dd      	bne.n	9b98 <__ledf2+0x44>
    9bdc:	2300      	movs	r3, #0
    9bde:	2800      	cmp	r0, #0
    9be0:	d0e0      	beq.n	9ba4 <__ledf2+0x50>
    9be2:	e7ea      	b.n	9bba <__ledf2+0x66>
    9be4:	433a      	orrs	r2, r7
    9be6:	d1e6      	bne.n	9bb6 <__ledf2+0x62>
    9be8:	e7e7      	b.n	9bba <__ledf2+0x66>
    9bea:	42a5      	cmp	r5, r4
    9bec:	dce5      	bgt.n	9bba <__ledf2+0x66>
    9bee:	db05      	blt.n	9bfc <__ledf2+0xa8>
    9bf0:	42be      	cmp	r6, r7
    9bf2:	d8e2      	bhi.n	9bba <__ledf2+0x66>
    9bf4:	d007      	beq.n	9c06 <__ledf2+0xb2>
    9bf6:	2300      	movs	r3, #0
    9bf8:	42be      	cmp	r6, r7
    9bfa:	d2d3      	bcs.n	9ba4 <__ledf2+0x50>
    9bfc:	4659      	mov	r1, fp
    9bfe:	2301      	movs	r3, #1
    9c00:	3901      	subs	r1, #1
    9c02:	430b      	orrs	r3, r1
    9c04:	e7ce      	b.n	9ba4 <__ledf2+0x50>
    9c06:	45c4      	cmp	ip, r8
    9c08:	d8d7      	bhi.n	9bba <__ledf2+0x66>
    9c0a:	2300      	movs	r3, #0
    9c0c:	45c4      	cmp	ip, r8
    9c0e:	d3f5      	bcc.n	9bfc <__ledf2+0xa8>
    9c10:	e7c8      	b.n	9ba4 <__ledf2+0x50>
    9c12:	46c0      	nop			; (mov r8, r8)
    9c14:	000007ff 	.word	0x000007ff

00009c18 <__aeabi_dmul>:
    9c18:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c1a:	4657      	mov	r7, sl
    9c1c:	4645      	mov	r5, r8
    9c1e:	46de      	mov	lr, fp
    9c20:	464e      	mov	r6, r9
    9c22:	b5e0      	push	{r5, r6, r7, lr}
    9c24:	030c      	lsls	r4, r1, #12
    9c26:	4698      	mov	r8, r3
    9c28:	004e      	lsls	r6, r1, #1
    9c2a:	0b23      	lsrs	r3, r4, #12
    9c2c:	b087      	sub	sp, #28
    9c2e:	0007      	movs	r7, r0
    9c30:	4692      	mov	sl, r2
    9c32:	469b      	mov	fp, r3
    9c34:	0d76      	lsrs	r6, r6, #21
    9c36:	0fcd      	lsrs	r5, r1, #31
    9c38:	2e00      	cmp	r6, #0
    9c3a:	d06b      	beq.n	9d14 <__aeabi_dmul+0xfc>
    9c3c:	4b6d      	ldr	r3, [pc, #436]	; (9df4 <__aeabi_dmul+0x1dc>)
    9c3e:	429e      	cmp	r6, r3
    9c40:	d035      	beq.n	9cae <__aeabi_dmul+0x96>
    9c42:	2480      	movs	r4, #128	; 0x80
    9c44:	465b      	mov	r3, fp
    9c46:	0f42      	lsrs	r2, r0, #29
    9c48:	0424      	lsls	r4, r4, #16
    9c4a:	00db      	lsls	r3, r3, #3
    9c4c:	4314      	orrs	r4, r2
    9c4e:	431c      	orrs	r4, r3
    9c50:	00c3      	lsls	r3, r0, #3
    9c52:	4699      	mov	r9, r3
    9c54:	4b68      	ldr	r3, [pc, #416]	; (9df8 <__aeabi_dmul+0x1e0>)
    9c56:	46a3      	mov	fp, r4
    9c58:	469c      	mov	ip, r3
    9c5a:	2300      	movs	r3, #0
    9c5c:	2700      	movs	r7, #0
    9c5e:	4466      	add	r6, ip
    9c60:	9302      	str	r3, [sp, #8]
    9c62:	4643      	mov	r3, r8
    9c64:	031c      	lsls	r4, r3, #12
    9c66:	005a      	lsls	r2, r3, #1
    9c68:	0fdb      	lsrs	r3, r3, #31
    9c6a:	4650      	mov	r0, sl
    9c6c:	0b24      	lsrs	r4, r4, #12
    9c6e:	0d52      	lsrs	r2, r2, #21
    9c70:	4698      	mov	r8, r3
    9c72:	d100      	bne.n	9c76 <__aeabi_dmul+0x5e>
    9c74:	e076      	b.n	9d64 <__aeabi_dmul+0x14c>
    9c76:	4b5f      	ldr	r3, [pc, #380]	; (9df4 <__aeabi_dmul+0x1dc>)
    9c78:	429a      	cmp	r2, r3
    9c7a:	d06d      	beq.n	9d58 <__aeabi_dmul+0x140>
    9c7c:	2380      	movs	r3, #128	; 0x80
    9c7e:	0f41      	lsrs	r1, r0, #29
    9c80:	041b      	lsls	r3, r3, #16
    9c82:	430b      	orrs	r3, r1
    9c84:	495c      	ldr	r1, [pc, #368]	; (9df8 <__aeabi_dmul+0x1e0>)
    9c86:	00e4      	lsls	r4, r4, #3
    9c88:	468c      	mov	ip, r1
    9c8a:	431c      	orrs	r4, r3
    9c8c:	00c3      	lsls	r3, r0, #3
    9c8e:	2000      	movs	r0, #0
    9c90:	4462      	add	r2, ip
    9c92:	4641      	mov	r1, r8
    9c94:	18b6      	adds	r6, r6, r2
    9c96:	4069      	eors	r1, r5
    9c98:	1c72      	adds	r2, r6, #1
    9c9a:	9101      	str	r1, [sp, #4]
    9c9c:	4694      	mov	ip, r2
    9c9e:	4307      	orrs	r7, r0
    9ca0:	2f0f      	cmp	r7, #15
    9ca2:	d900      	bls.n	9ca6 <__aeabi_dmul+0x8e>
    9ca4:	e0b0      	b.n	9e08 <__aeabi_dmul+0x1f0>
    9ca6:	4a55      	ldr	r2, [pc, #340]	; (9dfc <__aeabi_dmul+0x1e4>)
    9ca8:	00bf      	lsls	r7, r7, #2
    9caa:	59d2      	ldr	r2, [r2, r7]
    9cac:	4697      	mov	pc, r2
    9cae:	465b      	mov	r3, fp
    9cb0:	4303      	orrs	r3, r0
    9cb2:	4699      	mov	r9, r3
    9cb4:	d000      	beq.n	9cb8 <__aeabi_dmul+0xa0>
    9cb6:	e087      	b.n	9dc8 <__aeabi_dmul+0x1b0>
    9cb8:	2300      	movs	r3, #0
    9cba:	469b      	mov	fp, r3
    9cbc:	3302      	adds	r3, #2
    9cbe:	2708      	movs	r7, #8
    9cc0:	9302      	str	r3, [sp, #8]
    9cc2:	e7ce      	b.n	9c62 <__aeabi_dmul+0x4a>
    9cc4:	4642      	mov	r2, r8
    9cc6:	9201      	str	r2, [sp, #4]
    9cc8:	2802      	cmp	r0, #2
    9cca:	d067      	beq.n	9d9c <__aeabi_dmul+0x184>
    9ccc:	2803      	cmp	r0, #3
    9cce:	d100      	bne.n	9cd2 <__aeabi_dmul+0xba>
    9cd0:	e20e      	b.n	a0f0 <__aeabi_dmul+0x4d8>
    9cd2:	2801      	cmp	r0, #1
    9cd4:	d000      	beq.n	9cd8 <__aeabi_dmul+0xc0>
    9cd6:	e162      	b.n	9f9e <__aeabi_dmul+0x386>
    9cd8:	2300      	movs	r3, #0
    9cda:	2400      	movs	r4, #0
    9cdc:	2200      	movs	r2, #0
    9cde:	4699      	mov	r9, r3
    9ce0:	9901      	ldr	r1, [sp, #4]
    9ce2:	4001      	ands	r1, r0
    9ce4:	b2cd      	uxtb	r5, r1
    9ce6:	2100      	movs	r1, #0
    9ce8:	0312      	lsls	r2, r2, #12
    9cea:	0d0b      	lsrs	r3, r1, #20
    9cec:	0b12      	lsrs	r2, r2, #12
    9cee:	051b      	lsls	r3, r3, #20
    9cf0:	4313      	orrs	r3, r2
    9cf2:	4a43      	ldr	r2, [pc, #268]	; (9e00 <__aeabi_dmul+0x1e8>)
    9cf4:	0524      	lsls	r4, r4, #20
    9cf6:	4013      	ands	r3, r2
    9cf8:	431c      	orrs	r4, r3
    9cfa:	0064      	lsls	r4, r4, #1
    9cfc:	07ed      	lsls	r5, r5, #31
    9cfe:	0864      	lsrs	r4, r4, #1
    9d00:	432c      	orrs	r4, r5
    9d02:	4648      	mov	r0, r9
    9d04:	0021      	movs	r1, r4
    9d06:	b007      	add	sp, #28
    9d08:	bc3c      	pop	{r2, r3, r4, r5}
    9d0a:	4690      	mov	r8, r2
    9d0c:	4699      	mov	r9, r3
    9d0e:	46a2      	mov	sl, r4
    9d10:	46ab      	mov	fp, r5
    9d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9d14:	4303      	orrs	r3, r0
    9d16:	4699      	mov	r9, r3
    9d18:	d04f      	beq.n	9dba <__aeabi_dmul+0x1a2>
    9d1a:	465b      	mov	r3, fp
    9d1c:	2b00      	cmp	r3, #0
    9d1e:	d100      	bne.n	9d22 <__aeabi_dmul+0x10a>
    9d20:	e189      	b.n	a036 <__aeabi_dmul+0x41e>
    9d22:	4658      	mov	r0, fp
    9d24:	f000 feb8 	bl	aa98 <__clzsi2>
    9d28:	0003      	movs	r3, r0
    9d2a:	3b0b      	subs	r3, #11
    9d2c:	2b1c      	cmp	r3, #28
    9d2e:	dd00      	ble.n	9d32 <__aeabi_dmul+0x11a>
    9d30:	e17a      	b.n	a028 <__aeabi_dmul+0x410>
    9d32:	221d      	movs	r2, #29
    9d34:	1ad3      	subs	r3, r2, r3
    9d36:	003a      	movs	r2, r7
    9d38:	0001      	movs	r1, r0
    9d3a:	465c      	mov	r4, fp
    9d3c:	40da      	lsrs	r2, r3
    9d3e:	3908      	subs	r1, #8
    9d40:	408c      	lsls	r4, r1
    9d42:	0013      	movs	r3, r2
    9d44:	408f      	lsls	r7, r1
    9d46:	4323      	orrs	r3, r4
    9d48:	469b      	mov	fp, r3
    9d4a:	46b9      	mov	r9, r7
    9d4c:	2300      	movs	r3, #0
    9d4e:	4e2d      	ldr	r6, [pc, #180]	; (9e04 <__aeabi_dmul+0x1ec>)
    9d50:	2700      	movs	r7, #0
    9d52:	1a36      	subs	r6, r6, r0
    9d54:	9302      	str	r3, [sp, #8]
    9d56:	e784      	b.n	9c62 <__aeabi_dmul+0x4a>
    9d58:	4653      	mov	r3, sl
    9d5a:	4323      	orrs	r3, r4
    9d5c:	d12a      	bne.n	9db4 <__aeabi_dmul+0x19c>
    9d5e:	2400      	movs	r4, #0
    9d60:	2002      	movs	r0, #2
    9d62:	e796      	b.n	9c92 <__aeabi_dmul+0x7a>
    9d64:	4653      	mov	r3, sl
    9d66:	4323      	orrs	r3, r4
    9d68:	d020      	beq.n	9dac <__aeabi_dmul+0x194>
    9d6a:	2c00      	cmp	r4, #0
    9d6c:	d100      	bne.n	9d70 <__aeabi_dmul+0x158>
    9d6e:	e157      	b.n	a020 <__aeabi_dmul+0x408>
    9d70:	0020      	movs	r0, r4
    9d72:	f000 fe91 	bl	aa98 <__clzsi2>
    9d76:	0003      	movs	r3, r0
    9d78:	3b0b      	subs	r3, #11
    9d7a:	2b1c      	cmp	r3, #28
    9d7c:	dd00      	ble.n	9d80 <__aeabi_dmul+0x168>
    9d7e:	e149      	b.n	a014 <__aeabi_dmul+0x3fc>
    9d80:	211d      	movs	r1, #29
    9d82:	1acb      	subs	r3, r1, r3
    9d84:	4651      	mov	r1, sl
    9d86:	0002      	movs	r2, r0
    9d88:	40d9      	lsrs	r1, r3
    9d8a:	4653      	mov	r3, sl
    9d8c:	3a08      	subs	r2, #8
    9d8e:	4094      	lsls	r4, r2
    9d90:	4093      	lsls	r3, r2
    9d92:	430c      	orrs	r4, r1
    9d94:	4a1b      	ldr	r2, [pc, #108]	; (9e04 <__aeabi_dmul+0x1ec>)
    9d96:	1a12      	subs	r2, r2, r0
    9d98:	2000      	movs	r0, #0
    9d9a:	e77a      	b.n	9c92 <__aeabi_dmul+0x7a>
    9d9c:	2501      	movs	r5, #1
    9d9e:	9b01      	ldr	r3, [sp, #4]
    9da0:	4c14      	ldr	r4, [pc, #80]	; (9df4 <__aeabi_dmul+0x1dc>)
    9da2:	401d      	ands	r5, r3
    9da4:	2300      	movs	r3, #0
    9da6:	2200      	movs	r2, #0
    9da8:	4699      	mov	r9, r3
    9daa:	e79c      	b.n	9ce6 <__aeabi_dmul+0xce>
    9dac:	2400      	movs	r4, #0
    9dae:	2200      	movs	r2, #0
    9db0:	2001      	movs	r0, #1
    9db2:	e76e      	b.n	9c92 <__aeabi_dmul+0x7a>
    9db4:	4653      	mov	r3, sl
    9db6:	2003      	movs	r0, #3
    9db8:	e76b      	b.n	9c92 <__aeabi_dmul+0x7a>
    9dba:	2300      	movs	r3, #0
    9dbc:	469b      	mov	fp, r3
    9dbe:	3301      	adds	r3, #1
    9dc0:	2704      	movs	r7, #4
    9dc2:	2600      	movs	r6, #0
    9dc4:	9302      	str	r3, [sp, #8]
    9dc6:	e74c      	b.n	9c62 <__aeabi_dmul+0x4a>
    9dc8:	2303      	movs	r3, #3
    9dca:	4681      	mov	r9, r0
    9dcc:	270c      	movs	r7, #12
    9dce:	9302      	str	r3, [sp, #8]
    9dd0:	e747      	b.n	9c62 <__aeabi_dmul+0x4a>
    9dd2:	2280      	movs	r2, #128	; 0x80
    9dd4:	2300      	movs	r3, #0
    9dd6:	2500      	movs	r5, #0
    9dd8:	0312      	lsls	r2, r2, #12
    9dda:	4699      	mov	r9, r3
    9ddc:	4c05      	ldr	r4, [pc, #20]	; (9df4 <__aeabi_dmul+0x1dc>)
    9dde:	e782      	b.n	9ce6 <__aeabi_dmul+0xce>
    9de0:	465c      	mov	r4, fp
    9de2:	464b      	mov	r3, r9
    9de4:	9802      	ldr	r0, [sp, #8]
    9de6:	e76f      	b.n	9cc8 <__aeabi_dmul+0xb0>
    9de8:	465c      	mov	r4, fp
    9dea:	464b      	mov	r3, r9
    9dec:	9501      	str	r5, [sp, #4]
    9dee:	9802      	ldr	r0, [sp, #8]
    9df0:	e76a      	b.n	9cc8 <__aeabi_dmul+0xb0>
    9df2:	46c0      	nop			; (mov r8, r8)
    9df4:	000007ff 	.word	0x000007ff
    9df8:	fffffc01 	.word	0xfffffc01
    9dfc:	0000b0a8 	.word	0x0000b0a8
    9e00:	800fffff 	.word	0x800fffff
    9e04:	fffffc0d 	.word	0xfffffc0d
    9e08:	464a      	mov	r2, r9
    9e0a:	4649      	mov	r1, r9
    9e0c:	0c17      	lsrs	r7, r2, #16
    9e0e:	0c1a      	lsrs	r2, r3, #16
    9e10:	041b      	lsls	r3, r3, #16
    9e12:	0c1b      	lsrs	r3, r3, #16
    9e14:	0408      	lsls	r0, r1, #16
    9e16:	0019      	movs	r1, r3
    9e18:	0c00      	lsrs	r0, r0, #16
    9e1a:	4341      	muls	r1, r0
    9e1c:	0015      	movs	r5, r2
    9e1e:	4688      	mov	r8, r1
    9e20:	0019      	movs	r1, r3
    9e22:	437d      	muls	r5, r7
    9e24:	4379      	muls	r1, r7
    9e26:	9503      	str	r5, [sp, #12]
    9e28:	4689      	mov	r9, r1
    9e2a:	0029      	movs	r1, r5
    9e2c:	0015      	movs	r5, r2
    9e2e:	4345      	muls	r5, r0
    9e30:	444d      	add	r5, r9
    9e32:	9502      	str	r5, [sp, #8]
    9e34:	4645      	mov	r5, r8
    9e36:	0c2d      	lsrs	r5, r5, #16
    9e38:	46aa      	mov	sl, r5
    9e3a:	9d02      	ldr	r5, [sp, #8]
    9e3c:	4455      	add	r5, sl
    9e3e:	45a9      	cmp	r9, r5
    9e40:	d906      	bls.n	9e50 <__aeabi_dmul+0x238>
    9e42:	468a      	mov	sl, r1
    9e44:	2180      	movs	r1, #128	; 0x80
    9e46:	0249      	lsls	r1, r1, #9
    9e48:	4689      	mov	r9, r1
    9e4a:	44ca      	add	sl, r9
    9e4c:	4651      	mov	r1, sl
    9e4e:	9103      	str	r1, [sp, #12]
    9e50:	0c29      	lsrs	r1, r5, #16
    9e52:	9104      	str	r1, [sp, #16]
    9e54:	4641      	mov	r1, r8
    9e56:	0409      	lsls	r1, r1, #16
    9e58:	042d      	lsls	r5, r5, #16
    9e5a:	0c09      	lsrs	r1, r1, #16
    9e5c:	4688      	mov	r8, r1
    9e5e:	0029      	movs	r1, r5
    9e60:	0c25      	lsrs	r5, r4, #16
    9e62:	0424      	lsls	r4, r4, #16
    9e64:	4441      	add	r1, r8
    9e66:	0c24      	lsrs	r4, r4, #16
    9e68:	9105      	str	r1, [sp, #20]
    9e6a:	0021      	movs	r1, r4
    9e6c:	4341      	muls	r1, r0
    9e6e:	4688      	mov	r8, r1
    9e70:	0021      	movs	r1, r4
    9e72:	4379      	muls	r1, r7
    9e74:	468a      	mov	sl, r1
    9e76:	4368      	muls	r0, r5
    9e78:	4641      	mov	r1, r8
    9e7a:	4450      	add	r0, sl
    9e7c:	4681      	mov	r9, r0
    9e7e:	0c08      	lsrs	r0, r1, #16
    9e80:	4448      	add	r0, r9
    9e82:	436f      	muls	r7, r5
    9e84:	4582      	cmp	sl, r0
    9e86:	d903      	bls.n	9e90 <__aeabi_dmul+0x278>
    9e88:	2180      	movs	r1, #128	; 0x80
    9e8a:	0249      	lsls	r1, r1, #9
    9e8c:	4689      	mov	r9, r1
    9e8e:	444f      	add	r7, r9
    9e90:	0c01      	lsrs	r1, r0, #16
    9e92:	4689      	mov	r9, r1
    9e94:	0039      	movs	r1, r7
    9e96:	4449      	add	r1, r9
    9e98:	9102      	str	r1, [sp, #8]
    9e9a:	4641      	mov	r1, r8
    9e9c:	040f      	lsls	r7, r1, #16
    9e9e:	9904      	ldr	r1, [sp, #16]
    9ea0:	0c3f      	lsrs	r7, r7, #16
    9ea2:	4688      	mov	r8, r1
    9ea4:	0400      	lsls	r0, r0, #16
    9ea6:	19c0      	adds	r0, r0, r7
    9ea8:	4480      	add	r8, r0
    9eaa:	4641      	mov	r1, r8
    9eac:	9104      	str	r1, [sp, #16]
    9eae:	4659      	mov	r1, fp
    9eb0:	0c0f      	lsrs	r7, r1, #16
    9eb2:	0409      	lsls	r1, r1, #16
    9eb4:	0c09      	lsrs	r1, r1, #16
    9eb6:	4688      	mov	r8, r1
    9eb8:	4359      	muls	r1, r3
    9eba:	468a      	mov	sl, r1
    9ebc:	0039      	movs	r1, r7
    9ebe:	4351      	muls	r1, r2
    9ec0:	4689      	mov	r9, r1
    9ec2:	4641      	mov	r1, r8
    9ec4:	434a      	muls	r2, r1
    9ec6:	4651      	mov	r1, sl
    9ec8:	0c09      	lsrs	r1, r1, #16
    9eca:	468b      	mov	fp, r1
    9ecc:	437b      	muls	r3, r7
    9ece:	18d2      	adds	r2, r2, r3
    9ed0:	445a      	add	r2, fp
    9ed2:	4293      	cmp	r3, r2
    9ed4:	d903      	bls.n	9ede <__aeabi_dmul+0x2c6>
    9ed6:	2380      	movs	r3, #128	; 0x80
    9ed8:	025b      	lsls	r3, r3, #9
    9eda:	469b      	mov	fp, r3
    9edc:	44d9      	add	r9, fp
    9ede:	4651      	mov	r1, sl
    9ee0:	0409      	lsls	r1, r1, #16
    9ee2:	0c09      	lsrs	r1, r1, #16
    9ee4:	468a      	mov	sl, r1
    9ee6:	4641      	mov	r1, r8
    9ee8:	4361      	muls	r1, r4
    9eea:	437c      	muls	r4, r7
    9eec:	0c13      	lsrs	r3, r2, #16
    9eee:	0412      	lsls	r2, r2, #16
    9ef0:	444b      	add	r3, r9
    9ef2:	4452      	add	r2, sl
    9ef4:	46a1      	mov	r9, r4
    9ef6:	468a      	mov	sl, r1
    9ef8:	003c      	movs	r4, r7
    9efa:	4641      	mov	r1, r8
    9efc:	436c      	muls	r4, r5
    9efe:	434d      	muls	r5, r1
    9f00:	4651      	mov	r1, sl
    9f02:	444d      	add	r5, r9
    9f04:	0c0f      	lsrs	r7, r1, #16
    9f06:	197d      	adds	r5, r7, r5
    9f08:	45a9      	cmp	r9, r5
    9f0a:	d903      	bls.n	9f14 <__aeabi_dmul+0x2fc>
    9f0c:	2180      	movs	r1, #128	; 0x80
    9f0e:	0249      	lsls	r1, r1, #9
    9f10:	4688      	mov	r8, r1
    9f12:	4444      	add	r4, r8
    9f14:	9f04      	ldr	r7, [sp, #16]
    9f16:	9903      	ldr	r1, [sp, #12]
    9f18:	46b8      	mov	r8, r7
    9f1a:	4441      	add	r1, r8
    9f1c:	468b      	mov	fp, r1
    9f1e:	4583      	cmp	fp, r0
    9f20:	4180      	sbcs	r0, r0
    9f22:	4241      	negs	r1, r0
    9f24:	4688      	mov	r8, r1
    9f26:	4651      	mov	r1, sl
    9f28:	0408      	lsls	r0, r1, #16
    9f2a:	042f      	lsls	r7, r5, #16
    9f2c:	0c00      	lsrs	r0, r0, #16
    9f2e:	183f      	adds	r7, r7, r0
    9f30:	4658      	mov	r0, fp
    9f32:	9902      	ldr	r1, [sp, #8]
    9f34:	1810      	adds	r0, r2, r0
    9f36:	4689      	mov	r9, r1
    9f38:	4290      	cmp	r0, r2
    9f3a:	4192      	sbcs	r2, r2
    9f3c:	444f      	add	r7, r9
    9f3e:	46ba      	mov	sl, r7
    9f40:	4252      	negs	r2, r2
    9f42:	4699      	mov	r9, r3
    9f44:	4693      	mov	fp, r2
    9f46:	44c2      	add	sl, r8
    9f48:	44d1      	add	r9, sl
    9f4a:	44cb      	add	fp, r9
    9f4c:	428f      	cmp	r7, r1
    9f4e:	41bf      	sbcs	r7, r7
    9f50:	45c2      	cmp	sl, r8
    9f52:	4189      	sbcs	r1, r1
    9f54:	4599      	cmp	r9, r3
    9f56:	419b      	sbcs	r3, r3
    9f58:	4593      	cmp	fp, r2
    9f5a:	4192      	sbcs	r2, r2
    9f5c:	427f      	negs	r7, r7
    9f5e:	4249      	negs	r1, r1
    9f60:	0c2d      	lsrs	r5, r5, #16
    9f62:	4252      	negs	r2, r2
    9f64:	430f      	orrs	r7, r1
    9f66:	425b      	negs	r3, r3
    9f68:	4313      	orrs	r3, r2
    9f6a:	197f      	adds	r7, r7, r5
    9f6c:	18ff      	adds	r7, r7, r3
    9f6e:	465b      	mov	r3, fp
    9f70:	193c      	adds	r4, r7, r4
    9f72:	0ddb      	lsrs	r3, r3, #23
    9f74:	9a05      	ldr	r2, [sp, #20]
    9f76:	0264      	lsls	r4, r4, #9
    9f78:	431c      	orrs	r4, r3
    9f7a:	0243      	lsls	r3, r0, #9
    9f7c:	4313      	orrs	r3, r2
    9f7e:	1e5d      	subs	r5, r3, #1
    9f80:	41ab      	sbcs	r3, r5
    9f82:	465a      	mov	r2, fp
    9f84:	0dc0      	lsrs	r0, r0, #23
    9f86:	4303      	orrs	r3, r0
    9f88:	0252      	lsls	r2, r2, #9
    9f8a:	4313      	orrs	r3, r2
    9f8c:	01e2      	lsls	r2, r4, #7
    9f8e:	d556      	bpl.n	a03e <__aeabi_dmul+0x426>
    9f90:	2001      	movs	r0, #1
    9f92:	085a      	lsrs	r2, r3, #1
    9f94:	4003      	ands	r3, r0
    9f96:	4313      	orrs	r3, r2
    9f98:	07e2      	lsls	r2, r4, #31
    9f9a:	4313      	orrs	r3, r2
    9f9c:	0864      	lsrs	r4, r4, #1
    9f9e:	485a      	ldr	r0, [pc, #360]	; (a108 <__aeabi_dmul+0x4f0>)
    9fa0:	4460      	add	r0, ip
    9fa2:	2800      	cmp	r0, #0
    9fa4:	dd4d      	ble.n	a042 <__aeabi_dmul+0x42a>
    9fa6:	075a      	lsls	r2, r3, #29
    9fa8:	d009      	beq.n	9fbe <__aeabi_dmul+0x3a6>
    9faa:	220f      	movs	r2, #15
    9fac:	401a      	ands	r2, r3
    9fae:	2a04      	cmp	r2, #4
    9fb0:	d005      	beq.n	9fbe <__aeabi_dmul+0x3a6>
    9fb2:	1d1a      	adds	r2, r3, #4
    9fb4:	429a      	cmp	r2, r3
    9fb6:	419b      	sbcs	r3, r3
    9fb8:	425b      	negs	r3, r3
    9fba:	18e4      	adds	r4, r4, r3
    9fbc:	0013      	movs	r3, r2
    9fbe:	01e2      	lsls	r2, r4, #7
    9fc0:	d504      	bpl.n	9fcc <__aeabi_dmul+0x3b4>
    9fc2:	2080      	movs	r0, #128	; 0x80
    9fc4:	4a51      	ldr	r2, [pc, #324]	; (a10c <__aeabi_dmul+0x4f4>)
    9fc6:	00c0      	lsls	r0, r0, #3
    9fc8:	4014      	ands	r4, r2
    9fca:	4460      	add	r0, ip
    9fcc:	4a50      	ldr	r2, [pc, #320]	; (a110 <__aeabi_dmul+0x4f8>)
    9fce:	4290      	cmp	r0, r2
    9fd0:	dd00      	ble.n	9fd4 <__aeabi_dmul+0x3bc>
    9fd2:	e6e3      	b.n	9d9c <__aeabi_dmul+0x184>
    9fd4:	2501      	movs	r5, #1
    9fd6:	08db      	lsrs	r3, r3, #3
    9fd8:	0762      	lsls	r2, r4, #29
    9fda:	431a      	orrs	r2, r3
    9fdc:	0264      	lsls	r4, r4, #9
    9fde:	9b01      	ldr	r3, [sp, #4]
    9fe0:	4691      	mov	r9, r2
    9fe2:	0b22      	lsrs	r2, r4, #12
    9fe4:	0544      	lsls	r4, r0, #21
    9fe6:	0d64      	lsrs	r4, r4, #21
    9fe8:	401d      	ands	r5, r3
    9fea:	e67c      	b.n	9ce6 <__aeabi_dmul+0xce>
    9fec:	2280      	movs	r2, #128	; 0x80
    9fee:	4659      	mov	r1, fp
    9ff0:	0312      	lsls	r2, r2, #12
    9ff2:	4211      	tst	r1, r2
    9ff4:	d008      	beq.n	a008 <__aeabi_dmul+0x3f0>
    9ff6:	4214      	tst	r4, r2
    9ff8:	d106      	bne.n	a008 <__aeabi_dmul+0x3f0>
    9ffa:	4322      	orrs	r2, r4
    9ffc:	0312      	lsls	r2, r2, #12
    9ffe:	0b12      	lsrs	r2, r2, #12
    a000:	4645      	mov	r5, r8
    a002:	4699      	mov	r9, r3
    a004:	4c43      	ldr	r4, [pc, #268]	; (a114 <__aeabi_dmul+0x4fc>)
    a006:	e66e      	b.n	9ce6 <__aeabi_dmul+0xce>
    a008:	465b      	mov	r3, fp
    a00a:	431a      	orrs	r2, r3
    a00c:	0312      	lsls	r2, r2, #12
    a00e:	0b12      	lsrs	r2, r2, #12
    a010:	4c40      	ldr	r4, [pc, #256]	; (a114 <__aeabi_dmul+0x4fc>)
    a012:	e668      	b.n	9ce6 <__aeabi_dmul+0xce>
    a014:	0003      	movs	r3, r0
    a016:	4654      	mov	r4, sl
    a018:	3b28      	subs	r3, #40	; 0x28
    a01a:	409c      	lsls	r4, r3
    a01c:	2300      	movs	r3, #0
    a01e:	e6b9      	b.n	9d94 <__aeabi_dmul+0x17c>
    a020:	f000 fd3a 	bl	aa98 <__clzsi2>
    a024:	3020      	adds	r0, #32
    a026:	e6a6      	b.n	9d76 <__aeabi_dmul+0x15e>
    a028:	0003      	movs	r3, r0
    a02a:	3b28      	subs	r3, #40	; 0x28
    a02c:	409f      	lsls	r7, r3
    a02e:	2300      	movs	r3, #0
    a030:	46bb      	mov	fp, r7
    a032:	4699      	mov	r9, r3
    a034:	e68a      	b.n	9d4c <__aeabi_dmul+0x134>
    a036:	f000 fd2f 	bl	aa98 <__clzsi2>
    a03a:	3020      	adds	r0, #32
    a03c:	e674      	b.n	9d28 <__aeabi_dmul+0x110>
    a03e:	46b4      	mov	ip, r6
    a040:	e7ad      	b.n	9f9e <__aeabi_dmul+0x386>
    a042:	2501      	movs	r5, #1
    a044:	1a2a      	subs	r2, r5, r0
    a046:	2a38      	cmp	r2, #56	; 0x38
    a048:	dd06      	ble.n	a058 <__aeabi_dmul+0x440>
    a04a:	9b01      	ldr	r3, [sp, #4]
    a04c:	2400      	movs	r4, #0
    a04e:	401d      	ands	r5, r3
    a050:	2300      	movs	r3, #0
    a052:	2200      	movs	r2, #0
    a054:	4699      	mov	r9, r3
    a056:	e646      	b.n	9ce6 <__aeabi_dmul+0xce>
    a058:	2a1f      	cmp	r2, #31
    a05a:	dc21      	bgt.n	a0a0 <__aeabi_dmul+0x488>
    a05c:	2520      	movs	r5, #32
    a05e:	0020      	movs	r0, r4
    a060:	1aad      	subs	r5, r5, r2
    a062:	001e      	movs	r6, r3
    a064:	40ab      	lsls	r3, r5
    a066:	40a8      	lsls	r0, r5
    a068:	40d6      	lsrs	r6, r2
    a06a:	1e5d      	subs	r5, r3, #1
    a06c:	41ab      	sbcs	r3, r5
    a06e:	4330      	orrs	r0, r6
    a070:	4318      	orrs	r0, r3
    a072:	40d4      	lsrs	r4, r2
    a074:	0743      	lsls	r3, r0, #29
    a076:	d009      	beq.n	a08c <__aeabi_dmul+0x474>
    a078:	230f      	movs	r3, #15
    a07a:	4003      	ands	r3, r0
    a07c:	2b04      	cmp	r3, #4
    a07e:	d005      	beq.n	a08c <__aeabi_dmul+0x474>
    a080:	0003      	movs	r3, r0
    a082:	1d18      	adds	r0, r3, #4
    a084:	4298      	cmp	r0, r3
    a086:	419b      	sbcs	r3, r3
    a088:	425b      	negs	r3, r3
    a08a:	18e4      	adds	r4, r4, r3
    a08c:	0223      	lsls	r3, r4, #8
    a08e:	d521      	bpl.n	a0d4 <__aeabi_dmul+0x4bc>
    a090:	2501      	movs	r5, #1
    a092:	9b01      	ldr	r3, [sp, #4]
    a094:	2401      	movs	r4, #1
    a096:	401d      	ands	r5, r3
    a098:	2300      	movs	r3, #0
    a09a:	2200      	movs	r2, #0
    a09c:	4699      	mov	r9, r3
    a09e:	e622      	b.n	9ce6 <__aeabi_dmul+0xce>
    a0a0:	251f      	movs	r5, #31
    a0a2:	0021      	movs	r1, r4
    a0a4:	426d      	negs	r5, r5
    a0a6:	1a28      	subs	r0, r5, r0
    a0a8:	40c1      	lsrs	r1, r0
    a0aa:	0008      	movs	r0, r1
    a0ac:	2a20      	cmp	r2, #32
    a0ae:	d01d      	beq.n	a0ec <__aeabi_dmul+0x4d4>
    a0b0:	355f      	adds	r5, #95	; 0x5f
    a0b2:	1aaa      	subs	r2, r5, r2
    a0b4:	4094      	lsls	r4, r2
    a0b6:	4323      	orrs	r3, r4
    a0b8:	1e5c      	subs	r4, r3, #1
    a0ba:	41a3      	sbcs	r3, r4
    a0bc:	2507      	movs	r5, #7
    a0be:	4303      	orrs	r3, r0
    a0c0:	401d      	ands	r5, r3
    a0c2:	2200      	movs	r2, #0
    a0c4:	2d00      	cmp	r5, #0
    a0c6:	d009      	beq.n	a0dc <__aeabi_dmul+0x4c4>
    a0c8:	220f      	movs	r2, #15
    a0ca:	2400      	movs	r4, #0
    a0cc:	401a      	ands	r2, r3
    a0ce:	0018      	movs	r0, r3
    a0d0:	2a04      	cmp	r2, #4
    a0d2:	d1d6      	bne.n	a082 <__aeabi_dmul+0x46a>
    a0d4:	0003      	movs	r3, r0
    a0d6:	0765      	lsls	r5, r4, #29
    a0d8:	0264      	lsls	r4, r4, #9
    a0da:	0b22      	lsrs	r2, r4, #12
    a0dc:	08db      	lsrs	r3, r3, #3
    a0de:	432b      	orrs	r3, r5
    a0e0:	2501      	movs	r5, #1
    a0e2:	4699      	mov	r9, r3
    a0e4:	9b01      	ldr	r3, [sp, #4]
    a0e6:	2400      	movs	r4, #0
    a0e8:	401d      	ands	r5, r3
    a0ea:	e5fc      	b.n	9ce6 <__aeabi_dmul+0xce>
    a0ec:	2400      	movs	r4, #0
    a0ee:	e7e2      	b.n	a0b6 <__aeabi_dmul+0x49e>
    a0f0:	2280      	movs	r2, #128	; 0x80
    a0f2:	2501      	movs	r5, #1
    a0f4:	0312      	lsls	r2, r2, #12
    a0f6:	4322      	orrs	r2, r4
    a0f8:	9901      	ldr	r1, [sp, #4]
    a0fa:	0312      	lsls	r2, r2, #12
    a0fc:	0b12      	lsrs	r2, r2, #12
    a0fe:	400d      	ands	r5, r1
    a100:	4699      	mov	r9, r3
    a102:	4c04      	ldr	r4, [pc, #16]	; (a114 <__aeabi_dmul+0x4fc>)
    a104:	e5ef      	b.n	9ce6 <__aeabi_dmul+0xce>
    a106:	46c0      	nop			; (mov r8, r8)
    a108:	000003ff 	.word	0x000003ff
    a10c:	feffffff 	.word	0xfeffffff
    a110:	000007fe 	.word	0x000007fe
    a114:	000007ff 	.word	0x000007ff

0000a118 <__aeabi_dsub>:
    a118:	b5f0      	push	{r4, r5, r6, r7, lr}
    a11a:	4646      	mov	r6, r8
    a11c:	46d6      	mov	lr, sl
    a11e:	464f      	mov	r7, r9
    a120:	030c      	lsls	r4, r1, #12
    a122:	b5c0      	push	{r6, r7, lr}
    a124:	0fcd      	lsrs	r5, r1, #31
    a126:	004e      	lsls	r6, r1, #1
    a128:	0a61      	lsrs	r1, r4, #9
    a12a:	0f44      	lsrs	r4, r0, #29
    a12c:	430c      	orrs	r4, r1
    a12e:	00c1      	lsls	r1, r0, #3
    a130:	0058      	lsls	r0, r3, #1
    a132:	0d40      	lsrs	r0, r0, #21
    a134:	4684      	mov	ip, r0
    a136:	468a      	mov	sl, r1
    a138:	000f      	movs	r7, r1
    a13a:	0319      	lsls	r1, r3, #12
    a13c:	0f50      	lsrs	r0, r2, #29
    a13e:	0a49      	lsrs	r1, r1, #9
    a140:	4301      	orrs	r1, r0
    a142:	48c6      	ldr	r0, [pc, #792]	; (a45c <__aeabi_dsub+0x344>)
    a144:	0d76      	lsrs	r6, r6, #21
    a146:	46a8      	mov	r8, r5
    a148:	0fdb      	lsrs	r3, r3, #31
    a14a:	00d2      	lsls	r2, r2, #3
    a14c:	4584      	cmp	ip, r0
    a14e:	d100      	bne.n	a152 <__aeabi_dsub+0x3a>
    a150:	e0d8      	b.n	a304 <__aeabi_dsub+0x1ec>
    a152:	2001      	movs	r0, #1
    a154:	4043      	eors	r3, r0
    a156:	42ab      	cmp	r3, r5
    a158:	d100      	bne.n	a15c <__aeabi_dsub+0x44>
    a15a:	e0a6      	b.n	a2aa <__aeabi_dsub+0x192>
    a15c:	4660      	mov	r0, ip
    a15e:	1a35      	subs	r5, r6, r0
    a160:	2d00      	cmp	r5, #0
    a162:	dc00      	bgt.n	a166 <__aeabi_dsub+0x4e>
    a164:	e105      	b.n	a372 <__aeabi_dsub+0x25a>
    a166:	2800      	cmp	r0, #0
    a168:	d110      	bne.n	a18c <__aeabi_dsub+0x74>
    a16a:	000b      	movs	r3, r1
    a16c:	4313      	orrs	r3, r2
    a16e:	d100      	bne.n	a172 <__aeabi_dsub+0x5a>
    a170:	e0d7      	b.n	a322 <__aeabi_dsub+0x20a>
    a172:	1e6b      	subs	r3, r5, #1
    a174:	2b00      	cmp	r3, #0
    a176:	d000      	beq.n	a17a <__aeabi_dsub+0x62>
    a178:	e14b      	b.n	a412 <__aeabi_dsub+0x2fa>
    a17a:	4653      	mov	r3, sl
    a17c:	1a9f      	subs	r7, r3, r2
    a17e:	45ba      	cmp	sl, r7
    a180:	4180      	sbcs	r0, r0
    a182:	1a64      	subs	r4, r4, r1
    a184:	4240      	negs	r0, r0
    a186:	1a24      	subs	r4, r4, r0
    a188:	2601      	movs	r6, #1
    a18a:	e01e      	b.n	a1ca <__aeabi_dsub+0xb2>
    a18c:	4bb3      	ldr	r3, [pc, #716]	; (a45c <__aeabi_dsub+0x344>)
    a18e:	429e      	cmp	r6, r3
    a190:	d048      	beq.n	a224 <__aeabi_dsub+0x10c>
    a192:	2380      	movs	r3, #128	; 0x80
    a194:	041b      	lsls	r3, r3, #16
    a196:	4319      	orrs	r1, r3
    a198:	2d38      	cmp	r5, #56	; 0x38
    a19a:	dd00      	ble.n	a19e <__aeabi_dsub+0x86>
    a19c:	e119      	b.n	a3d2 <__aeabi_dsub+0x2ba>
    a19e:	2d1f      	cmp	r5, #31
    a1a0:	dd00      	ble.n	a1a4 <__aeabi_dsub+0x8c>
    a1a2:	e14c      	b.n	a43e <__aeabi_dsub+0x326>
    a1a4:	2320      	movs	r3, #32
    a1a6:	000f      	movs	r7, r1
    a1a8:	1b5b      	subs	r3, r3, r5
    a1aa:	0010      	movs	r0, r2
    a1ac:	409a      	lsls	r2, r3
    a1ae:	409f      	lsls	r7, r3
    a1b0:	40e8      	lsrs	r0, r5
    a1b2:	1e53      	subs	r3, r2, #1
    a1b4:	419a      	sbcs	r2, r3
    a1b6:	40e9      	lsrs	r1, r5
    a1b8:	4307      	orrs	r7, r0
    a1ba:	4317      	orrs	r7, r2
    a1bc:	4653      	mov	r3, sl
    a1be:	1bdf      	subs	r7, r3, r7
    a1c0:	1a61      	subs	r1, r4, r1
    a1c2:	45ba      	cmp	sl, r7
    a1c4:	41a4      	sbcs	r4, r4
    a1c6:	4264      	negs	r4, r4
    a1c8:	1b0c      	subs	r4, r1, r4
    a1ca:	0223      	lsls	r3, r4, #8
    a1cc:	d400      	bmi.n	a1d0 <__aeabi_dsub+0xb8>
    a1ce:	e0c5      	b.n	a35c <__aeabi_dsub+0x244>
    a1d0:	0264      	lsls	r4, r4, #9
    a1d2:	0a65      	lsrs	r5, r4, #9
    a1d4:	2d00      	cmp	r5, #0
    a1d6:	d100      	bne.n	a1da <__aeabi_dsub+0xc2>
    a1d8:	e0f6      	b.n	a3c8 <__aeabi_dsub+0x2b0>
    a1da:	0028      	movs	r0, r5
    a1dc:	f000 fc5c 	bl	aa98 <__clzsi2>
    a1e0:	0003      	movs	r3, r0
    a1e2:	3b08      	subs	r3, #8
    a1e4:	2b1f      	cmp	r3, #31
    a1e6:	dd00      	ble.n	a1ea <__aeabi_dsub+0xd2>
    a1e8:	e0e9      	b.n	a3be <__aeabi_dsub+0x2a6>
    a1ea:	2220      	movs	r2, #32
    a1ec:	003c      	movs	r4, r7
    a1ee:	1ad2      	subs	r2, r2, r3
    a1f0:	409d      	lsls	r5, r3
    a1f2:	40d4      	lsrs	r4, r2
    a1f4:	409f      	lsls	r7, r3
    a1f6:	4325      	orrs	r5, r4
    a1f8:	429e      	cmp	r6, r3
    a1fa:	dd00      	ble.n	a1fe <__aeabi_dsub+0xe6>
    a1fc:	e0db      	b.n	a3b6 <__aeabi_dsub+0x29e>
    a1fe:	1b9e      	subs	r6, r3, r6
    a200:	1c73      	adds	r3, r6, #1
    a202:	2b1f      	cmp	r3, #31
    a204:	dd00      	ble.n	a208 <__aeabi_dsub+0xf0>
    a206:	e10a      	b.n	a41e <__aeabi_dsub+0x306>
    a208:	2220      	movs	r2, #32
    a20a:	0038      	movs	r0, r7
    a20c:	1ad2      	subs	r2, r2, r3
    a20e:	0029      	movs	r1, r5
    a210:	4097      	lsls	r7, r2
    a212:	002c      	movs	r4, r5
    a214:	4091      	lsls	r1, r2
    a216:	40d8      	lsrs	r0, r3
    a218:	1e7a      	subs	r2, r7, #1
    a21a:	4197      	sbcs	r7, r2
    a21c:	40dc      	lsrs	r4, r3
    a21e:	2600      	movs	r6, #0
    a220:	4301      	orrs	r1, r0
    a222:	430f      	orrs	r7, r1
    a224:	077b      	lsls	r3, r7, #29
    a226:	d009      	beq.n	a23c <__aeabi_dsub+0x124>
    a228:	230f      	movs	r3, #15
    a22a:	403b      	ands	r3, r7
    a22c:	2b04      	cmp	r3, #4
    a22e:	d005      	beq.n	a23c <__aeabi_dsub+0x124>
    a230:	1d3b      	adds	r3, r7, #4
    a232:	42bb      	cmp	r3, r7
    a234:	41bf      	sbcs	r7, r7
    a236:	427f      	negs	r7, r7
    a238:	19e4      	adds	r4, r4, r7
    a23a:	001f      	movs	r7, r3
    a23c:	0223      	lsls	r3, r4, #8
    a23e:	d525      	bpl.n	a28c <__aeabi_dsub+0x174>
    a240:	4b86      	ldr	r3, [pc, #536]	; (a45c <__aeabi_dsub+0x344>)
    a242:	3601      	adds	r6, #1
    a244:	429e      	cmp	r6, r3
    a246:	d100      	bne.n	a24a <__aeabi_dsub+0x132>
    a248:	e0af      	b.n	a3aa <__aeabi_dsub+0x292>
    a24a:	4b85      	ldr	r3, [pc, #532]	; (a460 <__aeabi_dsub+0x348>)
    a24c:	2501      	movs	r5, #1
    a24e:	401c      	ands	r4, r3
    a250:	4643      	mov	r3, r8
    a252:	0762      	lsls	r2, r4, #29
    a254:	08ff      	lsrs	r7, r7, #3
    a256:	0264      	lsls	r4, r4, #9
    a258:	0576      	lsls	r6, r6, #21
    a25a:	4317      	orrs	r7, r2
    a25c:	0b24      	lsrs	r4, r4, #12
    a25e:	0d76      	lsrs	r6, r6, #21
    a260:	401d      	ands	r5, r3
    a262:	2100      	movs	r1, #0
    a264:	0324      	lsls	r4, r4, #12
    a266:	0b23      	lsrs	r3, r4, #12
    a268:	0d0c      	lsrs	r4, r1, #20
    a26a:	4a7e      	ldr	r2, [pc, #504]	; (a464 <__aeabi_dsub+0x34c>)
    a26c:	0524      	lsls	r4, r4, #20
    a26e:	431c      	orrs	r4, r3
    a270:	4014      	ands	r4, r2
    a272:	0533      	lsls	r3, r6, #20
    a274:	4323      	orrs	r3, r4
    a276:	005b      	lsls	r3, r3, #1
    a278:	07ed      	lsls	r5, r5, #31
    a27a:	085b      	lsrs	r3, r3, #1
    a27c:	432b      	orrs	r3, r5
    a27e:	0038      	movs	r0, r7
    a280:	0019      	movs	r1, r3
    a282:	bc1c      	pop	{r2, r3, r4}
    a284:	4690      	mov	r8, r2
    a286:	4699      	mov	r9, r3
    a288:	46a2      	mov	sl, r4
    a28a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a28c:	2501      	movs	r5, #1
    a28e:	4643      	mov	r3, r8
    a290:	0762      	lsls	r2, r4, #29
    a292:	08ff      	lsrs	r7, r7, #3
    a294:	4317      	orrs	r7, r2
    a296:	08e4      	lsrs	r4, r4, #3
    a298:	401d      	ands	r5, r3
    a29a:	4b70      	ldr	r3, [pc, #448]	; (a45c <__aeabi_dsub+0x344>)
    a29c:	429e      	cmp	r6, r3
    a29e:	d036      	beq.n	a30e <__aeabi_dsub+0x1f6>
    a2a0:	0324      	lsls	r4, r4, #12
    a2a2:	0576      	lsls	r6, r6, #21
    a2a4:	0b24      	lsrs	r4, r4, #12
    a2a6:	0d76      	lsrs	r6, r6, #21
    a2a8:	e7db      	b.n	a262 <__aeabi_dsub+0x14a>
    a2aa:	4663      	mov	r3, ip
    a2ac:	1af3      	subs	r3, r6, r3
    a2ae:	2b00      	cmp	r3, #0
    a2b0:	dc00      	bgt.n	a2b4 <__aeabi_dsub+0x19c>
    a2b2:	e094      	b.n	a3de <__aeabi_dsub+0x2c6>
    a2b4:	4660      	mov	r0, ip
    a2b6:	2800      	cmp	r0, #0
    a2b8:	d035      	beq.n	a326 <__aeabi_dsub+0x20e>
    a2ba:	4868      	ldr	r0, [pc, #416]	; (a45c <__aeabi_dsub+0x344>)
    a2bc:	4286      	cmp	r6, r0
    a2be:	d0b1      	beq.n	a224 <__aeabi_dsub+0x10c>
    a2c0:	2780      	movs	r7, #128	; 0x80
    a2c2:	043f      	lsls	r7, r7, #16
    a2c4:	4339      	orrs	r1, r7
    a2c6:	2b38      	cmp	r3, #56	; 0x38
    a2c8:	dc00      	bgt.n	a2cc <__aeabi_dsub+0x1b4>
    a2ca:	e0fd      	b.n	a4c8 <__aeabi_dsub+0x3b0>
    a2cc:	430a      	orrs	r2, r1
    a2ce:	0017      	movs	r7, r2
    a2d0:	2100      	movs	r1, #0
    a2d2:	1e7a      	subs	r2, r7, #1
    a2d4:	4197      	sbcs	r7, r2
    a2d6:	4457      	add	r7, sl
    a2d8:	4557      	cmp	r7, sl
    a2da:	4180      	sbcs	r0, r0
    a2dc:	1909      	adds	r1, r1, r4
    a2de:	4244      	negs	r4, r0
    a2e0:	190c      	adds	r4, r1, r4
    a2e2:	0223      	lsls	r3, r4, #8
    a2e4:	d53a      	bpl.n	a35c <__aeabi_dsub+0x244>
    a2e6:	4b5d      	ldr	r3, [pc, #372]	; (a45c <__aeabi_dsub+0x344>)
    a2e8:	3601      	adds	r6, #1
    a2ea:	429e      	cmp	r6, r3
    a2ec:	d100      	bne.n	a2f0 <__aeabi_dsub+0x1d8>
    a2ee:	e14b      	b.n	a588 <__aeabi_dsub+0x470>
    a2f0:	2201      	movs	r2, #1
    a2f2:	4b5b      	ldr	r3, [pc, #364]	; (a460 <__aeabi_dsub+0x348>)
    a2f4:	401c      	ands	r4, r3
    a2f6:	087b      	lsrs	r3, r7, #1
    a2f8:	4017      	ands	r7, r2
    a2fa:	431f      	orrs	r7, r3
    a2fc:	07e2      	lsls	r2, r4, #31
    a2fe:	4317      	orrs	r7, r2
    a300:	0864      	lsrs	r4, r4, #1
    a302:	e78f      	b.n	a224 <__aeabi_dsub+0x10c>
    a304:	0008      	movs	r0, r1
    a306:	4310      	orrs	r0, r2
    a308:	d000      	beq.n	a30c <__aeabi_dsub+0x1f4>
    a30a:	e724      	b.n	a156 <__aeabi_dsub+0x3e>
    a30c:	e721      	b.n	a152 <__aeabi_dsub+0x3a>
    a30e:	0023      	movs	r3, r4
    a310:	433b      	orrs	r3, r7
    a312:	d100      	bne.n	a316 <__aeabi_dsub+0x1fe>
    a314:	e1b9      	b.n	a68a <__aeabi_dsub+0x572>
    a316:	2280      	movs	r2, #128	; 0x80
    a318:	0312      	lsls	r2, r2, #12
    a31a:	4314      	orrs	r4, r2
    a31c:	0324      	lsls	r4, r4, #12
    a31e:	0b24      	lsrs	r4, r4, #12
    a320:	e79f      	b.n	a262 <__aeabi_dsub+0x14a>
    a322:	002e      	movs	r6, r5
    a324:	e77e      	b.n	a224 <__aeabi_dsub+0x10c>
    a326:	0008      	movs	r0, r1
    a328:	4310      	orrs	r0, r2
    a32a:	d100      	bne.n	a32e <__aeabi_dsub+0x216>
    a32c:	e0ca      	b.n	a4c4 <__aeabi_dsub+0x3ac>
    a32e:	1e58      	subs	r0, r3, #1
    a330:	4684      	mov	ip, r0
    a332:	2800      	cmp	r0, #0
    a334:	d000      	beq.n	a338 <__aeabi_dsub+0x220>
    a336:	e0e7      	b.n	a508 <__aeabi_dsub+0x3f0>
    a338:	4452      	add	r2, sl
    a33a:	4552      	cmp	r2, sl
    a33c:	4180      	sbcs	r0, r0
    a33e:	1864      	adds	r4, r4, r1
    a340:	4240      	negs	r0, r0
    a342:	1824      	adds	r4, r4, r0
    a344:	0017      	movs	r7, r2
    a346:	2601      	movs	r6, #1
    a348:	0223      	lsls	r3, r4, #8
    a34a:	d507      	bpl.n	a35c <__aeabi_dsub+0x244>
    a34c:	2602      	movs	r6, #2
    a34e:	e7cf      	b.n	a2f0 <__aeabi_dsub+0x1d8>
    a350:	4664      	mov	r4, ip
    a352:	432c      	orrs	r4, r5
    a354:	d100      	bne.n	a358 <__aeabi_dsub+0x240>
    a356:	e1b3      	b.n	a6c0 <__aeabi_dsub+0x5a8>
    a358:	002c      	movs	r4, r5
    a35a:	4667      	mov	r7, ip
    a35c:	077b      	lsls	r3, r7, #29
    a35e:	d000      	beq.n	a362 <__aeabi_dsub+0x24a>
    a360:	e762      	b.n	a228 <__aeabi_dsub+0x110>
    a362:	0763      	lsls	r3, r4, #29
    a364:	08ff      	lsrs	r7, r7, #3
    a366:	431f      	orrs	r7, r3
    a368:	2501      	movs	r5, #1
    a36a:	4643      	mov	r3, r8
    a36c:	08e4      	lsrs	r4, r4, #3
    a36e:	401d      	ands	r5, r3
    a370:	e793      	b.n	a29a <__aeabi_dsub+0x182>
    a372:	2d00      	cmp	r5, #0
    a374:	d178      	bne.n	a468 <__aeabi_dsub+0x350>
    a376:	1c75      	adds	r5, r6, #1
    a378:	056d      	lsls	r5, r5, #21
    a37a:	0d6d      	lsrs	r5, r5, #21
    a37c:	2d01      	cmp	r5, #1
    a37e:	dc00      	bgt.n	a382 <__aeabi_dsub+0x26a>
    a380:	e0f2      	b.n	a568 <__aeabi_dsub+0x450>
    a382:	4650      	mov	r0, sl
    a384:	1a80      	subs	r0, r0, r2
    a386:	4582      	cmp	sl, r0
    a388:	41bf      	sbcs	r7, r7
    a38a:	1a65      	subs	r5, r4, r1
    a38c:	427f      	negs	r7, r7
    a38e:	1bed      	subs	r5, r5, r7
    a390:	4684      	mov	ip, r0
    a392:	0228      	lsls	r0, r5, #8
    a394:	d400      	bmi.n	a398 <__aeabi_dsub+0x280>
    a396:	e08c      	b.n	a4b2 <__aeabi_dsub+0x39a>
    a398:	4650      	mov	r0, sl
    a39a:	1a17      	subs	r7, r2, r0
    a39c:	42ba      	cmp	r2, r7
    a39e:	4192      	sbcs	r2, r2
    a3a0:	1b0c      	subs	r4, r1, r4
    a3a2:	4255      	negs	r5, r2
    a3a4:	1b65      	subs	r5, r4, r5
    a3a6:	4698      	mov	r8, r3
    a3a8:	e714      	b.n	a1d4 <__aeabi_dsub+0xbc>
    a3aa:	2501      	movs	r5, #1
    a3ac:	4643      	mov	r3, r8
    a3ae:	2400      	movs	r4, #0
    a3b0:	401d      	ands	r5, r3
    a3b2:	2700      	movs	r7, #0
    a3b4:	e755      	b.n	a262 <__aeabi_dsub+0x14a>
    a3b6:	4c2a      	ldr	r4, [pc, #168]	; (a460 <__aeabi_dsub+0x348>)
    a3b8:	1af6      	subs	r6, r6, r3
    a3ba:	402c      	ands	r4, r5
    a3bc:	e732      	b.n	a224 <__aeabi_dsub+0x10c>
    a3be:	003d      	movs	r5, r7
    a3c0:	3828      	subs	r0, #40	; 0x28
    a3c2:	4085      	lsls	r5, r0
    a3c4:	2700      	movs	r7, #0
    a3c6:	e717      	b.n	a1f8 <__aeabi_dsub+0xe0>
    a3c8:	0038      	movs	r0, r7
    a3ca:	f000 fb65 	bl	aa98 <__clzsi2>
    a3ce:	3020      	adds	r0, #32
    a3d0:	e706      	b.n	a1e0 <__aeabi_dsub+0xc8>
    a3d2:	430a      	orrs	r2, r1
    a3d4:	0017      	movs	r7, r2
    a3d6:	2100      	movs	r1, #0
    a3d8:	1e7a      	subs	r2, r7, #1
    a3da:	4197      	sbcs	r7, r2
    a3dc:	e6ee      	b.n	a1bc <__aeabi_dsub+0xa4>
    a3de:	2b00      	cmp	r3, #0
    a3e0:	d000      	beq.n	a3e4 <__aeabi_dsub+0x2cc>
    a3e2:	e0e5      	b.n	a5b0 <__aeabi_dsub+0x498>
    a3e4:	1c73      	adds	r3, r6, #1
    a3e6:	469c      	mov	ip, r3
    a3e8:	055b      	lsls	r3, r3, #21
    a3ea:	0d5b      	lsrs	r3, r3, #21
    a3ec:	2b01      	cmp	r3, #1
    a3ee:	dc00      	bgt.n	a3f2 <__aeabi_dsub+0x2da>
    a3f0:	e09f      	b.n	a532 <__aeabi_dsub+0x41a>
    a3f2:	4b1a      	ldr	r3, [pc, #104]	; (a45c <__aeabi_dsub+0x344>)
    a3f4:	459c      	cmp	ip, r3
    a3f6:	d100      	bne.n	a3fa <__aeabi_dsub+0x2e2>
    a3f8:	e0c5      	b.n	a586 <__aeabi_dsub+0x46e>
    a3fa:	4452      	add	r2, sl
    a3fc:	4552      	cmp	r2, sl
    a3fe:	4180      	sbcs	r0, r0
    a400:	1864      	adds	r4, r4, r1
    a402:	4240      	negs	r0, r0
    a404:	1824      	adds	r4, r4, r0
    a406:	07e7      	lsls	r7, r4, #31
    a408:	0852      	lsrs	r2, r2, #1
    a40a:	4317      	orrs	r7, r2
    a40c:	0864      	lsrs	r4, r4, #1
    a40e:	4666      	mov	r6, ip
    a410:	e708      	b.n	a224 <__aeabi_dsub+0x10c>
    a412:	4812      	ldr	r0, [pc, #72]	; (a45c <__aeabi_dsub+0x344>)
    a414:	4285      	cmp	r5, r0
    a416:	d100      	bne.n	a41a <__aeabi_dsub+0x302>
    a418:	e085      	b.n	a526 <__aeabi_dsub+0x40e>
    a41a:	001d      	movs	r5, r3
    a41c:	e6bc      	b.n	a198 <__aeabi_dsub+0x80>
    a41e:	0029      	movs	r1, r5
    a420:	3e1f      	subs	r6, #31
    a422:	40f1      	lsrs	r1, r6
    a424:	2b20      	cmp	r3, #32
    a426:	d100      	bne.n	a42a <__aeabi_dsub+0x312>
    a428:	e07f      	b.n	a52a <__aeabi_dsub+0x412>
    a42a:	2240      	movs	r2, #64	; 0x40
    a42c:	1ad3      	subs	r3, r2, r3
    a42e:	409d      	lsls	r5, r3
    a430:	432f      	orrs	r7, r5
    a432:	1e7d      	subs	r5, r7, #1
    a434:	41af      	sbcs	r7, r5
    a436:	2400      	movs	r4, #0
    a438:	430f      	orrs	r7, r1
    a43a:	2600      	movs	r6, #0
    a43c:	e78e      	b.n	a35c <__aeabi_dsub+0x244>
    a43e:	002b      	movs	r3, r5
    a440:	000f      	movs	r7, r1
    a442:	3b20      	subs	r3, #32
    a444:	40df      	lsrs	r7, r3
    a446:	2d20      	cmp	r5, #32
    a448:	d071      	beq.n	a52e <__aeabi_dsub+0x416>
    a44a:	2340      	movs	r3, #64	; 0x40
    a44c:	1b5d      	subs	r5, r3, r5
    a44e:	40a9      	lsls	r1, r5
    a450:	430a      	orrs	r2, r1
    a452:	1e51      	subs	r1, r2, #1
    a454:	418a      	sbcs	r2, r1
    a456:	2100      	movs	r1, #0
    a458:	4317      	orrs	r7, r2
    a45a:	e6af      	b.n	a1bc <__aeabi_dsub+0xa4>
    a45c:	000007ff 	.word	0x000007ff
    a460:	ff7fffff 	.word	0xff7fffff
    a464:	800fffff 	.word	0x800fffff
    a468:	2e00      	cmp	r6, #0
    a46a:	d03e      	beq.n	a4ea <__aeabi_dsub+0x3d2>
    a46c:	4eb3      	ldr	r6, [pc, #716]	; (a73c <__aeabi_dsub+0x624>)
    a46e:	45b4      	cmp	ip, r6
    a470:	d045      	beq.n	a4fe <__aeabi_dsub+0x3e6>
    a472:	2680      	movs	r6, #128	; 0x80
    a474:	0436      	lsls	r6, r6, #16
    a476:	426d      	negs	r5, r5
    a478:	4334      	orrs	r4, r6
    a47a:	2d38      	cmp	r5, #56	; 0x38
    a47c:	dd00      	ble.n	a480 <__aeabi_dsub+0x368>
    a47e:	e0a8      	b.n	a5d2 <__aeabi_dsub+0x4ba>
    a480:	2d1f      	cmp	r5, #31
    a482:	dd00      	ble.n	a486 <__aeabi_dsub+0x36e>
    a484:	e11f      	b.n	a6c6 <__aeabi_dsub+0x5ae>
    a486:	2620      	movs	r6, #32
    a488:	0027      	movs	r7, r4
    a48a:	4650      	mov	r0, sl
    a48c:	1b76      	subs	r6, r6, r5
    a48e:	40b7      	lsls	r7, r6
    a490:	40e8      	lsrs	r0, r5
    a492:	4307      	orrs	r7, r0
    a494:	4650      	mov	r0, sl
    a496:	40b0      	lsls	r0, r6
    a498:	1e46      	subs	r6, r0, #1
    a49a:	41b0      	sbcs	r0, r6
    a49c:	40ec      	lsrs	r4, r5
    a49e:	4338      	orrs	r0, r7
    a4a0:	1a17      	subs	r7, r2, r0
    a4a2:	42ba      	cmp	r2, r7
    a4a4:	4192      	sbcs	r2, r2
    a4a6:	1b0c      	subs	r4, r1, r4
    a4a8:	4252      	negs	r2, r2
    a4aa:	1aa4      	subs	r4, r4, r2
    a4ac:	4666      	mov	r6, ip
    a4ae:	4698      	mov	r8, r3
    a4b0:	e68b      	b.n	a1ca <__aeabi_dsub+0xb2>
    a4b2:	4664      	mov	r4, ip
    a4b4:	4667      	mov	r7, ip
    a4b6:	432c      	orrs	r4, r5
    a4b8:	d000      	beq.n	a4bc <__aeabi_dsub+0x3a4>
    a4ba:	e68b      	b.n	a1d4 <__aeabi_dsub+0xbc>
    a4bc:	2500      	movs	r5, #0
    a4be:	2600      	movs	r6, #0
    a4c0:	2700      	movs	r7, #0
    a4c2:	e6ea      	b.n	a29a <__aeabi_dsub+0x182>
    a4c4:	001e      	movs	r6, r3
    a4c6:	e6ad      	b.n	a224 <__aeabi_dsub+0x10c>
    a4c8:	2b1f      	cmp	r3, #31
    a4ca:	dc60      	bgt.n	a58e <__aeabi_dsub+0x476>
    a4cc:	2720      	movs	r7, #32
    a4ce:	1af8      	subs	r0, r7, r3
    a4d0:	000f      	movs	r7, r1
    a4d2:	4684      	mov	ip, r0
    a4d4:	4087      	lsls	r7, r0
    a4d6:	0010      	movs	r0, r2
    a4d8:	40d8      	lsrs	r0, r3
    a4da:	4307      	orrs	r7, r0
    a4dc:	4660      	mov	r0, ip
    a4de:	4082      	lsls	r2, r0
    a4e0:	1e50      	subs	r0, r2, #1
    a4e2:	4182      	sbcs	r2, r0
    a4e4:	40d9      	lsrs	r1, r3
    a4e6:	4317      	orrs	r7, r2
    a4e8:	e6f5      	b.n	a2d6 <__aeabi_dsub+0x1be>
    a4ea:	0026      	movs	r6, r4
    a4ec:	4650      	mov	r0, sl
    a4ee:	4306      	orrs	r6, r0
    a4f0:	d005      	beq.n	a4fe <__aeabi_dsub+0x3e6>
    a4f2:	43ed      	mvns	r5, r5
    a4f4:	2d00      	cmp	r5, #0
    a4f6:	d0d3      	beq.n	a4a0 <__aeabi_dsub+0x388>
    a4f8:	4e90      	ldr	r6, [pc, #576]	; (a73c <__aeabi_dsub+0x624>)
    a4fa:	45b4      	cmp	ip, r6
    a4fc:	d1bd      	bne.n	a47a <__aeabi_dsub+0x362>
    a4fe:	000c      	movs	r4, r1
    a500:	0017      	movs	r7, r2
    a502:	4666      	mov	r6, ip
    a504:	4698      	mov	r8, r3
    a506:	e68d      	b.n	a224 <__aeabi_dsub+0x10c>
    a508:	488c      	ldr	r0, [pc, #560]	; (a73c <__aeabi_dsub+0x624>)
    a50a:	4283      	cmp	r3, r0
    a50c:	d00b      	beq.n	a526 <__aeabi_dsub+0x40e>
    a50e:	4663      	mov	r3, ip
    a510:	e6d9      	b.n	a2c6 <__aeabi_dsub+0x1ae>
    a512:	2d00      	cmp	r5, #0
    a514:	d000      	beq.n	a518 <__aeabi_dsub+0x400>
    a516:	e096      	b.n	a646 <__aeabi_dsub+0x52e>
    a518:	0008      	movs	r0, r1
    a51a:	4310      	orrs	r0, r2
    a51c:	d100      	bne.n	a520 <__aeabi_dsub+0x408>
    a51e:	e0e2      	b.n	a6e6 <__aeabi_dsub+0x5ce>
    a520:	000c      	movs	r4, r1
    a522:	0017      	movs	r7, r2
    a524:	4698      	mov	r8, r3
    a526:	4e85      	ldr	r6, [pc, #532]	; (a73c <__aeabi_dsub+0x624>)
    a528:	e67c      	b.n	a224 <__aeabi_dsub+0x10c>
    a52a:	2500      	movs	r5, #0
    a52c:	e780      	b.n	a430 <__aeabi_dsub+0x318>
    a52e:	2100      	movs	r1, #0
    a530:	e78e      	b.n	a450 <__aeabi_dsub+0x338>
    a532:	0023      	movs	r3, r4
    a534:	4650      	mov	r0, sl
    a536:	4303      	orrs	r3, r0
    a538:	2e00      	cmp	r6, #0
    a53a:	d000      	beq.n	a53e <__aeabi_dsub+0x426>
    a53c:	e0a8      	b.n	a690 <__aeabi_dsub+0x578>
    a53e:	2b00      	cmp	r3, #0
    a540:	d100      	bne.n	a544 <__aeabi_dsub+0x42c>
    a542:	e0de      	b.n	a702 <__aeabi_dsub+0x5ea>
    a544:	000b      	movs	r3, r1
    a546:	4313      	orrs	r3, r2
    a548:	d100      	bne.n	a54c <__aeabi_dsub+0x434>
    a54a:	e66b      	b.n	a224 <__aeabi_dsub+0x10c>
    a54c:	4452      	add	r2, sl
    a54e:	4552      	cmp	r2, sl
    a550:	4180      	sbcs	r0, r0
    a552:	1864      	adds	r4, r4, r1
    a554:	4240      	negs	r0, r0
    a556:	1824      	adds	r4, r4, r0
    a558:	0017      	movs	r7, r2
    a55a:	0223      	lsls	r3, r4, #8
    a55c:	d400      	bmi.n	a560 <__aeabi_dsub+0x448>
    a55e:	e6fd      	b.n	a35c <__aeabi_dsub+0x244>
    a560:	4b77      	ldr	r3, [pc, #476]	; (a740 <__aeabi_dsub+0x628>)
    a562:	4666      	mov	r6, ip
    a564:	401c      	ands	r4, r3
    a566:	e65d      	b.n	a224 <__aeabi_dsub+0x10c>
    a568:	0025      	movs	r5, r4
    a56a:	4650      	mov	r0, sl
    a56c:	4305      	orrs	r5, r0
    a56e:	2e00      	cmp	r6, #0
    a570:	d1cf      	bne.n	a512 <__aeabi_dsub+0x3fa>
    a572:	2d00      	cmp	r5, #0
    a574:	d14f      	bne.n	a616 <__aeabi_dsub+0x4fe>
    a576:	000c      	movs	r4, r1
    a578:	4314      	orrs	r4, r2
    a57a:	d100      	bne.n	a57e <__aeabi_dsub+0x466>
    a57c:	e0a0      	b.n	a6c0 <__aeabi_dsub+0x5a8>
    a57e:	000c      	movs	r4, r1
    a580:	0017      	movs	r7, r2
    a582:	4698      	mov	r8, r3
    a584:	e64e      	b.n	a224 <__aeabi_dsub+0x10c>
    a586:	4666      	mov	r6, ip
    a588:	2400      	movs	r4, #0
    a58a:	2700      	movs	r7, #0
    a58c:	e685      	b.n	a29a <__aeabi_dsub+0x182>
    a58e:	001f      	movs	r7, r3
    a590:	0008      	movs	r0, r1
    a592:	3f20      	subs	r7, #32
    a594:	40f8      	lsrs	r0, r7
    a596:	0007      	movs	r7, r0
    a598:	2b20      	cmp	r3, #32
    a59a:	d100      	bne.n	a59e <__aeabi_dsub+0x486>
    a59c:	e08e      	b.n	a6bc <__aeabi_dsub+0x5a4>
    a59e:	2040      	movs	r0, #64	; 0x40
    a5a0:	1ac3      	subs	r3, r0, r3
    a5a2:	4099      	lsls	r1, r3
    a5a4:	430a      	orrs	r2, r1
    a5a6:	1e51      	subs	r1, r2, #1
    a5a8:	418a      	sbcs	r2, r1
    a5aa:	2100      	movs	r1, #0
    a5ac:	4317      	orrs	r7, r2
    a5ae:	e692      	b.n	a2d6 <__aeabi_dsub+0x1be>
    a5b0:	2e00      	cmp	r6, #0
    a5b2:	d114      	bne.n	a5de <__aeabi_dsub+0x4c6>
    a5b4:	0026      	movs	r6, r4
    a5b6:	4650      	mov	r0, sl
    a5b8:	4306      	orrs	r6, r0
    a5ba:	d062      	beq.n	a682 <__aeabi_dsub+0x56a>
    a5bc:	43db      	mvns	r3, r3
    a5be:	2b00      	cmp	r3, #0
    a5c0:	d15c      	bne.n	a67c <__aeabi_dsub+0x564>
    a5c2:	1887      	adds	r7, r0, r2
    a5c4:	4297      	cmp	r7, r2
    a5c6:	4192      	sbcs	r2, r2
    a5c8:	1864      	adds	r4, r4, r1
    a5ca:	4252      	negs	r2, r2
    a5cc:	18a4      	adds	r4, r4, r2
    a5ce:	4666      	mov	r6, ip
    a5d0:	e687      	b.n	a2e2 <__aeabi_dsub+0x1ca>
    a5d2:	4650      	mov	r0, sl
    a5d4:	4320      	orrs	r0, r4
    a5d6:	1e44      	subs	r4, r0, #1
    a5d8:	41a0      	sbcs	r0, r4
    a5da:	2400      	movs	r4, #0
    a5dc:	e760      	b.n	a4a0 <__aeabi_dsub+0x388>
    a5de:	4e57      	ldr	r6, [pc, #348]	; (a73c <__aeabi_dsub+0x624>)
    a5e0:	45b4      	cmp	ip, r6
    a5e2:	d04e      	beq.n	a682 <__aeabi_dsub+0x56a>
    a5e4:	2680      	movs	r6, #128	; 0x80
    a5e6:	0436      	lsls	r6, r6, #16
    a5e8:	425b      	negs	r3, r3
    a5ea:	4334      	orrs	r4, r6
    a5ec:	2b38      	cmp	r3, #56	; 0x38
    a5ee:	dd00      	ble.n	a5f2 <__aeabi_dsub+0x4da>
    a5f0:	e07f      	b.n	a6f2 <__aeabi_dsub+0x5da>
    a5f2:	2b1f      	cmp	r3, #31
    a5f4:	dd00      	ble.n	a5f8 <__aeabi_dsub+0x4e0>
    a5f6:	e08b      	b.n	a710 <__aeabi_dsub+0x5f8>
    a5f8:	2620      	movs	r6, #32
    a5fa:	0027      	movs	r7, r4
    a5fc:	4650      	mov	r0, sl
    a5fe:	1af6      	subs	r6, r6, r3
    a600:	40b7      	lsls	r7, r6
    a602:	40d8      	lsrs	r0, r3
    a604:	4307      	orrs	r7, r0
    a606:	4650      	mov	r0, sl
    a608:	40b0      	lsls	r0, r6
    a60a:	1e46      	subs	r6, r0, #1
    a60c:	41b0      	sbcs	r0, r6
    a60e:	4307      	orrs	r7, r0
    a610:	40dc      	lsrs	r4, r3
    a612:	18bf      	adds	r7, r7, r2
    a614:	e7d6      	b.n	a5c4 <__aeabi_dsub+0x4ac>
    a616:	000d      	movs	r5, r1
    a618:	4315      	orrs	r5, r2
    a61a:	d100      	bne.n	a61e <__aeabi_dsub+0x506>
    a61c:	e602      	b.n	a224 <__aeabi_dsub+0x10c>
    a61e:	4650      	mov	r0, sl
    a620:	1a80      	subs	r0, r0, r2
    a622:	4582      	cmp	sl, r0
    a624:	41bf      	sbcs	r7, r7
    a626:	1a65      	subs	r5, r4, r1
    a628:	427f      	negs	r7, r7
    a62a:	1bed      	subs	r5, r5, r7
    a62c:	4684      	mov	ip, r0
    a62e:	0228      	lsls	r0, r5, #8
    a630:	d400      	bmi.n	a634 <__aeabi_dsub+0x51c>
    a632:	e68d      	b.n	a350 <__aeabi_dsub+0x238>
    a634:	4650      	mov	r0, sl
    a636:	1a17      	subs	r7, r2, r0
    a638:	42ba      	cmp	r2, r7
    a63a:	4192      	sbcs	r2, r2
    a63c:	1b0c      	subs	r4, r1, r4
    a63e:	4252      	negs	r2, r2
    a640:	1aa4      	subs	r4, r4, r2
    a642:	4698      	mov	r8, r3
    a644:	e5ee      	b.n	a224 <__aeabi_dsub+0x10c>
    a646:	000d      	movs	r5, r1
    a648:	4315      	orrs	r5, r2
    a64a:	d100      	bne.n	a64e <__aeabi_dsub+0x536>
    a64c:	e76b      	b.n	a526 <__aeabi_dsub+0x40e>
    a64e:	4650      	mov	r0, sl
    a650:	0767      	lsls	r7, r4, #29
    a652:	08c0      	lsrs	r0, r0, #3
    a654:	4307      	orrs	r7, r0
    a656:	2080      	movs	r0, #128	; 0x80
    a658:	08e4      	lsrs	r4, r4, #3
    a65a:	0300      	lsls	r0, r0, #12
    a65c:	4204      	tst	r4, r0
    a65e:	d007      	beq.n	a670 <__aeabi_dsub+0x558>
    a660:	08cd      	lsrs	r5, r1, #3
    a662:	4205      	tst	r5, r0
    a664:	d104      	bne.n	a670 <__aeabi_dsub+0x558>
    a666:	002c      	movs	r4, r5
    a668:	4698      	mov	r8, r3
    a66a:	08d7      	lsrs	r7, r2, #3
    a66c:	0749      	lsls	r1, r1, #29
    a66e:	430f      	orrs	r7, r1
    a670:	0f7b      	lsrs	r3, r7, #29
    a672:	00e4      	lsls	r4, r4, #3
    a674:	431c      	orrs	r4, r3
    a676:	00ff      	lsls	r7, r7, #3
    a678:	4e30      	ldr	r6, [pc, #192]	; (a73c <__aeabi_dsub+0x624>)
    a67a:	e5d3      	b.n	a224 <__aeabi_dsub+0x10c>
    a67c:	4e2f      	ldr	r6, [pc, #188]	; (a73c <__aeabi_dsub+0x624>)
    a67e:	45b4      	cmp	ip, r6
    a680:	d1b4      	bne.n	a5ec <__aeabi_dsub+0x4d4>
    a682:	000c      	movs	r4, r1
    a684:	0017      	movs	r7, r2
    a686:	4666      	mov	r6, ip
    a688:	e5cc      	b.n	a224 <__aeabi_dsub+0x10c>
    a68a:	2700      	movs	r7, #0
    a68c:	2400      	movs	r4, #0
    a68e:	e5e8      	b.n	a262 <__aeabi_dsub+0x14a>
    a690:	2b00      	cmp	r3, #0
    a692:	d039      	beq.n	a708 <__aeabi_dsub+0x5f0>
    a694:	000b      	movs	r3, r1
    a696:	4313      	orrs	r3, r2
    a698:	d100      	bne.n	a69c <__aeabi_dsub+0x584>
    a69a:	e744      	b.n	a526 <__aeabi_dsub+0x40e>
    a69c:	08c0      	lsrs	r0, r0, #3
    a69e:	0767      	lsls	r7, r4, #29
    a6a0:	4307      	orrs	r7, r0
    a6a2:	2080      	movs	r0, #128	; 0x80
    a6a4:	08e4      	lsrs	r4, r4, #3
    a6a6:	0300      	lsls	r0, r0, #12
    a6a8:	4204      	tst	r4, r0
    a6aa:	d0e1      	beq.n	a670 <__aeabi_dsub+0x558>
    a6ac:	08cb      	lsrs	r3, r1, #3
    a6ae:	4203      	tst	r3, r0
    a6b0:	d1de      	bne.n	a670 <__aeabi_dsub+0x558>
    a6b2:	08d7      	lsrs	r7, r2, #3
    a6b4:	0749      	lsls	r1, r1, #29
    a6b6:	430f      	orrs	r7, r1
    a6b8:	001c      	movs	r4, r3
    a6ba:	e7d9      	b.n	a670 <__aeabi_dsub+0x558>
    a6bc:	2100      	movs	r1, #0
    a6be:	e771      	b.n	a5a4 <__aeabi_dsub+0x48c>
    a6c0:	2500      	movs	r5, #0
    a6c2:	2700      	movs	r7, #0
    a6c4:	e5e9      	b.n	a29a <__aeabi_dsub+0x182>
    a6c6:	002e      	movs	r6, r5
    a6c8:	0027      	movs	r7, r4
    a6ca:	3e20      	subs	r6, #32
    a6cc:	40f7      	lsrs	r7, r6
    a6ce:	2d20      	cmp	r5, #32
    a6d0:	d02f      	beq.n	a732 <__aeabi_dsub+0x61a>
    a6d2:	2640      	movs	r6, #64	; 0x40
    a6d4:	1b75      	subs	r5, r6, r5
    a6d6:	40ac      	lsls	r4, r5
    a6d8:	4650      	mov	r0, sl
    a6da:	4320      	orrs	r0, r4
    a6dc:	1e44      	subs	r4, r0, #1
    a6de:	41a0      	sbcs	r0, r4
    a6e0:	2400      	movs	r4, #0
    a6e2:	4338      	orrs	r0, r7
    a6e4:	e6dc      	b.n	a4a0 <__aeabi_dsub+0x388>
    a6e6:	2480      	movs	r4, #128	; 0x80
    a6e8:	2500      	movs	r5, #0
    a6ea:	0324      	lsls	r4, r4, #12
    a6ec:	4e13      	ldr	r6, [pc, #76]	; (a73c <__aeabi_dsub+0x624>)
    a6ee:	2700      	movs	r7, #0
    a6f0:	e5d3      	b.n	a29a <__aeabi_dsub+0x182>
    a6f2:	4650      	mov	r0, sl
    a6f4:	4320      	orrs	r0, r4
    a6f6:	0007      	movs	r7, r0
    a6f8:	1e78      	subs	r0, r7, #1
    a6fa:	4187      	sbcs	r7, r0
    a6fc:	2400      	movs	r4, #0
    a6fe:	18bf      	adds	r7, r7, r2
    a700:	e760      	b.n	a5c4 <__aeabi_dsub+0x4ac>
    a702:	000c      	movs	r4, r1
    a704:	0017      	movs	r7, r2
    a706:	e58d      	b.n	a224 <__aeabi_dsub+0x10c>
    a708:	000c      	movs	r4, r1
    a70a:	0017      	movs	r7, r2
    a70c:	4e0b      	ldr	r6, [pc, #44]	; (a73c <__aeabi_dsub+0x624>)
    a70e:	e589      	b.n	a224 <__aeabi_dsub+0x10c>
    a710:	001e      	movs	r6, r3
    a712:	0027      	movs	r7, r4
    a714:	3e20      	subs	r6, #32
    a716:	40f7      	lsrs	r7, r6
    a718:	2b20      	cmp	r3, #32
    a71a:	d00c      	beq.n	a736 <__aeabi_dsub+0x61e>
    a71c:	2640      	movs	r6, #64	; 0x40
    a71e:	1af3      	subs	r3, r6, r3
    a720:	409c      	lsls	r4, r3
    a722:	4650      	mov	r0, sl
    a724:	4320      	orrs	r0, r4
    a726:	1e44      	subs	r4, r0, #1
    a728:	41a0      	sbcs	r0, r4
    a72a:	4307      	orrs	r7, r0
    a72c:	2400      	movs	r4, #0
    a72e:	18bf      	adds	r7, r7, r2
    a730:	e748      	b.n	a5c4 <__aeabi_dsub+0x4ac>
    a732:	2400      	movs	r4, #0
    a734:	e7d0      	b.n	a6d8 <__aeabi_dsub+0x5c0>
    a736:	2400      	movs	r4, #0
    a738:	e7f3      	b.n	a722 <__aeabi_dsub+0x60a>
    a73a:	46c0      	nop			; (mov r8, r8)
    a73c:	000007ff 	.word	0x000007ff
    a740:	ff7fffff 	.word	0xff7fffff

0000a744 <__aeabi_dcmpun>:
    a744:	b570      	push	{r4, r5, r6, lr}
    a746:	4e0e      	ldr	r6, [pc, #56]	; (a780 <__aeabi_dcmpun+0x3c>)
    a748:	030d      	lsls	r5, r1, #12
    a74a:	031c      	lsls	r4, r3, #12
    a74c:	0049      	lsls	r1, r1, #1
    a74e:	005b      	lsls	r3, r3, #1
    a750:	0b2d      	lsrs	r5, r5, #12
    a752:	0d49      	lsrs	r1, r1, #21
    a754:	0b24      	lsrs	r4, r4, #12
    a756:	0d5b      	lsrs	r3, r3, #21
    a758:	42b1      	cmp	r1, r6
    a75a:	d004      	beq.n	a766 <__aeabi_dcmpun+0x22>
    a75c:	4908      	ldr	r1, [pc, #32]	; (a780 <__aeabi_dcmpun+0x3c>)
    a75e:	2000      	movs	r0, #0
    a760:	428b      	cmp	r3, r1
    a762:	d008      	beq.n	a776 <__aeabi_dcmpun+0x32>
    a764:	bd70      	pop	{r4, r5, r6, pc}
    a766:	4305      	orrs	r5, r0
    a768:	2001      	movs	r0, #1
    a76a:	2d00      	cmp	r5, #0
    a76c:	d1fa      	bne.n	a764 <__aeabi_dcmpun+0x20>
    a76e:	4904      	ldr	r1, [pc, #16]	; (a780 <__aeabi_dcmpun+0x3c>)
    a770:	2000      	movs	r0, #0
    a772:	428b      	cmp	r3, r1
    a774:	d1f6      	bne.n	a764 <__aeabi_dcmpun+0x20>
    a776:	4314      	orrs	r4, r2
    a778:	0020      	movs	r0, r4
    a77a:	1e44      	subs	r4, r0, #1
    a77c:	41a0      	sbcs	r0, r4
    a77e:	e7f1      	b.n	a764 <__aeabi_dcmpun+0x20>
    a780:	000007ff 	.word	0x000007ff

0000a784 <__aeabi_d2iz>:
    a784:	b530      	push	{r4, r5, lr}
    a786:	4d13      	ldr	r5, [pc, #76]	; (a7d4 <__aeabi_d2iz+0x50>)
    a788:	030a      	lsls	r2, r1, #12
    a78a:	004b      	lsls	r3, r1, #1
    a78c:	0b12      	lsrs	r2, r2, #12
    a78e:	0d5b      	lsrs	r3, r3, #21
    a790:	0fc9      	lsrs	r1, r1, #31
    a792:	2400      	movs	r4, #0
    a794:	42ab      	cmp	r3, r5
    a796:	dd10      	ble.n	a7ba <__aeabi_d2iz+0x36>
    a798:	4c0f      	ldr	r4, [pc, #60]	; (a7d8 <__aeabi_d2iz+0x54>)
    a79a:	42a3      	cmp	r3, r4
    a79c:	dc0f      	bgt.n	a7be <__aeabi_d2iz+0x3a>
    a79e:	2480      	movs	r4, #128	; 0x80
    a7a0:	4d0e      	ldr	r5, [pc, #56]	; (a7dc <__aeabi_d2iz+0x58>)
    a7a2:	0364      	lsls	r4, r4, #13
    a7a4:	4322      	orrs	r2, r4
    a7a6:	1aed      	subs	r5, r5, r3
    a7a8:	2d1f      	cmp	r5, #31
    a7aa:	dd0b      	ble.n	a7c4 <__aeabi_d2iz+0x40>
    a7ac:	480c      	ldr	r0, [pc, #48]	; (a7e0 <__aeabi_d2iz+0x5c>)
    a7ae:	1ac3      	subs	r3, r0, r3
    a7b0:	40da      	lsrs	r2, r3
    a7b2:	4254      	negs	r4, r2
    a7b4:	2900      	cmp	r1, #0
    a7b6:	d100      	bne.n	a7ba <__aeabi_d2iz+0x36>
    a7b8:	0014      	movs	r4, r2
    a7ba:	0020      	movs	r0, r4
    a7bc:	bd30      	pop	{r4, r5, pc}
    a7be:	4b09      	ldr	r3, [pc, #36]	; (a7e4 <__aeabi_d2iz+0x60>)
    a7c0:	18cc      	adds	r4, r1, r3
    a7c2:	e7fa      	b.n	a7ba <__aeabi_d2iz+0x36>
    a7c4:	4c08      	ldr	r4, [pc, #32]	; (a7e8 <__aeabi_d2iz+0x64>)
    a7c6:	40e8      	lsrs	r0, r5
    a7c8:	46a4      	mov	ip, r4
    a7ca:	4463      	add	r3, ip
    a7cc:	409a      	lsls	r2, r3
    a7ce:	4302      	orrs	r2, r0
    a7d0:	e7ef      	b.n	a7b2 <__aeabi_d2iz+0x2e>
    a7d2:	46c0      	nop			; (mov r8, r8)
    a7d4:	000003fe 	.word	0x000003fe
    a7d8:	0000041d 	.word	0x0000041d
    a7dc:	00000433 	.word	0x00000433
    a7e0:	00000413 	.word	0x00000413
    a7e4:	7fffffff 	.word	0x7fffffff
    a7e8:	fffffbed 	.word	0xfffffbed

0000a7ec <__aeabi_i2d>:
    a7ec:	b570      	push	{r4, r5, r6, lr}
    a7ee:	2800      	cmp	r0, #0
    a7f0:	d030      	beq.n	a854 <__aeabi_i2d+0x68>
    a7f2:	17c3      	asrs	r3, r0, #31
    a7f4:	18c4      	adds	r4, r0, r3
    a7f6:	405c      	eors	r4, r3
    a7f8:	0fc5      	lsrs	r5, r0, #31
    a7fa:	0020      	movs	r0, r4
    a7fc:	f000 f94c 	bl	aa98 <__clzsi2>
    a800:	4b17      	ldr	r3, [pc, #92]	; (a860 <__aeabi_i2d+0x74>)
    a802:	4a18      	ldr	r2, [pc, #96]	; (a864 <__aeabi_i2d+0x78>)
    a804:	1a1b      	subs	r3, r3, r0
    a806:	1ad2      	subs	r2, r2, r3
    a808:	2a1f      	cmp	r2, #31
    a80a:	dd18      	ble.n	a83e <__aeabi_i2d+0x52>
    a80c:	4a16      	ldr	r2, [pc, #88]	; (a868 <__aeabi_i2d+0x7c>)
    a80e:	1ad2      	subs	r2, r2, r3
    a810:	4094      	lsls	r4, r2
    a812:	2200      	movs	r2, #0
    a814:	0324      	lsls	r4, r4, #12
    a816:	055b      	lsls	r3, r3, #21
    a818:	0b24      	lsrs	r4, r4, #12
    a81a:	0d5b      	lsrs	r3, r3, #21
    a81c:	2100      	movs	r1, #0
    a81e:	0010      	movs	r0, r2
    a820:	0324      	lsls	r4, r4, #12
    a822:	0d0a      	lsrs	r2, r1, #20
    a824:	0b24      	lsrs	r4, r4, #12
    a826:	0512      	lsls	r2, r2, #20
    a828:	4322      	orrs	r2, r4
    a82a:	4c10      	ldr	r4, [pc, #64]	; (a86c <__aeabi_i2d+0x80>)
    a82c:	051b      	lsls	r3, r3, #20
    a82e:	4022      	ands	r2, r4
    a830:	4313      	orrs	r3, r2
    a832:	005b      	lsls	r3, r3, #1
    a834:	07ed      	lsls	r5, r5, #31
    a836:	085b      	lsrs	r3, r3, #1
    a838:	432b      	orrs	r3, r5
    a83a:	0019      	movs	r1, r3
    a83c:	bd70      	pop	{r4, r5, r6, pc}
    a83e:	0021      	movs	r1, r4
    a840:	4091      	lsls	r1, r2
    a842:	000a      	movs	r2, r1
    a844:	210b      	movs	r1, #11
    a846:	1a08      	subs	r0, r1, r0
    a848:	40c4      	lsrs	r4, r0
    a84a:	055b      	lsls	r3, r3, #21
    a84c:	0324      	lsls	r4, r4, #12
    a84e:	0b24      	lsrs	r4, r4, #12
    a850:	0d5b      	lsrs	r3, r3, #21
    a852:	e7e3      	b.n	a81c <__aeabi_i2d+0x30>
    a854:	2500      	movs	r5, #0
    a856:	2300      	movs	r3, #0
    a858:	2400      	movs	r4, #0
    a85a:	2200      	movs	r2, #0
    a85c:	e7de      	b.n	a81c <__aeabi_i2d+0x30>
    a85e:	46c0      	nop			; (mov r8, r8)
    a860:	0000041e 	.word	0x0000041e
    a864:	00000433 	.word	0x00000433
    a868:	00000413 	.word	0x00000413
    a86c:	800fffff 	.word	0x800fffff

0000a870 <__aeabi_ui2d>:
    a870:	b510      	push	{r4, lr}
    a872:	1e04      	subs	r4, r0, #0
    a874:	d028      	beq.n	a8c8 <__aeabi_ui2d+0x58>
    a876:	f000 f90f 	bl	aa98 <__clzsi2>
    a87a:	4b15      	ldr	r3, [pc, #84]	; (a8d0 <__aeabi_ui2d+0x60>)
    a87c:	4a15      	ldr	r2, [pc, #84]	; (a8d4 <__aeabi_ui2d+0x64>)
    a87e:	1a1b      	subs	r3, r3, r0
    a880:	1ad2      	subs	r2, r2, r3
    a882:	2a1f      	cmp	r2, #31
    a884:	dd15      	ble.n	a8b2 <__aeabi_ui2d+0x42>
    a886:	4a14      	ldr	r2, [pc, #80]	; (a8d8 <__aeabi_ui2d+0x68>)
    a888:	1ad2      	subs	r2, r2, r3
    a88a:	4094      	lsls	r4, r2
    a88c:	2200      	movs	r2, #0
    a88e:	0324      	lsls	r4, r4, #12
    a890:	055b      	lsls	r3, r3, #21
    a892:	0b24      	lsrs	r4, r4, #12
    a894:	0d5b      	lsrs	r3, r3, #21
    a896:	2100      	movs	r1, #0
    a898:	0010      	movs	r0, r2
    a89a:	0324      	lsls	r4, r4, #12
    a89c:	0d0a      	lsrs	r2, r1, #20
    a89e:	0b24      	lsrs	r4, r4, #12
    a8a0:	0512      	lsls	r2, r2, #20
    a8a2:	4322      	orrs	r2, r4
    a8a4:	4c0d      	ldr	r4, [pc, #52]	; (a8dc <__aeabi_ui2d+0x6c>)
    a8a6:	051b      	lsls	r3, r3, #20
    a8a8:	4022      	ands	r2, r4
    a8aa:	4313      	orrs	r3, r2
    a8ac:	005b      	lsls	r3, r3, #1
    a8ae:	0859      	lsrs	r1, r3, #1
    a8b0:	bd10      	pop	{r4, pc}
    a8b2:	0021      	movs	r1, r4
    a8b4:	4091      	lsls	r1, r2
    a8b6:	000a      	movs	r2, r1
    a8b8:	210b      	movs	r1, #11
    a8ba:	1a08      	subs	r0, r1, r0
    a8bc:	40c4      	lsrs	r4, r0
    a8be:	055b      	lsls	r3, r3, #21
    a8c0:	0324      	lsls	r4, r4, #12
    a8c2:	0b24      	lsrs	r4, r4, #12
    a8c4:	0d5b      	lsrs	r3, r3, #21
    a8c6:	e7e6      	b.n	a896 <__aeabi_ui2d+0x26>
    a8c8:	2300      	movs	r3, #0
    a8ca:	2400      	movs	r4, #0
    a8cc:	2200      	movs	r2, #0
    a8ce:	e7e2      	b.n	a896 <__aeabi_ui2d+0x26>
    a8d0:	0000041e 	.word	0x0000041e
    a8d4:	00000433 	.word	0x00000433
    a8d8:	00000413 	.word	0x00000413
    a8dc:	800fffff 	.word	0x800fffff

0000a8e0 <__aeabi_f2d>:
    a8e0:	0041      	lsls	r1, r0, #1
    a8e2:	0e09      	lsrs	r1, r1, #24
    a8e4:	1c4b      	adds	r3, r1, #1
    a8e6:	b570      	push	{r4, r5, r6, lr}
    a8e8:	b2db      	uxtb	r3, r3
    a8ea:	0246      	lsls	r6, r0, #9
    a8ec:	0a75      	lsrs	r5, r6, #9
    a8ee:	0fc4      	lsrs	r4, r0, #31
    a8f0:	2b01      	cmp	r3, #1
    a8f2:	dd14      	ble.n	a91e <__aeabi_f2d+0x3e>
    a8f4:	23e0      	movs	r3, #224	; 0xe0
    a8f6:	009b      	lsls	r3, r3, #2
    a8f8:	076d      	lsls	r5, r5, #29
    a8fa:	0b36      	lsrs	r6, r6, #12
    a8fc:	18cb      	adds	r3, r1, r3
    a8fe:	2100      	movs	r1, #0
    a900:	0d0a      	lsrs	r2, r1, #20
    a902:	0028      	movs	r0, r5
    a904:	0512      	lsls	r2, r2, #20
    a906:	4d1c      	ldr	r5, [pc, #112]	; (a978 <__aeabi_f2d+0x98>)
    a908:	4332      	orrs	r2, r6
    a90a:	055b      	lsls	r3, r3, #21
    a90c:	402a      	ands	r2, r5
    a90e:	085b      	lsrs	r3, r3, #1
    a910:	4313      	orrs	r3, r2
    a912:	005b      	lsls	r3, r3, #1
    a914:	07e4      	lsls	r4, r4, #31
    a916:	085b      	lsrs	r3, r3, #1
    a918:	4323      	orrs	r3, r4
    a91a:	0019      	movs	r1, r3
    a91c:	bd70      	pop	{r4, r5, r6, pc}
    a91e:	2900      	cmp	r1, #0
    a920:	d114      	bne.n	a94c <__aeabi_f2d+0x6c>
    a922:	2d00      	cmp	r5, #0
    a924:	d01e      	beq.n	a964 <__aeabi_f2d+0x84>
    a926:	0028      	movs	r0, r5
    a928:	f000 f8b6 	bl	aa98 <__clzsi2>
    a92c:	280a      	cmp	r0, #10
    a92e:	dc1c      	bgt.n	a96a <__aeabi_f2d+0x8a>
    a930:	230b      	movs	r3, #11
    a932:	002a      	movs	r2, r5
    a934:	1a1b      	subs	r3, r3, r0
    a936:	40da      	lsrs	r2, r3
    a938:	0003      	movs	r3, r0
    a93a:	3315      	adds	r3, #21
    a93c:	409d      	lsls	r5, r3
    a93e:	4b0f      	ldr	r3, [pc, #60]	; (a97c <__aeabi_f2d+0x9c>)
    a940:	0312      	lsls	r2, r2, #12
    a942:	1a1b      	subs	r3, r3, r0
    a944:	055b      	lsls	r3, r3, #21
    a946:	0b16      	lsrs	r6, r2, #12
    a948:	0d5b      	lsrs	r3, r3, #21
    a94a:	e7d8      	b.n	a8fe <__aeabi_f2d+0x1e>
    a94c:	2d00      	cmp	r5, #0
    a94e:	d006      	beq.n	a95e <__aeabi_f2d+0x7e>
    a950:	0b32      	lsrs	r2, r6, #12
    a952:	2680      	movs	r6, #128	; 0x80
    a954:	0336      	lsls	r6, r6, #12
    a956:	076d      	lsls	r5, r5, #29
    a958:	4316      	orrs	r6, r2
    a95a:	4b09      	ldr	r3, [pc, #36]	; (a980 <__aeabi_f2d+0xa0>)
    a95c:	e7cf      	b.n	a8fe <__aeabi_f2d+0x1e>
    a95e:	4b08      	ldr	r3, [pc, #32]	; (a980 <__aeabi_f2d+0xa0>)
    a960:	2600      	movs	r6, #0
    a962:	e7cc      	b.n	a8fe <__aeabi_f2d+0x1e>
    a964:	2300      	movs	r3, #0
    a966:	2600      	movs	r6, #0
    a968:	e7c9      	b.n	a8fe <__aeabi_f2d+0x1e>
    a96a:	0003      	movs	r3, r0
    a96c:	002a      	movs	r2, r5
    a96e:	3b0b      	subs	r3, #11
    a970:	409a      	lsls	r2, r3
    a972:	2500      	movs	r5, #0
    a974:	e7e3      	b.n	a93e <__aeabi_f2d+0x5e>
    a976:	46c0      	nop			; (mov r8, r8)
    a978:	800fffff 	.word	0x800fffff
    a97c:	00000389 	.word	0x00000389
    a980:	000007ff 	.word	0x000007ff

0000a984 <__aeabi_d2f>:
    a984:	b5f0      	push	{r4, r5, r6, r7, lr}
    a986:	004c      	lsls	r4, r1, #1
    a988:	0d64      	lsrs	r4, r4, #21
    a98a:	030b      	lsls	r3, r1, #12
    a98c:	1c62      	adds	r2, r4, #1
    a98e:	0f45      	lsrs	r5, r0, #29
    a990:	0a5b      	lsrs	r3, r3, #9
    a992:	0552      	lsls	r2, r2, #21
    a994:	432b      	orrs	r3, r5
    a996:	0fc9      	lsrs	r1, r1, #31
    a998:	00c5      	lsls	r5, r0, #3
    a99a:	0d52      	lsrs	r2, r2, #21
    a99c:	2a01      	cmp	r2, #1
    a99e:	dd28      	ble.n	a9f2 <__aeabi_d2f+0x6e>
    a9a0:	4a3a      	ldr	r2, [pc, #232]	; (aa8c <__aeabi_d2f+0x108>)
    a9a2:	18a6      	adds	r6, r4, r2
    a9a4:	2efe      	cmp	r6, #254	; 0xfe
    a9a6:	dc1b      	bgt.n	a9e0 <__aeabi_d2f+0x5c>
    a9a8:	2e00      	cmp	r6, #0
    a9aa:	dd3e      	ble.n	aa2a <__aeabi_d2f+0xa6>
    a9ac:	0180      	lsls	r0, r0, #6
    a9ae:	0002      	movs	r2, r0
    a9b0:	1e50      	subs	r0, r2, #1
    a9b2:	4182      	sbcs	r2, r0
    a9b4:	0f6d      	lsrs	r5, r5, #29
    a9b6:	432a      	orrs	r2, r5
    a9b8:	00db      	lsls	r3, r3, #3
    a9ba:	4313      	orrs	r3, r2
    a9bc:	075a      	lsls	r2, r3, #29
    a9be:	d004      	beq.n	a9ca <__aeabi_d2f+0x46>
    a9c0:	220f      	movs	r2, #15
    a9c2:	401a      	ands	r2, r3
    a9c4:	2a04      	cmp	r2, #4
    a9c6:	d000      	beq.n	a9ca <__aeabi_d2f+0x46>
    a9c8:	3304      	adds	r3, #4
    a9ca:	2280      	movs	r2, #128	; 0x80
    a9cc:	04d2      	lsls	r2, r2, #19
    a9ce:	401a      	ands	r2, r3
    a9d0:	d05a      	beq.n	aa88 <__aeabi_d2f+0x104>
    a9d2:	3601      	adds	r6, #1
    a9d4:	2eff      	cmp	r6, #255	; 0xff
    a9d6:	d003      	beq.n	a9e0 <__aeabi_d2f+0x5c>
    a9d8:	019b      	lsls	r3, r3, #6
    a9da:	0a5b      	lsrs	r3, r3, #9
    a9dc:	b2f4      	uxtb	r4, r6
    a9de:	e001      	b.n	a9e4 <__aeabi_d2f+0x60>
    a9e0:	24ff      	movs	r4, #255	; 0xff
    a9e2:	2300      	movs	r3, #0
    a9e4:	0258      	lsls	r0, r3, #9
    a9e6:	05e4      	lsls	r4, r4, #23
    a9e8:	0a40      	lsrs	r0, r0, #9
    a9ea:	07c9      	lsls	r1, r1, #31
    a9ec:	4320      	orrs	r0, r4
    a9ee:	4308      	orrs	r0, r1
    a9f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9f2:	2c00      	cmp	r4, #0
    a9f4:	d007      	beq.n	aa06 <__aeabi_d2f+0x82>
    a9f6:	431d      	orrs	r5, r3
    a9f8:	d0f2      	beq.n	a9e0 <__aeabi_d2f+0x5c>
    a9fa:	2080      	movs	r0, #128	; 0x80
    a9fc:	00db      	lsls	r3, r3, #3
    a9fe:	0480      	lsls	r0, r0, #18
    aa00:	4303      	orrs	r3, r0
    aa02:	26ff      	movs	r6, #255	; 0xff
    aa04:	e7da      	b.n	a9bc <__aeabi_d2f+0x38>
    aa06:	432b      	orrs	r3, r5
    aa08:	d003      	beq.n	aa12 <__aeabi_d2f+0x8e>
    aa0a:	2305      	movs	r3, #5
    aa0c:	08db      	lsrs	r3, r3, #3
    aa0e:	2cff      	cmp	r4, #255	; 0xff
    aa10:	d003      	beq.n	aa1a <__aeabi_d2f+0x96>
    aa12:	025b      	lsls	r3, r3, #9
    aa14:	0a5b      	lsrs	r3, r3, #9
    aa16:	b2e4      	uxtb	r4, r4
    aa18:	e7e4      	b.n	a9e4 <__aeabi_d2f+0x60>
    aa1a:	2b00      	cmp	r3, #0
    aa1c:	d032      	beq.n	aa84 <__aeabi_d2f+0x100>
    aa1e:	2080      	movs	r0, #128	; 0x80
    aa20:	03c0      	lsls	r0, r0, #15
    aa22:	4303      	orrs	r3, r0
    aa24:	025b      	lsls	r3, r3, #9
    aa26:	0a5b      	lsrs	r3, r3, #9
    aa28:	e7dc      	b.n	a9e4 <__aeabi_d2f+0x60>
    aa2a:	0032      	movs	r2, r6
    aa2c:	3217      	adds	r2, #23
    aa2e:	db14      	blt.n	aa5a <__aeabi_d2f+0xd6>
    aa30:	2280      	movs	r2, #128	; 0x80
    aa32:	271e      	movs	r7, #30
    aa34:	0412      	lsls	r2, r2, #16
    aa36:	4313      	orrs	r3, r2
    aa38:	1bbf      	subs	r7, r7, r6
    aa3a:	2f1f      	cmp	r7, #31
    aa3c:	dc0f      	bgt.n	aa5e <__aeabi_d2f+0xda>
    aa3e:	4a14      	ldr	r2, [pc, #80]	; (aa90 <__aeabi_d2f+0x10c>)
    aa40:	4694      	mov	ip, r2
    aa42:	4464      	add	r4, ip
    aa44:	002a      	movs	r2, r5
    aa46:	40a5      	lsls	r5, r4
    aa48:	002e      	movs	r6, r5
    aa4a:	40a3      	lsls	r3, r4
    aa4c:	1e75      	subs	r5, r6, #1
    aa4e:	41ae      	sbcs	r6, r5
    aa50:	40fa      	lsrs	r2, r7
    aa52:	4333      	orrs	r3, r6
    aa54:	4313      	orrs	r3, r2
    aa56:	2600      	movs	r6, #0
    aa58:	e7b0      	b.n	a9bc <__aeabi_d2f+0x38>
    aa5a:	2400      	movs	r4, #0
    aa5c:	e7d5      	b.n	aa0a <__aeabi_d2f+0x86>
    aa5e:	2202      	movs	r2, #2
    aa60:	4252      	negs	r2, r2
    aa62:	1b96      	subs	r6, r2, r6
    aa64:	001a      	movs	r2, r3
    aa66:	40f2      	lsrs	r2, r6
    aa68:	2f20      	cmp	r7, #32
    aa6a:	d009      	beq.n	aa80 <__aeabi_d2f+0xfc>
    aa6c:	4809      	ldr	r0, [pc, #36]	; (aa94 <__aeabi_d2f+0x110>)
    aa6e:	4684      	mov	ip, r0
    aa70:	4464      	add	r4, ip
    aa72:	40a3      	lsls	r3, r4
    aa74:	432b      	orrs	r3, r5
    aa76:	1e5d      	subs	r5, r3, #1
    aa78:	41ab      	sbcs	r3, r5
    aa7a:	2600      	movs	r6, #0
    aa7c:	4313      	orrs	r3, r2
    aa7e:	e79d      	b.n	a9bc <__aeabi_d2f+0x38>
    aa80:	2300      	movs	r3, #0
    aa82:	e7f7      	b.n	aa74 <__aeabi_d2f+0xf0>
    aa84:	2300      	movs	r3, #0
    aa86:	e7ad      	b.n	a9e4 <__aeabi_d2f+0x60>
    aa88:	0034      	movs	r4, r6
    aa8a:	e7bf      	b.n	aa0c <__aeabi_d2f+0x88>
    aa8c:	fffffc80 	.word	0xfffffc80
    aa90:	fffffc82 	.word	0xfffffc82
    aa94:	fffffca2 	.word	0xfffffca2

0000aa98 <__clzsi2>:
    aa98:	211c      	movs	r1, #28
    aa9a:	2301      	movs	r3, #1
    aa9c:	041b      	lsls	r3, r3, #16
    aa9e:	4298      	cmp	r0, r3
    aaa0:	d301      	bcc.n	aaa6 <__clzsi2+0xe>
    aaa2:	0c00      	lsrs	r0, r0, #16
    aaa4:	3910      	subs	r1, #16
    aaa6:	0a1b      	lsrs	r3, r3, #8
    aaa8:	4298      	cmp	r0, r3
    aaaa:	d301      	bcc.n	aab0 <__clzsi2+0x18>
    aaac:	0a00      	lsrs	r0, r0, #8
    aaae:	3908      	subs	r1, #8
    aab0:	091b      	lsrs	r3, r3, #4
    aab2:	4298      	cmp	r0, r3
    aab4:	d301      	bcc.n	aaba <__clzsi2+0x22>
    aab6:	0900      	lsrs	r0, r0, #4
    aab8:	3904      	subs	r1, #4
    aaba:	a202      	add	r2, pc, #8	; (adr r2, aac4 <__clzsi2+0x2c>)
    aabc:	5c10      	ldrb	r0, [r2, r0]
    aabe:	1840      	adds	r0, r0, r1
    aac0:	4770      	bx	lr
    aac2:	46c0      	nop			; (mov r8, r8)
    aac4:	02020304 	.word	0x02020304
    aac8:	01010101 	.word	0x01010101
	...
    aad4:	0000025a 	.word	0x0000025a
    aad8:	00000268 	.word	0x00000268
    aadc:	00000276 	.word	0x00000276
    aae0:	00000292 	.word	0x00000292
    aae4:	00000284 	.word	0x00000284
    aae8:	41525453 	.word	0x41525453
    aaec:	00000000 	.word	0x00000000
    aaf0:	5446454c 	.word	0x5446454c
    aaf4:	00000000 	.word	0x00000000
    aaf8:	48474952 	.word	0x48474952
    aafc:	00000000 	.word	0x00000000
    ab00:	4b434142 	.word	0x4b434142
    ab04:	00000000 	.word	0x00000000
    ab08:	0000776d 	.word	0x0000776d
    ab0c:	00000000 	.word	0x00000000
    ab10:	0000616d 	.word	0x0000616d
    ab14:	00000000 	.word	0x00000000
    ab18:	0000646d 	.word	0x0000646d
    ab1c:	00000000 	.word	0x00000000
    ab20:	0000736d 	.word	0x0000736d
    ab24:	00000000 	.word	0x00000000
    ab28:	0000206d 	.word	0x0000206d
    ab2c:	00000000 	.word	0x00000000
    ab30:	00000450 	.word	0x00000450
    ab34:	0000047e 	.word	0x0000047e
    ab38:	0000043a 	.word	0x0000043a
    ab3c:	00000486 	.word	0x00000486
    ab40:	000004ba 	.word	0x000004ba
    ab44:	4b43414e 	.word	0x4b43414e
    ab48:	00000000 	.word	0x00000000
    ab4c:	4b4f4e4c 	.word	0x4b4f4e4c
    ab50:	00000000 	.word	0x00000000
    ab54:	4b4f444d 	.word	0x4b4f444d
    ab58:	00000000 	.word	0x00000000
    ab5c:	0000206d 	.word	0x0000206d
    ab60:	00000000 	.word	0x00000000
    ab64:	25206425 	.word	0x25206425
    ab68:	00000a64 	.word	0x00000a64
    ab6c:	00643225 	.word	0x00643225
    ab70:	504f5453 	.word	0x504f5453
    ab74:	41572820 	.word	0x41572820
    ab78:	00295449 	.word	0x00295449
    ab7c:	00000031 	.word	0x00000031
    ab80:	57415244 	.word	0x57415244
    ab84:	444f4d20 	.word	0x444f4d20
    ab88:	00000045 	.word	0x00000045
    ab8c:	455a414d 	.word	0x455a414d
    ab90:	444f4d20 	.word	0x444f4d20
    ab94:	00000045 	.word	0x00000045
    ab98:	6e6b6e75 	.word	0x6e6b6e75
    ab9c:	206d776f 	.word	0x206d776f
    aba0:	7373656d 	.word	0x7373656d
    aba4:	20656761 	.word	0x20656761
    aba8:	49415728 	.word	0x49415728
    abac:	00002954 	.word	0x00002954
    abb0:	65646e75 	.word	0x65646e75
    abb4:	656e6966 	.word	0x656e6966
    abb8:	656d2064 	.word	0x656d2064
    abbc:	67617373 	.word	0x67617373
    abc0:	00000065 	.word	0x00000065
    abc4:	00007325 	.word	0x00007325
    abc8:	322e3525 	.word	0x322e3525
    abcc:	25202c66 	.word	0x25202c66
    abd0:	66322e35 	.word	0x66322e35
    abd4:	3525202c 	.word	0x3525202c
    abd8:	0a66322e 	.word	0x0a66322e
    abdc:	00000000 	.word	0x00000000

0000abe0 <_tcc_intflag>:
    abe0:	00000001 00000002 00000004 00000008     ................
    abf0:	00001000 00002000 00004000 00008000     ..... ...@......
    ac00:	00010000 00020000 00040000 00080000     ................
    ac10:	0000776d 00000000 0000206d 00000000     mw......m ......

0000ac20 <tc_interrupt_vectors.12756>:
    ac20:	00141312 42000800 42000c00 42001000     .......B...B...B
    ac30:	42001400 42001800 42001c00 00002042     ...B...B...BB ..
    ac40:	0000203e 0000203e 000020a0 000020a0     > ..> ... ... ..
    ac50:	00002056 00002048 0000205c 0000208e     V ..H ..\ ... ..
    ac60:	000022dc 000022bc 000022bc 00002348     ."..."..."..H#..
    ac70:	000022ce 000022ea 000022c0 000022f8     ."..."..."..."..
    ac80:	00002338 42002c00 42003000 42003400     8#...,.B.0.B.4.B
    ac90:	0000364a 00003802 00003824 000039f8     J6...8..$8...9..
    aca0:	00003a00 00003f46 00003f4e 00003f66     .:..F?..N?..f?..
    acb0:	00003f86 00003f4e 00003fa8 00003f4e     .?..N?...?..N?..
    acc0:	00003fec                                .?..

0000acc4 <tc_interrupt_vectors.11884>:
    acc4:	00141312 6e6f7266 6f6e2074 73206564     ....front node s
    acd4:	70757465 6d6f6320 74656c70 00000065     etup complete...

0000ace4 <_global_impure_ptr>:
    ace4:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    acf4:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    ad04:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    ad14:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    ad24:	4e614e00 00000000                       .NaN....

0000ad2c <__sf_fake_stderr>:
	...

0000ad4c <__sf_fake_stdin>:
	...

0000ad6c <__sf_fake_stdout>:
	...

0000ad90 <__mprec_bigtens>:
    ad90:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    ada0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    adb0:	7f73bf3c 75154fdd                       <.s..O.u

0000adb8 <__mprec_tens>:
    adb8:	00000000 3ff00000 00000000 40240000     .......?......$@
    adc8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    add8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ade8:	00000000 412e8480 00000000 416312d0     .......A......cA
    adf8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ae08:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ae18:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ae28:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ae38:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ae48:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ae58:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ae68:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ae78:	79d99db4 44ea7843                       ...yCx.D

0000ae80 <p05.6052>:
    ae80:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    ae90:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    aea0:	5849534f 00002e00                                OSIX...

0000aea7 <_ctype_>:
    aea7:	20202000 20202020 28282020 20282828     .         ((((( 
    aeb7:	20202020 20202020 20202020 20202020                     
    aec7:	10108820 10101010 10101010 10101010      ...............
    aed7:	04040410 04040404 10040404 10101010     ................
    aee7:	41411010 41414141 01010101 01010101     ..AAAAAA........
    aef7:	01010101 01010101 01010101 10101010     ................
    af07:	42421010 42424242 02020202 02020202     ..BBBBBB........
    af17:	02020202 02020202 02020202 10101010     ................
    af27:	00000020 00000000 00000000 00000000      ...............
	...
    afa7:	00885c00 00882c00 00883e00 00878000     .\...,...>......
    afb7:	00883e00 00882200 00883e00 00878000     .>..."...>......
    afc7:	00882c00 00882c00 00882200 00878000     .,...,..."......
    afd7:	00878800 00878800 00878800 00884400     .............D..
    afe7:	00882c00 00882c00 00880000 0088e400     .,...,..........
    aff7:	00880000 00882200 00880000 0088e400     ....."..........
    b007:	00882c00 00882c00 00882200 0088e400     .,...,..."......
    b017:	00878800 00878800 00878800 0088ee00     ................
    b027:	008bdc00 008b2c00 008b2c00 008b2a00     .....,...,...*..
    b037:	008bce00 008bce00 008bc400 008b2a00     .............*..
    b047:	008bce00 008bc400 008bce00 008b2a00     .............*..
    b057:	008bd400 008bd400 008bd400 008c6400     .............d..
    b067:	0095a800 00958a00 00954400 00946200     .........D...b..
    b077:	00954400 00957c00 00954400 00946200     .D...|...D...b..
    b087:	00958a00 00958a00 00957c00 00946200     .........|...b..
    b097:	00945a00 00945a00 00945a00 0097c000     .Z...Z...Z......
    b0a7:	009e0800 009cc800 009cc800 009cc400     ................
    b0b7:	009de000 009de000 009dd200 009cc400     ................
    b0c7:	009de000 009dd200 009de000 009cc400     ................
    b0d7:	009de800 009de800 009de800 009fec00     ................
	...

0000b0e8 <_init>:
    b0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b0ea:	46c0      	nop			; (mov r8, r8)
    b0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b0ee:	bc08      	pop	{r3}
    b0f0:	469e      	mov	lr, r3
    b0f2:	4770      	bx	lr

0000b0f4 <__init_array_start>:
    b0f4:	000000dd 	.word	0x000000dd

0000b0f8 <_fini>:
    b0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b0fa:	46c0      	nop			; (mov r8, r8)
    b0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b0fe:	bc08      	pop	{r3}
    b100:	469e      	mov	lr, r3
    b102:	4770      	bx	lr

0000b104 <__fini_array_start>:
    b104:	000000b5 	.word	0x000000b5
