--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml calc_4.twx calc_4.ncd -o calc_4.twr calc_4.pcf -ucf
LOGSYS_SP3E.ucf

Design file:              calc_4.ncd
Physical constraint file: calc_4.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk16M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bt<0>       |    7.070(R)|   -0.697(R)|clk16M_BUFGP      |   0.000|
bt<1>       |    7.220(R)|   -1.095(R)|clk16M_BUFGP      |   0.000|
bt<2>       |    5.749(R)|   -0.800(R)|clk16M_BUFGP      |   0.000|
bt<3>       |    6.192(R)|   -1.303(R)|clk16M_BUFGP      |   0.000|
rst         |    4.857(R)|    0.281(R)|clk16M_BUFGP      |   0.000|
sw<0>       |    2.927(R)|   -0.208(R)|clk16M_BUFGP      |   0.000|
sw<1>       |    1.601(R)|    0.107(R)|clk16M_BUFGP      |   0.000|
sw<2>       |    1.426(R)|    0.251(R)|clk16M_BUFGP      |   0.000|
sw<3>       |    1.969(R)|    0.283(R)|clk16M_BUFGP      |   0.000|
sw<4>       |    2.519(R)|   -0.506(R)|clk16M_BUFGP      |   0.000|
sw<5>       |    2.533(R)|   -0.772(R)|clk16M_BUFGP      |   0.000|
sw<6>       |    1.271(R)|    0.450(R)|clk16M_BUFGP      |   0.000|
sw<7>       |    1.273(R)|    0.472(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk16M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dig_n<0>    |    8.277(R)|clk16M_BUFGP      |   0.000|
dig_n<1>    |    8.476(R)|clk16M_BUFGP      |   0.000|
dig_n<2>    |    8.711(R)|clk16M_BUFGP      |   0.000|
dig_n<3>    |    8.870(R)|clk16M_BUFGP      |   0.000|
seg_n<0>    |   16.621(R)|clk16M_BUFGP      |   0.000|
seg_n<1>    |   17.151(R)|clk16M_BUFGP      |   0.000|
seg_n<2>    |   16.100(R)|clk16M_BUFGP      |   0.000|
seg_n<3>    |   16.799(R)|clk16M_BUFGP      |   0.000|
seg_n<4>    |   16.373(R)|clk16M_BUFGP      |   0.000|
seg_n<5>    |   16.843(R)|clk16M_BUFGP      |   0.000|
seg_n<6>    |   16.446(R)|clk16M_BUFGP      |   0.000|
seg_n<7>    |   12.577(R)|clk16M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk16M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk16M         |    6.831|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
bt<0>          |seg_n<0>       |   12.292|
bt<0>          |seg_n<1>       |   12.594|
bt<0>          |seg_n<2>       |   11.680|
bt<0>          |seg_n<3>       |   12.347|
bt<0>          |seg_n<4>       |   11.582|
bt<0>          |seg_n<5>       |   11.974|
bt<0>          |seg_n<6>       |   12.234|
bt<1>          |seg_n<0>       |   13.521|
bt<1>          |seg_n<1>       |   13.823|
bt<1>          |seg_n<2>       |   12.909|
bt<1>          |seg_n<3>       |   13.576|
bt<1>          |seg_n<4>       |   12.811|
bt<1>          |seg_n<5>       |   13.203|
bt<1>          |seg_n<6>       |   13.463|
bt<2>          |seg_n<0>       |   10.474|
bt<2>          |seg_n<1>       |   10.776|
bt<2>          |seg_n<2>       |    9.862|
bt<2>          |seg_n<3>       |   10.529|
bt<2>          |seg_n<4>       |    9.764|
bt<2>          |seg_n<5>       |   10.156|
bt<2>          |seg_n<6>       |   10.416|
bt<3>          |seg_n<0>       |   11.642|
bt<3>          |seg_n<1>       |   12.172|
bt<3>          |seg_n<2>       |   10.888|
bt<3>          |seg_n<3>       |   11.657|
bt<3>          |seg_n<4>       |   11.394|
bt<3>          |seg_n<5>       |   11.864|
bt<3>          |seg_n<6>       |   11.467|
bt<3>          |seg_n<7>       |    8.658|
---------------+---------------+---------+


Analysis completed Sun Mar 19 03:06:51 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4506 MB



