{

  "state mapping": {  
    "v":"RTL.v"},

  "RTL interface connection" : {
    "CLOCK" : "clk",
    "RESET" : "rst"
  },

  // "mapping control" : ["__MEM_mema_0_ren == ((m1.state == 1)?1'b1:1'b0)", "__MEM_memb_0_ren == ((m1.state == 1)?1'b1:1'b0)"],


  "assumptions":["1==1"]
}
