#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Nov 27 22:58:29 2022
# Process ID: 151523
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/getTanh_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 154479 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1979.742 ; gain = 201.531 ; free physical = 781 ; free virtual = 199202
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'getTanh' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 19 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized5' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized5' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39723' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:2787]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net A_we1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:29]
WARNING: [Synth 8-3848] Net addr_we1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:38]
WARNING: [Synth 8-3848] Net addr_dout1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:56]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_2 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:967]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_2 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:963]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_3 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:968]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_3 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:964]
INFO: [Synth 8-256] done synthesizing module 'getTanh' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/getTanh_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getTanh has unconnected port A_we1
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[3]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[2]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[1]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[0]
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_we1
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_dout1[31]
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_dout1[30]
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_dout1[29]
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_dout1[28]
WARNING: [Synth 8-3331] design getTanh has unconnected port addr_dout1[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.520 ; gain = 479.309 ; free physical = 963 ; free virtual = 198887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2266.418 ; gain = 488.207 ; free physical = 698 ; free virtual = 198477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2266.418 ; gain = 488.207 ; free physical = 696 ; free virtual = 198475
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2266.418 ; gain = 0.000 ; free physical = 683 ; free virtual = 198255
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.258 ; gain = 0.000 ; free physical = 693 ; free virtual = 197621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2411.258 ; gain = 0.000 ; free physical = 631 ; free virtual = 197559
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 698 ; free virtual = 195430
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 711 ; free virtual = 195443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 706 ; free virtual = 195438
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/LSQ_A.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 784 ; free virtual = 195005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     20511|
|5     |LSQ_A__GC0            |           1|     13258|
|6     |getTanh__GC0          |           1|      4322|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 67    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 106   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 40    
	                1 Bit    Registers := 905   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	              608 Bit         RAMs := 1     
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
	              224 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
	                7 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 46    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 547   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                7 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              608 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mul_10/multiply_unit/a_reg_reg[31:0]' into 'mul_10/multiply_unit/b_reg_reg[31:0]' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_10/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_14/fifo/Head_reg_rep[4]' (FDRE) to 'i_0/Buffer_14/fifo/Head_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_5/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_5/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_5/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_5/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_5/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_5/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_5/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_5/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\phiC_3/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[0]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[1]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[2]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_7/fifo/Head_reg_rep[3]' (FDRE) to 'i_0/Buffer_7/fifo/Head_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:02 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 4291 ; free virtual = 195785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------+-----------+----------------------+-------------+
|getTanh     | Buffer_2/fifo/Memory_reg  | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_3/fifo/Memory_reg  | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_5/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	 | 
|getTanh     | Buffer_7/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	 | 
|getTanh     | Buffer_10/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_12/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_13/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_14/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	 | 
+------------+---------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17991|
|5     |LSQ_A__GC0            |           1|      5546|
|6     |getTanh__GC0          |           1|      2540|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2411.258 ; gain = 633.047 ; free physical = 7421 ; free virtual = 198948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:22 ; elapsed = 00:05:13 . Memory (MB): peak = 2967.223 ; gain = 1189.012 ; free physical = 12324 ; free virtual = 203950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------+-----------+----------------------+-------------+
|getTanh     | Buffer_2/fifo/Memory_reg  | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_3/fifo/Memory_reg  | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_5/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	 | 
|getTanh     | Buffer_7/fifo/Memory_reg  | Implied   | 16 x 32              | RAM32M x 6	 | 
|getTanh     | Buffer_10/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_12/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_13/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|getTanh     | Buffer_14/fifo/Memory_reg | Implied   | 32 x 32              | RAM32M x 6	 | 
+------------+---------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |getTanh_GT0    |           1|     20571|
|2     |getTanh_GT0__1 |           1|     39301|
|3     |getTanh_GT1    |           1|     17512|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:05:41 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 11294 ; free virtual = 203055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |getTanh_GT0    |           1|      6565|
|2     |getTanh_GT0__1 |           1|     14256|
|3     |getTanh_GT1    |           1|      5543|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:41 ; elapsed = 00:05:52 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10377 ; free virtual = 202061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:05:52 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10350 ; free virtual = 202034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:45 ; elapsed = 00:05:55 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10500 ; free virtual = 202150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:05:56 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10501 ; free virtual = 202151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:46 ; elapsed = 00:05:57 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10440 ; free virtual = 202090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:46 ; elapsed = 00:05:57 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10459 ; free virtual = 202109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   888|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_3 |     3|
|4     |DSP48E1_4 |     3|
|5     |DSP48E1_5 |     2|
|6     |LUT1      |    53|
|7     |LUT2      |  1048|
|8     |LUT3      |   452|
|9     |LUT4      |  5538|
|10    |LUT5      |  4615|
|11    |LUT6      |  8612|
|12    |MUXF7     |  1070|
|13    |MUXF8     |    68|
|14    |RAM32M    |    23|
|15    |FDCE      |   284|
|16    |FDPE      |    43|
|17    |FDRE      |  3760|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------------+------+
|      |Instance                         |Module                              |Cells |
+------+---------------------------------+------------------------------------+------+
|1     |top                              |                                    | 26463|
|2     |  Buffer_1                       |elasticBuffer__parameterized0       |   100|
|3     |    oehb1                        |OEHB__parameterized0                |    35|
|4     |    tehb1                        |TEHB__parameterized0_89             |    65|
|5     |  Buffer_10                      |transpFIFO__parameterized3          |    52|
|6     |    fifo                         |elasticFifoInner__parameterized3_88 |    52|
|7     |  Buffer_11                      |transpFIFO__parameterized3_0        |    57|
|8     |    fifo                         |elasticFifoInner__parameterized3    |    57|
|9     |  Buffer_12                      |transpFIFO__parameterized4          |    58|
|10    |    fifo                         |elasticFifoInner__parameterized4    |    58|
|11    |  Buffer_13                      |transpFIFO                          |    27|
|12    |    fifo                         |elasticFifoInner_87                 |    27|
|13    |  Buffer_14                      |transpFIFO__parameterized5          |    44|
|14    |    fifo                         |elasticFifoInner__parameterized5    |    44|
|15    |  Buffer_15                      |elasticBuffer__parameterized1       |     2|
|16    |    oehb1                        |OEHB_85                             |     1|
|17    |    tehb1                        |TEHB_86                             |     1|
|18    |  Buffer_2                       |transpFIFO_1                        |    66|
|19    |    fifo                         |elasticFifoInner_84                 |    66|
|20    |  Buffer_3                       |transpFIFO_2                        |    73|
|21    |    fifo                         |elasticFifoInner                    |    73|
|22    |  Buffer_4                       |elasticBuffer__parameterized1_3     |     7|
|23    |    oehb1                        |OEHB_82                             |     6|
|24    |    tehb1                        |TEHB_83                             |     1|
|25    |  Buffer_5                       |transpFIFO__parameterized0          |    31|
|26    |    fifo                         |elasticFifoInner__parameterized0_81 |    31|
|27    |  Buffer_6                       |transpFIFO__parameterized1          |    17|
|28    |    fifo                         |elasticFifoInner__parameterized1    |    17|
|29    |  Buffer_7                       |transpFIFO__parameterized0_4        |    43|
|30    |    fifo                         |elasticFifoInner__parameterized0    |    43|
|31    |  Buffer_8                       |transpFIFO__parameterized2          |    20|
|32    |    fifo                         |elasticFifoInner__parameterized2    |    20|
|33    |  Buffer_9                       |elasticBuffer__parameterized1_5     |     6|
|34    |    oehb1                        |OEHB_79                             |     2|
|35    |    tehb1                        |TEHB_80                             |     4|
|36    |  MC_addr                        |MemCont                             |   178|
|37    |    read_arbiter                 |read_memory_arbiter                 |    66|
|38    |      data                       |read_data_signals                   |    66|
|39    |  add_11                         |add_op                              |    11|
|40    |  add_13                         |add_op_6                            |     8|
|41    |  add_19                         |add_op_7                            |    58|
|42    |  c_LSQ_A                        |LSQ_A                               | 24937|
|43    |    LOAD_PORT_LSQ_A              |LOAD_PORT_LSQ_A                     |    17|
|44    |    STORE_ADDR_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A               |    17|
|45    |    STORE_DATA_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A_78            |    16|
|46    |    loadQ                        |LOAD_QUEUE_LSQ_A                    | 11878|
|47    |    storeQ                       |STORE_QUEUE_LSQ_A                   | 13009|
|48    |  forkC_10                       |fork__parameterized3                |     5|
|49    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_76          |     1|
|50    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_77          |     4|
|51    |  forkC_12                       |fork__parameterized3_8              |     7|
|52    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_74          |     3|
|53    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_75          |     4|
|54    |  forkC_5                        |\fork                               |    11|
|55    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_69          |     1|
|56    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_70          |     1|
|57    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_71          |     3|
|58    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_72          |     2|
|59    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_73          |     4|
|60    |  forkC_6                        |fork__parameterized2                |    44|
|61    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_63          |     5|
|62    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_64          |     1|
|63    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_65          |     3|
|64    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_66          |     4|
|65    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_67          |    24|
|66    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_68          |     7|
|67    |  forkC_9                        |fork__parameterized3_9              |    11|
|68    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_61          |     7|
|69    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_62          |     4|
|70    |  fork_0                         |fork__parameterized0                |     5|
|71    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_59          |     3|
|72    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_60          |     2|
|73    |  fork_1                         |fork__parameterized1                |    18|
|74    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_54          |     2|
|75    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_55          |     5|
|76    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_56          |     5|
|77    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_57          |     2|
|78    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_58          |     4|
|79    |  fork_13                        |fork__parameterized0_10             |     2|
|80    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_52          |     1|
|81    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_53          |     1|
|82    |  fork_14                        |fork__parameterized0_11             |     9|
|83    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_50          |     8|
|84    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_51          |     1|
|85    |  fork_2                         |fork__parameterized0_12             |     3|
|86    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_48          |     2|
|87    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_49          |     1|
|88    |  fork_3                         |fork__parameterized0_13             |     4|
|89    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_46          |     2|
|90    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_47          |     2|
|91    |  fork_4                         |fork__parameterized1_14             |    15|
|92    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_41          |     1|
|93    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_42          |    10|
|94    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_43          |     1|
|95    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_44          |     1|
|96    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_45          |     2|
|97    |  fork_7                         |fork__parameterized0_15             |     2|
|98    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_39          |     1|
|99    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_40          |     1|
|100   |  fork_8                         |fork__parameterized4                |    20|
|101   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock             |     2|
|102   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_36          |     7|
|103   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_37          |     9|
|104   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_38          |     2|
|105   |  icmp_20                        |icmp_ult_op                         |     6|
|106   |  icmp_8                         |icmp_sgt_op                         |     4|
|107   |  load_4                         |mc_load_op                          |   138|
|108   |    Buffer_1                     |TEHB__parameterized0_34             |    66|
|109   |    Buffer_2                     |TEHB__parameterized0_35             |    72|
|110   |  mul_10                         |mul_op                              |    44|
|111   |    buff                         |delay_buffer_31                     |     6|
|112   |    multiply_unit                |mul_4_stage_32                      |    37|
|113   |    oehb                         |OEHB_33                             |     1|
|114   |  mul_12                         |mul_op_16                           |    48|
|115   |    buff                         |delay_buffer_28                     |     6|
|116   |    multiply_unit                |mul_4_stage_29                      |    37|
|117   |    oehb                         |OEHB_30                             |     5|
|118   |  mul_14                         |mul_op_17                           |    44|
|119   |    buff                         |delay_buffer                        |     6|
|120   |    multiply_unit                |mul_4_stage                         |    37|
|121   |    oehb                         |OEHB_27                             |     1|
|122   |  phiC_0                         |merge                               |     1|
|123   |    tehb1                        |TEHB_26                             |     1|
|124   |  phiC_1                         |merge__parameterized1               |     1|
|125   |    tehb1                        |TEHB_25                             |     1|
|126   |  phiC_2                         |merge_18                            |     2|
|127   |    tehb1                        |TEHB_24                             |     2|
|128   |  phiC_4                         |mux__parameterized0                 |     4|
|129   |    tehb1                        |TEHB_23                             |     4|
|130   |  phi_1                          |mux                                 |    70|
|131   |    tehb1                        |TEHB__parameterized0_22             |    70|
|132   |  phi_16                         |mux_19                              |    73|
|133   |    tehb1                        |TEHB__parameterized0_21             |    73|
|134   |  phi_n10                        |merge__parameterized0               |     8|
|135   |    tehb1                        |TEHB__parameterized0_20             |     8|
|136   |  ret_0                          |ret_op                              |    59|
|137   |    tehb                         |TEHB__parameterized0                |    59|
|138   |  start_0                        |start_node                          |    10|
|139   |    startBuff                    |elasticBuffer                       |     6|
|140   |      oehb1                      |OEHB                                |     2|
|141   |      tehb1                      |TEHB                                |     4|
+------+---------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:46 ; elapsed = 00:05:57 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 10462 ; free virtual = 202112
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:41 ; elapsed = 00:05:55 . Memory (MB): peak = 2979.133 ; gain = 1056.082 ; free physical = 14320 ; free virtual = 206038
Synthesis Optimization Complete : Time (s): cpu = 00:04:50 ; elapsed = 00:06:03 . Memory (MB): peak = 2979.133 ; gain = 1200.922 ; free physical = 14261 ; free virtual = 205988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2979.133 ; gain = 0.000 ; free physical = 14259 ; free virtual = 205986
INFO: [Netlist 29-17] Analyzing 2058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3023.238 ; gain = 0.000 ; free physical = 14194 ; free virtual = 205921
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:00 ; elapsed = 00:06:32 . Memory (MB): peak = 3023.238 ; gain = 1527.059 ; free physical = 14382 ; free virtual = 206109
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:05:14 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18680 |     0 |    101400 | 18.42 |
|   LUT as Logic             | 18588 |     0 |    101400 | 18.33 |
|   LUT as Memory            |    92 |     0 |     35000 |  0.26 |
|     LUT as Distributed RAM |    92 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4087 |     0 |    202800 |  2.02 |
|   Register as Flip Flop    |  4087 |     0 |    202800 |  2.02 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1070 |     0 |     50700 |  2.11 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 284   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3760  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8612 |                 LUT |
| LUT4     | 5538 |                 LUT |
| LUT5     | 4615 |                 LUT |
| FDRE     | 3760 |        Flop & Latch |
| MUXF7    | 1070 |               MuxFx |
| LUT2     | 1048 |                 LUT |
| CARRY4   |  888 |          CarryLogic |
| LUT3     |  452 |                 LUT |
| FDCE     |  284 |        Flop & Latch |
| RAMD32   |  138 |  Distributed Memory |
| MUXF8    |   68 |               MuxFx |
| LUT1     |   53 |                 LUT |
| RAMS32   |   46 |  Distributed Memory |
| FDPE     |   43 |        Flop & Latch |
| DSP48E1  |    9 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:05:23 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.304ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.781ns (22.442%)  route 6.155ns (77.558%))
  Logic Levels:           17  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4279, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=123, unplaced)       0.637     1.518    c_LSQ_A/loadQ/Q[0]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.671 r  c_LSQ_A/loadQ/prevPriorityRequest_9_i_13/O
                         net (fo=8, unplaced)         0.559     2.230    c_LSQ_A/loadQ/prevPriorityRequest_9_i_13_n_0
                         LUT5 (Prop_lut5_I2_O)        0.053     2.283 r  c_LSQ_A/loadQ/reg_value_i_10__0/O
                         net (fo=4, unplaced)         0.364     2.647    c_LSQ_A/loadQ/reg_value_i_10__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.700 r  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_12/O
                         net (fo=64, unplaced)        0.436     3.136    c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_12_n_0
                         MUXF7 (Prop_muxf7_S_O)       0.203     3.339 f  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_14/O
                         net (fo=1, unplaced)         0.339     3.678    c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.150     3.828 r  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_3/O
                         net (fo=10, unplaced)        0.383     4.211    Buffer_2/fifo/dataOutArray[0]0_carry_0
                         LUT5 (Prop_lut5_I3_O)        0.056     4.267 r  Buffer_2/fifo/dataOutArray[0]0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.267    icmp_8/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     4.620 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.628    icmp_8/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.688 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.688    icmp_8/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.748 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.748    icmp_8/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.808 f  icmp_8/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=29, unplaced)        0.587     5.395    Buffer_7/fifo/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.053     5.448 f  Buffer_7/fifo/cnt[4]_i_7/O
                         net (fo=6, unplaced)         0.372     5.820    Buffer_7/fifo/cnt[4]_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  Buffer_7/fifo/validArray[0]_i_2__0/O
                         net (fo=9, unplaced)         0.351     6.224    c_LSQ_A/loadQ/Empty_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.053     6.277 f  c_LSQ_A/loadQ/reg_value_i_10/O
                         net (fo=3, unplaced)         0.358     6.635    fork_8/generateBlocks[1].regblock/reg_value_i_6_1
                         LUT6 (Prop_lut6_I2_O)        0.053     6.688 f  fork_8/generateBlocks[1].regblock/reg_value_i_7/O
                         net (fo=2, unplaced)         0.532     7.220    fork_8/generateBlocks[1].regblock/reg_value_i_7_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     7.273 f  fork_8/generateBlocks[1].regblock/reg_value_i_5/O
                         net (fo=1, unplaced)         0.461     7.734    fork_8/generateBlocks[1].regblock/reg_value_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.787 f  fork_8/generateBlocks[1].regblock/reg_value_i_4/O
                         net (fo=19, unplaced)        0.399     8.186    c_LSQ_A/loadQ/loadCompleted_0_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.053     8.239 r  c_LSQ_A/loadQ/head[3]_i_1__0/O
                         net (fo=4, unplaced)         0.369     8.608    c_LSQ_A/loadQ/_T_98230
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4279, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 -4.304    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3094.297 ; gain = 71.059 ; free physical = 18378 ; free virtual = 210105
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3158.332 ; gain = 64.035 ; free physical = 21776 ; free virtual = 213492

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 56e4acfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21773 ; free virtual = 213488

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f200a96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21940 ; free virtual = 213656
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 196ee3b39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21914 ; free virtual = 213630
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11df7c8ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21901 ; free virtual = 213617
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11df7c8ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21883 ; free virtual = 213598
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11df7c8ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21838 ; free virtual = 213554
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11df7c8ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21836 ; free virtual = 213552
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              33  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21768 ; free virtual = 213484
Ending Logic Optimization Task | Checksum: 1988ec6ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21788 ; free virtual = 213503

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1988ec6ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21741 ; free virtual = 213456

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1988ec6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21705 ; free virtual = 213421

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21701 ; free virtual = 213416
Ending Netlist Obfuscation Task | Checksum: 1988ec6ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21648 ; free virtual = 213363
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3158.332 ; gain = 64.035 ; free physical = 21606 ; free virtual = 213321
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21353 ; free virtual = 213068
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f21b12f0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21352 ; free virtual = 213068
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21361 ; free virtual = 213077

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 79a07be8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21318 ; free virtual = 213034

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9ebd062d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21145 ; free virtual = 212861

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9ebd062d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21140 ; free virtual = 212856
Phase 1 Placer Initialization | Checksum: 9ebd062d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21152 ; free virtual = 212868

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 85b51409

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3158.332 ; gain = 0.000 ; free physical = 21125 ; free virtual = 212840

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 36 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1014 nets or cells. Created 1000 new cells, deleted 14 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.328 ; gain = 0.000 ; free physical = 20512 ; free virtual = 212228

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             14  |                  1014  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             14  |                  1014  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e052f4fa

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20521 ; free virtual = 212237
Phase 2.2 Global Placement Core | Checksum: 10ae00eea

Time (s): cpu = 00:01:36 ; elapsed = 00:00:41 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20531 ; free virtual = 212247
Phase 2 Global Placement | Checksum: 10ae00eea

Time (s): cpu = 00:01:36 ; elapsed = 00:00:41 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20541 ; free virtual = 212257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c43d674d

Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20543 ; free virtual = 212259

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 168fa332f

Time (s): cpu = 00:01:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20496 ; free virtual = 212212

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142adf792

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20496 ; free virtual = 212212

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c1144006

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20506 ; free virtual = 212222

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 158a0a5e5

Time (s): cpu = 00:02:05 ; elapsed = 00:00:55 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20526 ; free virtual = 212242

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ad13aeee

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20503 ; free virtual = 212219

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 191b390f7

Time (s): cpu = 00:02:16 ; elapsed = 00:01:06 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20512 ; free virtual = 212228

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 121dd8128

Time (s): cpu = 00:02:16 ; elapsed = 00:01:06 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20515 ; free virtual = 212231

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a753d757

Time (s): cpu = 00:02:33 ; elapsed = 00:01:15 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20488 ; free virtual = 212204
Phase 3 Detail Placement | Checksum: 1a753d757

Time (s): cpu = 00:02:33 ; elapsed = 00:01:15 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20480 ; free virtual = 212197

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 643b8c81

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 643b8c81

Time (s): cpu = 00:02:44 ; elapsed = 00:01:19 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20456 ; free virtual = 212172
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.794. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 598f00c7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:39 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20703 ; free virtual = 212317
Phase 4.1 Post Commit Optimization | Checksum: 598f00c7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 20809 ; free virtual = 212423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 598f00c7

Time (s): cpu = 00:03:13 ; elapsed = 00:01:40 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 21963 ; free virtual = 213576

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 598f00c7

Time (s): cpu = 00:03:13 ; elapsed = 00:01:40 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 22356 ; free virtual = 213970

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.328 ; gain = 0.000 ; free physical = 22355 ; free virtual = 213968
Phase 4.4 Final Placement Cleanup | Checksum: dc1418ca

Time (s): cpu = 00:03:13 ; elapsed = 00:01:40 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 22345 ; free virtual = 213958
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dc1418ca

Time (s): cpu = 00:03:13 ; elapsed = 00:01:41 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 22354 ; free virtual = 213967
Ending Placer Task | Checksum: c3f8d3b4

Time (s): cpu = 00:03:13 ; elapsed = 00:01:41 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 22357 ; free virtual = 213970
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:46 . Memory (MB): peak = 3166.328 ; gain = 7.996 ; free physical = 22391 ; free virtual = 214004
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3ea2cafe ConstDB: 0 ShapeSum: 855608b6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1491c93ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3167.336 ; gain = 0.000 ; free physical = 22244 ; free virtual = 213858
Post Restoration Checksum: NetGraph: a1ed89a4 NumContArr: a72f0a26 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1491c93ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3167.336 ; gain = 0.000 ; free physical = 22224 ; free virtual = 213838

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1491c93ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3167.336 ; gain = 0.000 ; free physical = 22174 ; free virtual = 213788

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1491c93ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3167.336 ; gain = 0.000 ; free physical = 22177 ; free virtual = 213790
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e2f57d7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3167.336 ; gain = 0.000 ; free physical = 22211 ; free virtual = 213825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.377 | TNS=-11979.942| WHS=-0.187 | THS=-57.911|

Phase 2 Router Initialization | Checksum: 1af3016f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3177.137 ; gain = 9.801 ; free physical = 22160 ; free virtual = 213774

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19385
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19385
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18002ea68

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 3177.137 ; gain = 9.801 ; free physical = 22158 ; free virtual = 213771
INFO: [Route 35-580] Design has 281 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_6_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_A/loadQ/checkBits_12_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_0_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_7_reg/D|
|                      clk |                      clk |                                                        forkC_6/generateBlocks[5].regblock/reg_value_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14789
 Number of Nodes with overlaps = 4251
 Number of Nodes with overlaps = 1856
 Number of Nodes with overlaps = 918
 Number of Nodes with overlaps = 617
 Number of Nodes with overlaps = 420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.829 | TNS=-16959.679| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1eff4f12c

Time (s): cpu = 00:07:03 ; elapsed = 00:02:49 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 21317 ; free virtual = 212931

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3938
 Number of Nodes with overlaps = 1014
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.904 | TNS=-16691.029| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14dae2231

Time (s): cpu = 00:08:01 ; elapsed = 00:03:15 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 21444 ; free virtual = 213058

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.035 | TNS=-16752.951| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2010614ea

Time (s): cpu = 00:08:25 ; elapsed = 00:03:32 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23769 ; free virtual = 215001
Phase 4 Rip-up And Reroute | Checksum: 2010614ea

Time (s): cpu = 00:08:25 ; elapsed = 00:03:32 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23768 ; free virtual = 215000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11a0ca51d

Time (s): cpu = 00:08:27 ; elapsed = 00:03:33 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23773 ; free virtual = 215005
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.822 | TNS=-16445.896| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 187750017

Time (s): cpu = 00:08:27 ; elapsed = 00:03:33 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23800 ; free virtual = 215032

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187750017

Time (s): cpu = 00:08:27 ; elapsed = 00:03:34 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23797 ; free virtual = 215029
Phase 5 Delay and Skew Optimization | Checksum: 187750017

Time (s): cpu = 00:08:27 ; elapsed = 00:03:34 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23800 ; free virtual = 215032

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18eb271c3

Time (s): cpu = 00:08:30 ; elapsed = 00:03:35 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23751 ; free virtual = 214983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.822 | TNS=-16242.780| WHS=0.067  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18eb271c3

Time (s): cpu = 00:08:30 ; elapsed = 00:03:35 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23734 ; free virtual = 214966
Phase 6 Post Hold Fix | Checksum: 18eb271c3

Time (s): cpu = 00:08:30 ; elapsed = 00:03:35 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23732 ; free virtual = 214964

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.94023 %
  Global Horizontal Routing Utilization  = 8.39463 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y96 -> INT_R_X21Y97
   INT_L_X20Y94 -> INT_R_X21Y95
   INT_L_X16Y90 -> INT_R_X17Y91
   INT_L_X18Y90 -> INT_R_X19Y91
   INT_L_X20Y88 -> INT_R_X21Y89
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y82 -> INT_L_X14Y82
   INT_L_X24Y82 -> INT_L_X24Y82
   INT_R_X21Y81 -> INT_R_X21Y81
   INT_L_X22Y81 -> INT_L_X22Y81
   INT_R_X15Y80 -> INT_R_X15Y80
East Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y84 -> INT_R_X17Y85
   INT_L_X18Y84 -> INT_R_X19Y85
   INT_L_X18Y82 -> INT_R_X19Y83
West Dir 4x4 Area, Max Cong = 85.6618%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y94 -> INT_R_X27Y97
   INT_L_X24Y90 -> INT_R_X27Y93

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.714286 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.5625

Phase 7 Route finalize | Checksum: 1ae8e075f

Time (s): cpu = 00:08:31 ; elapsed = 00:03:35 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23774 ; free virtual = 215006

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ae8e075f

Time (s): cpu = 00:08:31 ; elapsed = 00:03:35 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 23814 ; free virtual = 215046

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12adaef8b

Time (s): cpu = 00:08:33 ; elapsed = 00:03:38 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 25455 ; free virtual = 216687

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.822 | TNS=-16242.780| WHS=0.067  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12adaef8b

Time (s): cpu = 00:08:34 ; elapsed = 00:03:38 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 25445 ; free virtual = 216677
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:34 ; elapsed = 00:03:38 . Memory (MB): peak = 3227.137 ; gain = 59.801 ; free physical = 25491 ; free virtual = 216723

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:39 ; elapsed = 00:03:45 . Memory (MB): peak = 3227.137 ; gain = 60.809 ; free physical = 25489 ; free virtual = 216721
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:11:07 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 19460 |     0 |    101400 | 19.19 |
|   LUT as Logic             | 19368 |     0 |    101400 | 19.10 |
|   LUT as Memory            |    92 |     0 |     35000 |  0.26 |
|     LUT as Distributed RAM |    92 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4087 |     0 |    202800 |  2.02 |
|   Register as Flip Flop    |  4087 |     0 |    202800 |  2.02 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1070 |     0 |     50700 |  2.11 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 284   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3760  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5525 |     0 |     25350 | 21.79 |
|   SLICEL                                   |  3445 |     0 |           |       |
|   SLICEM                                   |  2080 |     0 |           |       |
| LUT as Logic                               | 19368 |     0 |    101400 | 19.10 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 18451 |       |           |       |
|   using O5 and O6                          |   917 |       |           |       |
| LUT as Memory                              |    92 |     0 |     35000 |  0.26 |
|   LUT as Distributed RAM                   |    92 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    92 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4087 |     0 |    202800 |  2.02 |
|   Register driven from within the Slice    |  2118 |       |           |       |
|   Register driven from outside the Slice   |  1969 |       |           |       |
|     LUT in front of the register is unused |   956 |       |           |       |
|     LUT in front of the register is used   |  1013 |       |           |       |
| Unique Control Sets                        |   138 |       |     25350 |  0.54 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8612 |                 LUT |
| LUT4     | 5538 |                 LUT |
| LUT5     | 4615 |                 LUT |
| FDRE     | 3760 |        Flop & Latch |
| MUXF7    | 1070 |               MuxFx |
| LUT2     | 1048 |                 LUT |
| CARRY4   |  888 |          CarryLogic |
| LUT3     |  452 |                 LUT |
| FDCE     |  284 |        Flop & Latch |
| RAMD32   |  138 |  Distributed Memory |
| MUXF8    |   68 |               MuxFx |
| RAMS32   |   46 |  Distributed Memory |
| FDPE     |   43 |        Flop & Latch |
| LUT1     |   20 |                 LUT |
| DSP48E1  |    9 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:11:09 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.823ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 1.547ns (18.170%)  route 6.967ns (81.830%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 5.282 - 4.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4279, unset)         1.394     1.394    c_LSQ_A/loadQ/clk
    SLICE_X48Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.269     1.663 f  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=123, routed)         0.710     2.373    c_LSQ_A/loadQ/Q[0]
    SLICE_X49Y112        LUT4 (Prop_lut4_I0_O)        0.053     2.426 f  c_LSQ_A/loadQ/loadCompleted_5_i_2/O
                         net (fo=10, routed)          0.423     2.850    c_LSQ_A/loadQ/loadCompleted_5_i_2_n_0
    SLICE_X49Y113        LUT6 (Prop_lut6_I5_O)        0.053     2.903 f  c_LSQ_A/loadQ/reg_value_i_7__2/O
                         net (fo=3, routed)           0.480     3.383    c_LSQ_A/loadQ/reg_value_i_7__2_n_0
    SLICE_X50Y113        LUT5 (Prop_lut5_I3_O)        0.053     3.436 r  c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_32/O
                         net (fo=128, routed)         0.788     4.225    c_LSQ_A/loadQ/Memory_reg_0_3_0_5_i_32_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I2_O)        0.053     4.278 f  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.000     4.278    c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_35_n_0
    SLICE_X50Y117        MUXF7 (Prop_muxf7_I0_O)      0.121     4.399 f  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.456     4.855    c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_22_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.150     5.005 r  c_LSQ_A/loadQ/Memory_reg_0_3_12_17_i_6/O
                         net (fo=10, routed)          0.491     5.495    Buffer_2/fifo/dataOutArray[0]0_carry__1
    SLICE_X52Y117        LUT5 (Prop_lut5_I4_O)        0.053     5.548 r  Buffer_2/fifo/dataOutArray[0]0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.548    icmp_8/dataOutArray[0]0_carry__2_1[0]
    SLICE_X52Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.861 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.861    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.919 f  icmp_8/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=29, routed)          0.612     6.531    Buffer_7/fifo/CO[0]
    SLICE_X49Y119        LUT3 (Prop_lut3_I0_O)        0.053     6.584 f  Buffer_7/fifo/cnt[4]_i_7/O
                         net (fo=6, routed)           0.256     6.840    Buffer_7/fifo/cnt[4]_i_7_n_0
    SLICE_X48Y120        LUT6 (Prop_lut6_I4_O)        0.053     6.893 f  Buffer_7/fifo/validArray[0]_i_2__0/O
                         net (fo=9, routed)           0.614     7.507    c_LSQ_A/loadQ/Empty_reg_1
    SLICE_X46Y118        LUT6 (Prop_lut6_I2_O)        0.053     7.560 f  c_LSQ_A/loadQ/Empty_i_3/O
                         net (fo=5, routed)           0.235     7.795    fork_8/generateBlocks[2].regblock/reg_value_reg_7
    SLICE_X46Y118        LUT6 (Prop_lut6_I1_O)        0.053     7.848 f  fork_8/generateBlocks[2].regblock/reg_value_i_4__1/O
                         net (fo=3, routed)           0.468     8.315    fork_8/generateBlocks[1].regblock/reg_value_i_4_0
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.053     8.368 f  fork_8/generateBlocks[1].regblock/reg_value_i_5/O
                         net (fo=1, routed)           0.455     8.824    fork_8/generateBlocks[1].regblock/reg_value_i_5_n_0
    SLICE_X47Y117        LUT6 (Prop_lut6_I0_O)        0.053     8.877 f  fork_8/generateBlocks[1].regblock/reg_value_i_4/O
                         net (fo=19, routed)          0.480     9.357    c_LSQ_A/loadQ/loadCompleted_0_reg_0
    SLICE_X48Y111        LUT4 (Prop_lut4_I1_O)        0.053     9.410 r  c_LSQ_A/loadQ/head[3]_i_1__0/O
                         net (fo=4, routed)           0.498     9.908    c_LSQ_A/loadQ/_T_98230
    SLICE_X51Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4279, unset)         1.282     5.282    c_LSQ_A/loadQ/clk
    SLICE_X51Y111        FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
                         clock pessimism              0.082     5.364    
                         clock uncertainty           -0.035     5.329    
    SLICE_X51Y111        FDRE (Setup_fdre_C_CE)      -0.244     5.085    c_LSQ_A/loadQ/head_reg[1]
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 -4.823    




INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:11:10 2022...
