#include "sys.h"

#include "stm32u5xx_ll_rcc.h"
#include "stm32u5xx_ll_bus.h"
#include "stm32u5xx_ll_crs.h"
#include "stm32u5xx_ll_icache.h"
#include "stm32u5xx_ll_system.h"
#include "stm32u5xx_ll_cortex.h"
#include "stm32u5xx_ll_utils.h"
#include "stm32u5xx_ll_pwr.h"
#include "stm32u5xx_hal.h"


#ifndef NVIC_PRIORITYGROUP_0
  #define NVIC_PRIORITYGROUP_0         ((uint32_t)0x00000007)
  #define NVIC_PRIORITYGROUP_1         ((uint32_t)0x00000006)
  #define NVIC_PRIORITYGROUP_2         ((uint32_t)0x00000005)
  #define NVIC_PRIORITYGROUP_3         ((uint32_t)0x00000004)
  #define NVIC_PRIORITYGROUP_4         ((uint32_t)0x00000003)
#endif // ! NVIC_PRIORITYGROUP_0

void sys_init(void)
{
    // Configure Flash prefetch
    SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);

    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_PWREN);
    SET_BIT(RCC->APB3ENR, RCC_APB3ENR_SYSCFGEN);
    // Enable VDDUSB supply.
    SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);

    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
}


void sys_clock_config(void)
{
    LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
    while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
        ;

    LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
    while (LL_PWR_IsActiveFlag_VOS() == 0)
        ;

#if (HW_HSE_ENABLED == 1)
    LL_RCC_HSE_Enable();

    // Wait till HSE is ready
    while(LL_RCC_HSE_IsReady() != 1)
        ;
#else // (HW_HSE_ENABLED == 1)
    LL_RCC_HSI_Enable();

    // Wait till HSI is ready
    while(LL_RCC_HSI_IsReady() != 1)
        ;
#endif // (HW_HSE_ENABLED != 1)

    LL_RCC_HSI48_Enable();

    // Wait till HSI48 is ready
    while(LL_RCC_HSI48_IsReady() != 1)
        ;
    LL_PWR_EnableBkUpAccess();

#if (HW_HSE_ENABLED == 1)
    LL_RCC_PLL1_ConfigDomain_SYS(LL_RCC_PLL1SOURCE_HSE, 2, 96, 8);
#else // (HW_HSE_ENABLED == 1)
    LL_RCC_PLL1_ConfigDomain_SYS(LL_RCC_PLL1SOURCE_HSI, 4, 96, 8);
#endif // (HW_HSE_ENABLED != 1)
    LL_RCC_PLL1_EnableDomain_SYS();
    LL_RCC_SetPll1EPodPrescaler(LL_RCC_PLL1MBOOST_DIV_1);
    LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_4_8);
    LL_RCC_PLL1_Enable();

    // Wait till PLL is ready
    while(LL_RCC_PLL1_IsReady() != 1)
        ;

    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);

    // Wait till System clock is ready
    while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
        ;

    LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
    LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
    LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
    LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
    LL_SetSystemCoreClock(48000000);

    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_CRS);
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_CRS);
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_CRS);
    LL_CRS_SetSyncDivider(LL_CRS_SYNC_DIV_1);
    LL_CRS_SetSyncPolarity(LL_CRS_SYNC_POLARITY_RISING);
    LL_CRS_SetSyncSignalSource(LL_CRS_SYNC_SOURCE_USB);
    LL_CRS_SetReloadCounter(__LL_CRS_CALC_CALCULATE_RELOADVALUE(48000000,1000));
    LL_CRS_SetFreqErrorLimit(34);
    LL_CRS_SetHSI48SmoothTrimming(32);

    LL_ICACHE_SetMode(LL_ICACHE_1WAY);
    LL_ICACHE_Enable();
    
    /* Configure RNG clock source to HSI48 (same as USB) */
    LL_RCC_SetRNGClockSource(LL_RCC_RNG_CLKSOURCE_HSI48);
}

void sys_usb_clock_config(void)
{
    LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_HSI48);
}

u32 sys_get_hclk(void)
{
    return (SystemCoreClock); // [Hz]
}

u32 sys_flash_size(void)
{
    return (LL_GetFlashSize());
}

// ST HAL overlay
void HAL_Delay(uint32_t delay)
{
    OS_DELAY(delay);
}

u32 HAL_GetTick(void)
{
	return (os_timer_get_time());
}

/* HAL RNG MSP Init - required for hardware RNG to work */
void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng)
{
    (void)hrng;  /* unused parameter */
    /* Enable RNG clock */
    __HAL_RCC_RNG_CLK_ENABLE();
}

void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng)
{
    (void)hrng;  /* unused parameter */
    /* Disable RNG clock */
    __HAL_RCC_RNG_CLK_DISABLE();
}
