
---------- Begin Simulation Statistics ----------
final_tick                                 7325157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    447                       # Simulator instruction rate (inst/s)
host_mem_usage                                7913624                       # Number of bytes of host memory used
host_op_rate                                      459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15205.54                       # Real time elapsed on the host
host_tick_rate                                 244172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6801863                       # Number of instructions simulated
sim_ops                                       6978755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003713                       # Number of seconds simulated
sim_ticks                                  3712763125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.667992                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  172498                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               180309                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                199                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3487                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            179925                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2452                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              519                       # Number of indirect misses.
system.cpu.branchPred.lookups                  209486                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10276                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          675                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1231613                       # Number of instructions committed
system.cpu.committedOps                       1259754                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.178835                       # CPI: cycles per instruction
system.cpu.discardedOps                         10247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             687213                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74979                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           320475                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1354320                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314581                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      143                       # number of quiesce instructions executed
system.cpu.numCycles                          3915095                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       143                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  848748     67.37%     67.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1707      0.14%     67.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75885      6.02%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                333414     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1259754                       # Class of committed instruction
system.cpu.quiesceCycles                      2025326                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2560775                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        284094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             109482                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          312                       # Transaction distribution
system.membus.trans_dist::WriteClean                7                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1363                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           254                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        88384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        88384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        48832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9126482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426126                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000387                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019674                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  425961     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     165      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426126                       # Request fanout histogram
system.membus.reqLayer6.occupancy           668577494                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6880000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3801281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1262000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6315010                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          629607035                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7020500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    141212348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    988486439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1129698787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    564849394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    564849394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1129698787                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    141212348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1553335833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    564849394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2259397575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    706061742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    141212348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    847274091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    423637045                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    423637045                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    847274091                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1129698787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    564849394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1694548181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1440137000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1260717115                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       181369                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       181369    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       181369                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    352683500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1853412073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    282424697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    264773153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    141212348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    141212348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2683034620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1006137982                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1129698787                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2135836770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2859550055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1412123484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    264773153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    141212348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    141212348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4818871390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    123560805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    829622547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    141212348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1094395700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    547197850                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    547197850                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1094395700                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    123560805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1376820397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    688410199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2188791400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        88384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        89408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        88384                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        88384                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1381                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1397                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23805451                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       275805                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24081256                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23805451                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23805451                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23805451                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       275805                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24081256                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6909696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    864925634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    282424697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    423637045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    282424697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7653599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1861065672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5498870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    282424697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    141212348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    141212348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570348263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5498870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1147350331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    423637045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    423637045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    423637045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7653599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2431413935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655266250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34478                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33087                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3344698385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6173267135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31039.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57289.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100351                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     94                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.730586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   803.704364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.715904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          402      4.07%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          369      3.74%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          166      1.68%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          132      1.34%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      1.84%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          140      1.42%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.38%     15.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          196      1.98%     17.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8154     82.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     315.108187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1353.678840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           310     90.64%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      2.34%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            7      2.05%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.58%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.58%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.29%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.58%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.58%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.29%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      0.88%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.29%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      96.786550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.108522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    173.371902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            193     56.43%     56.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.43%     62.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            43     12.57%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           33      9.65%     85.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.29%     85.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.46%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.17%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           12      3.51%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           10      2.92%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.17%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.58%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.58%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.58%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.17%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6896320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2118464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6909632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1857.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       570.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1861.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3712498125                       # Total gap between requests
system.mem_ctrls.avgGap                      26320.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3207360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1563584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 863874126.093083262444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 282424696.835460007191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 421137559.105659365654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 282424696.835460007191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7601885.455593130551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6016004.589573701844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 282148891.467456579208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 141212348.417730003595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 141212348.417730003595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2802295760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    960542265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1427170850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    961364145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21894115                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32717584045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  33678454215                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   5324121875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  12114114625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55849.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58626.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58071.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58677.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49422.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 102562959.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2055569.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    649917.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1478773.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1582037355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    200760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1931872145                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 286                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           143                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8852323.426573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3795671.278454                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1436125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16623000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             143                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6059275250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1265882250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       581736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           581736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       581736                       # number of overall hits
system.cpu.icache.overall_hits::total          581736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1381                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1381                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1381                       # number of overall misses
system.cpu.icache.overall_misses::total          1381                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59986250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59986250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59986250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59986250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       583117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       583117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       583117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       583117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.821144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.821144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.821144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.821144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1381                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1381                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1381                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1381                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57866625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57866625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57866625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57866625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.973208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.973208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.973208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.973208                       # average overall mshr miss latency
system.cpu.icache.replacements                   1218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       581736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          581736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1381                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1381                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59986250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       583117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       583117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.821144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.821144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57866625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57866625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.973208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.973208                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.487391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              581303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            477.260263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.487391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1167615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1167615                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123815                       # number of overall hits
system.cpu.dcache.overall_hits::total          123815                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          662                       # number of overall misses
system.cpu.dcache.overall_misses::total           662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54352375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54352375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54352375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54352375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82103.285498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82103.285498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82103.285498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82103.285498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          312                       # number of writebacks
system.cpu.dcache.writebacks::total               312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37268375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37268375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37268375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37268375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7068750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7068750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81194.716776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81194.716776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81194.716776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81194.716776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.444444                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.444444                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82278.776978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82278.776978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20603125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20603125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7068750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7068750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81114.665354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81114.665354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21616.972477                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21616.972477                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31478875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31478875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81976.236979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81976.236979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81293.902439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81293.902439                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1454207625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1454207625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.873239                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.873239                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65659                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65659                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        74629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        74629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1438967619                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1438967619                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19281.614640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 19281.614640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.483683                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.551724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.483683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1620672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1620672                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7325157500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7325348125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    447                       # Simulator instruction rate (inst/s)
host_mem_usage                                7913624                       # Number of bytes of host memory used
host_op_rate                                      459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15205.64                       # Real time elapsed on the host
host_tick_rate                                 244183                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6801872                       # Number of instructions simulated
sim_ops                                       6978770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003713                       # Number of seconds simulated
sim_ticks                                  3712953750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.664833                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  172499                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               180316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                200                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3489                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            179925                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2452                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              519                       # Number of indirect misses.
system.cpu.branchPred.lookups                  209495                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10278                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          675                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1231622                       # Number of instructions committed
system.cpu.committedOps                       1259769                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.179060                       # CPI: cycles per instruction
system.cpu.discardedOps                         10254                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             687235                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74979                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           320475                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1354573                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314558                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      143                       # number of quiesce instructions executed
system.cpu.numCycles                          3915400                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       143                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  848756     67.37%     67.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1707      0.14%     67.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75891      6.02%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                333414     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1259769                       # Class of committed instruction
system.cpu.quiesceCycles                      2025326                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2560827                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        284100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107847                       # Transaction distribution
system.membus.trans_dist::ReadResp             109485                       # Transaction distribution
system.membus.trans_dist::WriteReq              35816                       # Transaction distribution
system.membus.trans_dist::WriteResp             35816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          313                       # Transaction distribution
system.membus.trans_dist::WriteClean                7                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1365                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           256                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       288715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        88448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        88448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        59858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9126738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426129                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000387                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019674                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  425964     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     165      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426129                       # Request fanout histogram
system.membus.reqLayer6.occupancy           668587744                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6880000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3803906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1262000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6326510                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          629607035                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7025500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       933888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        65536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    141205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    988435690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1129640788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    564820394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    564820394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1129640788                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    141205099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1553256084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    564820394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2259281576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      3145728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       671744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       442368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    706025493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    141205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    847230591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    423615296                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    423615296                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    847230591                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1129640788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    564820394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1694461182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       159744                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       311969                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       311969                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5442                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       389120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       221184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943426                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5242880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6225920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3538944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15014938                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1440137000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             38.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1260717115                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    791201000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       181369                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       181369    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       181369                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    352683500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6881280                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1720320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1816576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1853316918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    282410197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    264759560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    141205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    141205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2682896872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1006086327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1129640788                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2135727115                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2859403245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1412050985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    264759560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    141205099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    141205099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4818623986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3080192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       800768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    123554461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    829579954                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    141205099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1094339513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    547169757                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    547169757                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1094339513                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    123554461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1376749710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    688374855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2188679027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        88448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        89472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        88448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        88448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1382                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1398                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23821466                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       275791                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24097257                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23821466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23821466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23821466                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       275791                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24097257                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3211264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6909824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2117632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        50176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    864881228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    282410197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    423615296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    282410197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7687680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1861004598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5515824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    282410197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    141205099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    141205099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570336218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5515824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1147291425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    423615296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    423615296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    423615296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7687680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2431340816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000655266250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              199619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34478                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107965                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3344698385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6173319635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31039.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57289.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     94                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.476017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   803.382993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.914679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          402      4.07%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          370      3.74%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          168      1.70%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          132      1.34%     10.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      1.84%     12.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      1.44%     14.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.38%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          196      1.98%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8154     82.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9882                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     315.108187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1353.678840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           310     90.64%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      2.34%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            7      2.05%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.58%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.58%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.29%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.58%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.58%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.29%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            3      0.88%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.29%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      96.786550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.108522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    173.371902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            193     56.43%     56.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.43%     62.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            43     12.57%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           33      9.65%     85.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.29%     85.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.46%     86.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.17%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           12      3.51%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           10      2.92%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.17%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.58%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.58%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.58%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.17%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6896448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2118464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6909760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2117632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1857.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       570.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1860.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3712883750                       # Total gap between requests
system.mem_ctrls.avgGap                      26322.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3207360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1563584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 863829774.340711832047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 282410197.002857863903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 421115937.681690752506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 282410197.002857863903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7635969.071793581359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6015695.724731286988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 282134405.794847309589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 141205098.501428931952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 141205098.501428931952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        50176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2802295760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    960542265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1427170850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    961364145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21946615                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32717584045                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  33678454215                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   5324121875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  12114114625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55849.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58626.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58071.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58677.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49318.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 102242450.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2055569.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    649917.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1478773.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1582037355                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    200760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1932062770                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 286                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           143                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8852323.426573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    3795671.278454                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          143    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1436125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16623000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             143                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6059465875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1265882250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       581745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           581745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       581745                       # number of overall hits
system.cpu.icache.overall_hits::total          581745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1382                       # number of overall misses
system.cpu.icache.overall_misses::total          1382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60029375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60029375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60029375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60029375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       583127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       583127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       583127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       583127                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.595514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.595514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.595514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.595514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1382                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1382                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57908125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57908125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57908125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57908125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41901.682344                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41901.682344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41901.682344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41901.682344                       # average overall mshr miss latency
system.cpu.icache.replacements                   1219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       581745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          581745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       583127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       583127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.595514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.595514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57908125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57908125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41901.682344                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41901.682344                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.487571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2161003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1388.819409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.487571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1167636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1167636                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       123819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           123819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       123819                       # number of overall hits
system.cpu.dcache.overall_hits::total          123819                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          664                       # number of overall misses
system.cpu.dcache.overall_misses::total           664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54472375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54472375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54472375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54472375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124483                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82036.709337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82036.709337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82036.709337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82036.709337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          313                       # number of writebacks
system.cpu.dcache.writebacks::total               313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3375                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37385750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37385750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37385750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37385750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7068750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7068750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81097.071584                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81097.071584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81097.071584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81097.071584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.444444                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.444444                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    459                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        75573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           75573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22993500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        75853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        75853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82119.642857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82119.642857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          327                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20720500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7068750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7068750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80939.453125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80939.453125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21616.972477                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21616.972477                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31478875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31478875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81976.236979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81976.236979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3048                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16665250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81293.902439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81293.902439                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1454207625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1454207625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10365.873239                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10365.873239                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        65659                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        65659                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        74629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        74629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1438967619                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1438967619                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19281.614640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 19281.614640                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.483504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              127964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.379877                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.483504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1620698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1620698                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7325348125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
