INFO-FLOW: Workspace /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250 opened at Fri Apr 07 04:48:04 UTC 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu5p-flva2104-1-e 
Execute       create_platform xcvu5p-flva2104-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
Command       create_platform done; 0.55 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.66 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.74 sec.
Execute   set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
Execute     create_platform xcvu5p-flva2104-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 302.340 MB.
INFO: [HLS 200-10] Analyzing design file '../src/local_seq_align_cpp/seq_align.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/local_seq_align_cpp/seq_align.cpp as C++
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/local_seq_align_cpp/seq_align.cpp -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.cpp.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.cpp.clang.err.log 
Command       ap_eval done; 0.35 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top seq_align_multiple -name=seq_align_multiple 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/.systemc_flag -fix-errors /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/all.directive.json -fix-errors /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.87 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.31 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.66 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5292] unused parameter 'dp_matrix2' (../src/local_seq_align_cpp/seq_align.cpp:215:40)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.03 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.8 seconds; current allocated memory: 302.777 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc -args  "/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.g.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc -args /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.35 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc -args /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.01 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.01 sec.
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.7 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.7 sec.
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc -args /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=seq_align_multiple -mllvm -hls-db-dir -mllvm /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 6.71 sec.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024])' (../src/local_seq_align_cpp/seq_align.cpp:126:14)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024])' (../src/local_seq_align_cpp/seq_align.cpp:120:11)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (../src/local_seq_align_cpp/seq_align.cpp:97:16)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (../src/local_seq_align_cpp/seq_align.cpp:112:16)
INFO: [HLS 214-186] Unrolling loop 'parallel_loop' (../src/local_seq_align_cpp/seq_align.cpp:219:15) in function 'seq_align_multiple' completely with a factor of 2 (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (../src/local_seq_align_cpp/seq_align.cpp:97:16) in function 'seq_align' completely with a factor of 32 (../src/local_seq_align_cpp/seq_align.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (../src/local_seq_align_cpp/seq_align.cpp:112:16) in function 'seq_align' completely with a factor of 32 (../src/local_seq_align_cpp/seq_align.cpp:62:0)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (../src/local_seq_align_cpp/seq_align.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (../src/local_seq_align_cpp/seq_align.cpp:74:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix1': Cyclic partitioning with factor 16 on dimension 1. (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix2' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_15' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_14' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_13' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_12' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_11' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_10' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_9' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_8' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_7' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_6' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_5' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_4' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_3' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_2' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_1' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_0' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_31' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_30' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_29' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_28' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_27' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_26' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_25' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_24' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_23' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_22' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_21' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_20' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_19' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_18' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_17' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_16' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_15' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_14' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_13' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_12' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_11' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_10' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_9' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_8' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_7' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_6' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_5' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_4' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_3' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0' with compact=bit mode in 10-bits (../src/local_seq_align_cpp/seq_align.cpp:215:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.26 seconds. CPU system time: 0.57 seconds. Elapsed time: 11.2 seconds; current allocated memory: 306.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.301 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top seq_align_multiple -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.0.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 323.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.1.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.66 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.2.prechk.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 347.293 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.g.1.bc to /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.1.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (../src/local_seq_align_cpp/seq_align.cpp:76) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (../src/local_seq_align_cpp/seq_align.cpp:140) in function 'seq_align' automatically.
Command         transform done; 1.67 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.1.tmp.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 399.887 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.2.bc -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (../src/local_seq_align_cpp/seq_align.cpp:64:12) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (../src/local_seq_align_cpp/seq_align.cpp:78:25)
Command         transform done; 1.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 455.613 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.94 sec.
Command     elaborate done; 21.96 sec.
Execute     ap_eval exec zip -j /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
Execute       ap_set_top_model seq_align_multiple 
Execute       get_model_list seq_align_multiple -filter all-wo-channel -topdown 
Execute       preproc_iomode -model seq_align_multiple 
Execute       preproc_iomode -model seq_align 
Execute       preproc_iomode -model seq_align_Pipeline_kernel_kernel1 
Execute       preproc_iomode -model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Model list for configure: seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Configuring Module : seq_align_Pipeline_VITIS_LOOP_76_1 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       apply_spec_resource_limit seq_align_Pipeline_VITIS_LOOP_76_1 
INFO-FLOW: Configuring Module : seq_align_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       apply_spec_resource_limit seq_align_Pipeline_kernel_kernel1 
INFO-FLOW: Configuring Module : seq_align ...
Execute       set_default_model seq_align 
Execute       apply_spec_resource_limit seq_align 
INFO-FLOW: Configuring Module : seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       apply_spec_resource_limit seq_align_multiple 
INFO-FLOW: Model list for preprocess: seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_VITIS_LOOP_76_1 ...
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       cdfg_preprocess -model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_76_1 
INFO-FLOW: Preprocessing Module: seq_align_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       cdfg_preprocess -model seq_align_Pipeline_kernel_kernel1 
Command       cdfg_preprocess done; 0.41 sec.
Execute       rtl_gen_preprocess seq_align_Pipeline_kernel_kernel1 
INFO-FLOW: Preprocessing Module: seq_align ...
Execute       set_default_model seq_align 
Execute       cdfg_preprocess -model seq_align 
Execute       rtl_gen_preprocess seq_align 
INFO-FLOW: Preprocessing Module: seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       cdfg_preprocess -model seq_align_multiple 
Command       cdfg_preprocess done; 0.44 sec.
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for synthesis: seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       schedule -model seq_align_Pipeline_VITIS_LOOP_76_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 460.152 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_Pipeline_VITIS_LOOP_76_1.
Execute       set_default_model seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       bind -model seq_align_Pipeline_VITIS_LOOP_76_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 460.152 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.bind.adb -f 
INFO-FLOW: Finish binding seq_align_Pipeline_VITIS_LOOP_76_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       schedule -model seq_align_Pipeline_kernel_kernel1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'load' operation ('local_reference_V_load_16', ../src/local_seq_align_cpp/seq_align.cpp:126) on array 'local_reference_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'local_reference_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 16.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.35 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.66 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.sched.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling seq_align_Pipeline_kernel_kernel1.
Execute       set_default_model seq_align_Pipeline_kernel_kernel1 
Execute       bind -model seq_align_Pipeline_kernel_kernel1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.95 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.bind.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish binding seq_align_Pipeline_kernel_kernel1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align 
Execute       schedule -model seq_align 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.51 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align.
Execute       set_default_model seq_align 
Execute       bind -model seq_align 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.38 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.bind.adb -f 
INFO-FLOW: Finish binding seq_align.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple 
Execute       schedule -model seq_align_multiple 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple.
Execute       set_default_model seq_align_multiple 
Execute       bind -model seq_align_multiple 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 560.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.42 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple.
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       rtl_gen_preprocess seq_align_Pipeline_kernel_kernel1 
Execute       rtl_gen_preprocess seq_align 
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for RTL generation: seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_Pipeline_VITIS_LOOP_76_1 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_76_1' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 560.355 MB.
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_76_1 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/vhdl/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       gen_rtl seq_align_Pipeline_VITIS_LOOP_76_1 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/verilog/seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_76_1 
Execute       syn_report -csynth -model seq_align_Pipeline_VITIS_LOOP_76_1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_Pipeline_VITIS_LOOP_76_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_Pipeline_VITIS_LOOP_76_1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_Pipeline_VITIS_LOOP_76_1_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_Pipeline_VITIS_LOOP_76_1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_76_1 -f -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.adb 
Execute       db_write -model seq_align_Pipeline_VITIS_LOOP_76_1 -bindview -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_Pipeline_VITIS_LOOP_76_1 -p /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_Pipeline_kernel_kernel1 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
Command       create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 564.734 MB.
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_Pipeline_kernel_kernel1 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/vhdl/seq_align_multiple_seq_align_Pipeline_kernel_kernel1 
Execute       gen_rtl seq_align_Pipeline_kernel_kernel1 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/verilog/seq_align_multiple_seq_align_Pipeline_kernel_kernel1 
Execute       syn_report -csynth -model seq_align_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_Pipeline_kernel_kernel1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.99 sec.
Execute       syn_report -rtlxml -model seq_align_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_Pipeline_kernel_kernel1_csynth.xml 
Command       syn_report done; 0.49 sec.
Execute       syn_report -verbosereport -model seq_align_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.46 sec.
Execute       db_write -model seq_align_Pipeline_kernel_kernel1 -f -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.adb 
Command       db_write done; 0.82 sec.
Execute       db_write -model seq_align_Pipeline_kernel_kernel1 -bindview -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info seq_align_Pipeline_kernel_kernel1 -p /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.95 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.12 seconds; current allocated memory: 708.172 MB.
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/vhdl/seq_align_multiple_seq_align 
Execute       gen_rtl seq_align -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/verilog/seq_align_multiple_seq_align 
Execute       syn_report -csynth -model seq_align -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_csynth.xml 
Execute       syn_report -verbosereport -model seq_align -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.41 sec.
Execute       db_write -model seq_align -f -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.adb 
Execute       db_write -model seq_align -bindview -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align -p /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple -top_prefix  -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
Command       create_rtl_model done; 1.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.81 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 739.258 MB.
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/vhdl/seq_align_multiple 
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/verilog/seq_align_multiple 
Execute       syn_report -csynth -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_multiple_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/seq_align_multiple_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.46 sec.
Execute       db_write -model seq_align_multiple -f -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.adb 
Execute       db_write -model seq_align_multiple -bindview -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple -p /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple 
Execute       export_constraint_db -f -tool general -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       syn_report -designview -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.design.xml 
Command       syn_report done; 1.05 sec.
Execute       syn_report -csynthDesign -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.protoinst 
Execute       sc_get_clocks seq_align_multiple 
Execute       sc_get_portdomain seq_align_multiple 
INFO-FLOW: Model list for RTL component generation: seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Handling components in module [seq_align_Pipeline_VITIS_LOOP_76_1] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_Pipeline_kernel_kernel1] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_mux_164_2_1_1.
INFO-FLOW: Append model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [seq_align_multiple] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO-FLOW: Append model seq_align_Pipeline_VITIS_LOOP_76_1
INFO-FLOW: Append model seq_align_Pipeline_kernel_kernel1
INFO-FLOW: Append model seq_align
INFO-FLOW: Append model seq_align_multiple
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_mux_164_2_1_1 seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W seq_align_Pipeline_VITIS_LOOP_76_1 seq_align_Pipeline_kernel_kernel1 seq_align seq_align_multiple
INFO-FLOW: Generating /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_Pipeline_VITIS_LOOP_76_1
INFO-FLOW: To file: write model seq_align_Pipeline_kernel_kernel1
INFO-FLOW: To file: write model seq_align
INFO-FLOW: To file: write model seq_align_multiple
INFO-FLOW: Generating /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/vhdl' dstVlogDir='/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/vlog' tclDir='/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
seq_align_Pipeline_VITIS_LOOP_76_1
seq_align_Pipeline_kernel_kernel1
seq_align
seq_align_multiple
' expOnly='0'
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.compgen.tcl 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.97 seconds; current allocated memory: 748.551 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='seq_align_multiple_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name seq_align_multiple
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
seq_align_Pipeline_VITIS_LOOP_76_1
seq_align_Pipeline_kernel_kernel1
seq_align
seq_align_multiple
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/top-io-be.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.compgen.dataonly.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_VITIS_LOOP_76_1.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_Pipeline_kernel_kernel1.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       sc_get_clocks seq_align_multiple 
Execute       source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST seq_align_multiple MODULE2INSTS {seq_align_multiple seq_align_multiple seq_align grp_seq_align_fu_2178 seq_align_Pipeline_VITIS_LOOP_76_1 grp_seq_align_Pipeline_VITIS_LOOP_76_1_fu_1852 seq_align_Pipeline_kernel_kernel1 grp_seq_align_Pipeline_kernel_kernel1_fu_1890} INST2MODULE {seq_align_multiple seq_align_multiple grp_seq_align_fu_2178 seq_align grp_seq_align_Pipeline_VITIS_LOOP_76_1_fu_1852 seq_align_Pipeline_VITIS_LOOP_76_1 grp_seq_align_Pipeline_kernel_kernel1_fu_1890 seq_align_Pipeline_kernel_kernel1} INSTDATA {seq_align_multiple {DEPTH 1 CHILDREN grp_seq_align_fu_2178} grp_seq_align_fu_2178 {DEPTH 2 CHILDREN {grp_seq_align_Pipeline_VITIS_LOOP_76_1_fu_1852 grp_seq_align_Pipeline_kernel_kernel1_fu_1890}} grp_seq_align_Pipeline_VITIS_LOOP_76_1_fu_1852 {DEPTH 3 CHILDREN {}} grp_seq_align_Pipeline_kernel_kernel1_fu_1890 {DEPTH 3 CHILDREN {}}} MODULEDATA {seq_align_Pipeline_VITIS_LOOP_76_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_357_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_76_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_Pipeline_kernel_kernel1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_13199_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:86 VARIABLE add_ln86_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_13211_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:86 VARIABLE add_ln86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_13285_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:94 VARIABLE add_ln94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_14937_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_14943_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_2_fu_14950_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_3_fu_14957_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_4_fu_14963_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_5_fu_14969_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_6_fu_14975_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_7_fu_14981_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_8_fu_14987_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_9_fu_14993_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_10_fu_14999_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_11_fu_15005_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_12_fu_15011_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_13_fu_15017_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_14_fu_15023_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_15_fu_15029_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_16_fu_15035_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_17_fu_15041_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_18_fu_15047_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_19_fu_15053_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_20_fu_15059_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_21_fu_15065_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_22_fu_15071_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_23_fu_15077_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_24_fu_15083_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_25_fu_15089_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_26_fu_15095_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_27_fu_15101_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_28_fu_15107_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_29_fu_15113_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_30_fu_15119_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_31_fu_15125_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_32_fu_15131_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_33_fu_15137_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_34_fu_15143_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_35_fu_15149_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_36_fu_15155_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_37_fu_15161_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_38_fu_15167_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_39_fu_15173_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_40_fu_15179_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_41_fu_15185_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_42_fu_15191_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_43_fu_15197_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_44_fu_15203_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_45_fu_15209_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_46_fu_15215_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_47_fu_15221_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_48_fu_15227_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_49_fu_15233_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_50_fu_15239_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_51_fu_15245_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_52_fu_15251_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_53_fu_15257_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_54_fu_15263_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_55_fu_15269_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_56_fu_15275_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_57_fu_15281_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_58_fu_15287_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_59_fu_15293_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_60_fu_15299_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_61_fu_15305_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_62_fu_15311_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_63_fu_15317_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_64_fu_15323_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_65_fu_15329_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_66_fu_15335_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_67_fu_15341_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_68_fu_15347_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_69_fu_15353_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_70_fu_15359_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_71_fu_15365_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_72_fu_15371_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_73_fu_15377_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_74_fu_15383_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_75_fu_15389_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_76_fu_15395_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_77_fu_15401_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_78_fu_15407_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_79_fu_15413_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_80_fu_15419_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_81_fu_15425_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_82_fu_15431_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_83_fu_15437_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_84_fu_15443_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_85_fu_15449_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_86_fu_15455_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_87_fu_15461_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_88_fu_15467_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_89_fu_15473_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_90_fu_15479_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_91_fu_15485_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_92_fu_15491_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_93_fu_15497_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:106 VARIABLE add_ln106_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_15515_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:88 VARIABLE empty_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_17145_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_17150_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_17198_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_13338_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_17274_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_31_fu_13344_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_1_fu_17331_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_13396_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_17398_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_32_fu_13402_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_2_fu_17455_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_13454_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_17522_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_33_fu_13460_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_3_fu_17579_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_3_fu_13512_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_17646_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_34_fu_13518_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_4_fu_17703_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_4_fu_13570_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_17770_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_35_fu_13576_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_5_fu_17827_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_5_fu_13628_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_17894_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_36_fu_13634_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_6_fu_17951_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_6_fu_13686_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_6_fu_18018_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_37_fu_13692_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_7_fu_18075_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_7_fu_13744_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_7_fu_18142_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_38_fu_13750_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_8_fu_18199_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_8_fu_13802_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_8_fu_18266_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_39_fu_13808_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_9_fu_18323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_9_fu_13860_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_9_fu_18390_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_40_fu_13866_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_10_fu_18447_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_10_fu_13918_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_10_fu_18514_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_41_fu_13924_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_11_fu_18571_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_11_fu_13976_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_11_fu_18638_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_42_fu_13982_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_12_fu_18695_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_12_fu_14034_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_12_fu_18762_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_43_fu_14040_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_13_fu_18819_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_13_fu_14092_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_13_fu_18886_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_44_fu_14098_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_14_fu_18943_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_14_fu_14150_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_14_fu_19010_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_45_fu_14156_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_15_fu_19067_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_15_fu_16177_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_15_fu_19134_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_46_fu_16182_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_16_fu_19233_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_16_fu_16233_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_16_fu_19300_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_47_fu_16238_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_17_fu_19399_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_17_fu_16289_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_17_fu_19466_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_48_fu_16294_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_18_fu_19565_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_18_fu_16345_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_18_fu_19632_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_49_fu_16350_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_19_fu_19731_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_19_fu_16401_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_19_fu_19798_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_50_fu_16406_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_20_fu_19897_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_20_fu_16457_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_20_fu_19964_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_51_fu_16462_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_21_fu_20063_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_21_fu_16513_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_21_fu_20130_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_52_fu_16518_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_22_fu_20229_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_22_fu_16569_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_22_fu_20296_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_53_fu_16574_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_23_fu_20395_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_23_fu_16625_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_23_fu_20462_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_54_fu_16630_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_24_fu_20561_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_24_fu_16681_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_24_fu_20628_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_55_fu_16686_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_25_fu_20727_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_25_fu_16737_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_25_fu_20794_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_56_fu_16742_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_26_fu_20893_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_26_fu_16793_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_26_fu_20960_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_57_fu_16798_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_27_fu_21059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_27_fu_16849_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_27_fu_21126_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_58_fu_16854_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_28_fu_21225_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_28_fu_16905_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_28_fu_21292_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_59_fu_16910_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_29_fu_21391_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_29_fu_16961_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_29_fu_21458_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_60_fu_16966_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_30_fu_21557_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_30_fu_17017_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_30_fu_21624_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:54 VARIABLE add_ln54_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_61_fu_17022_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:116 VARIABLE add_ln116_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_31_fu_21679_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_31_fu_21714_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_14208_p2 SOURCE ../src/local_seq_align_cpp/seq_align.cpp:88 VARIABLE add_ln88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_1_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_2_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_3_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_4_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_5_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_6_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_7_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_8_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_9_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_10_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_11_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_12_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_13_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_14_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME local_reference_V_15_U SOURCE ../src/local_seq_align_cpp/seq_align.cpp:74 VARIABLE local_reference_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.59 seconds; current allocated memory: 779.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
Execute       syn_report -model seq_align_multiple -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 165.36 MHz
Command     autosyn done; 51.48 sec.
Command   csynth_design done; 73.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 71.04 seconds. CPU system time: 1.59 seconds. Elapsed time: 73.45 seconds; current allocated memory: 477.605 MB.
Command ap_source done; 84.3 sec.
Execute cleanup_all 
Command cleanup_all done; 0.12 sec.
INFO-FLOW: Workspace /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250 opened at Fri Apr 07 05:00:23 UTC 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu5p-flva2104-1-e 
Execute       create_platform xcvu5p-flva2104-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
Command       create_platform done; 0.55 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.71 sec.
Execute   set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
Execute     create_platform xcvu5p-flva2104-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/ioeddk/Desktop/DP-HLS/vitis/local_seq_align/local_seq_align_cpp_u250/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcvu5p-flva2104-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.16 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 10.99 sec.
Execute cleanup_all 
