/**
 * \file IfxCbs_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_Debug/V0.2.1.0.7
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Cbs_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Cbs_Registers
 * 
 */
#ifndef IFXCBS_BF_H
#define IFXCBS_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cbs_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CBS_ID_Bits.MOD_REV */
#define IFX_CBS_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CBS_ID_Bits.MOD_REV */
#define IFX_CBS_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CBS_ID_Bits.MOD_REV */
#define IFX_CBS_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CBS_ID_Bits.MOD_TYPE */
#define IFX_CBS_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CBS_ID_Bits.MOD_TYPE */
#define IFX_CBS_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CBS_ID_Bits.MOD_TYPE */
#define IFX_CBS_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CBS_ID_Bits.MOD_NUM */
#define IFX_CBS_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CBS_ID_Bits.MOD_NUM */
#define IFX_CBS_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_ID_Bits.MOD_NUM */
#define IFX_CBS_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CBS_PROT_Bits.STATE */
#define IFX_CBS_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CBS_PROT_Bits.STATE */
#define IFX_CBS_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CBS_PROT_Bits.STATE */
#define IFX_CBS_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CBS_PROT_Bits.SWEN */
#define IFX_CBS_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CBS_PROT_Bits.SWEN */
#define IFX_CBS_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_PROT_Bits.SWEN */
#define IFX_CBS_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CBS_PROT_Bits.VM */
#define IFX_CBS_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CBS_PROT_Bits.VM */
#define IFX_CBS_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CBS_PROT_Bits.VM */
#define IFX_CBS_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CBS_PROT_Bits.VMEN */
#define IFX_CBS_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CBS_PROT_Bits.VMEN */
#define IFX_CBS_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_PROT_Bits.VMEN */
#define IFX_CBS_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CBS_PROT_Bits.PRS */
#define IFX_CBS_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CBS_PROT_Bits.PRS */
#define IFX_CBS_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CBS_PROT_Bits.PRS */
#define IFX_CBS_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CBS_PROT_Bits.PRSEN */
#define IFX_CBS_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CBS_PROT_Bits.PRSEN */
#define IFX_CBS_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_PROT_Bits.PRSEN */
#define IFX_CBS_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CBS_PROT_Bits.TAGID */
#define IFX_CBS_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CBS_PROT_Bits.TAGID */
#define IFX_CBS_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CBS_PROT_Bits.TAGID */
#define IFX_CBS_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CBS_PROT_Bits.ODEF */
#define IFX_CBS_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CBS_PROT_Bits.ODEF */
#define IFX_CBS_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CBS_PROT_Bits.ODEF */
#define IFX_CBS_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CBS_PROT_Bits.OWEN */
#define IFX_CBS_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CBS_PROT_Bits.OWEN */
#define IFX_CBS_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_PROT_Bits.OWEN */
#define IFX_CBS_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN00 */
#define IFX_CBS_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN00 */
#define IFX_CBS_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN00 */
#define IFX_CBS_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN01 */
#define IFX_CBS_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN01 */
#define IFX_CBS_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN01 */
#define IFX_CBS_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN02 */
#define IFX_CBS_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN02 */
#define IFX_CBS_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN02 */
#define IFX_CBS_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN03 */
#define IFX_CBS_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN03 */
#define IFX_CBS_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN03 */
#define IFX_CBS_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN04 */
#define IFX_CBS_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN04 */
#define IFX_CBS_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN04 */
#define IFX_CBS_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN05 */
#define IFX_CBS_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN05 */
#define IFX_CBS_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN05 */
#define IFX_CBS_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN06 */
#define IFX_CBS_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN06 */
#define IFX_CBS_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN06 */
#define IFX_CBS_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN07 */
#define IFX_CBS_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN07 */
#define IFX_CBS_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN07 */
#define IFX_CBS_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN08 */
#define IFX_CBS_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN08 */
#define IFX_CBS_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN08 */
#define IFX_CBS_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN09 */
#define IFX_CBS_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN09 */
#define IFX_CBS_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN09 */
#define IFX_CBS_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN10 */
#define IFX_CBS_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN10 */
#define IFX_CBS_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN10 */
#define IFX_CBS_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN11 */
#define IFX_CBS_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN11 */
#define IFX_CBS_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN11 */
#define IFX_CBS_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN12 */
#define IFX_CBS_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN12 */
#define IFX_CBS_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN12 */
#define IFX_CBS_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN13 */
#define IFX_CBS_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN13 */
#define IFX_CBS_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN13 */
#define IFX_CBS_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN14 */
#define IFX_CBS_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN14 */
#define IFX_CBS_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN14 */
#define IFX_CBS_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN15 */
#define IFX_CBS_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN15 */
#define IFX_CBS_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN15 */
#define IFX_CBS_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN16 */
#define IFX_CBS_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN16 */
#define IFX_CBS_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN16 */
#define IFX_CBS_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN17 */
#define IFX_CBS_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN17 */
#define IFX_CBS_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN17 */
#define IFX_CBS_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN18 */
#define IFX_CBS_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN18 */
#define IFX_CBS_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN18 */
#define IFX_CBS_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN19 */
#define IFX_CBS_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN19 */
#define IFX_CBS_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN19 */
#define IFX_CBS_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN20 */
#define IFX_CBS_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN20 */
#define IFX_CBS_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN20 */
#define IFX_CBS_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN21 */
#define IFX_CBS_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN21 */
#define IFX_CBS_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN21 */
#define IFX_CBS_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN22 */
#define IFX_CBS_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN22 */
#define IFX_CBS_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN22 */
#define IFX_CBS_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN23 */
#define IFX_CBS_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN23 */
#define IFX_CBS_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN23 */
#define IFX_CBS_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN24 */
#define IFX_CBS_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN24 */
#define IFX_CBS_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN24 */
#define IFX_CBS_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN25 */
#define IFX_CBS_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN25 */
#define IFX_CBS_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN25 */
#define IFX_CBS_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN26 */
#define IFX_CBS_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN26 */
#define IFX_CBS_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN26 */
#define IFX_CBS_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN27 */
#define IFX_CBS_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN27 */
#define IFX_CBS_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN27 */
#define IFX_CBS_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN28 */
#define IFX_CBS_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN28 */
#define IFX_CBS_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN28 */
#define IFX_CBS_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN29 */
#define IFX_CBS_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN29 */
#define IFX_CBS_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN29 */
#define IFX_CBS_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN30 */
#define IFX_CBS_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN30 */
#define IFX_CBS_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN30 */
#define IFX_CBS_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CBS_ACCEN_WRA_Bits.EN31 */
#define IFX_CBS_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRA_Bits.EN31 */
#define IFX_CBS_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRA_Bits.EN31 */
#define IFX_CBS_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN00 */
#define IFX_CBS_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN00 */
#define IFX_CBS_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN00 */
#define IFX_CBS_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN01 */
#define IFX_CBS_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN01 */
#define IFX_CBS_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN01 */
#define IFX_CBS_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN02 */
#define IFX_CBS_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN02 */
#define IFX_CBS_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN02 */
#define IFX_CBS_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN03 */
#define IFX_CBS_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN03 */
#define IFX_CBS_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN03 */
#define IFX_CBS_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN04 */
#define IFX_CBS_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN04 */
#define IFX_CBS_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN04 */
#define IFX_CBS_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN05 */
#define IFX_CBS_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN05 */
#define IFX_CBS_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN05 */
#define IFX_CBS_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN06 */
#define IFX_CBS_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN06 */
#define IFX_CBS_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN06 */
#define IFX_CBS_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN07 */
#define IFX_CBS_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN07 */
#define IFX_CBS_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN07 */
#define IFX_CBS_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN08 */
#define IFX_CBS_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN08 */
#define IFX_CBS_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN08 */
#define IFX_CBS_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN09 */
#define IFX_CBS_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN09 */
#define IFX_CBS_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN09 */
#define IFX_CBS_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN10 */
#define IFX_CBS_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN10 */
#define IFX_CBS_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN10 */
#define IFX_CBS_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN11 */
#define IFX_CBS_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN11 */
#define IFX_CBS_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN11 */
#define IFX_CBS_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN12 */
#define IFX_CBS_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN12 */
#define IFX_CBS_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN12 */
#define IFX_CBS_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN13 */
#define IFX_CBS_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN13 */
#define IFX_CBS_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN13 */
#define IFX_CBS_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN14 */
#define IFX_CBS_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN14 */
#define IFX_CBS_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN14 */
#define IFX_CBS_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN15 */
#define IFX_CBS_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN15 */
#define IFX_CBS_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN15 */
#define IFX_CBS_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN16 */
#define IFX_CBS_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN16 */
#define IFX_CBS_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN16 */
#define IFX_CBS_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN17 */
#define IFX_CBS_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN17 */
#define IFX_CBS_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN17 */
#define IFX_CBS_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN18 */
#define IFX_CBS_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN18 */
#define IFX_CBS_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN18 */
#define IFX_CBS_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN19 */
#define IFX_CBS_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN19 */
#define IFX_CBS_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN19 */
#define IFX_CBS_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN20 */
#define IFX_CBS_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN20 */
#define IFX_CBS_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN20 */
#define IFX_CBS_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN21 */
#define IFX_CBS_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN21 */
#define IFX_CBS_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN21 */
#define IFX_CBS_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN22 */
#define IFX_CBS_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN22 */
#define IFX_CBS_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN22 */
#define IFX_CBS_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN23 */
#define IFX_CBS_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN23 */
#define IFX_CBS_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN23 */
#define IFX_CBS_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN24 */
#define IFX_CBS_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN24 */
#define IFX_CBS_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN24 */
#define IFX_CBS_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN25 */
#define IFX_CBS_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN25 */
#define IFX_CBS_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN25 */
#define IFX_CBS_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN26 */
#define IFX_CBS_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN26 */
#define IFX_CBS_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN26 */
#define IFX_CBS_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN27 */
#define IFX_CBS_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN27 */
#define IFX_CBS_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN27 */
#define IFX_CBS_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN28 */
#define IFX_CBS_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN28 */
#define IFX_CBS_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN28 */
#define IFX_CBS_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN29 */
#define IFX_CBS_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN29 */
#define IFX_CBS_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN29 */
#define IFX_CBS_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN30 */
#define IFX_CBS_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN30 */
#define IFX_CBS_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN30 */
#define IFX_CBS_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CBS_ACCEN_RDA_Bits.EN31 */
#define IFX_CBS_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDA_Bits.EN31 */
#define IFX_CBS_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDA_Bits.EN31 */
#define IFX_CBS_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CBS_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CBS_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CBS_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CBS_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CBS_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CBS_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CBS_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CBS_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD00 */
#define IFX_CBS_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD00 */
#define IFX_CBS_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD00 */
#define IFX_CBS_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD01 */
#define IFX_CBS_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD01 */
#define IFX_CBS_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD01 */
#define IFX_CBS_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD02 */
#define IFX_CBS_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD02 */
#define IFX_CBS_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD02 */
#define IFX_CBS_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD03 */
#define IFX_CBS_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD03 */
#define IFX_CBS_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD03 */
#define IFX_CBS_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD04 */
#define IFX_CBS_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD04 */
#define IFX_CBS_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD04 */
#define IFX_CBS_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD05 */
#define IFX_CBS_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD05 */
#define IFX_CBS_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD05 */
#define IFX_CBS_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD06 */
#define IFX_CBS_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD06 */
#define IFX_CBS_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD06 */
#define IFX_CBS_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.RD07 */
#define IFX_CBS_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.RD07 */
#define IFX_CBS_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.RD07 */
#define IFX_CBS_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR00 */
#define IFX_CBS_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR00 */
#define IFX_CBS_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR00 */
#define IFX_CBS_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR01 */
#define IFX_CBS_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR01 */
#define IFX_CBS_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR01 */
#define IFX_CBS_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR02 */
#define IFX_CBS_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR02 */
#define IFX_CBS_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR02 */
#define IFX_CBS_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR03 */
#define IFX_CBS_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR03 */
#define IFX_CBS_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR03 */
#define IFX_CBS_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR04 */
#define IFX_CBS_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR04 */
#define IFX_CBS_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR04 */
#define IFX_CBS_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR05 */
#define IFX_CBS_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR05 */
#define IFX_CBS_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR05 */
#define IFX_CBS_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR06 */
#define IFX_CBS_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR06 */
#define IFX_CBS_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR06 */
#define IFX_CBS_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CBS_ACCEN_VM_Bits.WR07 */
#define IFX_CBS_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_VM_Bits.WR07 */
#define IFX_CBS_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_VM_Bits.WR07 */
#define IFX_CBS_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD00 */
#define IFX_CBS_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD00 */
#define IFX_CBS_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD00 */
#define IFX_CBS_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD01 */
#define IFX_CBS_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD01 */
#define IFX_CBS_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD01 */
#define IFX_CBS_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD02 */
#define IFX_CBS_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD02 */
#define IFX_CBS_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD02 */
#define IFX_CBS_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD03 */
#define IFX_CBS_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD03 */
#define IFX_CBS_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD03 */
#define IFX_CBS_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD04 */
#define IFX_CBS_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD04 */
#define IFX_CBS_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD04 */
#define IFX_CBS_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD05 */
#define IFX_CBS_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD05 */
#define IFX_CBS_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD05 */
#define IFX_CBS_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD06 */
#define IFX_CBS_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD06 */
#define IFX_CBS_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD06 */
#define IFX_CBS_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.RD07 */
#define IFX_CBS_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.RD07 */
#define IFX_CBS_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.RD07 */
#define IFX_CBS_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR00 */
#define IFX_CBS_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR00 */
#define IFX_CBS_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR00 */
#define IFX_CBS_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR01 */
#define IFX_CBS_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR01 */
#define IFX_CBS_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR01 */
#define IFX_CBS_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR02 */
#define IFX_CBS_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR02 */
#define IFX_CBS_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR02 */
#define IFX_CBS_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR03 */
#define IFX_CBS_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR03 */
#define IFX_CBS_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR03 */
#define IFX_CBS_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR04 */
#define IFX_CBS_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR04 */
#define IFX_CBS_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR04 */
#define IFX_CBS_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR05 */
#define IFX_CBS_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR05 */
#define IFX_CBS_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR05 */
#define IFX_CBS_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR06 */
#define IFX_CBS_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR06 */
#define IFX_CBS_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR06 */
#define IFX_CBS_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CBS_ACCEN_PRS_Bits.WR07 */
#define IFX_CBS_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CBS_ACCEN_PRS_Bits.WR07 */
#define IFX_CBS_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CBS_ACCEN_PRS_Bits.WR07 */
#define IFX_CBS_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CBS_OIFM_Bits.DAPMODE */
#define IFX_CBS_OIFM_DAPMODE_LEN (3u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.DAPMODE */
#define IFX_CBS_OIFM_DAPMODE_MSK (0x7u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.DAPMODE */
#define IFX_CBS_OIFM_DAPMODE_OFF (0u)

/** \brief Length for Ifx_CBS_OIFM_Bits.DAPRST */
#define IFX_CBS_OIFM_DAPRST_LEN (1u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.DAPRST */
#define IFX_CBS_OIFM_DAPRST_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.DAPRST */
#define IFX_CBS_OIFM_DAPRST_OFF (3u)

/** \brief Length for Ifx_CBS_OIFM_Bits.RWACCLIM */
#define IFX_CBS_OIFM_RWACCLIM_LEN (1u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.RWACCLIM */
#define IFX_CBS_OIFM_RWACCLIM_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.RWACCLIM */
#define IFX_CBS_OIFM_RWACCLIM_OFF (4u)

/** \brief Length for Ifx_CBS_OIFM_Bits.F_JTAG */
#define IFX_CBS_OIFM_F_JTAG_LEN (1u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.F_JTAG */
#define IFX_CBS_OIFM_F_JTAG_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.F_JTAG */
#define IFX_CBS_OIFM_F_JTAG_OFF (8u)

/** \brief Length for Ifx_CBS_OIFM_Bits.N_JTAG */
#define IFX_CBS_OIFM_N_JTAG_LEN (1u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.N_JTAG */
#define IFX_CBS_OIFM_N_JTAG_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.N_JTAG */
#define IFX_CBS_OIFM_N_JTAG_OFF (9u)

/** \brief Length for Ifx_CBS_OIFM_Bits.PIMA */
#define IFX_CBS_OIFM_PIMA_LEN (2u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.PIMA */
#define IFX_CBS_OIFM_PIMA_MSK (0x3u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.PIMA */
#define IFX_CBS_OIFM_PIMA_OFF (10u)

/** \brief Length for Ifx_CBS_OIFM_Bits.PADCTL */
#define IFX_CBS_OIFM_PADCTL_LEN (2u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.PADCTL */
#define IFX_CBS_OIFM_PADCTL_MSK (0x3u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.PADCTL */
#define IFX_CBS_OIFM_PADCTL_OFF (12u)

/** \brief Length for Ifx_CBS_OIFM_Bits.PADCTLI */
#define IFX_CBS_OIFM_PADCTLI_LEN (2u)

/** \brief Mask for Ifx_CBS_OIFM_Bits.PADCTLI */
#define IFX_CBS_OIFM_PADCTLI_MSK (0x3u)

/** \brief Offset for Ifx_CBS_OIFM_Bits.PADCTLI */
#define IFX_CBS_OIFM_PADCTLI_OFF (14u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.WDTSUS_P */
#define IFX_CBS_OCNTRL_WDTSUS_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.WDTSUS_P */
#define IFX_CBS_OCNTRL_WDTSUS_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.WDTSUS_P */
#define IFX_CBS_OCNTRL_WDTSUS_P_OFF (12u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.WDTSUS */
#define IFX_CBS_OCNTRL_WDTSUS_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.WDTSUS */
#define IFX_CBS_OCNTRL_WDTSUS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.WDTSUS */
#define IFX_CBS_OCNTRL_WDTSUS_OFF (13u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.STABLE_P */
#define IFX_CBS_OCNTRL_STABLE_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.STABLE_P */
#define IFX_CBS_OCNTRL_STABLE_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.STABLE_P */
#define IFX_CBS_OCNTRL_STABLE_P_OFF (14u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.STABLE */
#define IFX_CBS_OCNTRL_STABLE_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.STABLE */
#define IFX_CBS_OCNTRL_STABLE_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.STABLE */
#define IFX_CBS_OCNTRL_STABLE_OFF (15u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC0_P */
#define IFX_CBS_OCNTRL_OJC0_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC0_P */
#define IFX_CBS_OCNTRL_OJC0_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC0_P */
#define IFX_CBS_OCNTRL_OJC0_P_OFF (16u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC0 */
#define IFX_CBS_OCNTRL_OJC0_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC0 */
#define IFX_CBS_OCNTRL_OJC0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC0 */
#define IFX_CBS_OCNTRL_OJC0_OFF (17u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC1_P */
#define IFX_CBS_OCNTRL_OJC1_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC1_P */
#define IFX_CBS_OCNTRL_OJC1_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC1_P */
#define IFX_CBS_OCNTRL_OJC1_P_OFF (18u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC1 */
#define IFX_CBS_OCNTRL_OJC1_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC1 */
#define IFX_CBS_OCNTRL_OJC1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC1 */
#define IFX_CBS_OCNTRL_OJC1_OFF (19u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC2_P */
#define IFX_CBS_OCNTRL_OJC2_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC2_P */
#define IFX_CBS_OCNTRL_OJC2_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC2_P */
#define IFX_CBS_OCNTRL_OJC2_P_OFF (20u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC2 */
#define IFX_CBS_OCNTRL_OJC2_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC2 */
#define IFX_CBS_OCNTRL_OJC2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC2 */
#define IFX_CBS_OCNTRL_OJC2_OFF (21u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC3_P */
#define IFX_CBS_OCNTRL_OJC3_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC3_P */
#define IFX_CBS_OCNTRL_OJC3_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC3_P */
#define IFX_CBS_OCNTRL_OJC3_P_OFF (22u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC3 */
#define IFX_CBS_OCNTRL_OJC3_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC3 */
#define IFX_CBS_OCNTRL_OJC3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC3 */
#define IFX_CBS_OCNTRL_OJC3_OFF (23u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC4_P */
#define IFX_CBS_OCNTRL_OJC4_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC4_P */
#define IFX_CBS_OCNTRL_OJC4_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC4_P */
#define IFX_CBS_OCNTRL_OJC4_P_OFF (24u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC4 */
#define IFX_CBS_OCNTRL_OJC4_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC4 */
#define IFX_CBS_OCNTRL_OJC4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC4 */
#define IFX_CBS_OCNTRL_OJC4_OFF (25u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC5_P */
#define IFX_CBS_OCNTRL_OJC5_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC5_P */
#define IFX_CBS_OCNTRL_OJC5_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC5_P */
#define IFX_CBS_OCNTRL_OJC5_P_OFF (26u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC5 */
#define IFX_CBS_OCNTRL_OJC5_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC5 */
#define IFX_CBS_OCNTRL_OJC5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC5 */
#define IFX_CBS_OCNTRL_OJC5_OFF (27u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC6_P */
#define IFX_CBS_OCNTRL_OJC6_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC6_P */
#define IFX_CBS_OCNTRL_OJC6_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC6_P */
#define IFX_CBS_OCNTRL_OJC6_P_OFF (28u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC6 */
#define IFX_CBS_OCNTRL_OJC6_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC6 */
#define IFX_CBS_OCNTRL_OJC6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC6 */
#define IFX_CBS_OCNTRL_OJC6_OFF (29u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC7_P */
#define IFX_CBS_OCNTRL_OJC7_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC7_P */
#define IFX_CBS_OCNTRL_OJC7_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC7_P */
#define IFX_CBS_OCNTRL_OJC7_P_OFF (30u)

/** \brief Length for Ifx_CBS_OCNTRL_Bits.OJC7 */
#define IFX_CBS_OCNTRL_OJC7_LEN (1u)

/** \brief Mask for Ifx_CBS_OCNTRL_Bits.OJC7 */
#define IFX_CBS_OCNTRL_OJC7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OCNTRL_Bits.OJC7 */
#define IFX_CBS_OCNTRL_OJC7_OFF (31u)

/** \brief Length for Ifx_CBS_OEC_Bits.PAT */
#define IFX_CBS_OEC_PAT_LEN (8u)

/** \brief Mask for Ifx_CBS_OEC_Bits.PAT */
#define IFX_CBS_OEC_PAT_MSK (0xffu)

/** \brief Offset for Ifx_CBS_OEC_Bits.PAT */
#define IFX_CBS_OEC_PAT_OFF (0u)

/** \brief Length for Ifx_CBS_OEC_Bits.DS */
#define IFX_CBS_OEC_DS_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.DS */
#define IFX_CBS_OEC_DS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.DS */
#define IFX_CBS_OEC_DS_OFF (8u)

/** \brief Length for Ifx_CBS_OEC_Bits.OCO */
#define IFX_CBS_OEC_OCO_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.OCO */
#define IFX_CBS_OEC_OCO_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.OCO */
#define IFX_CBS_OEC_OCO_OFF (9u)

/** \brief Length for Ifx_CBS_OEC_Bits.SRC0 */
#define IFX_CBS_OEC_SRC0_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.SRC0 */
#define IFX_CBS_OEC_SRC0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.SRC0 */
#define IFX_CBS_OEC_SRC0_OFF (10u)

/** \brief Length for Ifx_CBS_OEC_Bits.SRC1 */
#define IFX_CBS_OEC_SRC1_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.SRC1 */
#define IFX_CBS_OEC_SRC1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.SRC1 */
#define IFX_CBS_OEC_SRC1_OFF (11u)

/** \brief Length for Ifx_CBS_OEC_Bits.TRC_EN_P */
#define IFX_CBS_OEC_TRC_EN_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.TRC_EN_P */
#define IFX_CBS_OEC_TRC_EN_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.TRC_EN_P */
#define IFX_CBS_OEC_TRC_EN_P_OFF (12u)

/** \brief Length for Ifx_CBS_OEC_Bits.TRC_EN */
#define IFX_CBS_OEC_TRC_EN_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.TRC_EN */
#define IFX_CBS_OEC_TRC_EN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.TRC_EN */
#define IFX_CBS_OEC_TRC_EN_OFF (13u)

/** \brief Length for Ifx_CBS_OEC_Bits.IF_LCK_P */
#define IFX_CBS_OEC_IF_LCK_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.IF_LCK_P */
#define IFX_CBS_OEC_IF_LCK_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.IF_LCK_P */
#define IFX_CBS_OEC_IF_LCK_P_OFF (16u)

/** \brief Length for Ifx_CBS_OEC_Bits.IF_LCK */
#define IFX_CBS_OEC_IF_LCK_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.IF_LCK */
#define IFX_CBS_OEC_IF_LCK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.IF_LCK */
#define IFX_CBS_OEC_IF_LCK_OFF (17u)

/** \brief Length for Ifx_CBS_OEC_Bits.AUT_OK_P */
#define IFX_CBS_OEC_AUT_OK_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.AUT_OK_P */
#define IFX_CBS_OEC_AUT_OK_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.AUT_OK_P */
#define IFX_CBS_OEC_AUT_OK_P_OFF (18u)

/** \brief Length for Ifx_CBS_OEC_Bits.AUT_OK */
#define IFX_CBS_OEC_AUT_OK_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.AUT_OK */
#define IFX_CBS_OEC_AUT_OK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.AUT_OK */
#define IFX_CBS_OEC_AUT_OK_OFF (19u)

/** \brief Length for Ifx_CBS_OEC_Bits.PW_OK_P */
#define IFX_CBS_OEC_PW_OK_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.PW_OK_P */
#define IFX_CBS_OEC_PW_OK_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.PW_OK_P */
#define IFX_CBS_OEC_PW_OK_P_OFF (20u)

/** \brief Length for Ifx_CBS_OEC_Bits.PW_OK */
#define IFX_CBS_OEC_PW_OK_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.PW_OK */
#define IFX_CBS_OEC_PW_OK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.PW_OK */
#define IFX_CBS_OEC_PW_OK_OFF (21u)

/** \brief Length for Ifx_CBS_OEC_Bits.DBG_DIS_P */
#define IFX_CBS_OEC_DBG_DIS_P_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.DBG_DIS_P */
#define IFX_CBS_OEC_DBG_DIS_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.DBG_DIS_P */
#define IFX_CBS_OEC_DBG_DIS_P_OFF (22u)

/** \brief Length for Ifx_CBS_OEC_Bits.DBG_DIS */
#define IFX_CBS_OEC_DBG_DIS_LEN (1u)

/** \brief Mask for Ifx_CBS_OEC_Bits.DBG_DIS */
#define IFX_CBS_OEC_DBG_DIS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OEC_Bits.DBG_DIS */
#define IFX_CBS_OEC_DBG_DIS_OFF (23u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OEN */
#define IFX_CBS_OSTATE_OEN_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OEN */
#define IFX_CBS_OSTATE_OEN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OEN */
#define IFX_CBS_OSTATE_OEN_OFF (0u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.TRC_EN */
#define IFX_CBS_OSTATE_TRC_EN_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.TRC_EN */
#define IFX_CBS_OSTATE_TRC_EN_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.TRC_EN */
#define IFX_CBS_OSTATE_TRC_EN_OFF (5u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.WDTSUS */
#define IFX_CBS_OSTATE_WDTSUS_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.WDTSUS */
#define IFX_CBS_OSTATE_WDTSUS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.WDTSUS */
#define IFX_CBS_OSTATE_WDTSUS_OFF (7u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.HARR */
#define IFX_CBS_OSTATE_HARR_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.HARR */
#define IFX_CBS_OSTATE_HARR_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.HARR */
#define IFX_CBS_OSTATE_HARR_OFF (8u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OJC1 */
#define IFX_CBS_OSTATE_OJC1_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OJC1 */
#define IFX_CBS_OSTATE_OJC1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OJC1 */
#define IFX_CBS_OSTATE_OJC1_OFF (9u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OJC2 */
#define IFX_CBS_OSTATE_OJC2_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OJC2 */
#define IFX_CBS_OSTATE_OJC2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OJC2 */
#define IFX_CBS_OSTATE_OJC2_OFF (10u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OJC3 */
#define IFX_CBS_OSTATE_OJC3_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OJC3 */
#define IFX_CBS_OSTATE_OJC3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OJC3 */
#define IFX_CBS_OSTATE_OJC3_OFF (11u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.RSTCL0 */
#define IFX_CBS_OSTATE_RSTCL0_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.RSTCL0 */
#define IFX_CBS_OSTATE_RSTCL0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.RSTCL0 */
#define IFX_CBS_OSTATE_RSTCL0_OFF (12u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OJC5 */
#define IFX_CBS_OSTATE_OJC5_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OJC5 */
#define IFX_CBS_OSTATE_OJC5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OJC5 */
#define IFX_CBS_OSTATE_OJC5_OFF (13u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OJC6 */
#define IFX_CBS_OSTATE_OJC6_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OJC6 */
#define IFX_CBS_OSTATE_OJC6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OJC6 */
#define IFX_CBS_OSTATE_OJC6_OFF (14u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.RSTCL3 */
#define IFX_CBS_OSTATE_RSTCL3_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.RSTCL3 */
#define IFX_CBS_OSTATE_RSTCL3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.RSTCL3 */
#define IFX_CBS_OSTATE_RSTCL3_OFF (15u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.IF_LCK */
#define IFX_CBS_OSTATE_IF_LCK_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.IF_LCK */
#define IFX_CBS_OSTATE_IF_LCK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.IF_LCK */
#define IFX_CBS_OSTATE_IF_LCK_OFF (16u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.AUT_OK */
#define IFX_CBS_OSTATE_AUT_OK_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.AUT_OK */
#define IFX_CBS_OSTATE_AUT_OK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.AUT_OK */
#define IFX_CBS_OSTATE_AUT_OK_OFF (17u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.STABLE */
#define IFX_CBS_OSTATE_STABLE_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.STABLE */
#define IFX_CBS_OSTATE_STABLE_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.STABLE */
#define IFX_CBS_OSTATE_STABLE_OFF (18u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.OCO */
#define IFX_CBS_OSTATE_OCO_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.OCO */
#define IFX_CBS_OSTATE_OCO_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.OCO */
#define IFX_CBS_OSTATE_OCO_OFF (19u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.PW_OK */
#define IFX_CBS_OSTATE_PW_OK_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.PW_OK */
#define IFX_CBS_OSTATE_PW_OK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.PW_OK */
#define IFX_CBS_OSTATE_PW_OK_OFF (20u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.DBG_DIS */
#define IFX_CBS_OSTATE_DBG_DIS_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.DBG_DIS */
#define IFX_CBS_OSTATE_DBG_DIS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.DBG_DIS */
#define IFX_CBS_OSTATE_DBG_DIS_OFF (21u)

/** \brief Length for Ifx_CBS_OSTATE_Bits.RWACCLIM */
#define IFX_CBS_OSTATE_RWACCLIM_LEN (1u)

/** \brief Mask for Ifx_CBS_OSTATE_Bits.RWACCLIM */
#define IFX_CBS_OSTATE_RWACCLIM_MSK (0x1u)

/** \brief Offset for Ifx_CBS_OSTATE_Bits.RWACCLIM */
#define IFX_CBS_OSTATE_RWACCLIM_OFF (22u)

/** \brief Length for Ifx_CBS_IFSA_Bits.ADDR */
#define IFX_CBS_IFSA_ADDR_LEN (32u)

/** \brief Mask for Ifx_CBS_IFSA_Bits.ADDR */
#define IFX_CBS_IFSA_ADDR_MSK (0xffffffffu)

/** \brief Offset for Ifx_CBS_IFSA_Bits.ADDR */
#define IFX_CBS_IFSA_ADDR_OFF (0u)

/** \brief Length for Ifx_CBS_IFSC_Bits.GO */
#define IFX_CBS_IFSC_GO_LEN (1u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.GO */
#define IFX_CBS_IFSC_GO_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.GO */
#define IFX_CBS_IFSC_GO_OFF (0u)

/** \brief Length for Ifx_CBS_IFSC_Bits.OTGS */
#define IFX_CBS_IFSC_OTGS_LEN (1u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.OTGS */
#define IFX_CBS_IFSC_OTGS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.OTGS */
#define IFX_CBS_IFSC_OTGS_OFF (1u)

/** \brief Length for Ifx_CBS_IFSC_Bits.MODE */
#define IFX_CBS_IFSC_MODE_LEN (1u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.MODE */
#define IFX_CBS_IFSC_MODE_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.MODE */
#define IFX_CBS_IFSC_MODE_OFF (2u)

/** \brief Length for Ifx_CBS_IFSC_Bits.PRIO */
#define IFX_CBS_IFSC_PRIO_LEN (1u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.PRIO */
#define IFX_CBS_IFSC_PRIO_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.PRIO */
#define IFX_CBS_IFSC_PRIO_OFF (3u)

/** \brief Length for Ifx_CBS_IFSC_Bits.RSREP */
#define IFX_CBS_IFSC_RSREP_LEN (4u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.RSREP */
#define IFX_CBS_IFSC_RSREP_MSK (0xfu)

/** \brief Offset for Ifx_CBS_IFSC_Bits.RSREP */
#define IFX_CBS_IFSC_RSREP_OFF (8u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM0 */
#define IFX_CBS_IFSC_BM0_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM0 */
#define IFX_CBS_IFSC_BM0_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM0 */
#define IFX_CBS_IFSC_BM0_OFF (16u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM1 */
#define IFX_CBS_IFSC_BM1_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM1 */
#define IFX_CBS_IFSC_BM1_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM1 */
#define IFX_CBS_IFSC_BM1_OFF (18u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM2 */
#define IFX_CBS_IFSC_BM2_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM2 */
#define IFX_CBS_IFSC_BM2_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM2 */
#define IFX_CBS_IFSC_BM2_OFF (20u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM3 */
#define IFX_CBS_IFSC_BM3_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM3 */
#define IFX_CBS_IFSC_BM3_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM3 */
#define IFX_CBS_IFSC_BM3_OFF (22u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM4 */
#define IFX_CBS_IFSC_BM4_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM4 */
#define IFX_CBS_IFSC_BM4_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM4 */
#define IFX_CBS_IFSC_BM4_OFF (24u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM5 */
#define IFX_CBS_IFSC_BM5_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM5 */
#define IFX_CBS_IFSC_BM5_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM5 */
#define IFX_CBS_IFSC_BM5_OFF (26u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM6 */
#define IFX_CBS_IFSC_BM6_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM6 */
#define IFX_CBS_IFSC_BM6_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM6 */
#define IFX_CBS_IFSC_BM6_OFF (28u)

/** \brief Length for Ifx_CBS_IFSC_Bits.BM7 */
#define IFX_CBS_IFSC_BM7_LEN (2u)

/** \brief Mask for Ifx_CBS_IFSC_Bits.BM7 */
#define IFX_CBS_IFSC_BM7_MSK (0x3u)

/** \brief Offset for Ifx_CBS_IFSC_Bits.BM7 */
#define IFX_CBS_IFSC_BM7_OFF (30u)

/** \brief Length for Ifx_CBS_JTAGID_Bits.JTAG_ID */
#define IFX_CBS_JTAGID_JTAG_ID_LEN (32u)

/** \brief Mask for Ifx_CBS_JTAGID_Bits.JTAG_ID */
#define IFX_CBS_JTAGID_JTAG_ID_MSK (0xffffffffu)

/** \brief Offset for Ifx_CBS_JTAGID_Bits.JTAG_ID */
#define IFX_CBS_JTAGID_JTAG_ID_OFF (0u)

/** \brief Length for Ifx_CBS_COMDATA_Bits.DATA */
#define IFX_CBS_COMDATA_DATA_LEN (32u)

/** \brief Mask for Ifx_CBS_COMDATA_Bits.DATA */
#define IFX_CBS_COMDATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CBS_COMDATA_Bits.DATA */
#define IFX_CBS_COMDATA_DATA_OFF (0u)

/** \brief Length for Ifx_CBS_IOSR_Bits.CRSYNC */
#define IFX_CBS_IOSR_CRSYNC_LEN (1u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.CRSYNC */
#define IFX_CBS_IOSR_CRSYNC_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.CRSYNC */
#define IFX_CBS_IOSR_CRSYNC_OFF (4u)

/** \brief Length for Ifx_CBS_IOSR_Bits.CWSYNC */
#define IFX_CBS_IOSR_CWSYNC_LEN (1u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.CWSYNC */
#define IFX_CBS_IOSR_CWSYNC_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.CWSYNC */
#define IFX_CBS_IOSR_CWSYNC_OFF (5u)

/** \brief Length for Ifx_CBS_IOSR_Bits.CW_ACK */
#define IFX_CBS_IOSR_CW_ACK_LEN (1u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.CW_ACK */
#define IFX_CBS_IOSR_CW_ACK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.CW_ACK */
#define IFX_CBS_IOSR_CW_ACK_OFF (6u)

/** \brief Length for Ifx_CBS_IOSR_Bits.COM_SYNC */
#define IFX_CBS_IOSR_COM_SYNC_LEN (1u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.COM_SYNC */
#define IFX_CBS_IOSR_COM_SYNC_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.COM_SYNC */
#define IFX_CBS_IOSR_COM_SYNC_OFF (7u)

/** \brief Length for Ifx_CBS_IOSR_Bits.HOSTED */
#define IFX_CBS_IOSR_HOSTED_LEN (1u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.HOSTED */
#define IFX_CBS_IOSR_HOSTED_MSK (0x1u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.HOSTED */
#define IFX_CBS_IOSR_HOSTED_OFF (8u)

/** \brief Length for Ifx_CBS_IOSR_Bits.CHANNEL */
#define IFX_CBS_IOSR_CHANNEL_LEN (3u)

/** \brief Mask for Ifx_CBS_IOSR_Bits.CHANNEL */
#define IFX_CBS_IOSR_CHANNEL_MSK (0x7u)

/** \brief Offset for Ifx_CBS_IOSR_Bits.CHANNEL */
#define IFX_CBS_IOSR_CHANNEL_OFF (12u)

/** \brief Length for Ifx_CBS_TIH_Bits.TSM */
#define IFX_CBS_TIH_TSM_LEN (3u)

/** \brief Mask for Ifx_CBS_TIH_Bits.TSM */
#define IFX_CBS_TIH_TSM_MSK (0x7u)

/** \brief Offset for Ifx_CBS_TIH_Bits.TSM */
#define IFX_CBS_TIH_TSM_OFF (0u)

/** \brief Length for Ifx_CBS_TIH_Bits.TSM_P */
#define IFX_CBS_TIH_TSM_P_LEN (1u)

/** \brief Mask for Ifx_CBS_TIH_Bits.TSM_P */
#define IFX_CBS_TIH_TSM_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TIH_Bits.TSM_P */
#define IFX_CBS_TIH_TSM_P_OFF (3u)

/** \brief Length for Ifx_CBS_TIH_Bits.TT */
#define IFX_CBS_TIH_TT_LEN (6u)

/** \brief Mask for Ifx_CBS_TIH_Bits.TT */
#define IFX_CBS_TIH_TT_MSK (0x3fu)

/** \brief Offset for Ifx_CBS_TIH_Bits.TT */
#define IFX_CBS_TIH_TT_OFF (16u)

/** \brief Length for Ifx_CBS_TIH_Bits.TV */
#define IFX_CBS_TIH_TV_LEN (7u)

/** \brief Mask for Ifx_CBS_TIH_Bits.TV */
#define IFX_CBS_TIH_TV_MSK (0x7fu)

/** \brief Offset for Ifx_CBS_TIH_Bits.TV */
#define IFX_CBS_TIH_TV_OFF (24u)

/** \brief Length for Ifx_CBS_TIH_Bits.TVTT_P */
#define IFX_CBS_TIH_TVTT_P_LEN (1u)

/** \brief Mask for Ifx_CBS_TIH_Bits.TVTT_P */
#define IFX_CBS_TIH_TVTT_P_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TIH_Bits.TVTT_P */
#define IFX_CBS_TIH_TVTT_P_OFF (31u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN0 */
#define IFX_CBS_TIPR_PIN0_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN0 */
#define IFX_CBS_TIPR_PIN0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN0 */
#define IFX_CBS_TIPR_PIN0_OFF (0u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN1 */
#define IFX_CBS_TIPR_PIN1_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN1 */
#define IFX_CBS_TIPR_PIN1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN1 */
#define IFX_CBS_TIPR_PIN1_OFF (4u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN2 */
#define IFX_CBS_TIPR_PIN2_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN2 */
#define IFX_CBS_TIPR_PIN2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN2 */
#define IFX_CBS_TIPR_PIN2_OFF (8u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN3 */
#define IFX_CBS_TIPR_PIN3_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN3 */
#define IFX_CBS_TIPR_PIN3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN3 */
#define IFX_CBS_TIPR_PIN3_OFF (12u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN4 */
#define IFX_CBS_TIPR_PIN4_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN4 */
#define IFX_CBS_TIPR_PIN4_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN4 */
#define IFX_CBS_TIPR_PIN4_OFF (16u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN5 */
#define IFX_CBS_TIPR_PIN5_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN5 */
#define IFX_CBS_TIPR_PIN5_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN5 */
#define IFX_CBS_TIPR_PIN5_OFF (20u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN6 */
#define IFX_CBS_TIPR_PIN6_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN6 */
#define IFX_CBS_TIPR_PIN6_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN6 */
#define IFX_CBS_TIPR_PIN6_OFF (24u)

/** \brief Length for Ifx_CBS_TIPR_Bits.PIN7 */
#define IFX_CBS_TIPR_PIN7_LEN (4u)

/** \brief Mask for Ifx_CBS_TIPR_Bits.PIN7 */
#define IFX_CBS_TIPR_PIN7_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TIPR_Bits.PIN7 */
#define IFX_CBS_TIPR_PIN7_OFF (28u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN0 */
#define IFX_CBS_TOPR_PIN0_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN0 */
#define IFX_CBS_TOPR_PIN0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN0 */
#define IFX_CBS_TOPR_PIN0_OFF (0u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN1 */
#define IFX_CBS_TOPR_PIN1_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN1 */
#define IFX_CBS_TOPR_PIN1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN1 */
#define IFX_CBS_TOPR_PIN1_OFF (4u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN2 */
#define IFX_CBS_TOPR_PIN2_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN2 */
#define IFX_CBS_TOPR_PIN2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN2 */
#define IFX_CBS_TOPR_PIN2_OFF (8u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN3 */
#define IFX_CBS_TOPR_PIN3_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN3 */
#define IFX_CBS_TOPR_PIN3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN3 */
#define IFX_CBS_TOPR_PIN3_OFF (12u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN4 */
#define IFX_CBS_TOPR_PIN4_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN4 */
#define IFX_CBS_TOPR_PIN4_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN4 */
#define IFX_CBS_TOPR_PIN4_OFF (16u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN5 */
#define IFX_CBS_TOPR_PIN5_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN5 */
#define IFX_CBS_TOPR_PIN5_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN5 */
#define IFX_CBS_TOPR_PIN5_OFF (20u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN6 */
#define IFX_CBS_TOPR_PIN6_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN6 */
#define IFX_CBS_TOPR_PIN6_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN6 */
#define IFX_CBS_TOPR_PIN6_OFF (24u)

/** \brief Length for Ifx_CBS_TOPR_Bits.PIN7 */
#define IFX_CBS_TOPR_PIN7_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPR_Bits.PIN7 */
#define IFX_CBS_TOPR_PIN7_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPR_Bits.PIN7 */
#define IFX_CBS_TOPR_PIN7_OFF (28u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN0 */
#define IFX_CBS_TOPPS_PIN0_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN0 */
#define IFX_CBS_TOPPS_PIN0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN0 */
#define IFX_CBS_TOPPS_PIN0_OFF (0u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN1 */
#define IFX_CBS_TOPPS_PIN1_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN1 */
#define IFX_CBS_TOPPS_PIN1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN1 */
#define IFX_CBS_TOPPS_PIN1_OFF (4u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN2 */
#define IFX_CBS_TOPPS_PIN2_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN2 */
#define IFX_CBS_TOPPS_PIN2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN2 */
#define IFX_CBS_TOPPS_PIN2_OFF (8u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN3 */
#define IFX_CBS_TOPPS_PIN3_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN3 */
#define IFX_CBS_TOPPS_PIN3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN3 */
#define IFX_CBS_TOPPS_PIN3_OFF (12u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN4 */
#define IFX_CBS_TOPPS_PIN4_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN4 */
#define IFX_CBS_TOPPS_PIN4_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN4 */
#define IFX_CBS_TOPPS_PIN4_OFF (16u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN5 */
#define IFX_CBS_TOPPS_PIN5_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN5 */
#define IFX_CBS_TOPPS_PIN5_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN5 */
#define IFX_CBS_TOPPS_PIN5_OFF (20u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN6 */
#define IFX_CBS_TOPPS_PIN6_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN6 */
#define IFX_CBS_TOPPS_PIN6_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN6 */
#define IFX_CBS_TOPPS_PIN6_OFF (24u)

/** \brief Length for Ifx_CBS_TOPPS_Bits.PIN7 */
#define IFX_CBS_TOPPS_PIN7_LEN (4u)

/** \brief Mask for Ifx_CBS_TOPPS_Bits.PIN7 */
#define IFX_CBS_TOPPS_PIN7_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TOPPS_Bits.PIN7 */
#define IFX_CBS_TOPPS_PIN7_OFF (28u)

/** \brief Length for Ifx_CBS_TRCCS_Bits.HALT */
#define IFX_CBS_TRCCS_HALT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRCCS_Bits.HALT */
#define IFX_CBS_TRCCS_HALT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRCCS_Bits.HALT */
#define IFX_CBS_TRCCS_HALT_OFF (0u)

/** \brief Length for Ifx_CBS_TRCCS_Bits.BRKOUT */
#define IFX_CBS_TRCCS_BRKOUT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRCCS_Bits.BRKOUT */
#define IFX_CBS_TRCCS_BRKOUT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRCCS_Bits.BRKOUT */
#define IFX_CBS_TRCCS_BRKOUT_OFF (4u)

/** \brief Length for Ifx_CBS_TRCCS_Bits.BT1 */
#define IFX_CBS_TRCCS_BT1_LEN (1u)

/** \brief Mask for Ifx_CBS_TRCCS_Bits.BT1 */
#define IFX_CBS_TRCCS_BT1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRCCS_Bits.BT1 */
#define IFX_CBS_TRCCS_BT1_OFF (8u)

/** \brief Length for Ifx_CBS_TRCCS_Bits.BRKIN */
#define IFX_CBS_TRCCS_BRKIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRCCS_Bits.BRKIN */
#define IFX_CBS_TRCCS_BRKIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRCCS_Bits.BRKIN */
#define IFX_CBS_TRCCS_BRKIN_OFF (20u)

/** \brief Length for Ifx_CBS_TRCCS_Bits.SUSIN */
#define IFX_CBS_TRCCS_SUSIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRCCS_Bits.SUSIN */
#define IFX_CBS_TRCCS_SUSIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRCCS_Bits.SUSIN */
#define IFX_CBS_TRCCS_SUSIN_OFF (24u)

/** \brief Length for Ifx_CBS_TRC_Bits.HALT */
#define IFX_CBS_TRC_HALT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRC_Bits.HALT */
#define IFX_CBS_TRC_HALT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRC_Bits.HALT */
#define IFX_CBS_TRC_HALT_OFF (0u)

/** \brief Length for Ifx_CBS_TRC_Bits.BRKOUT */
#define IFX_CBS_TRC_BRKOUT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRC_Bits.BRKOUT */
#define IFX_CBS_TRC_BRKOUT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRC_Bits.BRKOUT */
#define IFX_CBS_TRC_BRKOUT_OFF (4u)

/** \brief Length for Ifx_CBS_TRC_Bits.BT1 */
#define IFX_CBS_TRC_BT1_LEN (1u)

/** \brief Mask for Ifx_CBS_TRC_Bits.BT1 */
#define IFX_CBS_TRC_BT1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRC_Bits.BT1 */
#define IFX_CBS_TRC_BT1_OFF (8u)

/** \brief Length for Ifx_CBS_TRC_Bits.BRKIN */
#define IFX_CBS_TRC_BRKIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRC_Bits.BRKIN */
#define IFX_CBS_TRC_BRKIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRC_Bits.BRKIN */
#define IFX_CBS_TRC_BRKIN_OFF (20u)

/** \brief Length for Ifx_CBS_TRC_Bits.SUSIN */
#define IFX_CBS_TRC_SUSIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRC_Bits.SUSIN */
#define IFX_CBS_TRC_SUSIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRC_Bits.SUSIN */
#define IFX_CBS_TRC_SUSIN_OFF (24u)

/** \brief Length for Ifx_CBS_TRPPU_Bits.HALT */
#define IFX_CBS_TRPPU_HALT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRPPU_Bits.HALT */
#define IFX_CBS_TRPPU_HALT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRPPU_Bits.HALT */
#define IFX_CBS_TRPPU_HALT_OFF (0u)

/** \brief Length for Ifx_CBS_TRPPU_Bits.BRKOUT */
#define IFX_CBS_TRPPU_BRKOUT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRPPU_Bits.BRKOUT */
#define IFX_CBS_TRPPU_BRKOUT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRPPU_Bits.BRKOUT */
#define IFX_CBS_TRPPU_BRKOUT_OFF (4u)

/** \brief Length for Ifx_CBS_TRPPU_Bits.BT1 */
#define IFX_CBS_TRPPU_BT1_LEN (1u)

/** \brief Mask for Ifx_CBS_TRPPU_Bits.BT1 */
#define IFX_CBS_TRPPU_BT1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRPPU_Bits.BT1 */
#define IFX_CBS_TRPPU_BT1_OFF (8u)

/** \brief Length for Ifx_CBS_TRPPU_Bits.BRKIN */
#define IFX_CBS_TRPPU_BRKIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRPPU_Bits.BRKIN */
#define IFX_CBS_TRPPU_BRKIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRPPU_Bits.BRKIN */
#define IFX_CBS_TRPPU_BRKIN_OFF (20u)

/** \brief Length for Ifx_CBS_TRPPU_Bits.SUSIN */
#define IFX_CBS_TRPPU_SUSIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRPPU_Bits.SUSIN */
#define IFX_CBS_TRPPU_SUSIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRPPU_Bits.SUSIN */
#define IFX_CBS_TRPPU_SUSIN_OFF (24u)

/** \brief Length for Ifx_CBS_TRMC_Bits.BRKOUT */
#define IFX_CBS_TRMC_BRKOUT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMC_Bits.BRKOUT */
#define IFX_CBS_TRMC_BRKOUT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMC_Bits.BRKOUT */
#define IFX_CBS_TRMC_BRKOUT_OFF (4u)

/** \brief Length for Ifx_CBS_TRMC_Bits.SUSOUT */
#define IFX_CBS_TRMC_SUSOUT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMC_Bits.SUSOUT */
#define IFX_CBS_TRMC_SUSOUT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMC_Bits.SUSOUT */
#define IFX_CBS_TRMC_SUSOUT_OFF (8u)

/** \brief Length for Ifx_CBS_TRMC_Bits.BRKIN */
#define IFX_CBS_TRMC_BRKIN_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMC_Bits.BRKIN */
#define IFX_CBS_TRMC_BRKIN_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMC_Bits.BRKIN */
#define IFX_CBS_TRMC_BRKIN_OFF (20u)

/** \brief Length for Ifx_CBS_TRSS_Bits.TT */
#define IFX_CBS_TRSS_TT_LEN (4u)

/** \brief Mask for Ifx_CBS_TRSS_Bits.TT */
#define IFX_CBS_TRSS_TT_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRSS_Bits.TT */
#define IFX_CBS_TRSS_TT_OFF (0u)

/** \brief Length for Ifx_CBS_TRSS_Bits.IFS */
#define IFX_CBS_TRSS_IFS_LEN (4u)

/** \brief Mask for Ifx_CBS_TRSS_Bits.IFS */
#define IFX_CBS_TRSS_IFS_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRSS_Bits.IFS */
#define IFX_CBS_TRSS_IFS_OFF (4u)

/** \brief Length for Ifx_CBS_TRSS_Bits.SRC0 */
#define IFX_CBS_TRSS_SRC0_LEN (4u)

/** \brief Mask for Ifx_CBS_TRSS_Bits.SRC0 */
#define IFX_CBS_TRSS_SRC0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRSS_Bits.SRC0 */
#define IFX_CBS_TRSS_SRC0_OFF (16u)

/** \brief Length for Ifx_CBS_TRSS_Bits.SRC1 */
#define IFX_CBS_TRSS_SRC1_LEN (4u)

/** \brief Mask for Ifx_CBS_TRSS_Bits.SRC1 */
#define IFX_CBS_TRSS_SRC1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRSS_Bits.SRC1 */
#define IFX_CBS_TRSS_SRC1_OFF (20u)

/** \brief Length for Ifx_CBS_OOBS_Bits.OTGB0 */
#define IFX_CBS_OOBS_OTGB0_LEN (16u)

/** \brief Mask for Ifx_CBS_OOBS_Bits.OTGB0 */
#define IFX_CBS_OOBS_OTGB0_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OOBS_Bits.OTGB0 */
#define IFX_CBS_OOBS_OTGB0_OFF (0u)

/** \brief Length for Ifx_CBS_OOBS_Bits.OTGB1 */
#define IFX_CBS_OOBS_OTGB1_LEN (16u)

/** \brief Mask for Ifx_CBS_OOBS_Bits.OTGB1 */
#define IFX_CBS_OOBS_OTGB1_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OOBS_Bits.OTGB1 */
#define IFX_CBS_OOBS_OTGB1_OFF (16u)

/** \brief Length for Ifx_CBS_OMISP_Bits.OTGB0 */
#define IFX_CBS_OMISP_OTGB0_LEN (16u)

/** \brief Mask for Ifx_CBS_OMISP_Bits.OTGB0 */
#define IFX_CBS_OMISP_OTGB0_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OMISP_Bits.OTGB0 */
#define IFX_CBS_OMISP_OTGB0_OFF (0u)

/** \brief Length for Ifx_CBS_OMISP_Bits.OTGB1 */
#define IFX_CBS_OMISP_OTGB1_LEN (16u)

/** \brief Mask for Ifx_CBS_OMISP_Bits.OTGB1 */
#define IFX_CBS_OMISP_OTGB1_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OMISP_Bits.OTGB1 */
#define IFX_CBS_OMISP_OTGB1_OFF (16u)

/** \brief Length for Ifx_CBS_OMISN_Bits.OTGB0 */
#define IFX_CBS_OMISN_OTGB0_LEN (16u)

/** \brief Mask for Ifx_CBS_OMISN_Bits.OTGB0 */
#define IFX_CBS_OMISN_OTGB0_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OMISN_Bits.OTGB0 */
#define IFX_CBS_OMISN_OTGB0_OFF (0u)

/** \brief Length for Ifx_CBS_OMISN_Bits.OTGB1 */
#define IFX_CBS_OMISN_OTGB1_LEN (16u)

/** \brief Mask for Ifx_CBS_OMISN_Bits.OTGB1 */
#define IFX_CBS_OMISN_OTGB1_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_OMISN_Bits.OTGB1 */
#define IFX_CBS_OMISN_OTGB1_OFF (16u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG0 */
#define IFX_CBS_TRTGB_L_TG0_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG0 */
#define IFX_CBS_TRTGB_L_TG0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG0 */
#define IFX_CBS_TRTGB_L_TG0_OFF (0u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG1 */
#define IFX_CBS_TRTGB_L_TG1_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG1 */
#define IFX_CBS_TRTGB_L_TG1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG1 */
#define IFX_CBS_TRTGB_L_TG1_OFF (4u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG2 */
#define IFX_CBS_TRTGB_L_TG2_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG2 */
#define IFX_CBS_TRTGB_L_TG2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG2 */
#define IFX_CBS_TRTGB_L_TG2_OFF (8u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG3 */
#define IFX_CBS_TRTGB_L_TG3_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG3 */
#define IFX_CBS_TRTGB_L_TG3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG3 */
#define IFX_CBS_TRTGB_L_TG3_OFF (12u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG4 */
#define IFX_CBS_TRTGB_L_TG4_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG4 */
#define IFX_CBS_TRTGB_L_TG4_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG4 */
#define IFX_CBS_TRTGB_L_TG4_OFF (16u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG5 */
#define IFX_CBS_TRTGB_L_TG5_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG5 */
#define IFX_CBS_TRTGB_L_TG5_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG5 */
#define IFX_CBS_TRTGB_L_TG5_OFF (20u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG6 */
#define IFX_CBS_TRTGB_L_TG6_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG6 */
#define IFX_CBS_TRTGB_L_TG6_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG6 */
#define IFX_CBS_TRTGB_L_TG6_OFF (24u)

/** \brief Length for Ifx_CBS_TRTGB_L_Bits.TG7 */
#define IFX_CBS_TRTGB_L_TG7_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_L_Bits.TG7 */
#define IFX_CBS_TRTGB_L_TG7_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_L_Bits.TG7 */
#define IFX_CBS_TRTGB_L_TG7_OFF (28u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG8 */
#define IFX_CBS_TRTGB_H_TG8_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG8 */
#define IFX_CBS_TRTGB_H_TG8_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG8 */
#define IFX_CBS_TRTGB_H_TG8_OFF (0u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG9 */
#define IFX_CBS_TRTGB_H_TG9_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG9 */
#define IFX_CBS_TRTGB_H_TG9_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG9 */
#define IFX_CBS_TRTGB_H_TG9_OFF (4u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG10 */
#define IFX_CBS_TRTGB_H_TG10_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG10 */
#define IFX_CBS_TRTGB_H_TG10_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG10 */
#define IFX_CBS_TRTGB_H_TG10_OFF (8u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG11 */
#define IFX_CBS_TRTGB_H_TG11_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG11 */
#define IFX_CBS_TRTGB_H_TG11_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG11 */
#define IFX_CBS_TRTGB_H_TG11_OFF (12u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG12 */
#define IFX_CBS_TRTGB_H_TG12_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG12 */
#define IFX_CBS_TRTGB_H_TG12_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG12 */
#define IFX_CBS_TRTGB_H_TG12_OFF (16u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG13 */
#define IFX_CBS_TRTGB_H_TG13_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG13 */
#define IFX_CBS_TRTGB_H_TG13_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG13 */
#define IFX_CBS_TRTGB_H_TG13_OFF (20u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG14 */
#define IFX_CBS_TRTGB_H_TG14_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG14 */
#define IFX_CBS_TRTGB_H_TG14_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG14 */
#define IFX_CBS_TRTGB_H_TG14_OFF (24u)

/** \brief Length for Ifx_CBS_TRTGB_H_Bits.TG15 */
#define IFX_CBS_TRTGB_H_TG15_LEN (4u)

/** \brief Mask for Ifx_CBS_TRTGB_H_Bits.TG15 */
#define IFX_CBS_TRTGB_H_TG15_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRTGB_H_Bits.TG15 */
#define IFX_CBS_TRTGB_H_TG15_OFF (28u)

/** \brief Length for Ifx_CBS_TREC_Bits.TR0EV */
#define IFX_CBS_TREC_TR0EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREC_Bits.TR0EV */
#define IFX_CBS_TREC_TR0EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREC_Bits.TR0EV */
#define IFX_CBS_TREC_TR0EV_OFF (0u)

/** \brief Length for Ifx_CBS_TREC_Bits.TR2EV */
#define IFX_CBS_TREC_TR2EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREC_Bits.TR2EV */
#define IFX_CBS_TREC_TR2EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREC_Bits.TR2EV */
#define IFX_CBS_TREC_TR2EV_OFF (8u)

/** \brief Length for Ifx_CBS_TREC_Bits.TR4EV */
#define IFX_CBS_TREC_TR4EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREC_Bits.TR4EV */
#define IFX_CBS_TREC_TR4EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREC_Bits.TR4EV */
#define IFX_CBS_TREC_TR4EV_OFF (16u)

/** \brief Length for Ifx_CBS_TREC_Bits.TR6EV */
#define IFX_CBS_TREC_TR6EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREC_Bits.TR6EV */
#define IFX_CBS_TREC_TR6EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREC_Bits.TR6EV */
#define IFX_CBS_TREC_TR6EV_OFF (24u)

/** \brief Length for Ifx_CBS_TREPPU_Bits.TR0EV */
#define IFX_CBS_TREPPU_TR0EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREPPU_Bits.TR0EV */
#define IFX_CBS_TREPPU_TR0EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREPPU_Bits.TR0EV */
#define IFX_CBS_TREPPU_TR0EV_OFF (0u)

/** \brief Length for Ifx_CBS_TREPPU_Bits.TR2EV */
#define IFX_CBS_TREPPU_TR2EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREPPU_Bits.TR2EV */
#define IFX_CBS_TREPPU_TR2EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREPPU_Bits.TR2EV */
#define IFX_CBS_TREPPU_TR2EV_OFF (8u)

/** \brief Length for Ifx_CBS_TREPPU_Bits.TR4EV */
#define IFX_CBS_TREPPU_TR4EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREPPU_Bits.TR4EV */
#define IFX_CBS_TREPPU_TR4EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREPPU_Bits.TR4EV */
#define IFX_CBS_TREPPU_TR4EV_OFF (16u)

/** \brief Length for Ifx_CBS_TREPPU_Bits.TR6EV */
#define IFX_CBS_TREPPU_TR6EV_LEN (4u)

/** \brief Mask for Ifx_CBS_TREPPU_Bits.TR6EV */
#define IFX_CBS_TREPPU_TR6EV_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TREPPU_Bits.TR6EV */
#define IFX_CBS_TREPPU_TR6EV_OFF (24u)

/** \brief Length for Ifx_CBS_TRMT_Bits.TG0 */
#define IFX_CBS_TRMT_TG0_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMT_Bits.TG0 */
#define IFX_CBS_TRMT_TG0_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMT_Bits.TG0 */
#define IFX_CBS_TRMT_TG0_OFF (0u)

/** \brief Length for Ifx_CBS_TRMT_Bits.TG1 */
#define IFX_CBS_TRMT_TG1_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMT_Bits.TG1 */
#define IFX_CBS_TRMT_TG1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMT_Bits.TG1 */
#define IFX_CBS_TRMT_TG1_OFF (4u)

/** \brief Length for Ifx_CBS_TRMT_Bits.TG2 */
#define IFX_CBS_TRMT_TG2_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMT_Bits.TG2 */
#define IFX_CBS_TRMT_TG2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMT_Bits.TG2 */
#define IFX_CBS_TRMT_TG2_OFF (8u)

/** \brief Length for Ifx_CBS_TRMT_Bits.TG3 */
#define IFX_CBS_TRMT_TG3_LEN (4u)

/** \brief Mask for Ifx_CBS_TRMT_Bits.TG3 */
#define IFX_CBS_TRMT_TG3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TRMT_Bits.TG3 */
#define IFX_CBS_TRMT_TG3_OFF (12u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL1 */
#define IFX_CBS_TLS_TL1_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL1 */
#define IFX_CBS_TLS_TL1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL1 */
#define IFX_CBS_TLS_TL1_OFF (1u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL2 */
#define IFX_CBS_TLS_TL2_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL2 */
#define IFX_CBS_TLS_TL2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL2 */
#define IFX_CBS_TLS_TL2_OFF (2u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL3 */
#define IFX_CBS_TLS_TL3_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL3 */
#define IFX_CBS_TLS_TL3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL3 */
#define IFX_CBS_TLS_TL3_OFF (3u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL4 */
#define IFX_CBS_TLS_TL4_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL4 */
#define IFX_CBS_TLS_TL4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL4 */
#define IFX_CBS_TLS_TL4_OFF (4u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL5 */
#define IFX_CBS_TLS_TL5_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL5 */
#define IFX_CBS_TLS_TL5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL5 */
#define IFX_CBS_TLS_TL5_OFF (5u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL6 */
#define IFX_CBS_TLS_TL6_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL6 */
#define IFX_CBS_TLS_TL6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL6 */
#define IFX_CBS_TLS_TL6_OFF (6u)

/** \brief Length for Ifx_CBS_TLS_Bits.TL7 */
#define IFX_CBS_TLS_TL7_LEN (1u)

/** \brief Mask for Ifx_CBS_TLS_Bits.TL7 */
#define IFX_CBS_TLS_TL7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLS_Bits.TL7 */
#define IFX_CBS_TLS_TL7_OFF (7u)

/** \brief Length for Ifx_CBS_TLC_Bits.PBSUSDIS */
#define IFX_CBS_TLC_PBSUSDIS_LEN (1u)

/** \brief Mask for Ifx_CBS_TLC_Bits.PBSUSDIS */
#define IFX_CBS_TLC_PBSUSDIS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLC_Bits.PBSUSDIS */
#define IFX_CBS_TLC_PBSUSDIS_OFF (0u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP1 */
#define IFX_CBS_TLC_TLSP1_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP1 */
#define IFX_CBS_TLC_TLSP1_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP1 */
#define IFX_CBS_TLC_TLSP1_OFF (4u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP2 */
#define IFX_CBS_TLC_TLSP2_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP2 */
#define IFX_CBS_TLC_TLSP2_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP2 */
#define IFX_CBS_TLC_TLSP2_OFF (8u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP3 */
#define IFX_CBS_TLC_TLSP3_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP3 */
#define IFX_CBS_TLC_TLSP3_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP3 */
#define IFX_CBS_TLC_TLSP3_OFF (12u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP4 */
#define IFX_CBS_TLC_TLSP4_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP4 */
#define IFX_CBS_TLC_TLSP4_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP4 */
#define IFX_CBS_TLC_TLSP4_OFF (16u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP5 */
#define IFX_CBS_TLC_TLSP5_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP5 */
#define IFX_CBS_TLC_TLSP5_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP5 */
#define IFX_CBS_TLC_TLSP5_OFF (20u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP6 */
#define IFX_CBS_TLC_TLSP6_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP6 */
#define IFX_CBS_TLC_TLSP6_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP6 */
#define IFX_CBS_TLC_TLSP6_OFF (24u)

/** \brief Length for Ifx_CBS_TLC_Bits.TLSP7 */
#define IFX_CBS_TLC_TLSP7_LEN (4u)

/** \brief Mask for Ifx_CBS_TLC_Bits.TLSP7 */
#define IFX_CBS_TLC_TLSP7_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLC_Bits.TLSP7 */
#define IFX_CBS_TLC_TLSP7_OFF (28u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C0 */
#define IFX_CBS_TL1ST_C0_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C0 */
#define IFX_CBS_TL1ST_C0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C0 */
#define IFX_CBS_TL1ST_C0_OFF (0u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C1 */
#define IFX_CBS_TL1ST_C1_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C1 */
#define IFX_CBS_TL1ST_C1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C1 */
#define IFX_CBS_TL1ST_C1_OFF (1u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C2 */
#define IFX_CBS_TL1ST_C2_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C2 */
#define IFX_CBS_TL1ST_C2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C2 */
#define IFX_CBS_TL1ST_C2_OFF (2u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C3 */
#define IFX_CBS_TL1ST_C3_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C3 */
#define IFX_CBS_TL1ST_C3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C3 */
#define IFX_CBS_TL1ST_C3_OFF (3u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C4 */
#define IFX_CBS_TL1ST_C4_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C4 */
#define IFX_CBS_TL1ST_C4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C4 */
#define IFX_CBS_TL1ST_C4_OFF (4u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.C5 */
#define IFX_CBS_TL1ST_C5_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.C5 */
#define IFX_CBS_TL1ST_C5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.C5 */
#define IFX_CBS_TL1ST_C5_OFF (5u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.M0 */
#define IFX_CBS_TL1ST_M0_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.M0 */
#define IFX_CBS_TL1ST_M0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.M0 */
#define IFX_CBS_TL1ST_M0_OFF (24u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.M1 */
#define IFX_CBS_TL1ST_M1_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.M1 */
#define IFX_CBS_TL1ST_M1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.M1 */
#define IFX_CBS_TL1ST_M1_OFF (25u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.PPU */
#define IFX_CBS_TL1ST_PPU_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.PPU */
#define IFX_CBS_TL1ST_PPU_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.PPU */
#define IFX_CBS_TL1ST_PPU_OFF (26u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.HSS1 */
#define IFX_CBS_TL1ST_HSS1_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.HSS1 */
#define IFX_CBS_TL1ST_HSS1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.HSS1 */
#define IFX_CBS_TL1ST_HSS1_OFF (27u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.HSS0 */
#define IFX_CBS_TL1ST_HSS0_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.HSS0 */
#define IFX_CBS_TL1ST_HSS0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.HSS0 */
#define IFX_CBS_TL1ST_HSS0_OFF (28u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.DMA */
#define IFX_CBS_TL1ST_DMA_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.DMA */
#define IFX_CBS_TL1ST_DMA_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.DMA */
#define IFX_CBS_TL1ST_DMA_OFF (29u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.DMA1 */
#define IFX_CBS_TL1ST_DMA1_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.DMA1 */
#define IFX_CBS_TL1ST_DMA1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.DMA1 */
#define IFX_CBS_TL1ST_DMA1_OFF (30u)

/** \brief Length for Ifx_CBS_TL1ST_Bits.CCS */
#define IFX_CBS_TL1ST_CCS_LEN (1u)

/** \brief Mask for Ifx_CBS_TL1ST_Bits.CCS */
#define IFX_CBS_TL1ST_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL1ST_Bits.CCS */
#define IFX_CBS_TL1ST_CCS_OFF (31u)

/** \brief Length for Ifx_CBS_TLCHE_Bits.TL1 */
#define IFX_CBS_TLCHE_TL1_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHE_Bits.TL1 */
#define IFX_CBS_TLCHE_TL1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHE_Bits.TL1 */
#define IFX_CBS_TLCHE_TL1_OFF (1u)

/** \brief Length for Ifx_CBS_TLCHE_Bits.TL2 */
#define IFX_CBS_TLCHE_TL2_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHE_Bits.TL2 */
#define IFX_CBS_TLCHE_TL2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHE_Bits.TL2 */
#define IFX_CBS_TLCHE_TL2_OFF (2u)

/** \brief Length for Ifx_CBS_TLCHE_Bits.TL3 */
#define IFX_CBS_TLCHE_TL3_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHE_Bits.TL3 */
#define IFX_CBS_TLCHE_TL3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHE_Bits.TL3 */
#define IFX_CBS_TLCHE_TL3_OFF (3u)

/** \brief Length for Ifx_CBS_TLCHS_Bits.TL1 */
#define IFX_CBS_TLCHS_TL1_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHS_Bits.TL1 */
#define IFX_CBS_TLCHS_TL1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHS_Bits.TL1 */
#define IFX_CBS_TLCHS_TL1_OFF (1u)

/** \brief Length for Ifx_CBS_TLCHS_Bits.TL2 */
#define IFX_CBS_TLCHS_TL2_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHS_Bits.TL2 */
#define IFX_CBS_TLCHS_TL2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHS_Bits.TL2 */
#define IFX_CBS_TLCHS_TL2_OFF (2u)

/** \brief Length for Ifx_CBS_TLCHS_Bits.TL3 */
#define IFX_CBS_TLCHS_TL3_LEN (1u)

/** \brief Mask for Ifx_CBS_TLCHS_Bits.TL3 */
#define IFX_CBS_TLCHS_TL3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLCHS_Bits.TL3 */
#define IFX_CBS_TLCHS_TL3_OFF (3u)

/** \brief Length for Ifx_CBS_TLT_Bits.TGL */
#define IFX_CBS_TLT_TGL_LEN (4u)

/** \brief Mask for Ifx_CBS_TLT_Bits.TGL */
#define IFX_CBS_TLT_TGL_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TLT_Bits.TGL */
#define IFX_CBS_TLT_TGL_OFF (0u)

/** \brief Length for Ifx_CBS_TLT_Bits.VTZ */
#define IFX_CBS_TLT_VTZ_LEN (1u)

/** \brief Mask for Ifx_CBS_TLT_Bits.VTZ */
#define IFX_CBS_TLT_VTZ_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLT_Bits.VTZ */
#define IFX_CBS_TLT_VTZ_OFF (4u)

/** \brief Length for Ifx_CBS_TLT_Bits.RL */
#define IFX_CBS_TLT_RL_LEN (1u)

/** \brief Mask for Ifx_CBS_TLT_Bits.RL */
#define IFX_CBS_TLT_RL_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TLT_Bits.RL */
#define IFX_CBS_TLT_RL_OFF (5u)

/** \brief Length for Ifx_CBS_TLT_Bits.TIM */
#define IFX_CBS_TLT_TIM_LEN (16u)

/** \brief Mask for Ifx_CBS_TLT_Bits.TIM */
#define IFX_CBS_TLT_TIM_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_TLT_Bits.TIM */
#define IFX_CBS_TLT_TIM_OFF (16u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL1 */
#define IFX_CBS_TLTTH_TL1_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL1 */
#define IFX_CBS_TLTTH_TL1_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL1 */
#define IFX_CBS_TLTTH_TL1_OFF (2u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL2 */
#define IFX_CBS_TLTTH_TL2_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL2 */
#define IFX_CBS_TLTTH_TL2_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL2 */
#define IFX_CBS_TLTTH_TL2_OFF (4u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL3 */
#define IFX_CBS_TLTTH_TL3_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL3 */
#define IFX_CBS_TLTTH_TL3_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL3 */
#define IFX_CBS_TLTTH_TL3_OFF (6u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL4 */
#define IFX_CBS_TLTTH_TL4_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL4 */
#define IFX_CBS_TLTTH_TL4_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL4 */
#define IFX_CBS_TLTTH_TL4_OFF (8u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL5 */
#define IFX_CBS_TLTTH_TL5_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL5 */
#define IFX_CBS_TLTTH_TL5_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL5 */
#define IFX_CBS_TLTTH_TL5_OFF (10u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL6 */
#define IFX_CBS_TLTTH_TL6_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL6 */
#define IFX_CBS_TLTTH_TL6_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL6 */
#define IFX_CBS_TLTTH_TL6_OFF (12u)

/** \brief Length for Ifx_CBS_TLTTH_Bits.TL7 */
#define IFX_CBS_TLTTH_TL7_LEN (2u)

/** \brief Mask for Ifx_CBS_TLTTH_Bits.TL7 */
#define IFX_CBS_TLTTH_TL7_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TLTTH_Bits.TL7 */
#define IFX_CBS_TLTTH_TL7_OFF (14u)

/** \brief Length for Ifx_CBS_TL_TLCC_Bits.TGL */
#define IFX_CBS_TL_TLCC_TGL_LEN (4u)

/** \brief Mask for Ifx_CBS_TL_TLCC_Bits.TGL */
#define IFX_CBS_TL_TLCC_TGL_MSK (0xfu)

/** \brief Offset for Ifx_CBS_TL_TLCC_Bits.TGL */
#define IFX_CBS_TL_TLCC_TGL_OFF (0u)

/** \brief Length for Ifx_CBS_TL_TLCC_Bits.LE */
#define IFX_CBS_TL_TLCC_LE_LEN (3u)

/** \brief Mask for Ifx_CBS_TL_TLCC_Bits.LE */
#define IFX_CBS_TL_TLCC_LE_MSK (0x7u)

/** \brief Offset for Ifx_CBS_TL_TLCC_Bits.LE */
#define IFX_CBS_TL_TLCC_LE_OFF (4u)

/** \brief Length for Ifx_CBS_TL_TLCC_Bits.CLR */
#define IFX_CBS_TL_TLCC_CLR_LEN (2u)

/** \brief Mask for Ifx_CBS_TL_TLCC_Bits.CLR */
#define IFX_CBS_TL_TLCC_CLR_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TL_TLCC_Bits.CLR */
#define IFX_CBS_TL_TLCC_CLR_OFF (8u)

/** \brief Length for Ifx_CBS_TL_TLCC_Bits.STOP */
#define IFX_CBS_TL_TLCC_STOP_LEN (2u)

/** \brief Mask for Ifx_CBS_TL_TLCC_Bits.STOP */
#define IFX_CBS_TL_TLCC_STOP_MSK (0x3u)

/** \brief Offset for Ifx_CBS_TL_TLCC_Bits.STOP */
#define IFX_CBS_TL_TLCC_STOP_OFF (12u)

/** \brief Length for Ifx_CBS_TL_TLCV_Bits.CV */
#define IFX_CBS_TL_TLCV_CV_LEN (31u)

/** \brief Mask for Ifx_CBS_TL_TLCV_Bits.CV */
#define IFX_CBS_TL_TLCV_CV_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CBS_TL_TLCV_Bits.CV */
#define IFX_CBS_TL_TLCV_CV_OFF (0u)

/** \brief Length for Ifx_CBS_TL_TLCV_Bits.SO */
#define IFX_CBS_TL_TLCV_SO_LEN (1u)

/** \brief Mask for Ifx_CBS_TL_TLCV_Bits.SO */
#define IFX_CBS_TL_TLCV_SO_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TL_TLCV_Bits.SO */
#define IFX_CBS_TL_TLCV_SO_OFF (31u)

/** \brief Length for Ifx_CBS_TCM_Bits.BRK */
#define IFX_CBS_TCM_BRK_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.BRK */
#define IFX_CBS_TCM_BRK_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.BRK */
#define IFX_CBS_TCM_BRK_OFF (0u)

/** \brief Length for Ifx_CBS_TCM_Bits.SUS */
#define IFX_CBS_TCM_SUS_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.SUS */
#define IFX_CBS_TCM_SUS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.SUS */
#define IFX_CBS_TCM_SUS_OFF (1u)

/** \brief Length for Ifx_CBS_TCM_Bits.T0 */
#define IFX_CBS_TCM_T0_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.T0 */
#define IFX_CBS_TCM_T0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.T0 */
#define IFX_CBS_TCM_T0_OFF (8u)

/** \brief Length for Ifx_CBS_TCM_Bits.T1 */
#define IFX_CBS_TCM_T1_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.T1 */
#define IFX_CBS_TCM_T1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.T1 */
#define IFX_CBS_TCM_T1_OFF (9u)

/** \brief Length for Ifx_CBS_TCM_Bits.T2 */
#define IFX_CBS_TCM_T2_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.T2 */
#define IFX_CBS_TCM_T2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.T2 */
#define IFX_CBS_TCM_T2_OFF (10u)

/** \brief Length for Ifx_CBS_TCM_Bits.T3 */
#define IFX_CBS_TCM_T3_LEN (1u)

/** \brief Mask for Ifx_CBS_TCM_Bits.T3 */
#define IFX_CBS_TCM_T3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCM_Bits.T3 */
#define IFX_CBS_TCM_T3_OFF (11u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL1 */
#define IFX_CBS_TCTL_TL1_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL1 */
#define IFX_CBS_TCTL_TL1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL1 */
#define IFX_CBS_TCTL_TL1_OFF (1u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL2 */
#define IFX_CBS_TCTL_TL2_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL2 */
#define IFX_CBS_TCTL_TL2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL2 */
#define IFX_CBS_TCTL_TL2_OFF (2u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL3 */
#define IFX_CBS_TCTL_TL3_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL3 */
#define IFX_CBS_TCTL_TL3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL3 */
#define IFX_CBS_TCTL_TL3_OFF (3u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL4 */
#define IFX_CBS_TCTL_TL4_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL4 */
#define IFX_CBS_TCTL_TL4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL4 */
#define IFX_CBS_TCTL_TL4_OFF (4u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL5 */
#define IFX_CBS_TCTL_TL5_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL5 */
#define IFX_CBS_TCTL_TL5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL5 */
#define IFX_CBS_TCTL_TL5_OFF (5u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL6 */
#define IFX_CBS_TCTL_TL6_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL6 */
#define IFX_CBS_TCTL_TL6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL6 */
#define IFX_CBS_TCTL_TL6_OFF (6u)

/** \brief Length for Ifx_CBS_TCTL_Bits.TL7 */
#define IFX_CBS_TCTL_TL7_LEN (1u)

/** \brief Mask for Ifx_CBS_TCTL_Bits.TL7 */
#define IFX_CBS_TCTL_TL7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCTL_Bits.TL7 */
#define IFX_CBS_TCTL_TL7_OFF (7u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P0 */
#define IFX_CBS_TCIP_P0_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P0 */
#define IFX_CBS_TCIP_P0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P0 */
#define IFX_CBS_TCIP_P0_OFF (0u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P1 */
#define IFX_CBS_TCIP_P1_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P1 */
#define IFX_CBS_TCIP_P1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P1 */
#define IFX_CBS_TCIP_P1_OFF (1u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P2 */
#define IFX_CBS_TCIP_P2_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P2 */
#define IFX_CBS_TCIP_P2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P2 */
#define IFX_CBS_TCIP_P2_OFF (2u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P3 */
#define IFX_CBS_TCIP_P3_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P3 */
#define IFX_CBS_TCIP_P3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P3 */
#define IFX_CBS_TCIP_P3_OFF (3u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P4 */
#define IFX_CBS_TCIP_P4_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P4 */
#define IFX_CBS_TCIP_P4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P4 */
#define IFX_CBS_TCIP_P4_OFF (4u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P5 */
#define IFX_CBS_TCIP_P5_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P5 */
#define IFX_CBS_TCIP_P5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P5 */
#define IFX_CBS_TCIP_P5_OFF (5u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P6 */
#define IFX_CBS_TCIP_P6_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P6 */
#define IFX_CBS_TCIP_P6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P6 */
#define IFX_CBS_TCIP_P6_OFF (6u)

/** \brief Length for Ifx_CBS_TCIP_Bits.P7 */
#define IFX_CBS_TCIP_P7_LEN (1u)

/** \brief Mask for Ifx_CBS_TCIP_Bits.P7 */
#define IFX_CBS_TCIP_P7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCIP_Bits.P7 */
#define IFX_CBS_TCIP_P7_OFF (7u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C0 */
#define IFX_CBS_TCCB_C0_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C0 */
#define IFX_CBS_TCCB_C0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C0 */
#define IFX_CBS_TCCB_C0_OFF (0u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C1 */
#define IFX_CBS_TCCB_C1_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C1 */
#define IFX_CBS_TCCB_C1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C1 */
#define IFX_CBS_TCCB_C1_OFF (1u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C2 */
#define IFX_CBS_TCCB_C2_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C2 */
#define IFX_CBS_TCCB_C2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C2 */
#define IFX_CBS_TCCB_C2_OFF (2u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C3 */
#define IFX_CBS_TCCB_C3_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C3 */
#define IFX_CBS_TCCB_C3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C3 */
#define IFX_CBS_TCCB_C3_OFF (3u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C4 */
#define IFX_CBS_TCCB_C4_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C4 */
#define IFX_CBS_TCCB_C4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C4 */
#define IFX_CBS_TCCB_C4_OFF (4u)

/** \brief Length for Ifx_CBS_TCCB_Bits.C5 */
#define IFX_CBS_TCCB_C5_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.C5 */
#define IFX_CBS_TCCB_C5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.C5 */
#define IFX_CBS_TCCB_C5_OFF (5u)

/** \brief Length for Ifx_CBS_TCCB_Bits.PPU */
#define IFX_CBS_TCCB_PPU_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.PPU */
#define IFX_CBS_TCCB_PPU_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.PPU */
#define IFX_CBS_TCCB_PPU_OFF (24u)

/** \brief Length for Ifx_CBS_TCCB_Bits.CCS */
#define IFX_CBS_TCCB_CCS_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCB_Bits.CCS */
#define IFX_CBS_TCCB_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCB_Bits.CCS */
#define IFX_CBS_TCCB_CCS_OFF (31u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C0 */
#define IFX_CBS_TCCH_C0_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C0 */
#define IFX_CBS_TCCH_C0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C0 */
#define IFX_CBS_TCCH_C0_OFF (0u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C1 */
#define IFX_CBS_TCCH_C1_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C1 */
#define IFX_CBS_TCCH_C1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C1 */
#define IFX_CBS_TCCH_C1_OFF (1u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C2 */
#define IFX_CBS_TCCH_C2_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C2 */
#define IFX_CBS_TCCH_C2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C2 */
#define IFX_CBS_TCCH_C2_OFF (2u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C3 */
#define IFX_CBS_TCCH_C3_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C3 */
#define IFX_CBS_TCCH_C3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C3 */
#define IFX_CBS_TCCH_C3_OFF (3u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C4 */
#define IFX_CBS_TCCH_C4_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C4 */
#define IFX_CBS_TCCH_C4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C4 */
#define IFX_CBS_TCCH_C4_OFF (4u)

/** \brief Length for Ifx_CBS_TCCH_Bits.C5 */
#define IFX_CBS_TCCH_C5_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.C5 */
#define IFX_CBS_TCCH_C5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.C5 */
#define IFX_CBS_TCCH_C5_OFF (5u)

/** \brief Length for Ifx_CBS_TCCH_Bits.PPU */
#define IFX_CBS_TCCH_PPU_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.PPU */
#define IFX_CBS_TCCH_PPU_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.PPU */
#define IFX_CBS_TCCH_PPU_OFF (24u)

/** \brief Length for Ifx_CBS_TCCH_Bits.CCS */
#define IFX_CBS_TCCH_CCS_LEN (1u)

/** \brief Mask for Ifx_CBS_TCCH_Bits.CCS */
#define IFX_CBS_TCCH_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TCCH_Bits.CCS */
#define IFX_CBS_TCCH_CCS_OFF (31u)

/** \brief Length for Ifx_CBS_TCTGB_Bits.OTGB0 */
#define IFX_CBS_TCTGB_OTGB0_LEN (16u)

/** \brief Mask for Ifx_CBS_TCTGB_Bits.OTGB0 */
#define IFX_CBS_TCTGB_OTGB0_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_TCTGB_Bits.OTGB0 */
#define IFX_CBS_TCTGB_OTGB0_OFF (0u)

/** \brief Length for Ifx_CBS_TCTGB_Bits.OTGB1 */
#define IFX_CBS_TCTGB_OTGB1_LEN (16u)

/** \brief Mask for Ifx_CBS_TCTGB_Bits.OTGB1 */
#define IFX_CBS_TCTGB_OTGB1_MSK (0xffffu)

/** \brief Offset for Ifx_CBS_TCTGB_Bits.OTGB1 */
#define IFX_CBS_TCTGB_OTGB1_OFF (16u)

/** \brief Length for Ifx_CBS_TRIGS_Bits.BITNUM */
#define IFX_CBS_TRIGS_BITNUM_LEN (8u)

/** \brief Mask for Ifx_CBS_TRIGS_Bits.BITNUM */
#define IFX_CBS_TRIGS_BITNUM_MSK (0xffu)

/** \brief Offset for Ifx_CBS_TRIGS_Bits.BITNUM */
#define IFX_CBS_TRIGS_BITNUM_OFF (0u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_0 */
#define IFX_CBS_TRIGC_TRG_0_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_0 */
#define IFX_CBS_TRIGC_TRG_0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_0 */
#define IFX_CBS_TRIGC_TRG_0_OFF (0u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_1 */
#define IFX_CBS_TRIGC_TRG_1_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_1 */
#define IFX_CBS_TRIGC_TRG_1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_1 */
#define IFX_CBS_TRIGC_TRG_1_OFF (1u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_2 */
#define IFX_CBS_TRIGC_TRG_2_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_2 */
#define IFX_CBS_TRIGC_TRG_2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_2 */
#define IFX_CBS_TRIGC_TRG_2_OFF (2u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_3 */
#define IFX_CBS_TRIGC_TRG_3_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_3 */
#define IFX_CBS_TRIGC_TRG_3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_3 */
#define IFX_CBS_TRIGC_TRG_3_OFF (3u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_4 */
#define IFX_CBS_TRIGC_TRG_4_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_4 */
#define IFX_CBS_TRIGC_TRG_4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_4 */
#define IFX_CBS_TRIGC_TRG_4_OFF (4u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_5 */
#define IFX_CBS_TRIGC_TRG_5_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_5 */
#define IFX_CBS_TRIGC_TRG_5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_5 */
#define IFX_CBS_TRIGC_TRG_5_OFF (5u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_6 */
#define IFX_CBS_TRIGC_TRG_6_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_6 */
#define IFX_CBS_TRIGC_TRG_6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_6 */
#define IFX_CBS_TRIGC_TRG_6_OFF (6u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_7 */
#define IFX_CBS_TRIGC_TRG_7_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_7 */
#define IFX_CBS_TRIGC_TRG_7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_7 */
#define IFX_CBS_TRIGC_TRG_7_OFF (7u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_8 */
#define IFX_CBS_TRIGC_TRG_8_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_8 */
#define IFX_CBS_TRIGC_TRG_8_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_8 */
#define IFX_CBS_TRIGC_TRG_8_OFF (8u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_9 */
#define IFX_CBS_TRIGC_TRG_9_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_9 */
#define IFX_CBS_TRIGC_TRG_9_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_9 */
#define IFX_CBS_TRIGC_TRG_9_OFF (9u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_10 */
#define IFX_CBS_TRIGC_TRG_10_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_10 */
#define IFX_CBS_TRIGC_TRG_10_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_10 */
#define IFX_CBS_TRIGC_TRG_10_OFF (10u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_11 */
#define IFX_CBS_TRIGC_TRG_11_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_11 */
#define IFX_CBS_TRIGC_TRG_11_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_11 */
#define IFX_CBS_TRIGC_TRG_11_OFF (11u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_12 */
#define IFX_CBS_TRIGC_TRG_12_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_12 */
#define IFX_CBS_TRIGC_TRG_12_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_12 */
#define IFX_CBS_TRIGC_TRG_12_OFF (12u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_13 */
#define IFX_CBS_TRIGC_TRG_13_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_13 */
#define IFX_CBS_TRIGC_TRG_13_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_13 */
#define IFX_CBS_TRIGC_TRG_13_OFF (13u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_14 */
#define IFX_CBS_TRIGC_TRG_14_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_14 */
#define IFX_CBS_TRIGC_TRG_14_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_14 */
#define IFX_CBS_TRIGC_TRG_14_OFF (14u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRG_15 */
#define IFX_CBS_TRIGC_TRG_15_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRG_15 */
#define IFX_CBS_TRIGC_TRG_15_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRG_15 */
#define IFX_CBS_TRIGC_TRG_15_OFF (15u)

/** \brief Length for Ifx_CBS_TRIGC_Bits.TRIGNUM */
#define IFX_CBS_TRIGC_TRIGNUM_LEN (8u)

/** \brief Mask for Ifx_CBS_TRIGC_Bits.TRIGNUM */
#define IFX_CBS_TRIGC_TRIGNUM_MSK (0xffu)

/** \brief Offset for Ifx_CBS_TRIGC_Bits.TRIGNUM */
#define IFX_CBS_TRIGC_TRIGNUM_OFF (24u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_0 */
#define IFX_CBS_TRIG_TRG_0_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_0 */
#define IFX_CBS_TRIG_TRG_0_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_0 */
#define IFX_CBS_TRIG_TRG_0_OFF (0u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_1 */
#define IFX_CBS_TRIG_TRG_1_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_1 */
#define IFX_CBS_TRIG_TRG_1_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_1 */
#define IFX_CBS_TRIG_TRG_1_OFF (1u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_2 */
#define IFX_CBS_TRIG_TRG_2_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_2 */
#define IFX_CBS_TRIG_TRG_2_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_2 */
#define IFX_CBS_TRIG_TRG_2_OFF (2u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_3 */
#define IFX_CBS_TRIG_TRG_3_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_3 */
#define IFX_CBS_TRIG_TRG_3_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_3 */
#define IFX_CBS_TRIG_TRG_3_OFF (3u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_4 */
#define IFX_CBS_TRIG_TRG_4_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_4 */
#define IFX_CBS_TRIG_TRG_4_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_4 */
#define IFX_CBS_TRIG_TRG_4_OFF (4u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_5 */
#define IFX_CBS_TRIG_TRG_5_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_5 */
#define IFX_CBS_TRIG_TRG_5_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_5 */
#define IFX_CBS_TRIG_TRG_5_OFF (5u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_6 */
#define IFX_CBS_TRIG_TRG_6_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_6 */
#define IFX_CBS_TRIG_TRG_6_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_6 */
#define IFX_CBS_TRIG_TRG_6_OFF (6u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_7 */
#define IFX_CBS_TRIG_TRG_7_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_7 */
#define IFX_CBS_TRIG_TRG_7_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_7 */
#define IFX_CBS_TRIG_TRG_7_OFF (7u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_8 */
#define IFX_CBS_TRIG_TRG_8_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_8 */
#define IFX_CBS_TRIG_TRG_8_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_8 */
#define IFX_CBS_TRIG_TRG_8_OFF (8u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_9 */
#define IFX_CBS_TRIG_TRG_9_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_9 */
#define IFX_CBS_TRIG_TRG_9_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_9 */
#define IFX_CBS_TRIG_TRG_9_OFF (9u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_10 */
#define IFX_CBS_TRIG_TRG_10_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_10 */
#define IFX_CBS_TRIG_TRG_10_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_10 */
#define IFX_CBS_TRIG_TRG_10_OFF (10u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_11 */
#define IFX_CBS_TRIG_TRG_11_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_11 */
#define IFX_CBS_TRIG_TRG_11_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_11 */
#define IFX_CBS_TRIG_TRG_11_OFF (11u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_12 */
#define IFX_CBS_TRIG_TRG_12_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_12 */
#define IFX_CBS_TRIG_TRG_12_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_12 */
#define IFX_CBS_TRIG_TRG_12_OFF (12u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_13 */
#define IFX_CBS_TRIG_TRG_13_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_13 */
#define IFX_CBS_TRIG_TRG_13_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_13 */
#define IFX_CBS_TRIG_TRG_13_OFF (13u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_14 */
#define IFX_CBS_TRIG_TRG_14_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_14 */
#define IFX_CBS_TRIG_TRG_14_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_14 */
#define IFX_CBS_TRIG_TRG_14_OFF (14u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRG_15 */
#define IFX_CBS_TRIG_TRG_15_LEN (1u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRG_15 */
#define IFX_CBS_TRIG_TRG_15_MSK (0x1u)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRG_15 */
#define IFX_CBS_TRIG_TRG_15_OFF (15u)

/** \brief Length for Ifx_CBS_TRIG_Bits.TRIGNUM */
#define IFX_CBS_TRIG_TRIGNUM_LEN (8u)

/** \brief Mask for Ifx_CBS_TRIG_Bits.TRIGNUM */
#define IFX_CBS_TRIG_TRIGNUM_MSK (0xffu)

/** \brief Offset for Ifx_CBS_TRIG_Bits.TRIGNUM */
#define IFX_CBS_TRIG_TRIGNUM_OFF (24u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCBS_BF_H */
