# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/rubeng/intelFPGA/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:29:37 on Apr 20,2023
# vcom -reportprogress 300 -93 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 13:29:37 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:22 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:36:22 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:36:26 on Apr 20,2023
# vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:36:26 on Apr 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb
# vsim work.dec2_4en_tb 
# Start time: 13:37:56 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 13:38:22 on Apr 20,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 13:38:22 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
run -continue
# End time: 13:51:15 on Apr 20,2023, Elapsed time: 0:12:53
# Errors: 0, Warnings: 0
