# Tiny Tapeout project information

project:
project:
  title: "8x8 Braun Multiplier"
  author: "Rakesh Somayajula"
  language: "verilog"
  clock_hz: 10000000    # 10 MHz default
  description: "A basic implementation of an unsigned 8x8 Braun array multiplier using structural Verilog."
  tiles: "1x1"
  top_module: "tt_um_example"
  source_files:
    - "project.v"

pinout:
  ui[0]: "A0"
  ui[1]: "A1"
  ui[2]: "A2"
  ui[3]: "A3"
  ui[4]: "A4"
  ui[5]: "A5"
  ui[6]: "A6"
  ui[7]: "A7"

  uio[0]: "B0"
  uio[1]: "B1"
  uio[2]: "B2"
  uio[3]: "B3"
  uio[4]: "B4"
  uio[5]: "B5"
  uio[6]: "B6"
  uio[7]: "B7"

  uo[0]: "P0"
  uo[1]: "P1"
  uo[2]: "P2"
  uo[3]: "P3"
  uo[4]: "P4"
  uo[5]: "P5"
  uo[6]: "P6"
  uo[7]: "P7"
yaml_version: 6



