# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/Code_secret/ipshared/8559/sim/ATAD_SPLIT_3.vhd" \
"../../../../project_3.ip_user_files/bd/Code_secret/ip/Code_secret_ATAD_SPLIT_3_0_0/sim/Code_secret_ATAD_SPLIT_3_0_0.vhd" \
"../../../../project_3.ip_user_files/bd/Code_secret/sim/Code_secret.vhd" \
"../../../../project_3.srcs/sources_1/bd/Code_secret/hdl/Code_secret_wrapper.vhd" \

# Do not sort compile order
nosort
