<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="latch_T.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="latch_T.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="latch_T.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="latch_T.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latch_T.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="latch_T.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="latch_T.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="latch_T.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="latch_T.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="latch_T.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="latch_T.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="latch_T.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="latch_T.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="latch_T.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="latch_T.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="latch_T.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="latch_T.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="latch_T.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="latch_T.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_TB_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_TB_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_TB_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_TB_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_TB_isim_par.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="latch_T_TB_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="latch_T_TB_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_stx_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_T_TB_translate.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="latch_T_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_T_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latch_T_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latch_T_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="latch_T_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="latch_T_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="latch_T_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latch_T_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="latch_T_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="latch_T_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_T_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/latch_T_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/latch_T_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/latch_T_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/latch_T_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/latch_T_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/latch_T_timesim.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/latch_T_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/latch_T_translate.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549732030" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1549732030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732121" xil_pn:in_ck="-2185426069578353741" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1549732121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T.vhd"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732124" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8092075636954434058" xil_pn:start_ts="1549732124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732124" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6367343875873011432" xil_pn:start_ts="1549732124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732030" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1550949714504693048" xil_pn:start_ts="1549732030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732124" xil_pn:in_ck="-2185426069578353741" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1549732124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T.vhd"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732128" xil_pn:in_ck="-2185426069578353741" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3343140294878034820" xil_pn:start_ts="1549732124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="latch_T_TB_beh.prj"/>
      <outfile xil_pn:name="latch_T_TB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549817194" xil_pn:in_ck="95965757735310531" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2245902626270954065" xil_pn:start_ts="1549817194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6328350968680000288" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1550949714504693048" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6396711572798240190" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732185" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2706682553103028846" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732194" xil_pn:in_ck="170079945153054223" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-123858898792629361" xil_pn:start_ts="1549732185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="latch_T.lso"/>
      <outfile xil_pn:name="latch_T.ngc"/>
      <outfile xil_pn:name="latch_T.ngr"/>
      <outfile xil_pn:name="latch_T.prj"/>
      <outfile xil_pn:name="latch_T.stx"/>
      <outfile xil_pn:name="latch_T.syr"/>
      <outfile xil_pn:name="latch_T.xst"/>
      <outfile xil_pn:name="latch_T_TB_beh.prj"/>
      <outfile xil_pn:name="latch_T_TB_stx_beh.prj"/>
      <outfile xil_pn:name="latch_T_TB_stx_map.prj"/>
      <outfile xil_pn:name="latch_T_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549732194" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7780556879054918711" xil_pn:start_ts="1549732194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549732202" xil_pn:in_ck="170079945153045477" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5510423816926021379" xil_pn:start_ts="1549732194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="latch_T.bld"/>
      <outfile xil_pn:name="latch_T.ngd"/>
      <outfile xil_pn:name="latch_T_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549732231" xil_pn:in_ck="170079945153045478" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1549732202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="latch_T.pcf"/>
      <outfile xil_pn:name="latch_T_map.map"/>
      <outfile xil_pn:name="latch_T_map.mrp"/>
      <outfile xil_pn:name="latch_T_map.ncd"/>
      <outfile xil_pn:name="latch_T_map.ngm"/>
      <outfile xil_pn:name="latch_T_map.xrpt"/>
      <outfile xil_pn:name="latch_T_summary.xml"/>
      <outfile xil_pn:name="latch_T_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1549732499" xil_pn:in_ck="4678935991402378751" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1549732465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="latch_T.ncd"/>
      <outfile xil_pn:name="latch_T.pad"/>
      <outfile xil_pn:name="latch_T.par"/>
      <outfile xil_pn:name="latch_T.ptwx"/>
      <outfile xil_pn:name="latch_T.unroutes"/>
      <outfile xil_pn:name="latch_T.xpi"/>
      <outfile xil_pn:name="latch_T_pad.csv"/>
      <outfile xil_pn:name="latch_T_pad.txt"/>
      <outfile xil_pn:name="latch_T_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1549732512" xil_pn:in_ck="170079945153045346" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-1991997065154432833" xil_pn:start_ts="1549732499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/latch_T_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/latch_T_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/latch_T_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732512" xil_pn:in_ck="1078063749349394543" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1549732512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
      <outfile xil_pn:name="netgen/par/latch_T_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/latch_T_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732515" xil_pn:in_ck="-2823273638672303380" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="8549000024055426532" xil_pn:start_ts="1549732512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_par.exe"/>
      <outfile xil_pn:name="latch_T_TB_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549817341" xil_pn:in_ck="95965775671179735" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-1685567182730715177" xil_pn:start_ts="1549817341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549732499" xil_pn:in_ck="170079945153045346" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1549732484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="latch_T.twr"/>
      <outfile xil_pn:name="latch_T.twx"/>
    </transform>
    <transform xil_pn:end_ts="1549732244" xil_pn:in_ck="4678935991402378751" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-7317664635822794779" xil_pn:start_ts="1549732231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.nlf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732244" xil_pn:in_ck="300666655471595569" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1549732244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.sdf"/>
      <outfile xil_pn:name="netgen/map/latch_T_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549732248" xil_pn:in_ck="-3871796017345198099" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="8549000024055426532" xil_pn:start_ts="1549732244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_map.exe"/>
      <outfile xil_pn:name="latch_T_TB_map.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549817246" xil_pn:in_ck="95965771794403986" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="8286547298756846855" xil_pn:start_ts="1549817246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_map.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549817234" xil_pn:in_ck="170079945153045478" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="4821759243129500437" xil_pn:start_ts="1549817231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/latch_T_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/latch_T_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549817234" xil_pn:in_ck="399141272877987981" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1549817234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latch_T_TB.vhd"/>
      <outfile xil_pn:name="netgen/translate/latch_T_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549817236" xil_pn:in_ck="399141272877987981" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="8549000024055426532" xil_pn:start_ts="1549817234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_translate.exe"/>
      <outfile xil_pn:name="latch_T_TB_translate.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549817236" xil_pn:in_ck="-4548188117729844542" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="3014936455970107639" xil_pn:start_ts="1549817236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="latch_T_TB_isim_translate.wdb"/>
    </transform>
  </transforms>

</generated_project>
