var group___i2_c___register___offsets =
[
    [ "MXC_R_I2C_CLKHI", "group___i2_c___register___offsets.html#ga474dac9acca1b088c84d3cda47a4df25", null ],
    [ "MXC_R_I2C_CLKLO", "group___i2_c___register___offsets.html#ga40396cdfe55a07c5d8afeb015a863588", null ],
    [ "MXC_R_I2C_CTRL0", "group___i2_c___register___offsets.html#gafed9bbaec701b97b10492b279c83dbd4", null ],
    [ "MXC_R_I2C_DMA", "group___i2_c___register___offsets.html#ga44d26e6f4adfebfee9d0e2c14a167663", null ],
    [ "MXC_R_I2C_FIFO", "group___i2_c___register___offsets.html#gad87d1c73f63a4101963758c69ffcf839", null ],
    [ "MXC_R_I2C_FIFOLEN", "group___i2_c___register___offsets.html#ga77f1656ac59a6c1e10eba154f0f2ffd5", null ],
    [ "MXC_R_I2C_HS_CLK", "group___i2_c___register___offsets.html#ga06105db799fb4dbdddfb7e0934c4ff7c", null ],
    [ "MXC_R_I2C_INTEN0", "group___i2_c___register___offsets.html#ga5698609eb17bf7db1f19eeb4a2687cf8", null ],
    [ "MXC_R_I2C_INTEN1", "group___i2_c___register___offsets.html#gaf3ad1f81a585f999adcb3f0e720a76b2", null ],
    [ "MXC_R_I2C_INTFL0", "group___i2_c___register___offsets.html#ga353406ef03f8a94663b2747867c6b575", null ],
    [ "MXC_R_I2C_INTFL1", "group___i2_c___register___offsets.html#ga88621212c6fe7e7ceb94c5cce9a6dd36", null ],
    [ "MXC_R_I2C_MSTR_MODE", "group___i2_c___register___offsets.html#ga03aed63f7bf053c5fb5c96d9697f8968", null ],
    [ "MXC_R_I2C_RXCTRL0", "group___i2_c___register___offsets.html#ga4427f5d08b22519b1a8beba3179a07ef", null ],
    [ "MXC_R_I2C_RXCTRL1", "group___i2_c___register___offsets.html#gaf9bd5a07f25556ce677c7d2c953b0b26", null ],
    [ "MXC_R_I2C_SLADDR", "group___i2_c___register___offsets.html#ga553fc3b83ee7ee6a7c4ce8b9cd89060d", null ],
    [ "MXC_R_I2C_STATUS", "group___i2_c___register___offsets.html#ga658d93659e64478677800ae3fdb1ba0c", null ],
    [ "MXC_R_I2C_TIMEOUT", "group___i2_c___register___offsets.html#ga928ae14559e6d0eb5274ab65ae89b7af", null ],
    [ "MXC_R_I2C_TXCTRL0", "group___i2_c___register___offsets.html#gac85b14c1a9113ccf99344f8247108fc4", null ],
    [ "MXC_R_I2C_TXCTRL1", "group___i2_c___register___offsets.html#gacc907cd2c950e7368274be3f224711c0", null ]
];