****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Wed May 28 20:42:54 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.66
Critical Path Slack:               2.79
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.53
Critical Path Slack:               8.17
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     54
Critical Path Length:              7.17
Critical Path Slack:               2.43
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   2556
Buf/Inv Cell Count:                  11
Buf Cell Count:                       0
Inv Cell Count:                      11
Combinational Cell Count:          1748
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              808
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       803
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             5213.60
Noncombinational Area:          8943.60
Buf/Inv Area:                     18.80
Total Buffer Area:                 0.00
Total Inverter Area:              18.80
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   32354.20
Net YLength:                   30348.17
----------------------------------------
Cell Area (netlist):                          14157.20
Cell Area (netlist and physical only):        14157.20
Net Length:                    62702.37


Design Rules
----------------------------------------
Total Number of Nets:              2668
Nets with Violations:               107
Max Trans Violations:               107
Max Cap Violations:                   7
----------------------------------------

1
