Testbench for Xilinx coregen db_mem and application of VHDL configuration.


Testbech result:
![Image](https://github.com/user-attachments/assets/524f3006-35e9-4d1c-affc-f261cd310c02)
