<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Low_Res_DAC_UART-main/impl/gwsynthesis/USART.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/Low_Res_DAC_UART-main/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  8 00:15:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>591</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>274</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.315</td>
<td>432.000
<td>0.000</td>
<td>1.157</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>203.704</td>
<td>4.909
<td>0.000</td>
<td>101.852</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.944</td>
<td>144.000
<td>0.000</td>
<td>3.472</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>137.886(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>4.909(MHz)</td>
<td>46.990(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.930</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_18_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>5.296</td>
</tr>
<tr>
<td>2</td>
<td>13.792</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_17_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.435</td>
</tr>
<tr>
<td>3</td>
<td>13.849</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_16_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.378</td>
</tr>
<tr>
<td>4</td>
<td>13.906</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_15_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.321</td>
</tr>
<tr>
<td>5</td>
<td>13.963</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_14_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.264</td>
</tr>
<tr>
<td>6</td>
<td>14.020</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_13_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.207</td>
</tr>
<tr>
<td>7</td>
<td>14.077</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_12_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.150</td>
</tr>
<tr>
<td>8</td>
<td>14.134</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_11_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.093</td>
</tr>
<tr>
<td>9</td>
<td>14.191</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_10_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>4.036</td>
</tr>
<tr>
<td>10</td>
<td>14.248</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_9_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.979</td>
</tr>
<tr>
<td>11</td>
<td>14.305</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_8_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.922</td>
</tr>
<tr>
<td>12</td>
<td>14.362</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_7_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.865</td>
</tr>
<tr>
<td>13</td>
<td>14.419</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_6_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.808</td>
</tr>
<tr>
<td>14</td>
<td>14.476</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_5_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.751</td>
</tr>
<tr>
<td>15</td>
<td>14.533</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_4_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.694</td>
</tr>
<tr>
<td>16</td>
<td>14.590</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_3_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.637</td>
</tr>
<tr>
<td>17</td>
<td>14.647</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_2_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.580</td>
</tr>
<tr>
<td>18</td>
<td>14.704</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_1_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>3.523</td>
</tr>
<tr>
<td>19</td>
<td>15.584</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/Q</td>
<td>driver_inst/left_sample_0_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.643</td>
</tr>
<tr>
<td>20</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_12_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
<tr>
<td>21</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_13_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
<tr>
<td>22</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_14_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
<tr>
<td>23</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_15_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
<tr>
<td>24</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_16_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
<tr>
<td>25</td>
<td>15.824</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_17_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.138</td>
<td>2.759</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.269</td>
<td>DSP_8bit_to_24/mono_sample_6_s0/Q</td>
<td>driver_inst/left_sample_2_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.540</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_18_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.558</td>
</tr>
<tr>
<td>3</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_0_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>4</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_1_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>5</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_2_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>6</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_3_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>7</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_4_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>8</td>
<td>0.282</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_5_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.566</td>
</tr>
<tr>
<td>9</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_6_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>10</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_7_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>11</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_8_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>12</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_9_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>13</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_10_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>14</td>
<td>0.286</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/left_sample_11_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.569</td>
</tr>
<tr>
<td>15</td>
<td>0.287</td>
<td>DSP_8bit_to_24/mono_sample_17_s0/Q</td>
<td>driver_inst/left_sample_13_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.558</td>
</tr>
<tr>
<td>16</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_3_s0/Q</td>
<td>driver_inst/left_sample_0_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>17</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_5_s0/Q</td>
<td>driver_inst/left_sample_1_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>18</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_9_s0/Q</td>
<td>driver_inst/left_sample_5_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>19</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_10_s0/Q</td>
<td>driver_inst/left_sample_6_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>20</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_11_s0/Q</td>
<td>driver_inst/left_sample_7_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>21</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_12_s0/Q</td>
<td>driver_inst/left_sample_8_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>22</td>
<td>0.311</td>
<td>DSP_8bit_to_24/mono_sample_13_s0/Q</td>
<td>driver_inst/left_sample_9_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.582</td>
</tr>
<tr>
<td>23</td>
<td>0.532</td>
<td>DSP_8bit_to_24/mono_sample_16_s0/Q</td>
<td>driver_inst/left_sample_12_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.803</td>
</tr>
<tr>
<td>24</td>
<td>0.532</td>
<td>DSP_8bit_to_24/mono_sample_19_s0/Q</td>
<td>driver_inst/left_sample_15_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.803</td>
</tr>
<tr>
<td>25</td>
<td>0.546</td>
<td>DSP_8bit_to_24/mono_sample_7_s0/Q</td>
<td>driver_inst/left_sample_3_s0/D</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.817</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/dataIn_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/dataIn_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/dataIn_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/dataIn_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/data_in_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>DSP_8bit_to_24/mono_sample_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>DSP_8bit_to_24/mono_sample_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/rxCounter_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>DSP_8bit_to_24/mono_sample_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/COUT</td>
</tr>
<tr>
<td>193.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>driver_inst/n61_s/CIN</td>
</tr>
<tr>
<td>193.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n61_s/COUT</td>
</tr>
<tr>
<td>193.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>driver_inst/n60_s/CIN</td>
</tr>
<tr>
<td>193.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n60_s/COUT</td>
</tr>
<tr>
<td>193.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>driver_inst/n59_s/CIN</td>
</tr>
<tr>
<td>193.530</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n59_s/COUT</td>
</tr>
<tr>
<td>193.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][B]</td>
<td>driver_inst/n58_s/CIN</td>
</tr>
<tr>
<td>193.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n58_s/COUT</td>
</tr>
<tr>
<td>194.955</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>driver_inst/left_sample_18_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.014, 38.030%; route: 2.824, 53.316%; tC2Q: 0.458, 8.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/COUT</td>
</tr>
<tr>
<td>193.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>driver_inst/n61_s/CIN</td>
</tr>
<tr>
<td>193.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n61_s/COUT</td>
</tr>
<tr>
<td>193.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>driver_inst/n60_s/CIN</td>
</tr>
<tr>
<td>193.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n60_s/COUT</td>
</tr>
<tr>
<td>193.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>driver_inst/n59_s/CIN</td>
</tr>
<tr>
<td>193.530</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n59_s/COUT</td>
</tr>
<tr>
<td>193.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][B]</td>
<td>driver_inst/n58_s/CIN</td>
</tr>
<tr>
<td>194.093</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n58_s/SUM</td>
</tr>
<tr>
<td>194.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>driver_inst/left_sample_17_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.520, 56.827%; route: 1.456, 32.837%; tC2Q: 0.458, 10.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/COUT</td>
</tr>
<tr>
<td>193.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>driver_inst/n61_s/CIN</td>
</tr>
<tr>
<td>193.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n61_s/COUT</td>
</tr>
<tr>
<td>193.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>driver_inst/n60_s/CIN</td>
</tr>
<tr>
<td>193.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n60_s/COUT</td>
</tr>
<tr>
<td>193.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>driver_inst/n59_s/CIN</td>
</tr>
<tr>
<td>194.036</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n59_s/SUM</td>
</tr>
<tr>
<td>194.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>driver_inst/left_sample_16_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.463, 56.265%; route: 1.456, 33.265%; tC2Q: 0.458, 10.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/COUT</td>
</tr>
<tr>
<td>193.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>driver_inst/n61_s/CIN</td>
</tr>
<tr>
<td>193.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n61_s/COUT</td>
</tr>
<tr>
<td>193.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>driver_inst/n60_s/CIN</td>
</tr>
<tr>
<td>193.979</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n60_s/SUM</td>
</tr>
<tr>
<td>193.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.406, 55.688%; route: 1.456, 33.704%; tC2Q: 0.458, 10.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/COUT</td>
</tr>
<tr>
<td>193.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>driver_inst/n61_s/CIN</td>
</tr>
<tr>
<td>193.922</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n61_s/SUM</td>
</tr>
<tr>
<td>193.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver_inst/left_sample_14_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.349, 55.096%; route: 1.456, 34.154%; tC2Q: 0.458, 10.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.302</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/COUT</td>
</tr>
<tr>
<td>193.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/CIN</td>
</tr>
<tr>
<td>193.865</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/SUM</td>
</tr>
<tr>
<td>193.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.292, 54.487%; route: 1.456, 34.617%; tC2Q: 0.458, 10.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.245</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/COUT</td>
</tr>
<tr>
<td>193.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/CIN</td>
</tr>
<tr>
<td>193.808</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/SUM</td>
</tr>
<tr>
<td>193.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.235, 53.862%; route: 1.456, 35.093%; tC2Q: 0.458, 11.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.188</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/COUT</td>
</tr>
<tr>
<td>193.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][B]</td>
<td>driver_inst/n64_s/CIN</td>
</tr>
<tr>
<td>193.751</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n64_s/SUM</td>
</tr>
<tr>
<td>193.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>driver_inst/left_sample_11_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.178, 53.219%; route: 1.456, 35.581%; tC2Q: 0.458, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.131</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/COUT</td>
</tr>
<tr>
<td>193.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>driver_inst/n65_s/CIN</td>
</tr>
<tr>
<td>193.694</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n65_s/SUM</td>
</tr>
<tr>
<td>193.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>driver_inst/left_sample_10_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 52.558%; route: 1.456, 36.084%; tC2Q: 0.458, 11.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.074</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/COUT</td>
</tr>
<tr>
<td>193.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/CIN</td>
</tr>
<tr>
<td>193.637</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/SUM</td>
</tr>
<tr>
<td>193.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 51.879%; route: 1.456, 36.601%; tC2Q: 0.458, 11.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.017</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/COUT</td>
</tr>
<tr>
<td>193.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/CIN</td>
</tr>
<tr>
<td>193.580</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/SUM</td>
</tr>
<tr>
<td>193.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.007, 51.179%; route: 1.456, 37.133%; tC2Q: 0.458, 11.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>192.960</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/COUT</td>
</tr>
<tr>
<td>192.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/CIN</td>
</tr>
<tr>
<td>193.523</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/SUM</td>
</tr>
<tr>
<td>193.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.950, 50.459%; route: 1.456, 37.681%; tC2Q: 0.458, 11.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>192.903</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/COUT</td>
</tr>
<tr>
<td>192.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/CIN</td>
</tr>
<tr>
<td>193.466</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/SUM</td>
</tr>
<tr>
<td>193.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 49.718%; route: 1.456, 38.245%; tC2Q: 0.458, 12.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>192.846</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/COUT</td>
</tr>
<tr>
<td>192.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/CIN</td>
</tr>
<tr>
<td>193.409</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/SUM</td>
</tr>
<tr>
<td>193.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 48.953%; route: 1.456, 38.826%; tC2Q: 0.458, 12.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>192.789</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/COUT</td>
</tr>
<tr>
<td>192.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[2][A]</td>
<td>driver_inst/n71_s/CIN</td>
</tr>
<tr>
<td>193.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n71_s/SUM</td>
</tr>
<tr>
<td>193.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>driver_inst/left_sample_4_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 48.166%; route: 1.456, 39.425%; tC2Q: 0.458, 12.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>192.732</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/COUT</td>
</tr>
<tr>
<td>192.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/CIN</td>
</tr>
<tr>
<td>193.295</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/SUM</td>
</tr>
<tr>
<td>193.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.722, 47.353%; route: 1.456, 40.043%; tC2Q: 0.458, 12.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>192.675</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/COUT</td>
</tr>
<tr>
<td>192.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/CIN</td>
</tr>
<tr>
<td>193.238</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/SUM</td>
</tr>
<tr>
<td>193.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 46.515%; route: 1.456, 40.681%; tC2Q: 0.458, 12.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.618</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/COUT</td>
</tr>
<tr>
<td>192.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/CIN</td>
</tr>
<tr>
<td>193.181</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/SUM</td>
</tr>
<tr>
<td>193.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.608, 45.649%; route: 1.456, 41.339%; tC2Q: 0.458, 13.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>207.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_4_s0/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_4_s0/Q</td>
</tr>
<tr>
<td>191.573</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I0</td>
</tr>
<tr>
<td>192.301</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/SUM</td>
</tr>
<tr>
<td>192.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td>207.885</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 27.550%; route: 1.456, 55.106%; tC2Q: 0.458, 17.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver_inst/left_sample_14_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver_inst/left_sample_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>driver_inst/left_sample_16_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>driver_inst/left_sample_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>189.415</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>189.659</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>190.117</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>190.614</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>191.239</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>192.418</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>208.071</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>208.315</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>driver_inst/left_sample_17_s0/CLK</td>
</tr>
<tr>
<td>208.285</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
<tr>
<td>208.242</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>driver_inst/left_sample_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 22.652%; route: 1.676, 60.736%; tC2Q: 0.458, 16.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>DSP_8bit_to_24/mono_sample_6_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_6_s0/Q</td>
</tr>
<tr>
<td>411.864</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C33[1][A]</td>
<td>driver_inst/n73_s/I1</td>
</tr>
<tr>
<td>412.258</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n73_s/SUM</td>
</tr>
<tr>
<td>412.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 25.584%; route: 0.813, 52.771%; tC2Q: 0.333, 21.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.276</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>driver_inst/left_sample_18_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>driver_inst/left_sample_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.711%; route: 0.840, 53.894%; tC2Q: 0.333, 21.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver_inst/left_sample_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>driver_inst/left_sample_4_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>driver_inst/left_sample_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.284</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.593%; route: 0.847, 54.115%; tC2Q: 0.333, 21.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>driver_inst/left_sample_10_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>driver_inst/left_sample_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>412.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>411.319</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>driver_inst/n77_s2/I0</td>
</tr>
<tr>
<td>411.704</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n77_s2/F</td>
</tr>
<tr>
<td>412.288</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>driver_inst/left_sample_11_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
<tr>
<td>412.002</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>driver_inst/left_sample_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.534%; route: 0.851, 54.225%; tC2Q: 0.333, 21.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>DSP_8bit_to_24/mono_sample_17_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_17_s0/Q</td>
</tr>
<tr>
<td>411.882</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C35[0][B]</td>
<td>driver_inst/n62_s/I1</td>
</tr>
<tr>
<td>412.276</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n62_s/SUM</td>
</tr>
<tr>
<td>412.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>driver_inst/left_sample_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 25.290%; route: 0.831, 53.313%; tC2Q: 0.333, 21.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>DSP_8bit_to_24/mono_sample_3_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_3_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C33[0][A]</td>
<td>driver_inst/n75_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n75_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>driver_inst/left_sample_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>DSP_8bit_to_24/mono_sample_5_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_5_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C33[0][B]</td>
<td>driver_inst/n74_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n74_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>driver_inst/left_sample_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>DSP_8bit_to_24/mono_sample_9_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_9_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C33[2][B]</td>
<td>driver_inst/n70_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">driver_inst/n70_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>driver_inst/left_sample_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_10_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_10_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>driver_inst/n69_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n69_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>driver_inst/left_sample_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>DSP_8bit_to_24/mono_sample_11_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_11_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>driver_inst/n68_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">driver_inst/n68_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>driver_inst/left_sample_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>DSP_8bit_to_24/mono_sample_12_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_12_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n67_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n67_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/left_sample_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>DSP_8bit_to_24/mono_sample_13_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_13_s0/Q</td>
</tr>
<tr>
<td>411.906</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>driver_inst/n66_s/I1</td>
</tr>
<tr>
<td>412.300</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n66_s/SUM</td>
</tr>
<tr>
<td>412.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>driver_inst/left_sample_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 24.910%; route: 0.854, 54.016%; tC2Q: 0.333, 21.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>DSP_8bit_to_24/mono_sample_16_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_16_s0/Q</td>
</tr>
<tr>
<td>412.127</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C35[0][A]</td>
<td>driver_inst/n63_s/I1</td>
</tr>
<tr>
<td>412.521</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n63_s/SUM</td>
</tr>
<tr>
<td>412.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>driver_inst/left_sample_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 21.858%; route: 1.075, 59.650%; tC2Q: 0.333, 18.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>DSP_8bit_to_24/mono_sample_19_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_19_s0/Q</td>
</tr>
<tr>
<td>412.127</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>driver_inst/n60_s/I1</td>
</tr>
<tr>
<td>412.521</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n60_s/SUM</td>
</tr>
<tr>
<td>412.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>driver_inst/left_sample_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 21.858%; route: 1.075, 59.650%; tC2Q: 0.333, 18.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>412.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>411.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>DSP_8bit_to_24/mono_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>410.534</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>410.718</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>DSP_8bit_to_24/mono_sample_7_s0/CLK</td>
</tr>
<tr>
<td>411.052</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">DSP_8bit_to_24/mono_sample_7_s0/Q</td>
</tr>
<tr>
<td>412.141</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td>driver_inst/n72_s/I1</td>
</tr>
<tr>
<td>412.535</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">driver_inst/n72_s/SUM</td>
</tr>
<tr>
<td>412.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">driver_inst/left_sample_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>407.407</td>
<td>407.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>407.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>411.775</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_4_8/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>411.959</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0/CLK</td>
</tr>
<tr>
<td>411.989</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
<tr>
<td>411.989</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>driver_inst/left_sample_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 21.685%; route: 1.090, 59.969%; tC2Q: 0.333, 18.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/dataIn_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/dataIn_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/dataIn_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/dataIn_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/dataIn_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/dataIn_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/dataIn_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/dataIn_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/dataIn_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/dataIn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/dataIn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/dataIn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/data_in_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/data_in_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/data_in_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>DSP_8bit_to_24/mono_sample_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>DSP_8bit_to_24/mono_sample_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>DSP_8bit_to_24/mono_sample_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>DSP_8bit_to_24/mono_sample_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>DSP_8bit_to_24/mono_sample_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>DSP_8bit_to_24/mono_sample_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_inst/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/rxCounter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/rxCounter_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>DSP_8bit_to_24/mono_sample_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>DSP_8bit_to_24/mono_sample_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>DSP_8bit_to_24/mono_sample_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>101</td>
<td>clk_d</td>
<td>12.930</td>
<td>0.262</td>
</tr>
<tr>
<td>38</td>
<td>byte_ready_Z</td>
<td>34.807</td>
<td>2.329</td>
</tr>
<tr>
<td>28</td>
<td>bck_d</td>
<td>91.211</td>
<td>0.661</td>
</tr>
<tr>
<td>20</td>
<td>driver_inst/n54_3</td>
<td>198.265</td>
<td>1.323</td>
</tr>
<tr>
<td>19</td>
<td>driver_inst/bit_count[0]</td>
<td>91.653</td>
<td>1.352</td>
</tr>
<tr>
<td>19</td>
<td>driver_inst/n77_5</td>
<td>15.824</td>
<td>1.317</td>
</tr>
<tr>
<td>16</td>
<td>uart_inst/rxState[1]</td>
<td>32.089</td>
<td>1.317</td>
</tr>
<tr>
<td>15</td>
<td>uart_inst/rxState[0]</td>
<td>31.937</td>
<td>1.313</td>
</tr>
<tr>
<td>14</td>
<td>uart_inst/n324_10</td>
<td>30.465</td>
<td>2.790</td>
</tr>
<tr>
<td>14</td>
<td>uart_inst/n184_18</td>
<td>32.089</td>
<td>1.341</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C21</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
