{
  "module_name": "dma7_qm_regs.h",
  "hash_id": "2324dbaa2d9f0d5d8ca68e1fa050ccf75ef52de5593fafbb1fc0adbb6cfa2f3b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma7_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA7_QM_REGS_H_\n#define ASIC_REG_DMA7_QM_REGS_H_\n\n \n\n#define mmDMA7_QM_GLBL_CFG0                                          0x5E8000\n\n#define mmDMA7_QM_GLBL_CFG1                                          0x5E8004\n\n#define mmDMA7_QM_GLBL_PROT                                          0x5E8008\n\n#define mmDMA7_QM_GLBL_ERR_CFG                                       0x5E800C\n\n#define mmDMA7_QM_GLBL_SECURE_PROPS_0                                0x5E8010\n\n#define mmDMA7_QM_GLBL_SECURE_PROPS_1                                0x5E8014\n\n#define mmDMA7_QM_GLBL_SECURE_PROPS_2                                0x5E8018\n\n#define mmDMA7_QM_GLBL_SECURE_PROPS_3                                0x5E801C\n\n#define mmDMA7_QM_GLBL_SECURE_PROPS_4                                0x5E8020\n\n#define mmDMA7_QM_GLBL_NON_SECURE_PROPS_0                            0x5E8024\n\n#define mmDMA7_QM_GLBL_NON_SECURE_PROPS_1                            0x5E8028\n\n#define mmDMA7_QM_GLBL_NON_SECURE_PROPS_2                            0x5E802C\n\n#define mmDMA7_QM_GLBL_NON_SECURE_PROPS_3                            0x5E8030\n\n#define mmDMA7_QM_GLBL_NON_SECURE_PROPS_4                            0x5E8034\n\n#define mmDMA7_QM_GLBL_STS0                                          0x5E8038\n\n#define mmDMA7_QM_GLBL_STS1_0                                        0x5E8040\n\n#define mmDMA7_QM_GLBL_STS1_1                                        0x5E8044\n\n#define mmDMA7_QM_GLBL_STS1_2                                        0x5E8048\n\n#define mmDMA7_QM_GLBL_STS1_3                                        0x5E804C\n\n#define mmDMA7_QM_GLBL_STS1_4                                        0x5E8050\n\n#define mmDMA7_QM_GLBL_MSG_EN_0                                      0x5E8054\n\n#define mmDMA7_QM_GLBL_MSG_EN_1                                      0x5E8058\n\n#define mmDMA7_QM_GLBL_MSG_EN_2                                      0x5E805C\n\n#define mmDMA7_QM_GLBL_MSG_EN_3                                      0x5E8060\n\n#define mmDMA7_QM_GLBL_MSG_EN_4                                      0x5E8068\n\n#define mmDMA7_QM_PQ_BASE_LO_0                                       0x5E8070\n\n#define mmDMA7_QM_PQ_BASE_LO_1                                       0x5E8074\n\n#define mmDMA7_QM_PQ_BASE_LO_2                                       0x5E8078\n\n#define mmDMA7_QM_PQ_BASE_LO_3                                       0x5E807C\n\n#define mmDMA7_QM_PQ_BASE_HI_0                                       0x5E8080\n\n#define mmDMA7_QM_PQ_BASE_HI_1                                       0x5E8084\n\n#define mmDMA7_QM_PQ_BASE_HI_2                                       0x5E8088\n\n#define mmDMA7_QM_PQ_BASE_HI_3                                       0x5E808C\n\n#define mmDMA7_QM_PQ_SIZE_0                                          0x5E8090\n\n#define mmDMA7_QM_PQ_SIZE_1                                          0x5E8094\n\n#define mmDMA7_QM_PQ_SIZE_2                                          0x5E8098\n\n#define mmDMA7_QM_PQ_SIZE_3                                          0x5E809C\n\n#define mmDMA7_QM_PQ_PI_0                                            0x5E80A0\n\n#define mmDMA7_QM_PQ_PI_1                                            0x5E80A4\n\n#define mmDMA7_QM_PQ_PI_2                                            0x5E80A8\n\n#define mmDMA7_QM_PQ_PI_3                                            0x5E80AC\n\n#define mmDMA7_QM_PQ_CI_0                                            0x5E80B0\n\n#define mmDMA7_QM_PQ_CI_1                                            0x5E80B4\n\n#define mmDMA7_QM_PQ_CI_2                                            0x5E80B8\n\n#define mmDMA7_QM_PQ_CI_3                                            0x5E80BC\n\n#define mmDMA7_QM_PQ_CFG0_0                                          0x5E80C0\n\n#define mmDMA7_QM_PQ_CFG0_1                                          0x5E80C4\n\n#define mmDMA7_QM_PQ_CFG0_2                                          0x5E80C8\n\n#define mmDMA7_QM_PQ_CFG0_3                                          0x5E80CC\n\n#define mmDMA7_QM_PQ_CFG1_0                                          0x5E80D0\n\n#define mmDMA7_QM_PQ_CFG1_1                                          0x5E80D4\n\n#define mmDMA7_QM_PQ_CFG1_2                                          0x5E80D8\n\n#define mmDMA7_QM_PQ_CFG1_3                                          0x5E80DC\n\n#define mmDMA7_QM_PQ_ARUSER_31_11_0                                  0x5E80E0\n\n#define mmDMA7_QM_PQ_ARUSER_31_11_1                                  0x5E80E4\n\n#define mmDMA7_QM_PQ_ARUSER_31_11_2                                  0x5E80E8\n\n#define mmDMA7_QM_PQ_ARUSER_31_11_3                                  0x5E80EC\n\n#define mmDMA7_QM_PQ_STS0_0                                          0x5E80F0\n\n#define mmDMA7_QM_PQ_STS0_1                                          0x5E80F4\n\n#define mmDMA7_QM_PQ_STS0_2                                          0x5E80F8\n\n#define mmDMA7_QM_PQ_STS0_3                                          0x5E80FC\n\n#define mmDMA7_QM_PQ_STS1_0                                          0x5E8100\n\n#define mmDMA7_QM_PQ_STS1_1                                          0x5E8104\n\n#define mmDMA7_QM_PQ_STS1_2                                          0x5E8108\n\n#define mmDMA7_QM_PQ_STS1_3                                          0x5E810C\n\n#define mmDMA7_QM_CQ_CFG0_0                                          0x5E8110\n\n#define mmDMA7_QM_CQ_CFG0_1                                          0x5E8114\n\n#define mmDMA7_QM_CQ_CFG0_2                                          0x5E8118\n\n#define mmDMA7_QM_CQ_CFG0_3                                          0x5E811C\n\n#define mmDMA7_QM_CQ_CFG0_4                                          0x5E8120\n\n#define mmDMA7_QM_CQ_CFG1_0                                          0x5E8124\n\n#define mmDMA7_QM_CQ_CFG1_1                                          0x5E8128\n\n#define mmDMA7_QM_CQ_CFG1_2                                          0x5E812C\n\n#define mmDMA7_QM_CQ_CFG1_3                                          0x5E8130\n\n#define mmDMA7_QM_CQ_CFG1_4                                          0x5E8134\n\n#define mmDMA7_QM_CQ_ARUSER_31_11_0                                  0x5E8138\n\n#define mmDMA7_QM_CQ_ARUSER_31_11_1                                  0x5E813C\n\n#define mmDMA7_QM_CQ_ARUSER_31_11_2                                  0x5E8140\n\n#define mmDMA7_QM_CQ_ARUSER_31_11_3                                  0x5E8144\n\n#define mmDMA7_QM_CQ_ARUSER_31_11_4                                  0x5E8148\n\n#define mmDMA7_QM_CQ_STS0_0                                          0x5E814C\n\n#define mmDMA7_QM_CQ_STS0_1                                          0x5E8150\n\n#define mmDMA7_QM_CQ_STS0_2                                          0x5E8154\n\n#define mmDMA7_QM_CQ_STS0_3                                          0x5E8158\n\n#define mmDMA7_QM_CQ_STS0_4                                          0x5E815C\n\n#define mmDMA7_QM_CQ_STS1_0                                          0x5E8160\n\n#define mmDMA7_QM_CQ_STS1_1                                          0x5E8164\n\n#define mmDMA7_QM_CQ_STS1_2                                          0x5E8168\n\n#define mmDMA7_QM_CQ_STS1_3                                          0x5E816C\n\n#define mmDMA7_QM_CQ_STS1_4                                          0x5E8170\n\n#define mmDMA7_QM_CQ_PTR_LO_0                                        0x5E8174\n\n#define mmDMA7_QM_CQ_PTR_HI_0                                        0x5E8178\n\n#define mmDMA7_QM_CQ_TSIZE_0                                         0x5E817C\n\n#define mmDMA7_QM_CQ_CTL_0                                           0x5E8180\n\n#define mmDMA7_QM_CQ_PTR_LO_1                                        0x5E8184\n\n#define mmDMA7_QM_CQ_PTR_HI_1                                        0x5E8188\n\n#define mmDMA7_QM_CQ_TSIZE_1                                         0x5E818C\n\n#define mmDMA7_QM_CQ_CTL_1                                           0x5E8190\n\n#define mmDMA7_QM_CQ_PTR_LO_2                                        0x5E8194\n\n#define mmDMA7_QM_CQ_PTR_HI_2                                        0x5E8198\n\n#define mmDMA7_QM_CQ_TSIZE_2                                         0x5E819C\n\n#define mmDMA7_QM_CQ_CTL_2                                           0x5E81A0\n\n#define mmDMA7_QM_CQ_PTR_LO_3                                        0x5E81A4\n\n#define mmDMA7_QM_CQ_PTR_HI_3                                        0x5E81A8\n\n#define mmDMA7_QM_CQ_TSIZE_3                                         0x5E81AC\n\n#define mmDMA7_QM_CQ_CTL_3                                           0x5E81B0\n\n#define mmDMA7_QM_CQ_PTR_LO_4                                        0x5E81B4\n\n#define mmDMA7_QM_CQ_PTR_HI_4                                        0x5E81B8\n\n#define mmDMA7_QM_CQ_TSIZE_4                                         0x5E81BC\n\n#define mmDMA7_QM_CQ_CTL_4                                           0x5E81C0\n\n#define mmDMA7_QM_CQ_PTR_LO_STS_0                                    0x5E81C4\n\n#define mmDMA7_QM_CQ_PTR_LO_STS_1                                    0x5E81C8\n\n#define mmDMA7_QM_CQ_PTR_LO_STS_2                                    0x5E81CC\n\n#define mmDMA7_QM_CQ_PTR_LO_STS_3                                    0x5E81D0\n\n#define mmDMA7_QM_CQ_PTR_LO_STS_4                                    0x5E81D4\n\n#define mmDMA7_QM_CQ_PTR_HI_STS_0                                    0x5E81D8\n\n#define mmDMA7_QM_CQ_PTR_HI_STS_1                                    0x5E81DC\n\n#define mmDMA7_QM_CQ_PTR_HI_STS_2                                    0x5E81E0\n\n#define mmDMA7_QM_CQ_PTR_HI_STS_3                                    0x5E81E4\n\n#define mmDMA7_QM_CQ_PTR_HI_STS_4                                    0x5E81E8\n\n#define mmDMA7_QM_CQ_TSIZE_STS_0                                     0x5E81EC\n\n#define mmDMA7_QM_CQ_TSIZE_STS_1                                     0x5E81F0\n\n#define mmDMA7_QM_CQ_TSIZE_STS_2                                     0x5E81F4\n\n#define mmDMA7_QM_CQ_TSIZE_STS_3                                     0x5E81F8\n\n#define mmDMA7_QM_CQ_TSIZE_STS_4                                     0x5E81FC\n\n#define mmDMA7_QM_CQ_CTL_STS_0                                       0x5E8200\n\n#define mmDMA7_QM_CQ_CTL_STS_1                                       0x5E8204\n\n#define mmDMA7_QM_CQ_CTL_STS_2                                       0x5E8208\n\n#define mmDMA7_QM_CQ_CTL_STS_3                                       0x5E820C\n\n#define mmDMA7_QM_CQ_CTL_STS_4                                       0x5E8210\n\n#define mmDMA7_QM_CQ_IFIFO_CNT_0                                     0x5E8214\n\n#define mmDMA7_QM_CQ_IFIFO_CNT_1                                     0x5E8218\n\n#define mmDMA7_QM_CQ_IFIFO_CNT_2                                     0x5E821C\n\n#define mmDMA7_QM_CQ_IFIFO_CNT_3                                     0x5E8220\n\n#define mmDMA7_QM_CQ_IFIFO_CNT_4                                     0x5E8224\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_LO_0                             0x5E8228\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_LO_1                             0x5E822C\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_LO_2                             0x5E8230\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_LO_3                             0x5E8234\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_LO_4                             0x5E8238\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_HI_0                             0x5E823C\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_HI_1                             0x5E8240\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_HI_2                             0x5E8244\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_HI_3                             0x5E8248\n\n#define mmDMA7_QM_CP_MSG_BASE0_ADDR_HI_4                             0x5E824C\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_LO_0                             0x5E8250\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_LO_1                             0x5E8254\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_LO_2                             0x5E8258\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_LO_3                             0x5E825C\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_LO_4                             0x5E8260\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_HI_0                             0x5E8264\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_HI_1                             0x5E8268\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_HI_2                             0x5E826C\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_HI_3                             0x5E8270\n\n#define mmDMA7_QM_CP_MSG_BASE1_ADDR_HI_4                             0x5E8274\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_LO_0                             0x5E8278\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_LO_1                             0x5E827C\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_LO_2                             0x5E8280\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_LO_3                             0x5E8284\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_LO_4                             0x5E8288\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_HI_0                             0x5E828C\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_HI_1                             0x5E8290\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_HI_2                             0x5E8294\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_HI_3                             0x5E8298\n\n#define mmDMA7_QM_CP_MSG_BASE2_ADDR_HI_4                             0x5E829C\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5E82A0\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5E82A4\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5E82A8\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5E82AC\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5E82B0\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5E82B4\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5E82B8\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5E82BC\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5E82C0\n\n#define mmDMA7_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5E82C4\n\n#define mmDMA7_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5E82C8\n\n#define mmDMA7_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5E82CC\n\n#define mmDMA7_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5E82D0\n\n#define mmDMA7_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5E82D4\n\n#define mmDMA7_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5E82D8\n\n#define mmDMA7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5E82E0\n\n#define mmDMA7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5E82E4\n\n#define mmDMA7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5E82E8\n\n#define mmDMA7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5E82EC\n\n#define mmDMA7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5E82F0\n\n#define mmDMA7_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5E82F4\n\n#define mmDMA7_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5E82F8\n\n#define mmDMA7_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5E82FC\n\n#define mmDMA7_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x5E8300\n\n#define mmDMA7_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x5E8304\n\n#define mmDMA7_QM_CP_FENCE0_RDATA_0                                  0x5E8308\n\n#define mmDMA7_QM_CP_FENCE0_RDATA_1                                  0x5E830C\n\n#define mmDMA7_QM_CP_FENCE0_RDATA_2                                  0x5E8310\n\n#define mmDMA7_QM_CP_FENCE0_RDATA_3                                  0x5E8314\n\n#define mmDMA7_QM_CP_FENCE0_RDATA_4                                  0x5E8318\n\n#define mmDMA7_QM_CP_FENCE1_RDATA_0                                  0x5E831C\n\n#define mmDMA7_QM_CP_FENCE1_RDATA_1                                  0x5E8320\n\n#define mmDMA7_QM_CP_FENCE1_RDATA_2                                  0x5E8324\n\n#define mmDMA7_QM_CP_FENCE1_RDATA_3                                  0x5E8328\n\n#define mmDMA7_QM_CP_FENCE1_RDATA_4                                  0x5E832C\n\n#define mmDMA7_QM_CP_FENCE2_RDATA_0                                  0x5E8330\n\n#define mmDMA7_QM_CP_FENCE2_RDATA_1                                  0x5E8334\n\n#define mmDMA7_QM_CP_FENCE2_RDATA_2                                  0x5E8338\n\n#define mmDMA7_QM_CP_FENCE2_RDATA_3                                  0x5E833C\n\n#define mmDMA7_QM_CP_FENCE2_RDATA_4                                  0x5E8340\n\n#define mmDMA7_QM_CP_FENCE3_RDATA_0                                  0x5E8344\n\n#define mmDMA7_QM_CP_FENCE3_RDATA_1                                  0x5E8348\n\n#define mmDMA7_QM_CP_FENCE3_RDATA_2                                  0x5E834C\n\n#define mmDMA7_QM_CP_FENCE3_RDATA_3                                  0x5E8350\n\n#define mmDMA7_QM_CP_FENCE3_RDATA_4                                  0x5E8354\n\n#define mmDMA7_QM_CP_FENCE0_CNT_0                                    0x5E8358\n\n#define mmDMA7_QM_CP_FENCE0_CNT_1                                    0x5E835C\n\n#define mmDMA7_QM_CP_FENCE0_CNT_2                                    0x5E8360\n\n#define mmDMA7_QM_CP_FENCE0_CNT_3                                    0x5E8364\n\n#define mmDMA7_QM_CP_FENCE0_CNT_4                                    0x5E8368\n\n#define mmDMA7_QM_CP_FENCE1_CNT_0                                    0x5E836C\n\n#define mmDMA7_QM_CP_FENCE1_CNT_1                                    0x5E8370\n\n#define mmDMA7_QM_CP_FENCE1_CNT_2                                    0x5E8374\n\n#define mmDMA7_QM_CP_FENCE1_CNT_3                                    0x5E8378\n\n#define mmDMA7_QM_CP_FENCE1_CNT_4                                    0x5E837C\n\n#define mmDMA7_QM_CP_FENCE2_CNT_0                                    0x5E8380\n\n#define mmDMA7_QM_CP_FENCE2_CNT_1                                    0x5E8384\n\n#define mmDMA7_QM_CP_FENCE2_CNT_2                                    0x5E8388\n\n#define mmDMA7_QM_CP_FENCE2_CNT_3                                    0x5E838C\n\n#define mmDMA7_QM_CP_FENCE2_CNT_4                                    0x5E8390\n\n#define mmDMA7_QM_CP_FENCE3_CNT_0                                    0x5E8394\n\n#define mmDMA7_QM_CP_FENCE3_CNT_1                                    0x5E8398\n\n#define mmDMA7_QM_CP_FENCE3_CNT_2                                    0x5E839C\n\n#define mmDMA7_QM_CP_FENCE3_CNT_3                                    0x5E83A0\n\n#define mmDMA7_QM_CP_FENCE3_CNT_4                                    0x5E83A4\n\n#define mmDMA7_QM_CP_STS_0                                           0x5E83A8\n\n#define mmDMA7_QM_CP_STS_1                                           0x5E83AC\n\n#define mmDMA7_QM_CP_STS_2                                           0x5E83B0\n\n#define mmDMA7_QM_CP_STS_3                                           0x5E83B4\n\n#define mmDMA7_QM_CP_STS_4                                           0x5E83B8\n\n#define mmDMA7_QM_CP_CURRENT_INST_LO_0                               0x5E83BC\n\n#define mmDMA7_QM_CP_CURRENT_INST_LO_1                               0x5E83C0\n\n#define mmDMA7_QM_CP_CURRENT_INST_LO_2                               0x5E83C4\n\n#define mmDMA7_QM_CP_CURRENT_INST_LO_3                               0x5E83C8\n\n#define mmDMA7_QM_CP_CURRENT_INST_LO_4                               0x5E83CC\n\n#define mmDMA7_QM_CP_CURRENT_INST_HI_0                               0x5E83D0\n\n#define mmDMA7_QM_CP_CURRENT_INST_HI_1                               0x5E83D4\n\n#define mmDMA7_QM_CP_CURRENT_INST_HI_2                               0x5E83D8\n\n#define mmDMA7_QM_CP_CURRENT_INST_HI_3                               0x5E83DC\n\n#define mmDMA7_QM_CP_CURRENT_INST_HI_4                               0x5E83E0\n\n#define mmDMA7_QM_CP_BARRIER_CFG_0                                   0x5E83F4\n\n#define mmDMA7_QM_CP_BARRIER_CFG_1                                   0x5E83F8\n\n#define mmDMA7_QM_CP_BARRIER_CFG_2                                   0x5E83FC\n\n#define mmDMA7_QM_CP_BARRIER_CFG_3                                   0x5E8400\n\n#define mmDMA7_QM_CP_BARRIER_CFG_4                                   0x5E8404\n\n#define mmDMA7_QM_CP_DBG_0_0                                         0x5E8408\n\n#define mmDMA7_QM_CP_DBG_0_1                                         0x5E840C\n\n#define mmDMA7_QM_CP_DBG_0_2                                         0x5E8410\n\n#define mmDMA7_QM_CP_DBG_0_3                                         0x5E8414\n\n#define mmDMA7_QM_CP_DBG_0_4                                         0x5E8418\n\n#define mmDMA7_QM_CP_ARUSER_31_11_0                                  0x5E841C\n\n#define mmDMA7_QM_CP_ARUSER_31_11_1                                  0x5E8420\n\n#define mmDMA7_QM_CP_ARUSER_31_11_2                                  0x5E8424\n\n#define mmDMA7_QM_CP_ARUSER_31_11_3                                  0x5E8428\n\n#define mmDMA7_QM_CP_ARUSER_31_11_4                                  0x5E842C\n\n#define mmDMA7_QM_CP_AWUSER_31_11_0                                  0x5E8430\n\n#define mmDMA7_QM_CP_AWUSER_31_11_1                                  0x5E8434\n\n#define mmDMA7_QM_CP_AWUSER_31_11_2                                  0x5E8438\n\n#define mmDMA7_QM_CP_AWUSER_31_11_3                                  0x5E843C\n\n#define mmDMA7_QM_CP_AWUSER_31_11_4                                  0x5E8440\n\n#define mmDMA7_QM_ARB_CFG_0                                          0x5E8A00\n\n#define mmDMA7_QM_ARB_CHOISE_Q_PUSH                                  0x5E8A04\n\n#define mmDMA7_QM_ARB_WRR_WEIGHT_0                                   0x5E8A08\n\n#define mmDMA7_QM_ARB_WRR_WEIGHT_1                                   0x5E8A0C\n\n#define mmDMA7_QM_ARB_WRR_WEIGHT_2                                   0x5E8A10\n\n#define mmDMA7_QM_ARB_WRR_WEIGHT_3                                   0x5E8A14\n\n#define mmDMA7_QM_ARB_CFG_1                                          0x5E8A18\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_0                               0x5E8A20\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_1                               0x5E8A24\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_2                               0x5E8A28\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_3                               0x5E8A2C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_4                               0x5E8A30\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_5                               0x5E8A34\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_6                               0x5E8A38\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_7                               0x5E8A3C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_8                               0x5E8A40\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_9                               0x5E8A44\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_10                              0x5E8A48\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_11                              0x5E8A4C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_12                              0x5E8A50\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_13                              0x5E8A54\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_14                              0x5E8A58\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_15                              0x5E8A5C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_16                              0x5E8A60\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_17                              0x5E8A64\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_18                              0x5E8A68\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_19                              0x5E8A6C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_20                              0x5E8A70\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_21                              0x5E8A74\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_22                              0x5E8A78\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_23                              0x5E8A7C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_24                              0x5E8A80\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_25                              0x5E8A84\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_26                              0x5E8A88\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_27                              0x5E8A8C\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_28                              0x5E8A90\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_29                              0x5E8A94\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_30                              0x5E8A98\n\n#define mmDMA7_QM_ARB_MST_AVAIL_CRED_31                              0x5E8A9C\n\n#define mmDMA7_QM_ARB_MST_CRED_INC                                   0x5E8AA0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x5E8AA4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x5E8AA8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x5E8AAC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x5E8AB0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x5E8AB4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x5E8AB8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x5E8ABC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x5E8AC0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x5E8AC4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x5E8AC8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x5E8ACC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x5E8AD0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x5E8AD4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x5E8AD8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x5E8ADC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x5E8AE0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x5E8AE4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x5E8AE8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x5E8AEC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x5E8AF0\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x5E8AF4\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x5E8AF8\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x5E8AFC\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x5E8B00\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x5E8B04\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x5E8B08\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x5E8B0C\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x5E8B10\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x5E8B14\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x5E8B18\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x5E8B1C\n\n#define mmDMA7_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x5E8B20\n\n#define mmDMA7_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x5E8B28\n\n#define mmDMA7_QM_ARB_MST_SLAVE_EN                                   0x5E8B2C\n\n#define mmDMA7_QM_ARB_MST_QUIET_PER                                  0x5E8B34\n\n#define mmDMA7_QM_ARB_SLV_CHOISE_WDT                                 0x5E8B38\n\n#define mmDMA7_QM_ARB_SLV_ID                                         0x5E8B3C\n\n#define mmDMA7_QM_ARB_MSG_MAX_INFLIGHT                               0x5E8B44\n\n#define mmDMA7_QM_ARB_MSG_AWUSER_31_11                               0x5E8B48\n\n#define mmDMA7_QM_ARB_MSG_AWUSER_SEC_PROP                            0x5E8B4C\n\n#define mmDMA7_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x5E8B50\n\n#define mmDMA7_QM_ARB_BASE_LO                                        0x5E8B54\n\n#define mmDMA7_QM_ARB_BASE_HI                                        0x5E8B58\n\n#define mmDMA7_QM_ARB_STATE_STS                                      0x5E8B80\n\n#define mmDMA7_QM_ARB_CHOISE_FULLNESS_STS                            0x5E8B84\n\n#define mmDMA7_QM_ARB_MSG_STS                                        0x5E8B88\n\n#define mmDMA7_QM_ARB_SLV_CHOISE_Q_HEAD                              0x5E8B8C\n\n#define mmDMA7_QM_ARB_ERR_CAUSE                                      0x5E8B9C\n\n#define mmDMA7_QM_ARB_ERR_MSG_EN                                     0x5E8BA0\n\n#define mmDMA7_QM_ARB_ERR_STS_DRP                                    0x5E8BA8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_0                                 0x5E8BB0\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_1                                 0x5E8BB4\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_2                                 0x5E8BB8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_3                                 0x5E8BBC\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_4                                 0x5E8BC0\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_5                                 0x5E8BC4\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_6                                 0x5E8BC8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_7                                 0x5E8BCC\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_8                                 0x5E8BD0\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_9                                 0x5E8BD4\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_10                                0x5E8BD8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_11                                0x5E8BDC\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_12                                0x5E8BE0\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_13                                0x5E8BE4\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_14                                0x5E8BE8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_15                                0x5E8BEC\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_16                                0x5E8BF0\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_17                                0x5E8BF4\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_18                                0x5E8BF8\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_19                                0x5E8BFC\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_20                                0x5E8C00\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_21                                0x5E8C04\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_22                                0x5E8C08\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_23                                0x5E8C0C\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_24                                0x5E8C10\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_25                                0x5E8C14\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_26                                0x5E8C18\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_27                                0x5E8C1C\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_28                                0x5E8C20\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_29                                0x5E8C24\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_30                                0x5E8C28\n\n#define mmDMA7_QM_ARB_MST_CRED_STS_31                                0x5E8C2C\n\n#define mmDMA7_QM_CGM_CFG                                            0x5E8C70\n\n#define mmDMA7_QM_CGM_STS                                            0x5E8C74\n\n#define mmDMA7_QM_CGM_CFG1                                           0x5E8C78\n\n#define mmDMA7_QM_LOCAL_RANGE_BASE                                   0x5E8C80\n\n#define mmDMA7_QM_LOCAL_RANGE_SIZE                                   0x5E8C84\n\n#define mmDMA7_QM_CSMR_STRICT_PRIO_CFG                               0x5E8C90\n\n#define mmDMA7_QM_HBW_RD_RATE_LIM_CFG_1                              0x5E8C94\n\n#define mmDMA7_QM_LBW_WR_RATE_LIM_CFG_0                              0x5E8C98\n\n#define mmDMA7_QM_LBW_WR_RATE_LIM_CFG_1                              0x5E8C9C\n\n#define mmDMA7_QM_HBW_RD_RATE_LIM_CFG_0                              0x5E8CA0\n\n#define mmDMA7_QM_GLBL_AXCACHE                                       0x5E8CA4\n\n#define mmDMA7_QM_IND_GW_APB_CFG                                     0x5E8CB0\n\n#define mmDMA7_QM_IND_GW_APB_WDATA                                   0x5E8CB4\n\n#define mmDMA7_QM_IND_GW_APB_RDATA                                   0x5E8CB8\n\n#define mmDMA7_QM_IND_GW_APB_STATUS                                  0x5E8CBC\n\n#define mmDMA7_QM_GLBL_ERR_ADDR_LO                                   0x5E8CD0\n\n#define mmDMA7_QM_GLBL_ERR_ADDR_HI                                   0x5E8CD4\n\n#define mmDMA7_QM_GLBL_ERR_WDATA                                     0x5E8CD8\n\n#define mmDMA7_QM_GLBL_MEM_INIT_BUSY                                 0x5E8D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}