{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685948384371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685948384373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  5 08:59:44 2023 " "Processing started: Mon Jun  5 08:59:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685948384373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685948384373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_blinklicht -c de1_blinklicht " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_blinklicht -c de1_blinklicht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685948384373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685948384587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_blinklicht-rtl " "Found design unit 1: de1_blinklicht-rtl" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685948385057 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_blinklicht " "Found entity 1: de1_blinklicht" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685948385057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685948385057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_blinklicht " "Elaborating entity \"de1_blinklicht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685948385120 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..2\] de1_blinklicht_rtl.vhd(7) " "Using initial value X (don't care) for net \"LEDG\[7..2\]\" at de1_blinklicht_rtl.vhd(7)" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685948385123 "|de1_blinklicht"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685948385389 "|de1_blinklicht|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685948385389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685948385508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../src/de1_blinklicht_rtl.vhd" "" { Text "/home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_blinklicht_rtl.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685948385549 "|de1_blinklicht|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1685948385549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685948385550 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685948385550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685948385550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685948385550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685948385559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  5 08:59:45 2023 " "Processing ended: Mon Jun  5 08:59:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685948385559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685948385559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685948385559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685948385559 ""}
