â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸŸ¦ Day 01 â€“ Parameterized N-bit ALU (SystemVerilog)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

ğŸ”¹ **Objective**
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
The objective of this task is to design and verify a reusable, parameterized  
N-bit Arithmetic Logic Unit (ALU) using **SystemVerilog**.

âœ” Focus on clean combinational RTL  
âœ” Correct flag generation  
âœ” Self-checking verification using Vivado  

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
âš™ï¸ ALU Operations
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

The ALU supports the following operations selected using a control signal:

| ALU_SEL | Operation |
|--------|-----------|
| 000 | ADD |
| 001 | SUB |
| 010 | AND |
| 011 | OR |
| 100 | XOR |

ğŸ§  The data width of the ALU is **parameterized**, enabling scalability and reuse.

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸ§© Design Highlights
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

âœ” Parameterized data width (`N`)  
âœ” Pure combinational design  
âœ” Uses `always_comb` for synthesis-safe logic  
âœ” Extended arithmetic for carry detection  
âœ” Clean, readable, and modular RTL  

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸš© Flag Description
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

The ALU generates the following status flags:

ğŸ”¸ **Z â€“ Zero Flag**  
âœ” Set when the output result equals zero  

ğŸ”¸ **C â€“ Carry Flag**  
âœ” Indicates carry-out from the MSB during addition or subtraction  

ğŸ”¸ **V â€“ Overflow Flag**  
âœ” Detects signed overflow during arithmetic operations  

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸ§ª Verification Strategy
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

âœ” Self-checking SystemVerilog testbench  
âœ” Directed test cases for each ALU operation  
âœ” Automatic **PASS / FAIL** reporting  
âœ” No manual waveform dependency for correctness  

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸ“Š Simulation
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

ğŸ›  Tool Used: **Vivado Simulator**

âœ” Behavioral simulation performed  
âœ” Waveforms observed for:
  â–¸ ADD and SUB operations  
  â–¸ Logical operations  
  â–¸ Zero and carry conditions  

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸ“ Repository Structure
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Day01_Parameterized_ALU/
â”œâ”€â”€ rtl/ â–¶ ALU RTL (SystemVerilog)
â”œâ”€â”€ tb/ â–¶ Self-checking testbench
â”œâ”€â”€ sim/ â–¶ Simulation waveforms/screenshots
â””â”€â”€ README.md

â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
ğŸ§  Key Takeaways
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

âœ” Importance of parameterized RTL design  
âœ” Correct handling of arithmetic flags  

