<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p675" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_675{left:629px;bottom:933px;letter-spacing:0.11px;word-spacing:-1.16px;}
#t2_675{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_675{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_675{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_675{left:160px;bottom:879px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t6_675{left:160px;bottom:863px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t7_675{left:160px;bottom:834px;}
#t8_675{left:197px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t9_675{left:160px;bottom:805px;}
#ta_675{left:197px;bottom:805px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tb_675{left:160px;bottom:777px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tc_675{left:160px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#td_675{left:499px;bottom:750px;letter-spacing:-0.15px;word-spacing:0.06px;}
#te_675{left:725px;bottom:750px;letter-spacing:-0.09px;}
#tf_675{left:160px;bottom:733px;letter-spacing:-0.12px;}
#tg_675{left:95px;bottom:690px;letter-spacing:0.13px;}
#th_675{left:160px;bottom:690px;letter-spacing:0.12px;word-spacing:0.03px;}
#ti_675{left:160px;bottom:662px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_675{left:160px;bottom:646px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tk_675{left:160px;bottom:629px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tl_675{left:506px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.07px;}
#tm_675{left:667px;bottom:629px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tn_675{left:160px;bottom:612px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#to_675{left:160px;bottom:595px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_675{left:160px;bottom:578px;letter-spacing:-0.11px;}
#tq_675{left:160px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tr_675{left:160px;bottom:534px;letter-spacing:-0.11px;}
#ts_675{left:160px;bottom:517px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_675{left:208px;bottom:484px;letter-spacing:0.13px;}
#tu_675{left:160px;bottom:464px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#tv_675{left:160px;bottom:447px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tw_675{left:208px;bottom:397px;letter-spacing:0.13px;}
#tx_675{left:160px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_675{left:160px;bottom:360px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#tz_675{left:160px;bottom:343px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_675{left:160px;bottom:326px;letter-spacing:-0.11px;word-spacing:-0.94px;}
#t11_675{left:160px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t12_675{left:160px;bottom:265px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t13_675{left:160px;bottom:248px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t14_675{left:160px;bottom:231px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t15_675{left:160px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t16_675{left:513px;bottom:215px;letter-spacing:-0.27px;}
#t17_675{left:534px;bottom:214px;letter-spacing:-0.07px;}
#t18_675{left:548px;bottom:215px;letter-spacing:-0.27px;}
#t19_675{left:569px;bottom:214px;letter-spacing:-0.09px;word-spacing:-0.67px;}
#t1a_675{left:160px;bottom:198px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1b_675{left:386px;bottom:198px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1c_675{left:160px;bottom:181px;letter-spacing:-0.14px;}
#t1d_675{left:197px;bottom:181px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_675{left:160px;bottom:153px;letter-spacing:-0.1px;word-spacing:-0.66px;}
#t1f_675{left:436px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1g_675{left:658px;bottom:153px;letter-spacing:-0.1px;word-spacing:-0.69px;}
#t1h_675{left:704px;bottom:153px;letter-spacing:-0.11px;}

.s1_675{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_675{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_675{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_675{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_675{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_675{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_675{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_675{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts675" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg675Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg675" style="-webkit-user-select: none;"><object width="825" height="990" data="675/675.svg" type="image/svg+xml" id="pdf675" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_675" class="t s1_675">Memory Order Model </span>
<span id="t2_675" class="t s2_675">ARM DDI 0100I </span><span id="t3_675" class="t s1_675">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_675" class="t s2_675">B2-19 </span>
<span id="t5_675" class="t s3_675">The DataSynchronizationBarrier operation acts as a special kind of memory barrier. The DSB operation </span>
<span id="t6_675" class="t s3_675">completes when: </span>
<span id="t7_675" class="t s3_675">• </span><span id="t8_675" class="t s3_675">All explicit memory accesses before this instruction complete. </span>
<span id="t9_675" class="t s3_675">• </span><span id="ta_675" class="t s3_675">All Cache, Branch predictor and TLB maintenance operations preceding this instruction complete. </span>
<span id="tb_675" class="t s3_675">In addition, no instruction subsequent to the DSB may execute until the DSB completes. </span>
<span id="tc_675" class="t s3_675">The encoding for DataSynchronizationBarrier is described in </span><span id="td_675" class="t s4_675">Register 7: cache management functions </span><span id="te_675" class="t s3_675">on </span>
<span id="tf_675" class="t s3_675">page B6-19. </span>
<span id="tg_675" class="t s5_675">B2.6.3 </span><span id="th_675" class="t s5_675">PrefetchFlush CP15 register 7 </span>
<span id="ti_675" class="t s3_675">The PrefetchFlush instruction flushes the pipeline in the processor, so that all instructions following the </span>
<span id="tj_675" class="t s3_675">pipeline flush are fetched from cache or memory after the instruction has been completed. It ensures that </span>
<span id="tk_675" class="t s3_675">the effects of context altering operations, such as changing the </span><span id="tl_675" class="t s4_675">Application Space IDentifier </span><span id="tm_675" class="t s3_675">(ASID), or </span>
<span id="tn_675" class="t s3_675">completed TLB maintenance operations or branch predictor maintenance operations, as well as all changes </span>
<span id="to_675" class="t s3_675">to the CP15 registers, executed before the PrefetchFlush are visible to the instructions fetched after the </span>
<span id="tp_675" class="t s3_675">PrefetchFlush. </span>
<span id="tq_675" class="t s3_675">In addition, the PrefetchFlush operation ensures that any branches which appear in program order after the </span>
<span id="tr_675" class="t s3_675">PrefetchFlush are always written into the branch prediction logic with the context that is visible after the </span>
<span id="ts_675" class="t s3_675">PrefetchFlush. This is required to ensure correct execution of the instruction stream. </span>
<span id="tt_675" class="t s6_675">Note </span>
<span id="tu_675" class="t s3_675">Any context altering operations appearing in program order after the PrefetchFlush only take effect after the </span>
<span id="tv_675" class="t s3_675">PrefetchFlush has been executed. This is due to the behavior of the context altering instructions. </span>
<span id="tw_675" class="t s6_675">Note </span>
<span id="tx_675" class="t s3_675">ARM implementations are free to choose how far ahead of the current point of execution they prefetch </span>
<span id="ty_675" class="t s3_675">instructions; either a fixed or a dynamically varying number of instructions. As well as being free to choose </span>
<span id="tz_675" class="t s3_675">how many instructions to prefetch, an ARM implementation can choose which possible future execution </span>
<span id="t10_675" class="t s3_675">path to prefetch along. For example, after a branch instruction, it can choose to prefetch either the instruction </span>
<span id="t11_675" class="t s3_675">following the branch or the instruction at the branch target. This is known as branch prediction. </span>
<span id="t12_675" class="t s3_675">A potential problem with all forms of instruction prefetching is that the instruction in memory might be </span>
<span id="t13_675" class="t s3_675">changed after it was prefetched but before it is executed. If this happens, the modification to the instruction </span>
<span id="t14_675" class="t s3_675">in memory does not normally prevent the already prefetched copy of the instruction from executing to </span>
<span id="t15_675" class="t s3_675">completion. The PrefetchFlush and memory barrier instructions (</span><span id="t16_675" class="t v0_675 s7_675">DMB </span><span id="t17_675" class="t s3_675">or </span><span id="t18_675" class="t v0_675 s7_675">DSB </span><span id="t19_675" class="t s3_675">as appropriate) are used to force </span>
<span id="t1a_675" class="t s3_675">execution ordering where necessary. See </span><span id="t1b_675" class="t s4_675">Ordering of cache maintenance operations in the memory order </span>
<span id="t1c_675" class="t s4_675">model </span><span id="t1d_675" class="t s3_675">on page B2-21. </span>
<span id="t1e_675" class="t s3_675">The encoding for the PrefetchFlush is described in </span><span id="t1f_675" class="t s4_675">Register 7: cache management functions </span><span id="t1g_675" class="t s3_675">on page </span><span id="t1h_675" class="t s3_675">B6-19. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
