arch                	circuit         	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_frac_N10_40nm.xml	test_eblif.eblif	common       	0.16                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	1      	3     	-1          	-1      	07f0177     	success   	50696      	3                 	1                  	5                  	6                    	1                 	4                   	5                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.00      	0.544641      	-0.918653           	-0.544641           	20            	9                	1                                     	53894                 	53894                	4880.82                          	542.314                             	0.00                     	14                         	1                                	1.21897            	-1.76449 	-1.21897 	0       	0       	6579.40                     	731.044                        	0.00                
