***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = CPU_Project
Directory = C:/Users/LOLNO/CPU_Project

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<full_testbench_bd_multiplexer_0_0_synth_1>
<full_testbench_bd_general_registers_0_0_synth_1>
<full_testbench_bd_control_unit_0_0_synth_1>
<full_testbench_bd_multiplexer_0_1_synth_1>
<full_testbench_bd_alu_op_B_0_synth_1>
<full_testbench_bd_alu_0_0_synth_1>
<full_testbench_bd_program_memory_0_0_synth_1>
<full_testbench_bd_alu_op_A_0_synth_1>
<full_testbench_bd_cu_ram_0_0_synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<Unit_Tests> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<full_testbench_bd_alu_0_0>
None

<full_testbench_bd_alu_op_A_0>
None

<full_testbench_bd_alu_op_B_0>
None

<full_testbench_bd_control_unit_0_0>
None

<full_testbench_bd_cu_ram_0_0>
None

<full_testbench_bd_general_registers_0_0>
None

<full_testbench_bd_multiplexer_0_0>
None

<full_testbench_bd_multiplexer_0_1>
None

<full_testbench_bd_program_memory_0_0>
None

<Unit_Tests>
C:/Users/LOLNO/CPU_Project/cu_memwatch.wcfg

<constrs_1>
None

<sources_1>
c:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16104-DESKTOP-VSR39OG/PrjAr/_X_/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
c:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16104-DESKTOP-VSR39OG/PrjAr/_X_/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
c:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16104-DESKTOP-VSR39OG/PrjAr/_X_/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
c:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-16104-DESKTOP-VSR39OG/PrjAr/_X_/CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./CPU_Project.srcs/sources_1/new/params.v
./CPU_Project.srcs/sources_1/new/alu.v
./CPU_Project.srcs/sources_1/new/alu_input_output_reg.v
./CPU_Project.srcs/sources_1/new/cu_ram.v
./CPU_Project.srcs/sources_1/new/general_registers.v
./CPU_Project.srcs/sources_1/new/multiplexer.v
./CPU_Project.srcs/sources_1/new/control_unit.v
./CPU_Project.srcs/sources_1/new/program_memory.v
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/full_testbench_bd.bd
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/full_testbench_bd_xlslice_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/sim/full_testbench_bd_xlslice_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/synth/full_testbench_bd_xlslice_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/full_testbench_bd_xlslice_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/full_testbench_bd_xlslice_1_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/sim/full_testbench_bd_xlslice_1_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/synth/full_testbench_bd_xlslice_1_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/full_testbench_bd_xlslice_1_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/full_testbench_bd_xlslice_0_1.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/sim/full_testbench_bd_xlslice_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/synth/full_testbench_bd_xlslice_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/full_testbench_bd_xlslice_0_1.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/full_testbench_bd_xlslice_1_1.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/sim/full_testbench_bd_xlslice_1_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/synth/full_testbench_bd_xlslice_1_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/full_testbench_bd_xlslice_1_1.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/sim/full_testbench_bd_alu_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/synth/full_testbench_bd_alu_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/sim/full_testbench_bd_alu_op_A_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/synth/full_testbench_bd_alu_op_A_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/sim/full_testbench_bd_alu_op_B_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/synth/full_testbench_bd_alu_op_B_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/sim/full_testbench_bd_cu_ram_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/synth/full_testbench_bd_cu_ram_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/sim/full_testbench_bd_general_registers_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/synth/full_testbench_bd_general_registers_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/sim/full_testbench_bd_multiplexer_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/synth/full_testbench_bd_multiplexer_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/sim/full_testbench_bd_multiplexer_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/synth/full_testbench_bd_multiplexer_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/sim/full_testbench_bd_control_unit_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/synth/full_testbench_bd_control_unit_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.xml
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/sim/full_testbench_bd_program_memory_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/synth/full_testbench_bd_program_memory_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.xml
./CPU_Project.gen/sources_1/bd/full_testbench_bd/synth/full_testbench_bd.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/sim/full_testbench_bd.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/full_testbench_bd_ooc.xdc
./CPU_Project.gen/sources_1/bd/full_testbench_bd/hw_handoff/full_testbench_bd.hwh
./CPU_Project.gen/sources_1/bd/full_testbench_bd/full_testbench_bd.bda
./CPU_Project.gen/sources_1/bd/full_testbench_bd/hw_handoff/full_testbench_bd_bd.tcl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/synth/full_testbench_bd.hwdef
./CPU_Project.gen/sources_1/bd/full_testbench_bd/sim/full_testbench_bd.protoinst
./CPU_Project.srcs/sources_1/imports/full_testbench_bd_wrapper.v

<constrs_1>
None

<utils_1>
None

<Unit_Tests>
./CPU_Project.srcs/Unit_Tests/new/alu_tb_auto.v
./CPU_Project.srcs/Unit_Tests/new/control_unit_tb_auto.v
./CPU_Project.srcs/Unit_Tests/new/general_registers_tb_auto.v
./CPU_Project.srcs/Unit_Tests/new/run_all_tests.v
./CPU_Project.srcs/Unit_Tests/imports/CPU_Project/cu_memwatch.wcfg

<full_testbench_bd_multiplexer_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/sim/full_testbench_bd_multiplexer_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/synth/full_testbench_bd_multiplexer_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/full_testbench_bd_multiplexer_0_0.xml

<full_testbench_bd_general_registers_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/sim/full_testbench_bd_general_registers_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/synth/full_testbench_bd_general_registers_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/full_testbench_bd_general_registers_0_0.xml

<full_testbench_bd_control_unit_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/sim/full_testbench_bd_control_unit_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/synth/full_testbench_bd_control_unit_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/full_testbench_bd_control_unit_0_0.xml

<full_testbench_bd_multiplexer_0_1>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/sim/full_testbench_bd_multiplexer_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/synth/full_testbench_bd_multiplexer_0_1.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/full_testbench_bd_multiplexer_0_1.xml

<full_testbench_bd_alu_op_B_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/sim/full_testbench_bd_alu_op_B_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/synth/full_testbench_bd_alu_op_B_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/full_testbench_bd_alu_op_B_0.xml

<full_testbench_bd_alu_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/sim/full_testbench_bd_alu_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/synth/full_testbench_bd_alu_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/full_testbench_bd_alu_0_0.xml

<full_testbench_bd_program_memory_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/sim/full_testbench_bd_program_memory_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/synth/full_testbench_bd_program_memory_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/full_testbench_bd_program_memory_0_0.xml

<full_testbench_bd_alu_op_A_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/sim/full_testbench_bd_alu_op_A_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/synth/full_testbench_bd_alu_op_A_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/full_testbench_bd_alu_op_A_0.xml

<full_testbench_bd_cu_ram_0_0>
./CPU_Project.srcs/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.xci
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/sim/full_testbench_bd_cu_ram_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.dcp
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_stub.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_stub.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_sim_netlist.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0_sim_netlist.vhdl
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/synth/full_testbench_bd_cu_ram_0_0.v
./CPU_Project.gen/sources_1/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/full_testbench_bd_cu_ram_0_0.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
None

<full_testbench_bd_multiplexer_0_0>
None

<full_testbench_bd_general_registers_0_0>
None

<full_testbench_bd_control_unit_0_0>
None

<full_testbench_bd_multiplexer_0_1>
None

<full_testbench_bd_alu_op_B_0>
None

<full_testbench_bd_alu_0_0>
None

<full_testbench_bd_program_memory_0_0>
None

<full_testbench_bd_alu_op_A_0>
None

<full_testbench_bd_cu_ram_0_0>
None

./CPU_Project.board/minized

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/vivado.jou
Archived Location = ./CPU_Project/vivado.jou

Source File = C:/Users/LOLNO/AppData/Roaming/Xilinx/Vivado/vivado.log
Archived Location = ./CPU_Project/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


