--------------- Build Started: 07/25/2018 17:04:53 Project: Design01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Joshua\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Design01.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Joshua\Documents\PSoC Creator\Workspace01\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Cold_Advance(0), Spare_1(0), Spare_2(0)
Info: plm.M0038: The pin named Crank_Input_Diesel(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/25/2018 17:05:17 ---------------
