Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\zdw7287\Downloads\lab4\lab4_quartus\nios_system.qsys --block-symbol-file --output-directory=C:\Users\zdw7287\Downloads\lab4\lab4_quartus\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_quartus/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding iic_clock_bit [altera_avalon_pio 15.1]
Progress: Parameterizing module iic_clock_bit
Progress: Adding iic_data_bit [altera_avalon_pio 15.1]
Progress: Parameterizing module iic_data_bit
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.1]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.iic_data_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zdw7287\Downloads\lab4\lab4_quartus\nios_system.qsys --synthesis=VHDL --output-directory=C:\Users\zdw7287\Downloads\lab4\lab4_quartus\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_quartus/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding iic_clock_bit [altera_avalon_pio 15.1]
Progress: Parameterizing module iic_clock_bit
Progress: Adding iic_data_bit [altera_avalon_pio 15.1]
Progress: Parameterizing module iic_data_bit
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_external_bus_bridge_0 [altera_up_avalon_to_external_bus_bridge 15.1]
Progress: Parameterizing module to_external_bus_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.iic_data_bit: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: iic_clock_bit: Starting RTL generation for module 'nios_system_iic_clock_bit'
Info: iic_clock_bit:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_clock_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0001_iic_clock_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0001_iic_clock_bit_gen//nios_system_iic_clock_bit_component_configuration.pl  --do_build_sim=0  ]
Info: iic_clock_bit: Done RTL generation for module 'nios_system_iic_clock_bit'
Info: iic_clock_bit: "nios_system" instantiated altera_avalon_pio "iic_clock_bit"
Info: iic_data_bit: Starting RTL generation for module 'nios_system_iic_data_bit'
Info: iic_data_bit:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_iic_data_bit --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0002_iic_data_bit_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0002_iic_data_bit_gen//nios_system_iic_data_bit_component_configuration.pl  --do_build_sim=0  ]
Info: iic_data_bit: Done RTL generation for module 'nios_system_iic_data_bit'
Info: iic_data_bit: "nios_system" instantiated altera_avalon_pio "iic_data_bit"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: to_external_bus_bridge_0: Starting Generation of Avalon to External Bus Bridge
Info: to_external_bus_bridge_0: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "to_external_bus_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64//eperlcmd.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0009_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/zdw7287/AppData/Local/Temp/alt7254_6460549576087352711.dir/0009_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.03.29 15:02:42 (*) Starting Nios II generation
Info: cpu: # 2017.03.29 15:02:42 (*)   Checking for plaintext license.
Info: cpu: # 2017.03.29 15:02:46 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64/
Info: cpu: # 2017.03.29 15:02:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.03.29 15:02:46 (*)   Plaintext license not found.
Info: cpu: # 2017.03.29 15:02:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.03.29 15:02:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.03.29 15:02:46 (*)   Creating all objects for CPU
Info: cpu: # 2017.03.29 15:02:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.03.29 15:02:47 (*)   Creating plain-text RTL
Info: cpu: # 2017.03.29 15:02:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/zdw7287/Downloads/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/zdw7287/Downloads/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/zdw7287/Downloads/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 30 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
