# do {_246tb_ex10_tb_simulate.do}
# vsim -voptargs=""+acc"" "+transport_int_delays" "+pulse_r/0" "+pulse_int_r/0" -L simprims_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib._246tb_ex10_tb xil_defaultlib.glbl 
# Start time: 09:37:54 on Jul 19,2024
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib._246tb_ex10_tb
# Loading xil_defaultlib.sccomp_dataflow
# Loading simprims_ver.BUFG
# Loading simprims_ver.IBUF
# Loading xil_defaultlib.DMEM
# Loading simprims_ver.LUT2
# Loading simprims_ver.LUT6
# Loading xil_defaultlib.RAM32M_UNIQ_BASE_
# Loading simprims_ver.RAMD32
# Loading simprims_ver.RAMS32
# Loading xil_defaultlib.RAM32M_HD1
# Loading xil_defaultlib.RAM32M_HD2
# Loading xil_defaultlib.RAM32M_HD3
# Loading xil_defaultlib.RAM32M_HD4
# Loading xil_defaultlib.RAM32M_HD5
# Loading xil_defaultlib.RAM32M_HD6
# Loading xil_defaultlib.RAM32M_HD7
# Loading xil_defaultlib.RAM32M_HD8
# Loading xil_defaultlib.RAM32M_HD9
# Loading xil_defaultlib.RAM32M_HD10
# Loading xil_defaultlib.RAM32M_HD11
# Loading xil_defaultlib.RAM32M_HD12
# Loading xil_defaultlib.RAM32M_HD13
# Loading xil_defaultlib.RAM32M_HD14
# Loading xil_defaultlib.RAM32M_HD15
# Loading xil_defaultlib.RAM32M_HD16
# Loading xil_defaultlib.RAM32M_HD17
# Loading simprims_ver.LUT1
# Loading xil_defaultlib.IMEM
# Loading simprims_ver.LUT4
# Loading simprims_ver.LUT5
# Loading simprims_ver.LUT3
# Loading simprims_ver.CARRY4
# Loading simprims_ver.MUXF7
# Loading xil_defaultlib.dist_mem_gen_1
# Loading xil_defaultlib.dist_mem_gen_1_dist_mem_gen_v8_0_10
# Loading simprims_ver.GND
# Loading simprims_ver.MUXF8
# Loading simprims_ver.OBUF
# Loading xil_defaultlib.cpu
# Loading xil_defaultlib.CP0
# Loading simprims_ver.FDRE
# Loading xil_defaultlib.DIV
# Loading xil_defaultlib.HI_LO
# Loading simprims_ver.FDCE
# Loading xil_defaultlib.MUL
# Loading simprims_ver.DSP48E1
# Loading xil_defaultlib.MUX
# Loading xil_defaultlib.MUX_0
# Loading xil_defaultlib.PC
# Loading simprims_ver.FDSE
# Loading xil_defaultlib.regfile
# Loading xil_defaultlib.glbl
# SDF 10.4c Compiler 2015.07 Jul 20 2015
# 
# Loading instances from _246tb_ex10_tb_time_synth.sdf
# Loading simprims_ver.x_lut2_mux4
# Loading simprims_ver.x_lut1_mux2
# Loading simprims_ver.x_lut3_mux4
# Loading simprims_ver.sffsrce_fdre
# Loading simprims_ver.ffsrce_fdce
# Loading simprims_ver.sffsrce_fdse
# Loading timing data from _246tb_ex10_tb_time_synth.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb File: ../../../../CPU54.srcs/sim_1/new/testbench_cpu54_single.v
# ** Warning: (vsim-3316) No solution possible for some delayed timing check nets. 12848 negative limits were zeroed. Use +ntc_warn for more info.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb File: ../../../../CPU54.srcs/sim_1/new/testbench_cpu54_single.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module LUT4 at D:/Vivado/2016.2/data/verilog/src/unisims/LUT4.v line 55
# End time: 09:41:15 on Jul 19,2024, Elapsed time: 0:03:21
# Errors: 0, Warnings: 1
