-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/20/2024 09:33:50"

-- 
-- Device: Altera 10M50DAF484C8G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PROCESADOR IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	port_in_00 : IN std_logic_vector(7 DOWNTO 0);
	port_in_01 : IN std_logic_vector(7 DOWNTO 0);
	port_in_02 : IN std_logic_vector(7 DOWNTO 0);
	port_in_03 : IN std_logic_vector(7 DOWNTO 0);
	port_in_04 : IN std_logic_vector(7 DOWNTO 0);
	port_in_05 : IN std_logic_vector(7 DOWNTO 0);
	port_in_06 : IN std_logic_vector(7 DOWNTO 0);
	port_in_07 : IN std_logic_vector(7 DOWNTO 0);
	port_in_08 : IN std_logic_vector(7 DOWNTO 0);
	port_in_09 : IN std_logic_vector(7 DOWNTO 0);
	port_in_10 : IN std_logic_vector(7 DOWNTO 0);
	port_in_11 : IN std_logic_vector(7 DOWNTO 0);
	port_in_12 : IN std_logic_vector(7 DOWNTO 0);
	port_in_13 : IN std_logic_vector(7 DOWNTO 0);
	port_in_14 : IN std_logic_vector(7 DOWNTO 0);
	port_in_15 : IN std_logic_vector(7 DOWNTO 0);
	port_out_00 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_01 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_02 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_03 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_04 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_05 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_06 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_07 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_08 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_09 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_10 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_11 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_12 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_13 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_14 : BUFFER std_logic_vector(7 DOWNTO 0);
	port_out_15 : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END PROCESADOR;

-- Design Ports Information
-- port_out_00[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[1]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[2]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[6]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_00[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[2]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[6]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_01[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[4]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[6]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_02[7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[0]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[2]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[3]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[4]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[5]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[6]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_03[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_04[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[2]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[5]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_05[7]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_06[7]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[0]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[3]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_07[7]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[0]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[3]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_08[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[1]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[2]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[5]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[6]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_09[7]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[4]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_10[7]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[6]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_11[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[5]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_12[7]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[2]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_13[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[0]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[5]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_14[7]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[3]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[5]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_out_15[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[0]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[0]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[0]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[7]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[7]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[7]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[7]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[7]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[7]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[7]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[7]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[7]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[6]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[6]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[6]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[6]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[6]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[6]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[6]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[6]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[5]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[5]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[5]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[5]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[5]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[4]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[4]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[4]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[1]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[1]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[1]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[2]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[2]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[2]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_06[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_05[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_04[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_07[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_09[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_10[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_08[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_11[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_02[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_01[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_00[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_03[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_13[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_14[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_12[3]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- port_in_15[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PROCESADOR IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_port_in_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_in_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_00 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_01 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_02 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_03 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_04 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_05 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_06 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_07 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_08 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_09 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_port_out_15 : std_logic_vector(7 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \port_out_00[0]~output_o\ : std_logic;
SIGNAL \port_out_00[1]~output_o\ : std_logic;
SIGNAL \port_out_00[2]~output_o\ : std_logic;
SIGNAL \port_out_00[3]~output_o\ : std_logic;
SIGNAL \port_out_00[4]~output_o\ : std_logic;
SIGNAL \port_out_00[5]~output_o\ : std_logic;
SIGNAL \port_out_00[6]~output_o\ : std_logic;
SIGNAL \port_out_00[7]~output_o\ : std_logic;
SIGNAL \port_out_01[0]~output_o\ : std_logic;
SIGNAL \port_out_01[1]~output_o\ : std_logic;
SIGNAL \port_out_01[2]~output_o\ : std_logic;
SIGNAL \port_out_01[3]~output_o\ : std_logic;
SIGNAL \port_out_01[4]~output_o\ : std_logic;
SIGNAL \port_out_01[5]~output_o\ : std_logic;
SIGNAL \port_out_01[6]~output_o\ : std_logic;
SIGNAL \port_out_01[7]~output_o\ : std_logic;
SIGNAL \port_out_02[0]~output_o\ : std_logic;
SIGNAL \port_out_02[1]~output_o\ : std_logic;
SIGNAL \port_out_02[2]~output_o\ : std_logic;
SIGNAL \port_out_02[3]~output_o\ : std_logic;
SIGNAL \port_out_02[4]~output_o\ : std_logic;
SIGNAL \port_out_02[5]~output_o\ : std_logic;
SIGNAL \port_out_02[6]~output_o\ : std_logic;
SIGNAL \port_out_02[7]~output_o\ : std_logic;
SIGNAL \port_out_03[0]~output_o\ : std_logic;
SIGNAL \port_out_03[1]~output_o\ : std_logic;
SIGNAL \port_out_03[2]~output_o\ : std_logic;
SIGNAL \port_out_03[3]~output_o\ : std_logic;
SIGNAL \port_out_03[4]~output_o\ : std_logic;
SIGNAL \port_out_03[5]~output_o\ : std_logic;
SIGNAL \port_out_03[6]~output_o\ : std_logic;
SIGNAL \port_out_03[7]~output_o\ : std_logic;
SIGNAL \port_out_04[0]~output_o\ : std_logic;
SIGNAL \port_out_04[1]~output_o\ : std_logic;
SIGNAL \port_out_04[2]~output_o\ : std_logic;
SIGNAL \port_out_04[3]~output_o\ : std_logic;
SIGNAL \port_out_04[4]~output_o\ : std_logic;
SIGNAL \port_out_04[5]~output_o\ : std_logic;
SIGNAL \port_out_04[6]~output_o\ : std_logic;
SIGNAL \port_out_04[7]~output_o\ : std_logic;
SIGNAL \port_out_05[0]~output_o\ : std_logic;
SIGNAL \port_out_05[1]~output_o\ : std_logic;
SIGNAL \port_out_05[2]~output_o\ : std_logic;
SIGNAL \port_out_05[3]~output_o\ : std_logic;
SIGNAL \port_out_05[4]~output_o\ : std_logic;
SIGNAL \port_out_05[5]~output_o\ : std_logic;
SIGNAL \port_out_05[6]~output_o\ : std_logic;
SIGNAL \port_out_05[7]~output_o\ : std_logic;
SIGNAL \port_out_06[0]~output_o\ : std_logic;
SIGNAL \port_out_06[1]~output_o\ : std_logic;
SIGNAL \port_out_06[2]~output_o\ : std_logic;
SIGNAL \port_out_06[3]~output_o\ : std_logic;
SIGNAL \port_out_06[4]~output_o\ : std_logic;
SIGNAL \port_out_06[5]~output_o\ : std_logic;
SIGNAL \port_out_06[6]~output_o\ : std_logic;
SIGNAL \port_out_06[7]~output_o\ : std_logic;
SIGNAL \port_out_07[0]~output_o\ : std_logic;
SIGNAL \port_out_07[1]~output_o\ : std_logic;
SIGNAL \port_out_07[2]~output_o\ : std_logic;
SIGNAL \port_out_07[3]~output_o\ : std_logic;
SIGNAL \port_out_07[4]~output_o\ : std_logic;
SIGNAL \port_out_07[5]~output_o\ : std_logic;
SIGNAL \port_out_07[6]~output_o\ : std_logic;
SIGNAL \port_out_07[7]~output_o\ : std_logic;
SIGNAL \port_out_08[0]~output_o\ : std_logic;
SIGNAL \port_out_08[1]~output_o\ : std_logic;
SIGNAL \port_out_08[2]~output_o\ : std_logic;
SIGNAL \port_out_08[3]~output_o\ : std_logic;
SIGNAL \port_out_08[4]~output_o\ : std_logic;
SIGNAL \port_out_08[5]~output_o\ : std_logic;
SIGNAL \port_out_08[6]~output_o\ : std_logic;
SIGNAL \port_out_08[7]~output_o\ : std_logic;
SIGNAL \port_out_09[0]~output_o\ : std_logic;
SIGNAL \port_out_09[1]~output_o\ : std_logic;
SIGNAL \port_out_09[2]~output_o\ : std_logic;
SIGNAL \port_out_09[3]~output_o\ : std_logic;
SIGNAL \port_out_09[4]~output_o\ : std_logic;
SIGNAL \port_out_09[5]~output_o\ : std_logic;
SIGNAL \port_out_09[6]~output_o\ : std_logic;
SIGNAL \port_out_09[7]~output_o\ : std_logic;
SIGNAL \port_out_10[0]~output_o\ : std_logic;
SIGNAL \port_out_10[1]~output_o\ : std_logic;
SIGNAL \port_out_10[2]~output_o\ : std_logic;
SIGNAL \port_out_10[3]~output_o\ : std_logic;
SIGNAL \port_out_10[4]~output_o\ : std_logic;
SIGNAL \port_out_10[5]~output_o\ : std_logic;
SIGNAL \port_out_10[6]~output_o\ : std_logic;
SIGNAL \port_out_10[7]~output_o\ : std_logic;
SIGNAL \port_out_11[0]~output_o\ : std_logic;
SIGNAL \port_out_11[1]~output_o\ : std_logic;
SIGNAL \port_out_11[2]~output_o\ : std_logic;
SIGNAL \port_out_11[3]~output_o\ : std_logic;
SIGNAL \port_out_11[4]~output_o\ : std_logic;
SIGNAL \port_out_11[5]~output_o\ : std_logic;
SIGNAL \port_out_11[6]~output_o\ : std_logic;
SIGNAL \port_out_11[7]~output_o\ : std_logic;
SIGNAL \port_out_12[0]~output_o\ : std_logic;
SIGNAL \port_out_12[1]~output_o\ : std_logic;
SIGNAL \port_out_12[2]~output_o\ : std_logic;
SIGNAL \port_out_12[3]~output_o\ : std_logic;
SIGNAL \port_out_12[4]~output_o\ : std_logic;
SIGNAL \port_out_12[5]~output_o\ : std_logic;
SIGNAL \port_out_12[6]~output_o\ : std_logic;
SIGNAL \port_out_12[7]~output_o\ : std_logic;
SIGNAL \port_out_13[0]~output_o\ : std_logic;
SIGNAL \port_out_13[1]~output_o\ : std_logic;
SIGNAL \port_out_13[2]~output_o\ : std_logic;
SIGNAL \port_out_13[3]~output_o\ : std_logic;
SIGNAL \port_out_13[4]~output_o\ : std_logic;
SIGNAL \port_out_13[5]~output_o\ : std_logic;
SIGNAL \port_out_13[6]~output_o\ : std_logic;
SIGNAL \port_out_13[7]~output_o\ : std_logic;
SIGNAL \port_out_14[0]~output_o\ : std_logic;
SIGNAL \port_out_14[1]~output_o\ : std_logic;
SIGNAL \port_out_14[2]~output_o\ : std_logic;
SIGNAL \port_out_14[3]~output_o\ : std_logic;
SIGNAL \port_out_14[4]~output_o\ : std_logic;
SIGNAL \port_out_14[5]~output_o\ : std_logic;
SIGNAL \port_out_14[6]~output_o\ : std_logic;
SIGNAL \port_out_14[7]~output_o\ : std_logic;
SIGNAL \port_out_15[0]~output_o\ : std_logic;
SIGNAL \port_out_15[1]~output_o\ : std_logic;
SIGNAL \port_out_15[2]~output_o\ : std_logic;
SIGNAL \port_out_15[3]~output_o\ : std_logic;
SIGNAL \port_out_15[4]~output_o\ : std_logic;
SIGNAL \port_out_15[5]~output_o\ : std_logic;
SIGNAL \port_out_15[6]~output_o\ : std_logic;
SIGNAL \port_out_15[7]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \I0|I0|PC[0]~8_combout\ : std_logic;
SIGNAL \I0|I1|edo.Store_A2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Store_A2~q\ : std_logic;
SIGNAL \I0|I1|edo.Store_A3~q\ : std_logic;
SIGNAL \I0|I1|edo.Store_A4~q\ : std_logic;
SIGNAL \I0|I1|Equal6~0_combout\ : std_logic;
SIGNAL \I0|I1|Equal11~1_combout\ : std_logic;
SIGNAL \I0|I1|edof.AxorB~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.AxorB~q\ : std_logic;
SIGNAL \I0|I1|Equal12~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.nB~2_combout\ : std_logic;
SIGNAL \I0|I1|edo.nB~q\ : std_logic;
SIGNAL \I0|I1|edof.nA~2_combout\ : std_logic;
SIGNAL \I0|I1|edo.nA~q\ : std_logic;
SIGNAL \I0|I1|WideOr4~3_combout\ : std_logic;
SIGNAL \I0|I1|WideOr4~combout\ : std_logic;
SIGNAL \I0|I0|Mux6~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux6~1_combout\ : std_logic;
SIGNAL \I0|I0|Mux6~2_combout\ : std_logic;
SIGNAL \I0|I0|PC[2]~16\ : std_logic;
SIGNAL \I0|I0|PC[3]~17_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~19_combout\ : std_logic;
SIGNAL \I0|I0|Mux2~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux2~1_combout\ : std_logic;
SIGNAL \I1|Equal0~0_combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[1]~1_combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[0]~3_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1429_combout\ : std_logic;
SIGNAL \I0|I1|writee~0_combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[3]~4_combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[2]~5_combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[4]~2_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1421_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1433_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~477_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1420_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1422_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~469_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1431_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1435_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~221_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1425_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1426_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~213_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1105_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1106_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1427_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1428_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~485_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1430_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1434_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~237_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1423_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1424_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~229_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1112_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1432_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1436_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~493_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1113_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1492_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1497_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~341_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1493_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~349_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1495_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~93_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1499_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~85_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1109_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1110_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1500_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~357_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1496_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~365_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1494_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~109_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1498_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~101_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1107_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1108_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1111_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1114_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1437_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1438_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~437_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1442_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~453_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1440_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~181_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1444_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~197_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1115_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1116_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~445feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1441_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~445_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1445_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~461_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1443_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~205_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1439_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~189_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1122_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1123_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~69feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1541_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1503_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~69_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1507_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~53_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1119_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1501_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~325_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1505_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~309_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1120_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1506_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~61_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~77feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1502_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~77_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1117_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1504_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~333_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1508_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~317_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1118_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1121_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1124_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1446_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1448_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~165_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1450_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~421_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1516_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~293_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1514_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~37_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1125_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1126_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1453_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~157_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1451_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~413_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1564_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1511_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~29_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1509_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~285_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1127_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1128_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1513_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~277_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1515_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~21_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1129_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1447_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~405_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1449_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~149_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1130_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1131_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~301feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1512_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~301_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1510_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~45_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1132_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1454_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~429_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1452_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~173_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1133_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1134_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1135_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1524_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~381_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1522_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~125_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1136_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1455_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1459_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~509_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1457_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~253_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1137_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1458_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~245_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1456_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~501_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1521_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~373_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1523_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~117_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1140_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1141_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1462_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~261_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1460_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~517_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1517_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~389_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1519_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~133_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1138_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1139_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1142_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1461_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~269_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1463_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~525_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1520_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~397_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1518_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~141_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1143_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1144_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1145_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1146_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1466_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1481_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~773_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1468_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1482_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~757_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1154_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1470_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1483_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~781_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1464_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1480_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~765_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1155_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~701feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1465_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~701_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~709feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1467_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~709_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1469_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~693_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1147_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1471_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~717_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1148_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~741feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1472_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~741_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1473_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~733_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1474_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~725_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1149_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1475_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~749_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1150_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1478_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~661_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1477_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~669_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1151_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1476_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~677_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1479_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~685_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1152_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1153_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1156_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1540_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~653_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1537_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~637_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1538_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~645_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1539_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~629_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1164_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1165_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1567_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1528_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~621_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1525_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~613_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1565_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1526_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~605_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1566_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1527_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~597_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1157_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1158_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1569_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1532_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~589_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1529_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~573_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1530_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~581_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1568_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1531_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~565_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1159_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1160_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1570_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1533_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~549_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1536_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~557_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1571_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1535_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~533_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1534_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~541_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1161_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1162_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1163_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1166_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1487_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1167_combout\ : std_logic;
SIGNAL \port_in_15[5]~input_o\ : std_logic;
SIGNAL \port_in_11[5]~input_o\ : std_logic;
SIGNAL \port_in_07[5]~input_o\ : std_logic;
SIGNAL \port_in_03[5]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux10~9_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~10_combout\ : std_logic;
SIGNAL \port_in_12[5]~input_o\ : std_logic;
SIGNAL \port_in_08[5]~input_o\ : std_logic;
SIGNAL \port_in_00[5]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux10~6_combout\ : std_logic;
SIGNAL \port_in_04[5]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux10~7_combout\ : std_logic;
SIGNAL \port_in_10[5]~input_o\ : std_logic;
SIGNAL \port_in_14[5]~input_o\ : std_logic;
SIGNAL \port_in_06[5]~input_o\ : std_logic;
SIGNAL \port_in_02[5]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux10~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~8_combout\ : std_logic;
SIGNAL \port_in_13[5]~input_o\ : std_logic;
SIGNAL \port_in_05[5]~input_o\ : std_logic;
SIGNAL \port_in_01[5]~input_o\ : std_logic;
SIGNAL \port_in_09[5]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux10~2_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~3_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~11_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~4_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~38_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~35_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~94_combout\ : std_logic;
SIGNAL \I0|I1|Equal7~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.AorB~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.AorB~q\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.Sub_AB~2_combout\ : std_logic;
SIGNAL \I0|I1|edo.Sub_AB~q\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux3~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux3~1_combout\ : std_logic;
SIGNAL \I0|I0|A_REG[0]~feeder_combout\ : std_logic;
SIGNAL \I0|I0|Mux7~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|C~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|C~combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|C~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|C~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|S~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux10~14_combout\ : std_logic;
SIGNAL \I0|I1|Equal21~2_combout\ : std_logic;
SIGNAL \I0|I1|Equal16~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I6|C~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|C~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|C~6_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|C~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|C~7_combout\ : std_logic;
SIGNAL \I0|I1|WideOr4~7_combout\ : std_logic;
SIGNAL \I0|I1|P2~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_c0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_c0~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nz0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz0~q\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|C~5_combout\ : std_logic;
SIGNAL \I0|I1|Equal15~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nn0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn0~q\ : std_logic;
SIGNAL \I0|I1|P2~2_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_no0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_no0~q\ : std_logic;
SIGNAL \I0|I1|Selector0~38_combout\ : std_logic;
SIGNAL \I0|I1|Equal21~3_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nc0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nc0~q\ : std_logic;
SIGNAL \I0|I1|Equal8~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_o0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o0~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_z0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_z0~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_n0~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_n0~q\ : std_logic;
SIGNAL \I0|I1|Selector0~37_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~39_combout\ : std_logic;
SIGNAL \I0|I0|PC[7]~10_combout\ : std_logic;
SIGNAL \I0|I1|edof.Load_inmA1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmA1~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmA2~q\ : std_logic;
SIGNAL \I0|I1|edof.Load_dir_A1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A1~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A2~q\ : std_logic;
SIGNAL \I0|I0|PC[7]~11_combout\ : std_logic;
SIGNAL \I0|I0|PC[7]~12_combout\ : std_logic;
SIGNAL \I0|I0|PC[3]~18\ : std_logic;
SIGNAL \I0|I0|PC[4]~19_combout\ : std_logic;
SIGNAL \I0|I0|PC[4]~20\ : std_logic;
SIGNAL \I0|I0|PC[5]~21_combout\ : std_logic;
SIGNAL \I0|I0|PC[5]~22\ : std_logic;
SIGNAL \I0|I0|PC[6]~23_combout\ : std_logic;
SIGNAL \I0|I0|Mux1~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux1~1_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~766_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~782_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~774feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~774_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~758_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1091_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1092_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~702feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~702_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~718_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~710feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~710_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~694_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1084_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1085_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~742_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~750_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~726_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~734_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1086_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1087_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~670_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~662_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1088_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~678_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~686_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1089_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1090_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1093_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1559_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~574_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1560_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~590_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~582feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~582_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~566_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1096_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1097_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1561_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~542_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1562_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~534_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1098_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~550_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1563_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~558_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1099_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1100_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~654_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~638_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~646feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~646_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~630_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1101_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1102_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1558_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~622_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1556_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~614_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1557_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~598_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~606_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1094_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1095_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1103_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1486_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~142feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~142_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~134_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1075_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~390_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~398_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1076_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~374_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~382_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~126feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~126_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~118_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1077_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1078_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1079_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~270feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~270_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~262_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1080_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~526_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~518_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1081_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~246_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~254_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1073_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~502_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~510_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1074_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1082_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~206_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~462_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~334_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~78_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1049_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1050_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~310_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~54_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1046_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~438_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~182_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1047_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~326_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~70_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1044_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~454_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~198_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1045_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1048_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~446_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~190_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~62_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~318_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1042_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1043_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1051_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~238_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~222_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1059_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~478_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~494_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1060_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~470_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~486_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~230_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~214_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1052_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1053_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~350_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~366_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~110_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~94_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1054_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1055_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~342_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~358_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~102_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~86_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1056_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1057_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1058_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1061_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~406_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~414_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~158feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~158_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~150_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1062_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1063_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~422_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~430_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~166_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~174_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1069_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1070_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~278feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~278_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~286_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1555_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~22_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~30_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1066_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1067_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~294feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~294_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~302_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~38_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~46_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1064_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1065_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1068_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1071_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1072_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1083_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1104_combout\ : std_logic;
SIGNAL \port_in_12[6]~input_o\ : std_logic;
SIGNAL \port_in_13[6]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux9~9_combout\ : std_logic;
SIGNAL \port_in_15[6]~input_o\ : std_logic;
SIGNAL \port_in_14[6]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux9~10_combout\ : std_logic;
SIGNAL \port_in_10[6]~input_o\ : std_logic;
SIGNAL \port_in_11[6]~input_o\ : std_logic;
SIGNAL \port_in_09[6]~input_o\ : std_logic;
SIGNAL \port_in_08[6]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux9~2_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~3_combout\ : std_logic;
SIGNAL \port_in_01[6]~input_o\ : std_logic;
SIGNAL \port_in_03[6]~input_o\ : std_logic;
SIGNAL \port_in_00[6]~input_o\ : std_logic;
SIGNAL \port_in_02[6]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux9~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~7_combout\ : std_logic;
SIGNAL \port_in_05[6]~input_o\ : std_logic;
SIGNAL \port_in_07[6]~input_o\ : std_logic;
SIGNAL \port_in_04[6]~input_o\ : std_logic;
SIGNAL \port_in_06[6]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux9~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~8_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~11_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~80_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~97_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux9~14_combout\ : std_logic;
SIGNAL \I0|I1|Equal6~1_combout\ : std_logic;
SIGNAL \I0|I1|Equal2~0_combout\ : std_logic;
SIGNAL \I0|I1|Equal2~1_combout\ : std_logic;
SIGNAL \I0|I1|edof.Load_dir_B1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B1~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B2~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B3~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A3~q\ : std_logic;
SIGNAL \I0|I1|WideOr2~0_combout\ : std_logic;
SIGNAL \I0|I1|WideOr2~combout\ : std_logic;
SIGNAL \I1|RAM_ADDRESS[5]~0_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~249_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~505_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~497_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~241_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1262_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1263_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~137_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~393_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~385_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~129_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1264_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1265_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~121feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~121_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~377_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~369_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~113_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1266_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1267_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1268_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~513_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~257_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1269_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~521_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~265_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1270_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1271_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~97feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~97_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~353_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~337feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~337_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~81_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1235_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1236_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~345_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~89_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1233_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~361_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~105feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~105_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1234_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1237_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~481_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~465_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~209_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1231_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~225_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1232_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~473_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~217_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1238_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~233_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~489_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1239_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1240_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~41feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~41_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~297_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~33_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~289_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1253_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1254_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~273_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~17_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1255_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~281_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1578_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~25_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1256_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1257_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~153_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~401_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~145_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1251_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~409_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1252_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~161_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~417_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1258_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~169_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~425_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1259_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1260_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~201feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~201_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~457_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~73_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~329feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~329_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1248_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1249_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~313feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~313_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~57_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1243_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~441_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~185_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1244_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~177_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~433_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~305_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~49_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1245_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1246_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1247_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~193feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~193_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~449_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~65_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~321_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1241_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1242_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1250_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1261_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1272_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~705_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~689_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1273_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~713_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~697_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1274_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~737_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~745_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~729_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~721_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1275_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1276_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~673_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~665_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~657_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1277_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~681_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1278_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1279_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~761_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~777_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~769_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~753_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1280_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1281_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1282_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1581_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~617_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~609_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1580_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~593_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1579_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~601_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1283_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1284_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~649_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~633_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~641_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~625_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1290_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1291_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1584_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~545_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~553_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1585_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~537_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~529_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1287_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1288_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1583_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~585_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~569_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~577_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1582_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~561_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1285_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1286_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1289_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1292_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1489_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1293_combout\ : std_logic;
SIGNAL \port_in_06[1]~input_o\ : std_logic;
SIGNAL \port_in_14[1]~input_o\ : std_logic;
SIGNAL \port_in_10[1]~input_o\ : std_logic;
SIGNAL \port_in_02[1]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux14~2_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~3_combout\ : std_logic;
SIGNAL \port_in_09[1]~input_o\ : std_logic;
SIGNAL \port_in_13[1]~input_o\ : std_logic;
SIGNAL \port_in_05[1]~input_o\ : std_logic;
SIGNAL \port_in_01[1]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux14~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~5_combout\ : std_logic;
SIGNAL \port_in_08[1]~input_o\ : std_logic;
SIGNAL \port_in_12[1]~input_o\ : std_logic;
SIGNAL \port_in_04[1]~input_o\ : std_logic;
SIGNAL \port_in_00[1]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux14~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~7_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~8_combout\ : std_logic;
SIGNAL \port_in_07[1]~input_o\ : std_logic;
SIGNAL \port_in_15[1]~input_o\ : std_logic;
SIGNAL \port_in_03[1]~input_o\ : std_logic;
SIGNAL \port_in_11[1]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux14~9_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~10_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~11_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|I1|s~combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|S~3_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~52_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~48_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~95_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~14_combout\ : std_logic;
SIGNAL \I0|I0|Mux14~15_combout\ : std_logic;
SIGNAL \I0|I1|edof.AandB~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.AandB~q\ : std_logic;
SIGNAL \I0|I1|WideOr4~2_combout\ : std_logic;
SIGNAL \I0|I1|WideOr6~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux4~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux4~1_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~699feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~699_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~715_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~707feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~707_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~691_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1399_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1400_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~667_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~659_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1403_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~675_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~683_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1404_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~723_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~731feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~731_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1401_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~747_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~739_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1402_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1405_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~763_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~779_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~771_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~755_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1406_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1407_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1408_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~651_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~635_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~643_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~627_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1416_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1417_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~571feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~571_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~587_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1599_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~579_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~563_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1411_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1412_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~547_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~555_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1601_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~531_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1600_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~539_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1413_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1414_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1415_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1595_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~611_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1596_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~603_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1597_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~595_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1409_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1598_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~619_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1410_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1418_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1491_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~123_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~115_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1392_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~371_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~379_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1393_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~387feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~387_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~395_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~139_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~131_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1390_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1391_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1394_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~267feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~267_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~259_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1395_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~515_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~523_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1396_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~243_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~251_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1388_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~499_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~507_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1389_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1397_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~403_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~419_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~147_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~163_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1377_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1378_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~411_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~427_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~155_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~171_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1384_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1385_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~283_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~299_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~27_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~43_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1379_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1380_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~35feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~35_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~19_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1381_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~275feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~275_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~291_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1382_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1383_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1386_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~339_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~355_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~99_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~83_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1371_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1372_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~347_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~363_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~107_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~91_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1369_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1370_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1373_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~235_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~219_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1374_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~475_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~491_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1375_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~467_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~483_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~227_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~211_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1367_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1368_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1376_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1387_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~451_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~459_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~203_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~195_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1364_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1365_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~323feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~323_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~331_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~67_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~75_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1359_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1360_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~307_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~315_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~59_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~51_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1361_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1362_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1363_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~443feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~443_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~435_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~187_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~179_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1357_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1358_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1366_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1398_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1419_combout\ : std_logic;
SIGNAL \port_in_06[3]~input_o\ : std_logic;
SIGNAL \port_in_07[3]~input_o\ : std_logic;
SIGNAL \port_in_05[3]~input_o\ : std_logic;
SIGNAL \port_in_04[3]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux12~2_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~3_combout\ : std_logic;
SIGNAL \port_in_15[3]~input_o\ : std_logic;
SIGNAL \port_in_13[3]~input_o\ : std_logic;
SIGNAL \port_in_14[3]~input_o\ : std_logic;
SIGNAL \port_in_12[3]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux12~9_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~10_combout\ : std_logic;
SIGNAL \port_in_11[3]~input_o\ : std_logic;
SIGNAL \port_in_09[3]~input_o\ : std_logic;
SIGNAL \port_in_10[3]~input_o\ : std_logic;
SIGNAL \port_in_08[3]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux12~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~5_combout\ : std_logic;
SIGNAL \port_in_02[3]~input_o\ : std_logic;
SIGNAL \port_in_03[3]~input_o\ : std_logic;
SIGNAL \port_in_00[3]~input_o\ : std_logic;
SIGNAL \port_in_01[3]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux12~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~7_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~8_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~11_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~67_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~64_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~96_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~7_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~14_combout\ : std_logic;
SIGNAL \I0|I0|Mux12~15_combout\ : std_logic;
SIGNAL \I0|I1|Equal6~2_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jmp1~2_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jmp1~q\ : std_logic;
SIGNAL \I0|I1|edo.Jmp2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jmp2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jmp3~q\ : std_logic;
SIGNAL \I0|I0|PC[0]~9\ : std_logic;
SIGNAL \I0|I0|PC[1]~13_combout\ : std_logic;
SIGNAL \I0|I0|PC[1]~14\ : std_logic;
SIGNAL \I0|I0|PC[2]~15_combout\ : std_logic;
SIGNAL \I0|I0|A_REG[2]~feeder_combout\ : std_logic;
SIGNAL \I0|I0|Mux5~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux5~1_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~762_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~778_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~770_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~754_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1343_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1344_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~706feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~706_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~690_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1336_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~714_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~698feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~698_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1337_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~738_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~746_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~730_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~722_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1338_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1339_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~666_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~658_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1340_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~674_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~682_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1341_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1342_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1345_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~650_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~634_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~642_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~626_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1353_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1354_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1589_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~618_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1587_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~610_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1588_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~594_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~602_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1346_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1347_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~562_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~578_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1348_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1591_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~586_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1590_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~570_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1349_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1594_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~554_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1592_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~546_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1593_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~538_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~530_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1350_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1351_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1352_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1355_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1490_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~290_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~34_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1314_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~418_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~162_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1315_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~146_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~402_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1586_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~18_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~274_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1318_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1319_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~282feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~282_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~26_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1316_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~410_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~154_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1317_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1320_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~170_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~426_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~298_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~42_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1321_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1322_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1323_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~466_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~210_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1304_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~218_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~474_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1305_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~234_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~490_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~482_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~226_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1311_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1312_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~106_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~362_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~354feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~354_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~98_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1306_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1307_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~90_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~346_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~82_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~338_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1308_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1309_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1310_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1313_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1324_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~266_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~522_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~138_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~394_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1332_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1333_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~250_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~506_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~378_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~122_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1325_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1326_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~370_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~114_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1329_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~242_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~498_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1330_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~386_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~130_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1327_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~514_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~258_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1328_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1331_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1334_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~450_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~194_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~178_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~434_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1294_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1295_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~74feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~74_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~314_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~58_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1296_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~330_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1297_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~66feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~66_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~322_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~306_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~50_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1298_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1299_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1300_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~442feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~442_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~186_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1301_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~458_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~202_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1302_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1303_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1335_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1356_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I3|I1|s~combout\ : std_logic;
SIGNAL \I0|I0|Mux13~16_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~14_combout\ : std_logic;
SIGNAL \port_in_14[2]~input_o\ : std_logic;
SIGNAL \port_in_15[2]~input_o\ : std_logic;
SIGNAL \port_in_12[2]~input_o\ : std_logic;
SIGNAL \port_in_13[2]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux13~11_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~12_combout\ : std_logic;
SIGNAL \port_in_07[2]~input_o\ : std_logic;
SIGNAL \port_in_05[2]~input_o\ : std_logic;
SIGNAL \port_in_04[2]~input_o\ : std_logic;
SIGNAL \port_in_06[2]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux13~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~7_combout\ : std_logic;
SIGNAL \port_in_01[2]~input_o\ : std_logic;
SIGNAL \port_in_03[2]~input_o\ : std_logic;
SIGNAL \port_in_02[2]~input_o\ : std_logic;
SIGNAL \port_in_00[2]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux13~8_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~9_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~10_combout\ : std_logic;
SIGNAL \port_in_11[2]~input_o\ : std_logic;
SIGNAL \port_in_10[2]~input_o\ : std_logic;
SIGNAL \port_in_08[2]~input_o\ : std_logic;
SIGNAL \port_in_09[2]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux13~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~15_combout\ : std_logic;
SIGNAL \I0|I0|Mux13~17_combout\ : std_logic;
SIGNAL \I0|I1|Equal0~0_combout\ : std_logic;
SIGNAL \I0|I1|Equal0~1_combout\ : std_logic;
SIGNAL \I0|I1|edof.Store_A1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Store_A1~q\ : std_logic;
SIGNAL \I0|I1|WideOr2~2_combout\ : std_logic;
SIGNAL \I0|I1|P2~3_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_no1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_no1~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nc1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nc1~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nn1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn1~q\ : std_logic;
SIGNAL \I0|I1|WideOr2~4_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_z1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_z1~q\ : std_logic;
SIGNAL \I0|I1|P2~1_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_c1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_c1~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_n1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_n1~q\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_o1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o1~q\ : std_logic;
SIGNAL \I0|I1|WideOr2~3_combout\ : std_logic;
SIGNAL \I0|I1|WideOr2~1_combout\ : std_logic;
SIGNAL \I0|I1|WideOr2~5_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1543_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~592_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~600_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~968_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~616_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~608_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~969_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1548_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~552_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1547_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~544_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~536_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~528_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~972_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~973_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1544_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~568_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1546_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~584_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~576_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1545_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~560_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~970_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~971_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~974_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~648_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~632_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~640feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~640_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~624_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~975_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~976_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~977_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~696_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~712_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~704_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~688_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~958_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~959_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~760_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~776_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~752_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~768_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~965_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~966_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~720_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~728_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~960_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~744_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~736_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~961_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~664_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~656_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~962_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~680_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~672_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~963_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~964_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~967_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1484_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~496_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~504_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~240_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~248_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~947_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~948_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~384_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~392_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~136_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~128_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~949_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~950_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~120feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~120_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~112_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~951_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~368_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~376_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~952_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~953_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~264_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~256_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~954_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~520_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~512_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~955_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~956_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~160_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~144_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~936_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~416_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~400_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~937_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~408_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~424_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~152_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~168_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~943_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~944_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1542_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~32_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~16_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~940_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~272_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~288_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~941_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~24_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~40_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~938_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~280_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~296_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~939_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~942_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~945_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~448_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~456_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~200_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~192_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~933_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~934_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~184_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~176_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~926_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~432_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~440_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~927_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~304feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~304_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~312_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~56_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~48_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~930_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~931_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~320feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~320_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~328_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~72_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~64_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~928_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~929_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~932_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~935_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~946_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~472_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~232_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~216_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~923_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~488_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~924_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~224feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~224_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~208_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~916_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~480feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~480_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~464_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~917_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~104_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~88_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~918_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~360_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~344_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~919_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~96_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~80_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~920_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~352_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~336_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~921_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~922_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~925_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~957_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~978_combout\ : std_logic;
SIGNAL \port_in_05[0]~input_o\ : std_logic;
SIGNAL \port_in_09[0]~input_o\ : std_logic;
SIGNAL \port_in_01[0]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux15~2_combout\ : std_logic;
SIGNAL \port_in_13[0]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux15~3_combout\ : std_logic;
SIGNAL \port_in_11[0]~input_o\ : std_logic;
SIGNAL \port_in_15[0]~input_o\ : std_logic;
SIGNAL \port_in_07[0]~input_o\ : std_logic;
SIGNAL \port_in_03[0]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux15~9_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~10_combout\ : std_logic;
SIGNAL \port_in_04[0]~input_o\ : std_logic;
SIGNAL \port_in_12[0]~input_o\ : std_logic;
SIGNAL \port_in_08[0]~input_o\ : std_logic;
SIGNAL \port_in_00[0]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux15~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~7_combout\ : std_logic;
SIGNAL \port_in_10[0]~input_o\ : std_logic;
SIGNAL \port_in_14[0]~input_o\ : std_logic;
SIGNAL \port_in_06[0]~input_o\ : std_logic;
SIGNAL \port_in_02[0]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux15~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~8_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~11_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~6_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~3_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~92_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I1|S~3_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux15~14_combout\ : std_logic;
SIGNAL \I0|I1|Equal1~0_combout\ : std_logic;
SIGNAL \I0|I1|edof.Load_inmB1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmB1~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmB2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmB2~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmB3~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B4~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_B5~q\ : std_logic;
SIGNAL \I0|I1|B_load~0_combout\ : std_logic;
SIGNAL \I0|I0|PC[6]~24\ : std_logic;
SIGNAL \I0|I0|PC[7]~25_combout\ : std_logic;
SIGNAL \I0|I0|Mux0~0_combout\ : std_logic;
SIGNAL \I0|I0|Mux0~1_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~647_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~631_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1038_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~639_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~655_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1039_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1553_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~583_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~567_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1033_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~575feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~575_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~591_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1034_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1554_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~551_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~559_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~543_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~535_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1035_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1036_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1037_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1552_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~623_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1549_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~615_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1550_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~607_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1551_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~599_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1031_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1032_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1040_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~703feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~703_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~695_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~711feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~711_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1021_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~719_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1022_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~767_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~783_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~775_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~759_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1028_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1029_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~679_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~671_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~663_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1025_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~687_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1026_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~727_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~735feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~735_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1023_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~751_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~743_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1024_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1027_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1030_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1485_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~31_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~47_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1001_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~303_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~287feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~287_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1002_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~279feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~279_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~295_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~39_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~23_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1003_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1004_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1005_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~167_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~151_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~999_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~423_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~407_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1000_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~159_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~175_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1006_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~415_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~431_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1007_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1008_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~455_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~463_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~207_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~199_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~996_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~997_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~439_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~447_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~191_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~183_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~989_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~990_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~311_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~319_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~63_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~55_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~993_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~994_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~71_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~79_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~991_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~327_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~335_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~992_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~995_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~998_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1009_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~511_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~527_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~255_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~271_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1017_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1018_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~375_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~135feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~135_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~119_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1014_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~391_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1015_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~383feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~383_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~399_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~127_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~143_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1012_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1013_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1016_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~247_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~263feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~263_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1010_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~503_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~519_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1011_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1019_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~87_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~343_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~983_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~471_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~215_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~984_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~351_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~95_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~981_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~479_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~223_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~982_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~985_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~487_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~231_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~359_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~103_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~979_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~980_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~239_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~367_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~111_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~986_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~495_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~987_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~988_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1020_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1041_combout\ : std_logic;
SIGNAL \port_in_07[7]~input_o\ : std_logic;
SIGNAL \port_in_15[7]~input_o\ : std_logic;
SIGNAL \port_in_03[7]~input_o\ : std_logic;
SIGNAL \port_in_11[7]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux8~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~14_combout\ : std_logic;
SIGNAL \port_in_14[7]~input_o\ : std_logic;
SIGNAL \port_in_06[7]~input_o\ : std_logic;
SIGNAL \port_in_02[7]~input_o\ : std_logic;
SIGNAL \port_in_10[7]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux8~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~7_combout\ : std_logic;
SIGNAL \port_in_09[7]~input_o\ : std_logic;
SIGNAL \port_in_13[7]~input_o\ : std_logic;
SIGNAL \port_in_01[7]~input_o\ : std_logic;
SIGNAL \port_in_05[7]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux8~8_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~9_combout\ : std_logic;
SIGNAL \port_in_08[7]~input_o\ : std_logic;
SIGNAL \port_in_12[7]~input_o\ : std_logic;
SIGNAL \port_in_04[7]~input_o\ : std_logic;
SIGNAL \port_in_00[7]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux8~10_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~11_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~15_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~23_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~19_combout\ : std_logic;
SIGNAL \I1|MEM_PROG|ROM~93_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|XOR2~combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|A6~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|A6~1_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~16_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~17_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~18_combout\ : std_logic;
SIGNAL \I0|I0|Mux8~20_combout\ : std_logic;
SIGNAL \I0|I1|Equal11~0_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~45_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~42_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~40_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~44_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~41_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~47_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~48_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~46_combout\ : std_logic;
SIGNAL \I0|I1|Selector0~43_combout\ : std_logic;
SIGNAL \I0|I1|edo.Idle~q\ : std_logic;
SIGNAL \I0|I1|edo.Fetch1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Fetch1~q\ : std_logic;
SIGNAL \I0|I1|edo.Fetch2~q\ : std_logic;
SIGNAL \I0|I1|edo.Decode~q\ : std_logic;
SIGNAL \I0|I1|edof.Add_AB~2_combout\ : std_logic;
SIGNAL \I0|I1|edo.Add_AB~q\ : std_logic;
SIGNAL \I0|I1|ALU_sel[0]~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|I1|s~combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I7|S~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I2|S~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|Mux0~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I4|S~6_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|S~0_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|S~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|S~2_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|I1|s~combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I5|S~4_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|Mux0~1_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|I8|S~3_combout\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|Mux0~2_combout\ : std_logic;
SIGNAL \I0|I1|edof.Jcc_nz1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz1~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nz3~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nn3~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_c2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_c2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_c3~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_o3~q\ : std_logic;
SIGNAL \I0|I1|WideOr4~5_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_no2~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_no2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_no3~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nc2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_nc3~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_z2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_z3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_z3~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_inmA3~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A4~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A4~q\ : std_logic;
SIGNAL \I0|I1|edo.Load_dir_A5~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_n2~q\ : std_logic;
SIGNAL \I0|I1|edo.Jcc_n3~q\ : std_logic;
SIGNAL \I0|I1|WideOr4~4_combout\ : std_logic;
SIGNAL \I0|I1|WideOr4~6_combout\ : std_logic;
SIGNAL \I0|I1|WideOr7~0_combout\ : std_logic;
SIGNAL \I0|I1|WideOr7~combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~444feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~444_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~436_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~180_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~188feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~188_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1168_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1169_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~76_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~68_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1170_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~324feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~324_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~332_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1171_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~60_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~52_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1172_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~308feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~308_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~316_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1173_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1174_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~204_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~460_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~452_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~196_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1175_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1176_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1177_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~412_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~428_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~156_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~172_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1195_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1196_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~164_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~148_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1188_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~420_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~404_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1189_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~276_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~292_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1572_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~36_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~20_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1192_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1193_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~44feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~44_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~28_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1190_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~300_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~284_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1191_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1194_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1197_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~228feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~228_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~484_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~356_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~100_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1178_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1179_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~236feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~236_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~492_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~364_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~108_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1185_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1186_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~212_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~468_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~84_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~340_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1182_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1183_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~220feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~220_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~348_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~92_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1180_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~476_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1181_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1184_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1187_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1198_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~260_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~516_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~244_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~500_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1199_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1200_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~508_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~524_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~252_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~268_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1206_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1207_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~140_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~396_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~380feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~380_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~124_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1201_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1202_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~372_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~116_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1203_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~388_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~132feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~132_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1204_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1205_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1208_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1209_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~652feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~652_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~636_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~628_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~644_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1227_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1228_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1574_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~588_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~572_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~580_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~564_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1222_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1223_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1575_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~548_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1577_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~556_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1576_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~532_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~540_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1224_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1225_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1226_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1573_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~596_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~604_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1220_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~620_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~612_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1221_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1229_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~700feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~700_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~716_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~708feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~708_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~692_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1210_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1211_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~740_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~748_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~732_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~724_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1212_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1213_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~668feeder_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~668_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~660_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1214_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~676_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~684_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1215_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1216_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~764_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~780_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~756_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~772_q\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1217_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1218_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1219_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1488_combout\ : std_logic;
SIGNAL \I1|MEM_DATO|RAM~1230_combout\ : std_logic;
SIGNAL \port_in_15[4]~input_o\ : std_logic;
SIGNAL \port_in_12[4]~input_o\ : std_logic;
SIGNAL \port_in_14[4]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux11~9_combout\ : std_logic;
SIGNAL \port_in_13[4]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux11~10_combout\ : std_logic;
SIGNAL \port_in_02[4]~input_o\ : std_logic;
SIGNAL \port_in_03[4]~input_o\ : std_logic;
SIGNAL \port_in_00[4]~input_o\ : std_logic;
SIGNAL \port_in_01[4]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux11~6_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~7_combout\ : std_logic;
SIGNAL \port_in_09[4]~input_o\ : std_logic;
SIGNAL \port_in_11[4]~input_o\ : std_logic;
SIGNAL \port_in_08[4]~input_o\ : std_logic;
SIGNAL \port_in_10[4]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux11~4_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~5_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~8_combout\ : std_logic;
SIGNAL \port_in_06[4]~input_o\ : std_logic;
SIGNAL \port_in_07[4]~input_o\ : std_logic;
SIGNAL \port_in_04[4]~input_o\ : std_logic;
SIGNAL \port_in_05[4]~input_o\ : std_logic;
SIGNAL \I0|I0|Mux11~2_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~3_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~11_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~12_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~13_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~14_combout\ : std_logic;
SIGNAL \I0|I0|Mux11~15_combout\ : std_logic;
SIGNAL \I0|I1|edof.Store_B1~0_combout\ : std_logic;
SIGNAL \I0|I1|edo.Store_B1~q\ : std_logic;
SIGNAL \I0|I1|edo.Store_B2~q\ : std_logic;
SIGNAL \I0|I1|edo.Store_B3~feeder_combout\ : std_logic;
SIGNAL \I0|I1|edo.Store_B3~q\ : std_logic;
SIGNAL \I0|I1|edo.Store_B4~q\ : std_logic;
SIGNAL \I0|I0|Mux7~3_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][0]~feeder_combout\ : std_logic;
SIGNAL \I1|OUTPUT_PORT_ADDR[3]~3_combout\ : std_logic;
SIGNAL \I1|OUTPUT_PORT_ADDR[2]~2_combout\ : std_logic;
SIGNAL \I1|OUTPUT_PORT_ADDR[1]~1_combout\ : std_logic;
SIGNAL \I1|OUTPUT_PORT_ADDR[0]~0_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~0_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~1_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[0][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~2_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~3_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[1][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~4_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~5_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[2][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~6_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~7_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[3][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][0]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~8_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~9_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[4][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~10_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~11_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[5][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~12_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~13_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[6][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][0]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~14_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~15_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[7][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][0]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~16_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[8][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~17_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[9][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~18_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[10][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~19_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[11][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][0]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~20_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[12][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~21_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][1]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[13][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~22_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][5]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][6]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][7]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[14][7]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][0]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|Decoder0~23_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][0]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][1]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][2]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][2]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][3]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][3]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][4]~feeder_combout\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][4]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][5]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][6]~q\ : std_logic;
SIGNAL \I1|PUERTOS|RAM[15][7]~q\ : std_logic;
SIGNAL \I0|I0|ALU_UNIT|Ban\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \I0|I0|PC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I1|MEM_DATO|Data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I0|I0|CCR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \I0|I0|B_REG\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I0|I0|A_REG\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I1|MEM_PROG|Data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I0|I0|MAR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I0|I0|IR_REG\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \I0|I1|ALT_INV_edo.Sub_AB~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_port_in_00 <= port_in_00;
ww_port_in_01 <= port_in_01;
ww_port_in_02 <= port_in_02;
ww_port_in_03 <= port_in_03;
ww_port_in_04 <= port_in_04;
ww_port_in_05 <= port_in_05;
ww_port_in_06 <= port_in_06;
ww_port_in_07 <= port_in_07;
ww_port_in_08 <= port_in_08;
ww_port_in_09 <= port_in_09;
ww_port_in_10 <= port_in_10;
ww_port_in_11 <= port_in_11;
ww_port_in_12 <= port_in_12;
ww_port_in_13 <= port_in_13;
ww_port_in_14 <= port_in_14;
ww_port_in_15 <= port_in_15;
port_out_00 <= ww_port_out_00;
port_out_01 <= ww_port_out_01;
port_out_02 <= ww_port_out_02;
port_out_03 <= ww_port_out_03;
port_out_04 <= ww_port_out_04;
port_out_05 <= ww_port_out_05;
port_out_06 <= ww_port_out_06;
port_out_07 <= ww_port_out_07;
port_out_08 <= ww_port_out_08;
port_out_09 <= ww_port_out_09;
port_out_10 <= ww_port_out_10;
port_out_11 <= ww_port_out_11;
port_out_12 <= ww_port_out_12;
port_out_13 <= ww_port_out_13;
port_out_14 <= ww_port_out_14;
port_out_15 <= ww_port_out_15;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\I0|I1|ALT_INV_edo.Sub_AB~q\ <= NOT \I0|I1|edo.Sub_AB~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y41_N24
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X54_Y0_N30
\port_out_00[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][0]~q\,
	devoe => ww_devoe,
	o => \port_out_00[0]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\port_out_00[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][1]~q\,
	devoe => ww_devoe,
	o => \port_out_00[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N9
\port_out_00[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][2]~q\,
	devoe => ww_devoe,
	o => \port_out_00[2]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\port_out_00[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][3]~q\,
	devoe => ww_devoe,
	o => \port_out_00[3]~output_o\);

-- Location: IOOBUF_X69_Y0_N16
\port_out_00[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][4]~q\,
	devoe => ww_devoe,
	o => \port_out_00[4]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\port_out_00[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][5]~q\,
	devoe => ww_devoe,
	o => \port_out_00[5]~output_o\);

-- Location: IOOBUF_X51_Y0_N30
\port_out_00[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][6]~q\,
	devoe => ww_devoe,
	o => \port_out_00[6]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\port_out_00[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[0][7]~q\,
	devoe => ww_devoe,
	o => \port_out_00[7]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\port_out_01[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][0]~q\,
	devoe => ww_devoe,
	o => \port_out_01[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\port_out_01[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][1]~q\,
	devoe => ww_devoe,
	o => \port_out_01[1]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\port_out_01[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][2]~q\,
	devoe => ww_devoe,
	o => \port_out_01[2]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\port_out_01[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][3]~q\,
	devoe => ww_devoe,
	o => \port_out_01[3]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\port_out_01[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][4]~q\,
	devoe => ww_devoe,
	o => \port_out_01[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\port_out_01[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][5]~q\,
	devoe => ww_devoe,
	o => \port_out_01[5]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\port_out_01[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][6]~q\,
	devoe => ww_devoe,
	o => \port_out_01[6]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\port_out_01[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[1][7]~q\,
	devoe => ww_devoe,
	o => \port_out_01[7]~output_o\);

-- Location: IOOBUF_X49_Y0_N30
\port_out_02[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][0]~q\,
	devoe => ww_devoe,
	o => \port_out_02[0]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\port_out_02[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][1]~q\,
	devoe => ww_devoe,
	o => \port_out_02[1]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\port_out_02[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][2]~q\,
	devoe => ww_devoe,
	o => \port_out_02[2]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\port_out_02[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][3]~q\,
	devoe => ww_devoe,
	o => \port_out_02[3]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\port_out_02[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][4]~q\,
	devoe => ww_devoe,
	o => \port_out_02[4]~output_o\);

-- Location: IOOBUF_X58_Y0_N23
\port_out_02[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][5]~q\,
	devoe => ww_devoe,
	o => \port_out_02[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\port_out_02[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][6]~q\,
	devoe => ww_devoe,
	o => \port_out_02[6]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\port_out_02[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[2][7]~q\,
	devoe => ww_devoe,
	o => \port_out_02[7]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\port_out_03[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][0]~q\,
	devoe => ww_devoe,
	o => \port_out_03[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\port_out_03[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][1]~q\,
	devoe => ww_devoe,
	o => \port_out_03[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\port_out_03[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][2]~q\,
	devoe => ww_devoe,
	o => \port_out_03[2]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\port_out_03[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][3]~q\,
	devoe => ww_devoe,
	o => \port_out_03[3]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\port_out_03[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][4]~q\,
	devoe => ww_devoe,
	o => \port_out_03[4]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\port_out_03[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][5]~q\,
	devoe => ww_devoe,
	o => \port_out_03[5]~output_o\);

-- Location: IOOBUF_X18_Y0_N30
\port_out_03[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][6]~q\,
	devoe => ww_devoe,
	o => \port_out_03[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N30
\port_out_03[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[3][7]~q\,
	devoe => ww_devoe,
	o => \port_out_03[7]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\port_out_04[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][0]~q\,
	devoe => ww_devoe,
	o => \port_out_04[0]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\port_out_04[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][1]~q\,
	devoe => ww_devoe,
	o => \port_out_04[1]~output_o\);

-- Location: IOOBUF_X0_Y25_N9
\port_out_04[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][2]~q\,
	devoe => ww_devoe,
	o => \port_out_04[2]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\port_out_04[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][3]~q\,
	devoe => ww_devoe,
	o => \port_out_04[3]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\port_out_04[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][4]~q\,
	devoe => ww_devoe,
	o => \port_out_04[4]~output_o\);

-- Location: IOOBUF_X20_Y39_N16
\port_out_04[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][5]~q\,
	devoe => ww_devoe,
	o => \port_out_04[5]~output_o\);

-- Location: IOOBUF_X22_Y39_N30
\port_out_04[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][6]~q\,
	devoe => ww_devoe,
	o => \port_out_04[6]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\port_out_04[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[4][7]~q\,
	devoe => ww_devoe,
	o => \port_out_04[7]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\port_out_05[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][0]~q\,
	devoe => ww_devoe,
	o => \port_out_05[0]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\port_out_05[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][1]~q\,
	devoe => ww_devoe,
	o => \port_out_05[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\port_out_05[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][2]~q\,
	devoe => ww_devoe,
	o => \port_out_05[2]~output_o\);

-- Location: IOOBUF_X31_Y0_N30
\port_out_05[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][3]~q\,
	devoe => ww_devoe,
	o => \port_out_05[3]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\port_out_05[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][4]~q\,
	devoe => ww_devoe,
	o => \port_out_05[4]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\port_out_05[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][5]~q\,
	devoe => ww_devoe,
	o => \port_out_05[5]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\port_out_05[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][6]~q\,
	devoe => ww_devoe,
	o => \port_out_05[6]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\port_out_05[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[5][7]~q\,
	devoe => ww_devoe,
	o => \port_out_05[7]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\port_out_06[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][0]~q\,
	devoe => ww_devoe,
	o => \port_out_06[0]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\port_out_06[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][1]~q\,
	devoe => ww_devoe,
	o => \port_out_06[1]~output_o\);

-- Location: IOOBUF_X40_Y0_N30
\port_out_06[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][2]~q\,
	devoe => ww_devoe,
	o => \port_out_06[2]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\port_out_06[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][3]~q\,
	devoe => ww_devoe,
	o => \port_out_06[3]~output_o\);

-- Location: IOOBUF_X69_Y0_N23
\port_out_06[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][4]~q\,
	devoe => ww_devoe,
	o => \port_out_06[4]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\port_out_06[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][5]~q\,
	devoe => ww_devoe,
	o => \port_out_06[5]~output_o\);

-- Location: IOOBUF_X40_Y0_N2
\port_out_06[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][6]~q\,
	devoe => ww_devoe,
	o => \port_out_06[6]~output_o\);

-- Location: IOOBUF_X62_Y0_N30
\port_out_06[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[6][7]~q\,
	devoe => ww_devoe,
	o => \port_out_06[7]~output_o\);

-- Location: IOOBUF_X26_Y39_N2
\port_out_07[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][0]~q\,
	devoe => ww_devoe,
	o => \port_out_07[0]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\port_out_07[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][1]~q\,
	devoe => ww_devoe,
	o => \port_out_07[1]~output_o\);

-- Location: IOOBUF_X0_Y28_N2
\port_out_07[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][2]~q\,
	devoe => ww_devoe,
	o => \port_out_07[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\port_out_07[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][3]~q\,
	devoe => ww_devoe,
	o => \port_out_07[3]~output_o\);

-- Location: IOOBUF_X22_Y39_N23
\port_out_07[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][4]~q\,
	devoe => ww_devoe,
	o => \port_out_07[4]~output_o\);

-- Location: IOOBUF_X29_Y39_N16
\port_out_07[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][5]~q\,
	devoe => ww_devoe,
	o => \port_out_07[5]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\port_out_07[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][6]~q\,
	devoe => ww_devoe,
	o => \port_out_07[6]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\port_out_07[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[7][7]~q\,
	devoe => ww_devoe,
	o => \port_out_07[7]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\port_out_08[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][0]~q\,
	devoe => ww_devoe,
	o => \port_out_08[0]~output_o\);

-- Location: IOOBUF_X51_Y0_N9
\port_out_08[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][1]~q\,
	devoe => ww_devoe,
	o => \port_out_08[1]~output_o\);

-- Location: IOOBUF_X51_Y0_N23
\port_out_08[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][2]~q\,
	devoe => ww_devoe,
	o => \port_out_08[2]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\port_out_08[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][3]~q\,
	devoe => ww_devoe,
	o => \port_out_08[3]~output_o\);

-- Location: IOOBUF_X58_Y0_N16
\port_out_08[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][4]~q\,
	devoe => ww_devoe,
	o => \port_out_08[4]~output_o\);

-- Location: IOOBUF_X78_Y15_N23
\port_out_08[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][5]~q\,
	devoe => ww_devoe,
	o => \port_out_08[5]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\port_out_08[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][6]~q\,
	devoe => ww_devoe,
	o => \port_out_08[6]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\port_out_08[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[8][7]~q\,
	devoe => ww_devoe,
	o => \port_out_08[7]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\port_out_09[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][0]~q\,
	devoe => ww_devoe,
	o => \port_out_09[0]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\port_out_09[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][1]~q\,
	devoe => ww_devoe,
	o => \port_out_09[1]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\port_out_09[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][2]~q\,
	devoe => ww_devoe,
	o => \port_out_09[2]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\port_out_09[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][3]~q\,
	devoe => ww_devoe,
	o => \port_out_09[3]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\port_out_09[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][4]~q\,
	devoe => ww_devoe,
	o => \port_out_09[4]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\port_out_09[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][5]~q\,
	devoe => ww_devoe,
	o => \port_out_09[5]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\port_out_09[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][6]~q\,
	devoe => ww_devoe,
	o => \port_out_09[6]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\port_out_09[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[9][7]~q\,
	devoe => ww_devoe,
	o => \port_out_09[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N30
\port_out_10[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][0]~q\,
	devoe => ww_devoe,
	o => \port_out_10[0]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\port_out_10[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][1]~q\,
	devoe => ww_devoe,
	o => \port_out_10[1]~output_o\);

-- Location: IOOBUF_X51_Y0_N2
\port_out_10[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][2]~q\,
	devoe => ww_devoe,
	o => \port_out_10[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\port_out_10[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][3]~q\,
	devoe => ww_devoe,
	o => \port_out_10[3]~output_o\);

-- Location: IOOBUF_X78_Y3_N9
\port_out_10[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][4]~q\,
	devoe => ww_devoe,
	o => \port_out_10[4]~output_o\);

-- Location: IOOBUF_X51_Y0_N16
\port_out_10[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][5]~q\,
	devoe => ww_devoe,
	o => \port_out_10[5]~output_o\);

-- Location: IOOBUF_X58_Y0_N9
\port_out_10[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][6]~q\,
	devoe => ww_devoe,
	o => \port_out_10[6]~output_o\);

-- Location: IOOBUF_X58_Y0_N2
\port_out_10[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[10][7]~q\,
	devoe => ww_devoe,
	o => \port_out_10[7]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\port_out_11[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][0]~q\,
	devoe => ww_devoe,
	o => \port_out_11[0]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\port_out_11[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][1]~q\,
	devoe => ww_devoe,
	o => \port_out_11[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\port_out_11[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][2]~q\,
	devoe => ww_devoe,
	o => \port_out_11[2]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\port_out_11[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][3]~q\,
	devoe => ww_devoe,
	o => \port_out_11[3]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\port_out_11[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][4]~q\,
	devoe => ww_devoe,
	o => \port_out_11[4]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\port_out_11[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][5]~q\,
	devoe => ww_devoe,
	o => \port_out_11[5]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\port_out_11[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][6]~q\,
	devoe => ww_devoe,
	o => \port_out_11[6]~output_o\);

-- Location: IOOBUF_X36_Y0_N2
\port_out_11[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[11][7]~q\,
	devoe => ww_devoe,
	o => \port_out_11[7]~output_o\);

-- Location: IOOBUF_X24_Y39_N2
\port_out_12[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][0]~q\,
	devoe => ww_devoe,
	o => \port_out_12[0]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\port_out_12[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][1]~q\,
	devoe => ww_devoe,
	o => \port_out_12[1]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\port_out_12[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][2]~q\,
	devoe => ww_devoe,
	o => \port_out_12[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\port_out_12[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][3]~q\,
	devoe => ww_devoe,
	o => \port_out_12[3]~output_o\);

-- Location: IOOBUF_X24_Y39_N9
\port_out_12[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][4]~q\,
	devoe => ww_devoe,
	o => \port_out_12[4]~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\port_out_12[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][5]~q\,
	devoe => ww_devoe,
	o => \port_out_12[5]~output_o\);

-- Location: IOOBUF_X24_Y39_N16
\port_out_12[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][6]~q\,
	devoe => ww_devoe,
	o => \port_out_12[6]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\port_out_12[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[12][7]~q\,
	devoe => ww_devoe,
	o => \port_out_12[7]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\port_out_13[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][0]~q\,
	devoe => ww_devoe,
	o => \port_out_13[0]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\port_out_13[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][1]~q\,
	devoe => ww_devoe,
	o => \port_out_13[1]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\port_out_13[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][2]~q\,
	devoe => ww_devoe,
	o => \port_out_13[2]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\port_out_13[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][3]~q\,
	devoe => ww_devoe,
	o => \port_out_13[3]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\port_out_13[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][4]~q\,
	devoe => ww_devoe,
	o => \port_out_13[4]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\port_out_13[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][5]~q\,
	devoe => ww_devoe,
	o => \port_out_13[5]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\port_out_13[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][6]~q\,
	devoe => ww_devoe,
	o => \port_out_13[6]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\port_out_13[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[13][7]~q\,
	devoe => ww_devoe,
	o => \port_out_13[7]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\port_out_14[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][0]~q\,
	devoe => ww_devoe,
	o => \port_out_14[0]~output_o\);

-- Location: IOOBUF_X40_Y0_N9
\port_out_14[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][1]~q\,
	devoe => ww_devoe,
	o => \port_out_14[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\port_out_14[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][2]~q\,
	devoe => ww_devoe,
	o => \port_out_14[2]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\port_out_14[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][3]~q\,
	devoe => ww_devoe,
	o => \port_out_14[3]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\port_out_14[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][4]~q\,
	devoe => ww_devoe,
	o => \port_out_14[4]~output_o\);

-- Location: IOOBUF_X60_Y0_N30
\port_out_14[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][5]~q\,
	devoe => ww_devoe,
	o => \port_out_14[5]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\port_out_14[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][6]~q\,
	devoe => ww_devoe,
	o => \port_out_14[6]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\port_out_14[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[14][7]~q\,
	devoe => ww_devoe,
	o => \port_out_14[7]~output_o\);

-- Location: IOOBUF_X29_Y39_N2
\port_out_15[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][0]~q\,
	devoe => ww_devoe,
	o => \port_out_15[0]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\port_out_15[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][1]~q\,
	devoe => ww_devoe,
	o => \port_out_15[1]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\port_out_15[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][2]~q\,
	devoe => ww_devoe,
	o => \port_out_15[2]~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\port_out_15[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][3]~q\,
	devoe => ww_devoe,
	o => \port_out_15[3]~output_o\);

-- Location: IOOBUF_X26_Y39_N9
\port_out_15[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][4]~q\,
	devoe => ww_devoe,
	o => \port_out_15[4]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\port_out_15[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][5]~q\,
	devoe => ww_devoe,
	o => \port_out_15[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\port_out_15[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][6]~q\,
	devoe => ww_devoe,
	o => \port_out_15[6]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\port_out_15[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \I1|PUERTOS|RAM[15][7]~q\,
	devoe => ww_devoe,
	o => \port_out_15[7]~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y18_N22
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G4
\rst~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: FF_X40_Y21_N29
\I0|I0|B_REG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux13~17_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(2));

-- Location: LCCOMB_X41_Y21_N8
\I0|I0|PC[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[0]~8_combout\ = \I0|I0|PC\(0) $ (VCC)
-- \I0|I0|PC[0]~9\ = CARRY(\I0|I0|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|PC\(0),
	datad => VCC,
	combout => \I0|I0|PC[0]~8_combout\,
	cout => \I0|I0|PC[0]~9\);

-- Location: FF_X40_Y21_N7
\I0|I0|B_REG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux12~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(3));

-- Location: LCCOMB_X41_Y24_N22
\I0|I1|edo.Store_A2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Store_A2~feeder_combout\ = \I0|I1|edo.Store_A1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Store_A1~q\,
	combout => \I0|I1|edo.Store_A2~feeder_combout\);

-- Location: FF_X41_Y24_N23
\I0|I1|edo.Store_A2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Store_A2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_A2~q\);

-- Location: FF_X41_Y24_N29
\I0|I1|edo.Store_A3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Store_A2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_A3~q\);

-- Location: FF_X39_Y22_N31
\I0|I1|edo.Store_A4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Store_A3~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_A4~q\);

-- Location: FF_X40_Y21_N27
\I0|I0|B_REG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux14~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(1));

-- Location: LCCOMB_X41_Y22_N24
\I0|I1|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal6~0_combout\ = (!\I0|I0|IR_REG\(1) & !\I0|I0|IR_REG\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|Equal6~0_combout\);

-- Location: LCCOMB_X41_Y22_N14
\I0|I1|Equal11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal11~1_combout\ = (!\I0|I0|IR_REG\(4) & (\I0|I1|Equal6~0_combout\ & (\I0|I1|Equal11~0_combout\ & \I0|I0|IR_REG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datab => \I0|I1|Equal6~0_combout\,
	datac => \I0|I1|Equal11~0_combout\,
	datad => \I0|I0|IR_REG\(2),
	combout => \I0|I1|Equal11~1_combout\);

-- Location: LCCOMB_X39_Y22_N2
\I0|I1|edof.AxorB~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.AxorB~0_combout\ = (\I0|I1|edo.Decode~q\ & \I0|I1|Equal11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I1|edo.Decode~q\,
	datad => \I0|I1|Equal11~1_combout\,
	combout => \I0|I1|edof.AxorB~0_combout\);

-- Location: FF_X39_Y22_N3
\I0|I1|edo.AxorB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.AxorB~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.AxorB~q\);

-- Location: LCCOMB_X40_Y25_N22
\I0|I1|Equal12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal12~0_combout\ = (\I0|I0|IR_REG\(4) & (!\I0|I0|IR_REG\(2) & \I0|I1|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datab => \I0|I0|IR_REG\(2),
	datac => \I0|I1|Equal11~0_combout\,
	combout => \I0|I1|Equal12~0_combout\);

-- Location: LCCOMB_X39_Y22_N26
\I0|I1|edof.nB~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.nB~2_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I0|IR_REG\(0) & (!\I0|I0|IR_REG\(1) & \I0|I1|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal12~0_combout\,
	combout => \I0|I1|edof.nB~2_combout\);

-- Location: FF_X39_Y22_N27
\I0|I1|edo.nB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.nB~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.nB~q\);

-- Location: LCCOMB_X39_Y22_N24
\I0|I1|edof.nA~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.nA~2_combout\ = (\I0|I1|edo.Decode~q\ & (!\I0|I0|IR_REG\(0) & (!\I0|I0|IR_REG\(1) & \I0|I1|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal12~0_combout\,
	combout => \I0|I1|edof.nA~2_combout\);

-- Location: FF_X39_Y22_N25
\I0|I1|edo.nA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.nA~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.nA~q\);

-- Location: LCCOMB_X39_Y22_N16
\I0|I1|WideOr4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~3_combout\ = (!\I0|I1|edo.AxorB~q\ & (!\I0|I1|edo.nB~q\ & !\I0|I1|edo.nA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.AxorB~q\,
	datac => \I0|I1|edo.nB~q\,
	datad => \I0|I1|edo.nA~q\,
	combout => \I0|I1|WideOr4~3_combout\);

-- Location: LCCOMB_X40_Y22_N20
\I0|I1|WideOr4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~combout\ = ((!\I0|I1|WideOr4~6_combout\) # (!\I0|I1|WideOr4~2_combout\)) # (!\I0|I1|WideOr4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr4~3_combout\,
	datab => \I0|I1|WideOr4~2_combout\,
	datad => \I0|I1|WideOr4~6_combout\,
	combout => \I0|I1|WideOr4~combout\);

-- Location: FF_X40_Y22_N17
\I0|I0|A_REG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux14~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(1));

-- Location: LCCOMB_X40_Y22_N18
\I0|I0|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux6~0_combout\ = (\I0|I1|edo.Store_A4~q\ & (\I0|I0|A_REG\(1))) # (!\I0|I1|edo.Store_A4~q\ & ((\I0|I1|WideOr4~3_combout\ & ((\I0|I0|PC\(1)))) # (!\I0|I1|WideOr4~3_combout\ & (\I0|I0|A_REG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A4~q\,
	datab => \I0|I0|A_REG\(1),
	datac => \I0|I1|WideOr4~3_combout\,
	datad => \I0|I0|PC\(1),
	combout => \I0|I0|Mux6~0_combout\);

-- Location: LCCOMB_X40_Y22_N12
\I0|I0|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux6~1_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr4~2_combout\ & ((\I0|I0|Mux6~0_combout\))) # (!\I0|I1|WideOr4~2_combout\ & (\I0|I0|A_REG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_B4~q\,
	datab => \I0|I0|A_REG\(1),
	datac => \I0|I1|WideOr4~2_combout\,
	datad => \I0|I0|Mux6~0_combout\,
	combout => \I0|I0|Mux6~1_combout\);

-- Location: LCCOMB_X40_Y22_N30
\I0|I0|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux6~2_combout\ = (\I0|I0|Mux6~1_combout\) # ((\I0|I1|edo.Store_B4~q\ & \I0|I0|B_REG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I0|B_REG\(1),
	datad => \I0|I0|Mux6~1_combout\,
	combout => \I0|I0|Mux6~2_combout\);

-- Location: FF_X40_Y21_N15
\I0|I0|B_REG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux9~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(6));

-- Location: FF_X42_Y21_N23
\I0|I0|A_REG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux9~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(6));

-- Location: LCCOMB_X41_Y21_N12
\I0|I0|PC[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[2]~15_combout\ = (\I0|I0|PC\(2) & (\I0|I0|PC[1]~14\ $ (GND))) # (!\I0|I0|PC\(2) & (!\I0|I0|PC[1]~14\ & VCC))
-- \I0|I0|PC[2]~16\ = CARRY((\I0|I0|PC\(2) & !\I0|I0|PC[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(2),
	datad => VCC,
	cin => \I0|I0|PC[1]~14\,
	combout => \I0|I0|PC[2]~15_combout\,
	cout => \I0|I0|PC[2]~16\);

-- Location: LCCOMB_X41_Y21_N14
\I0|I0|PC[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[3]~17_combout\ = (\I0|I0|PC\(3) & (!\I0|I0|PC[2]~16\)) # (!\I0|I0|PC\(3) & ((\I0|I0|PC[2]~16\) # (GND)))
-- \I0|I0|PC[3]~18\ = CARRY((!\I0|I0|PC[2]~16\) # (!\I0|I0|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|PC\(3),
	datad => VCC,
	cin => \I0|I0|PC[2]~16\,
	combout => \I0|I0|PC[3]~17_combout\,
	cout => \I0|I0|PC[3]~18\);

-- Location: FF_X42_Y22_N15
\I0|I0|MAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux11~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(4));

-- Location: FF_X42_Y21_N1
\I0|I0|MAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux9~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(6));

-- Location: FF_X42_Y22_N17
\I0|I0|MAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux10~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(5));

-- Location: LCCOMB_X43_Y21_N22
\I0|I0|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~5_combout\ = (\I0|I1|WideOr7~combout\ & (((!\I0|I0|MAR\(5)) # (!\I0|I0|MAR\(7))) # (!\I0|I0|MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(5),
	datad => \I0|I1|WideOr7~combout\,
	combout => \I0|I0|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y22_N18
\I0|I0|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~19_combout\ = (\I0|I0|MAR\(7) & (\I0|I1|WideOr7~combout\ & ((\I0|I0|Mux8~5_combout\) # (!\I0|I0|MAR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I0|I0|MAR\(4),
	datac => \I0|I1|WideOr7~combout\,
	datad => \I0|I0|Mux8~5_combout\,
	combout => \I0|I0|Mux8~19_combout\);

-- Location: FF_X39_Y21_N13
\I0|I0|A_REG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux10~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(5));

-- Location: LCCOMB_X39_Y21_N12
\I0|I0|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux2~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & (\I0|I0|PC\(5))) # (!\I0|I1|WideOr6~0_combout\ & ((\I0|I0|A_REG\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr6~0_combout\,
	datab => \I0|I0|PC\(5),
	datac => \I0|I0|A_REG\(5),
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux2~0_combout\);

-- Location: FF_X40_Y21_N5
\I0|I0|B_REG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux10~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(5));

-- Location: LCCOMB_X39_Y21_N30
\I0|I0|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux2~1_combout\ = (\I0|I0|Mux2~0_combout\) # ((\I0|I0|B_REG\(5) & \I0|I1|edo.Store_B4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux2~0_combout\,
	datac => \I0|I0|B_REG\(5),
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux2~1_combout\);

-- Location: LCCOMB_X42_Y21_N0
\I1|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|Equal0~0_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(6),
	combout => \I1|Equal0~0_combout\);

-- Location: FF_X42_Y22_N5
\I0|I0|MAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux14~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(1));

-- Location: LCCOMB_X42_Y22_N26
\I1|RAM_ADDRESS[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[1]~1_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(1),
	combout => \I1|RAM_ADDRESS[1]~1_combout\);

-- Location: FF_X42_Y22_N9
\I0|I0|MAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux15~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(0));

-- Location: LCCOMB_X42_Y22_N8
\I1|RAM_ADDRESS[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[0]~3_combout\ = (\I0|I0|MAR\(0) & \I0|I0|MAR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(7),
	combout => \I1|RAM_ADDRESS[0]~3_combout\);

-- Location: LCCOMB_X43_Y17_N6
\I1|MEM_DATO|RAM~1429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1429_combout\ = (!\I1|Equal0~0_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & \I1|RAM_ADDRESS[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1429_combout\);

-- Location: LCCOMB_X40_Y22_N16
\I0|I1|writee~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|writee~0_combout\ = (!\I0|I1|edo.Store_A4~q\ & !\I0|I1|edo.Store_B4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A4~q\,
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I1|writee~0_combout\);

-- Location: FF_X42_Y26_N19
\I0|I0|MAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux12~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(3));

-- Location: LCCOMB_X41_Y18_N24
\I1|RAM_ADDRESS[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[3]~4_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|RAM_ADDRESS[3]~4_combout\);

-- Location: FF_X42_Y26_N1
\I0|I0|MAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux13~17_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(2));

-- Location: LCCOMB_X43_Y20_N28
\I1|RAM_ADDRESS[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[2]~5_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(2),
	combout => \I1|RAM_ADDRESS[2]~5_combout\);

-- Location: LCCOMB_X42_Y22_N12
\I1|RAM_ADDRESS[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[4]~2_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(4),
	combout => \I1|RAM_ADDRESS[4]~2_combout\);

-- Location: LCCOMB_X40_Y18_N6
\I1|MEM_DATO|RAM~1421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1421_combout\ = (!\I0|I1|writee~0_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & \I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|writee~0_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1421_combout\);

-- Location: LCCOMB_X42_Y15_N16
\I1|MEM_DATO|RAM~1433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1433_combout\ = (\I1|MEM_DATO|RAM~1429_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1429_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1433_combout\);

-- Location: FF_X42_Y15_N23
\I1|MEM_DATO|RAM~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~477_q\);

-- Location: LCCOMB_X42_Y20_N16
\I1|MEM_DATO|RAM~1420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1420_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|Equal0~0_combout\ & !\I1|RAM_ADDRESS[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1420_combout\);

-- Location: LCCOMB_X42_Y17_N28
\I1|MEM_DATO|RAM~1422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1422_combout\ = (\I1|MEM_DATO|RAM~1420_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1420_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1422_combout\);

-- Location: FF_X42_Y17_N9
\I1|MEM_DATO|RAM~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~469_q\);

-- Location: LCCOMB_X42_Y18_N2
\I1|MEM_DATO|RAM~1431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1431_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & !\I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|Equal0~0_combout\,
	combout => \I1|MEM_DATO|RAM~1431_combout\);

-- Location: LCCOMB_X42_Y15_N24
\I1|MEM_DATO|RAM~1435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1435_combout\ = (\I1|MEM_DATO|RAM~1431_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1431_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1435_combout\);

-- Location: FF_X42_Y15_N25
\I1|MEM_DATO|RAM~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~221_q\);

-- Location: LCCOMB_X42_Y20_N26
\I1|MEM_DATO|RAM~1425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1425_combout\ = (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|Equal0~0_combout\ & !\I1|RAM_ADDRESS[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1425_combout\);

-- Location: LCCOMB_X42_Y17_N12
\I1|MEM_DATO|RAM~1426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1426_combout\ = (\I1|MEM_DATO|RAM~1425_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1425_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1426_combout\);

-- Location: FF_X42_Y17_N11
\I1|MEM_DATO|RAM~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~213_q\);

-- Location: LCCOMB_X42_Y17_N10
\I1|MEM_DATO|RAM~1105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1105_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~221_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~213_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~221_q\,
	datac => \I1|MEM_DATO|RAM~213_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1105_combout\);

-- Location: LCCOMB_X42_Y17_N8
\I1|MEM_DATO|RAM~1106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1106_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1105_combout\ & (\I1|MEM_DATO|RAM~477_q\)) # (!\I1|MEM_DATO|RAM~1105_combout\ & ((\I1|MEM_DATO|RAM~469_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~477_q\,
	datac => \I1|MEM_DATO|RAM~469_q\,
	datad => \I1|MEM_DATO|RAM~1105_combout\,
	combout => \I1|MEM_DATO|RAM~1106_combout\);

-- Location: LCCOMB_X43_Y16_N10
\I1|MEM_DATO|RAM~1427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1427_combout\ = (!\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & \I1|RAM_ADDRESS[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|RAM_ADDRESS[5]~0_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1427_combout\);

-- Location: LCCOMB_X41_Y17_N8
\I1|MEM_DATO|RAM~1428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1428_combout\ = (\I1|MEM_DATO|RAM~1421_combout\ & \I1|MEM_DATO|RAM~1427_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1421_combout\,
	datab => \I1|MEM_DATO|RAM~1427_combout\,
	combout => \I1|MEM_DATO|RAM~1428_combout\);

-- Location: FF_X41_Y17_N21
\I1|MEM_DATO|RAM~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~485_q\);

-- Location: LCCOMB_X42_Y18_N16
\I1|MEM_DATO|RAM~1430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1430_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & !\I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|Equal0~0_combout\,
	combout => \I1|MEM_DATO|RAM~1430_combout\);

-- Location: LCCOMB_X40_Y18_N0
\I1|MEM_DATO|RAM~1434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1434_combout\ = (\I1|MEM_DATO|RAM~1430_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1430_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1434_combout\);

-- Location: FF_X40_Y15_N29
\I1|MEM_DATO|RAM~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~237_q\);

-- Location: LCCOMB_X43_Y17_N20
\I1|MEM_DATO|RAM~1423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1423_combout\ = (!\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & !\I1|RAM_ADDRESS[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1423_combout\);

-- Location: LCCOMB_X41_Y17_N20
\I1|MEM_DATO|RAM~1424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1424_combout\ = (\I1|MEM_DATO|RAM~1421_combout\ & \I1|MEM_DATO|RAM~1423_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1421_combout\,
	datad => \I1|MEM_DATO|RAM~1423_combout\,
	combout => \I1|MEM_DATO|RAM~1424_combout\);

-- Location: FF_X41_Y17_N27
\I1|MEM_DATO|RAM~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~229_q\);

-- Location: LCCOMB_X41_Y17_N26
\I1|MEM_DATO|RAM~1112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1112_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~237_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~229_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~237_q\,
	datac => \I1|MEM_DATO|RAM~229_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1112_combout\);

-- Location: LCCOMB_X42_Y18_N24
\I1|MEM_DATO|RAM~1432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1432_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & !\I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|Equal0~0_combout\,
	combout => \I1|MEM_DATO|RAM~1432_combout\);

-- Location: LCCOMB_X42_Y15_N22
\I1|MEM_DATO|RAM~1436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1436_combout\ = (\I1|MEM_DATO|RAM~1432_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1432_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1436_combout\);

-- Location: FF_X41_Y15_N31
\I1|MEM_DATO|RAM~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~493_q\);

-- Location: LCCOMB_X41_Y15_N30
\I1|MEM_DATO|RAM~1113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1113_combout\ = (\I1|MEM_DATO|RAM~1112_combout\ & (((\I1|MEM_DATO|RAM~493_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1112_combout\ & (\I1|MEM_DATO|RAM~485_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~485_q\,
	datab => \I1|MEM_DATO|RAM~1112_combout\,
	datac => \I1|MEM_DATO|RAM~493_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1113_combout\);

-- Location: LCCOMB_X40_Y20_N4
\I1|MEM_DATO|RAM~1492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1492_combout\ = (!\I1|RAM_ADDRESS[2]~5_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I0|I1|edo.Store_A4~q\) # (\I0|I1|edo.Store_B4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A4~q\,
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1492_combout\);

-- Location: LCCOMB_X42_Y20_N8
\I1|MEM_DATO|RAM~1497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1497_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1420_combout\ & (\I0|I0|MAR\(3) & \I0|I0|MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I1|MEM_DATO|RAM~1420_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(7),
	combout => \I1|MEM_DATO|RAM~1497_combout\);

-- Location: FF_X39_Y19_N5
\I1|MEM_DATO|RAM~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~341_q\);

-- Location: LCCOMB_X38_Y16_N24
\I1|MEM_DATO|RAM~1493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1493_combout\ = (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1492_combout\ & (\I0|I0|MAR\(7) & \I1|MEM_DATO|RAM~1429_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1429_combout\,
	combout => \I1|MEM_DATO|RAM~1493_combout\);

-- Location: FF_X38_Y19_N3
\I1|MEM_DATO|RAM~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~349_q\);

-- Location: LCCOMB_X42_Y20_N22
\I1|MEM_DATO|RAM~1495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1495_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1431_combout\ & (\I0|I0|MAR\(3) & \I0|I0|MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I1|MEM_DATO|RAM~1431_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(7),
	combout => \I1|MEM_DATO|RAM~1495_combout\);

-- Location: FF_X38_Y19_N9
\I1|MEM_DATO|RAM~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~93_q\);

-- Location: LCCOMB_X40_Y19_N26
\I1|MEM_DATO|RAM~1499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1499_combout\ = (\I1|MEM_DATO|RAM~1425_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & (\I0|I0|MAR\(7) & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1425_combout\,
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1499_combout\);

-- Location: FF_X39_Y19_N27
\I1|MEM_DATO|RAM~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~85_q\);

-- Location: LCCOMB_X39_Y19_N26
\I1|MEM_DATO|RAM~1109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1109_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~93_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~85_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~93_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~85_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1109_combout\);

-- Location: LCCOMB_X38_Y19_N2
\I1|MEM_DATO|RAM~1110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1110_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1109_combout\ & ((\I1|MEM_DATO|RAM~349_q\))) # (!\I1|MEM_DATO|RAM~1109_combout\ & (\I1|MEM_DATO|RAM~341_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~341_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~349_q\,
	datad => \I1|MEM_DATO|RAM~1109_combout\,
	combout => \I1|MEM_DATO|RAM~1110_combout\);

-- Location: LCCOMB_X43_Y19_N6
\I1|MEM_DATO|RAM~1500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1500_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1427_combout\ & \I0|I0|MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_DATO|RAM~1427_combout\,
	datad => \I0|I0|MAR\(7),
	combout => \I1|MEM_DATO|RAM~1500_combout\);

-- Location: FF_X40_Y19_N15
\I1|MEM_DATO|RAM~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~357_q\);

-- Location: LCCOMB_X41_Y19_N18
\I1|MEM_DATO|RAM~1496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1496_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1432_combout\ & \I0|I0|MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_DATO|RAM~1432_combout\,
	datad => \I0|I0|MAR\(7),
	combout => \I1|MEM_DATO|RAM~1496_combout\);

-- Location: FF_X41_Y19_N3
\I1|MEM_DATO|RAM~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~365_q\);

-- Location: LCCOMB_X41_Y18_N14
\I1|MEM_DATO|RAM~1494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1494_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1430_combout\ & (\I0|I0|MAR\(7) & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I1|MEM_DATO|RAM~1430_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1494_combout\);

-- Location: FF_X41_Y15_N17
\I1|MEM_DATO|RAM~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~109_q\);

-- Location: LCCOMB_X43_Y16_N24
\I1|MEM_DATO|RAM~1498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1498_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1423_combout\ & (\I0|I0|MAR\(3) & \I1|MEM_DATO|RAM~1492_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1423_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1492_combout\,
	combout => \I1|MEM_DATO|RAM~1498_combout\);

-- Location: FF_X41_Y19_N13
\I1|MEM_DATO|RAM~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~101_q\);

-- Location: LCCOMB_X41_Y19_N12
\I1|MEM_DATO|RAM~1107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1107_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~109_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~101_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~109_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~101_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1107_combout\);

-- Location: LCCOMB_X41_Y19_N2
\I1|MEM_DATO|RAM~1108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1108_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1107_combout\ & ((\I1|MEM_DATO|RAM~365_q\))) # (!\I1|MEM_DATO|RAM~1107_combout\ & (\I1|MEM_DATO|RAM~357_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~357_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~365_q\,
	datad => \I1|MEM_DATO|RAM~1107_combout\,
	combout => \I1|MEM_DATO|RAM~1108_combout\);

-- Location: LCCOMB_X42_Y19_N12
\I1|MEM_DATO|RAM~1111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1111_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\) # (\I1|MEM_DATO|RAM~1108_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1110_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1110_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1108_combout\,
	combout => \I1|MEM_DATO|RAM~1111_combout\);

-- Location: LCCOMB_X42_Y19_N14
\I1|MEM_DATO|RAM~1114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1114_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1111_combout\ & ((\I1|MEM_DATO|RAM~1113_combout\))) # (!\I1|MEM_DATO|RAM~1111_combout\ & (\I1|MEM_DATO|RAM~1106_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1106_combout\,
	datab => \I1|MEM_DATO|RAM~1113_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1111_combout\,
	combout => \I1|MEM_DATO|RAM~1114_combout\);

-- Location: LCCOMB_X43_Y19_N16
\I1|MEM_DATO|RAM~1437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1437_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I0|I1|writee~0_combout\ & \I1|RAM_ADDRESS[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I0|I1|writee~0_combout\,
	datad => \I1|RAM_ADDRESS[2]~5_combout\,
	combout => \I1|MEM_DATO|RAM~1437_combout\);

-- Location: LCCOMB_X46_Y18_N20
\I1|MEM_DATO|RAM~1438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1438_combout\ = (\I1|MEM_DATO|RAM~1437_combout\ & \I1|MEM_DATO|RAM~1420_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1437_combout\,
	datab => \I1|MEM_DATO|RAM~1420_combout\,
	combout => \I1|MEM_DATO|RAM~1438_combout\);

-- Location: FF_X46_Y18_N17
\I1|MEM_DATO|RAM~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~437_q\);

-- Location: LCCOMB_X45_Y21_N4
\I1|MEM_DATO|RAM~1442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1442_combout\ = (\I1|MEM_DATO|RAM~1427_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1427_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1442_combout\);

-- Location: FF_X46_Y21_N9
\I1|MEM_DATO|RAM~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~453_q\);

-- Location: LCCOMB_X46_Y18_N4
\I1|MEM_DATO|RAM~1440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1440_combout\ = (\I1|MEM_DATO|RAM~1437_combout\ & \I1|MEM_DATO|RAM~1425_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1437_combout\,
	datad => \I1|MEM_DATO|RAM~1425_combout\,
	combout => \I1|MEM_DATO|RAM~1440_combout\);

-- Location: FF_X46_Y18_N23
\I1|MEM_DATO|RAM~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~181_q\);

-- Location: LCCOMB_X45_Y21_N6
\I1|MEM_DATO|RAM~1444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1444_combout\ = (\I1|MEM_DATO|RAM~1423_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1423_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1444_combout\);

-- Location: FF_X45_Y21_N17
\I1|MEM_DATO|RAM~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~197_q\);

-- Location: LCCOMB_X46_Y18_N22
\I1|MEM_DATO|RAM~1115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1115_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~197_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~181_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~181_q\,
	datad => \I1|MEM_DATO|RAM~197_q\,
	combout => \I1|MEM_DATO|RAM~1115_combout\);

-- Location: LCCOMB_X46_Y21_N8
\I1|MEM_DATO|RAM~1116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1116_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1115_combout\ & ((\I1|MEM_DATO|RAM~453_q\))) # (!\I1|MEM_DATO|RAM~1115_combout\ & (\I1|MEM_DATO|RAM~437_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~437_q\,
	datac => \I1|MEM_DATO|RAM~453_q\,
	datad => \I1|MEM_DATO|RAM~1115_combout\,
	combout => \I1|MEM_DATO|RAM~1116_combout\);

-- Location: LCCOMB_X45_Y18_N4
\I1|MEM_DATO|RAM~445feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~445feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~445feeder_combout\);

-- Location: LCCOMB_X44_Y18_N16
\I1|MEM_DATO|RAM~1441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1441_combout\ = (\I1|MEM_DATO|RAM~1429_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1429_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1441_combout\);

-- Location: FF_X45_Y18_N5
\I1|MEM_DATO|RAM~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~445feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~445_q\);

-- Location: LCCOMB_X45_Y21_N24
\I1|MEM_DATO|RAM~1445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1445_combout\ = (\I1|MEM_DATO|RAM~1432_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1432_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1445_combout\);

-- Location: FF_X46_Y21_N11
\I1|MEM_DATO|RAM~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~461_q\);

-- Location: LCCOMB_X45_Y21_N0
\I1|MEM_DATO|RAM~1443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1443_combout\ = (\I1|MEM_DATO|RAM~1430_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1430_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1443_combout\);

-- Location: FF_X45_Y21_N7
\I1|MEM_DATO|RAM~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~205_q\);

-- Location: LCCOMB_X42_Y20_N20
\I1|MEM_DATO|RAM~1439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1439_combout\ = (\I1|MEM_DATO|RAM~1437_combout\ & \I1|MEM_DATO|RAM~1431_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1437_combout\,
	datac => \I1|MEM_DATO|RAM~1431_combout\,
	combout => \I1|MEM_DATO|RAM~1439_combout\);

-- Location: FF_X45_Y18_N15
\I1|MEM_DATO|RAM~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~189_q\);

-- Location: LCCOMB_X45_Y18_N14
\I1|MEM_DATO|RAM~1122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1122_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~205_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~189_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~205_q\,
	datac => \I1|MEM_DATO|RAM~189_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1122_combout\);

-- Location: LCCOMB_X46_Y21_N10
\I1|MEM_DATO|RAM~1123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1123_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1122_combout\ & ((\I1|MEM_DATO|RAM~461_q\))) # (!\I1|MEM_DATO|RAM~1122_combout\ & (\I1|MEM_DATO|RAM~445_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~445_q\,
	datac => \I1|MEM_DATO|RAM~461_q\,
	datad => \I1|MEM_DATO|RAM~1122_combout\,
	combout => \I1|MEM_DATO|RAM~1123_combout\);

-- Location: LCCOMB_X49_Y19_N0
\I1|MEM_DATO|RAM~69feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~69feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~69feeder_combout\);

-- Location: LCCOMB_X42_Y22_N10
\I1|MEM_DATO|RAM~1541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1541_combout\ = (\I0|I0|MAR\(2) & (!\I0|I1|writee~0_combout\ & (\I0|I0|MAR\(7) & !\I0|I0|MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \I0|I1|writee~0_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(4),
	combout => \I1|MEM_DATO|RAM~1541_combout\);

-- Location: LCCOMB_X42_Y20_N6
\I1|MEM_DATO|RAM~1503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1503_combout\ = (\I1|MEM_DATO|RAM~1423_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1423_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1503_combout\);

-- Location: FF_X49_Y19_N1
\I1|MEM_DATO|RAM~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~69feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~69_q\);

-- Location: LCCOMB_X43_Y19_N4
\I1|MEM_DATO|RAM~1507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1507_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I1|MEM_DATO|RAM~1425_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1541_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1425_combout\,
	combout => \I1|MEM_DATO|RAM~1507_combout\);

-- Location: FF_X46_Y19_N9
\I1|MEM_DATO|RAM~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~53_q\);

-- Location: LCCOMB_X46_Y19_N8
\I1|MEM_DATO|RAM~1119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1119_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~69_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~69_q\,
	datac => \I1|MEM_DATO|RAM~53_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1119_combout\);

-- Location: LCCOMB_X43_Y19_N0
\I1|MEM_DATO|RAM~1501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1501_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I1|MEM_DATO|RAM~1427_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1541_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1427_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1501_combout\);

-- Location: FF_X47_Y19_N7
\I1|MEM_DATO|RAM~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~325_q\);

-- Location: LCCOMB_X43_Y17_N14
\I1|MEM_DATO|RAM~1505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1505_combout\ = (\I1|MEM_DATO|RAM~1420_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_DATO|RAM~1420_combout\,
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1505_combout\);

-- Location: FF_X47_Y19_N25
\I1|MEM_DATO|RAM~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~309_q\);

-- Location: LCCOMB_X47_Y19_N6
\I1|MEM_DATO|RAM~1120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1120_combout\ = (\I1|MEM_DATO|RAM~1119_combout\ & (((\I1|MEM_DATO|RAM~325_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|MEM_DATO|RAM~1119_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1119_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~325_q\,
	datad => \I1|MEM_DATO|RAM~309_q\,
	combout => \I1|MEM_DATO|RAM~1120_combout\);

-- Location: LCCOMB_X42_Y20_N4
\I1|MEM_DATO|RAM~1506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1506_combout\ = (\I1|MEM_DATO|RAM~1431_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1431_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1506_combout\);

-- Location: FF_X44_Y19_N23
\I1|MEM_DATO|RAM~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~61_q\);

-- Location: LCCOMB_X44_Y18_N0
\I1|MEM_DATO|RAM~77feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~77feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~77feeder_combout\);

-- Location: LCCOMB_X43_Y22_N12
\I1|MEM_DATO|RAM~1502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1502_combout\ = (\I1|MEM_DATO|RAM~1430_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1430_combout\,
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1502_combout\);

-- Location: FF_X44_Y18_N1
\I1|MEM_DATO|RAM~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~77feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~77_q\);

-- Location: LCCOMB_X44_Y19_N22
\I1|MEM_DATO|RAM~1117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1117_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~77_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~61_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~61_q\,
	datad => \I1|MEM_DATO|RAM~77_q\,
	combout => \I1|MEM_DATO|RAM~1117_combout\);

-- Location: LCCOMB_X43_Y19_N2
\I1|MEM_DATO|RAM~1504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1504_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I1|MEM_DATO|RAM~1432_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1541_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1432_combout\,
	combout => \I1|MEM_DATO|RAM~1504_combout\);

-- Location: FF_X44_Y19_N25
\I1|MEM_DATO|RAM~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~333_q\);

-- Location: LCCOMB_X43_Y19_N10
\I1|MEM_DATO|RAM~1508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1508_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I1|MEM_DATO|RAM~1429_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1541_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1429_combout\,
	combout => \I1|MEM_DATO|RAM~1508_combout\);

-- Location: FF_X45_Y19_N5
\I1|MEM_DATO|RAM~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~317_q\);

-- Location: LCCOMB_X44_Y19_N24
\I1|MEM_DATO|RAM~1118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1118_combout\ = (\I1|MEM_DATO|RAM~1117_combout\ & (((\I1|MEM_DATO|RAM~333_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|MEM_DATO|RAM~1117_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1117_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~333_q\,
	datad => \I1|MEM_DATO|RAM~317_q\,
	combout => \I1|MEM_DATO|RAM~1118_combout\);

-- Location: LCCOMB_X44_Y19_N2
\I1|MEM_DATO|RAM~1121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1121_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1118_combout\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1120_combout\,
	datad => \I1|MEM_DATO|RAM~1118_combout\,
	combout => \I1|MEM_DATO|RAM~1121_combout\);

-- Location: LCCOMB_X44_Y19_N4
\I1|MEM_DATO|RAM~1124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1124_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1121_combout\ & ((\I1|MEM_DATO|RAM~1123_combout\))) # (!\I1|MEM_DATO|RAM~1121_combout\ & (\I1|MEM_DATO|RAM~1116_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1116_combout\,
	datac => \I1|MEM_DATO|RAM~1123_combout\,
	datad => \I1|MEM_DATO|RAM~1121_combout\,
	combout => \I1|MEM_DATO|RAM~1124_combout\);

-- Location: LCCOMB_X43_Y19_N22
\I1|MEM_DATO|RAM~1446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1446_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I0|I1|writee~0_combout\ & !\I1|RAM_ADDRESS[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I0|I1|writee~0_combout\,
	datad => \I1|RAM_ADDRESS[2]~5_combout\,
	combout => \I1|MEM_DATO|RAM~1446_combout\);

-- Location: LCCOMB_X43_Y20_N20
\I1|MEM_DATO|RAM~1448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1448_combout\ = (\I1|MEM_DATO|RAM~1446_combout\ & \I1|MEM_DATO|RAM~1423_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1446_combout\,
	datad => \I1|MEM_DATO|RAM~1423_combout\,
	combout => \I1|MEM_DATO|RAM~1448_combout\);

-- Location: FF_X43_Y20_N29
\I1|MEM_DATO|RAM~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~165_q\);

-- Location: LCCOMB_X43_Y20_N4
\I1|MEM_DATO|RAM~1450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1450_combout\ = (\I1|MEM_DATO|RAM~1446_combout\ & \I1|MEM_DATO|RAM~1427_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1446_combout\,
	datad => \I1|MEM_DATO|RAM~1427_combout\,
	combout => \I1|MEM_DATO|RAM~1450_combout\);

-- Location: FF_X43_Y20_N15
\I1|MEM_DATO|RAM~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~421_q\);

-- Location: LCCOMB_X43_Y16_N30
\I1|MEM_DATO|RAM~1516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1516_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1427_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1427_combout\,
	combout => \I1|MEM_DATO|RAM~1516_combout\);

-- Location: FF_X43_Y16_N19
\I1|MEM_DATO|RAM~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~293_q\);

-- Location: LCCOMB_X43_Y16_N22
\I1|MEM_DATO|RAM~1514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1514_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1423_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1423_combout\,
	combout => \I1|MEM_DATO|RAM~1514_combout\);

-- Location: FF_X43_Y16_N13
\I1|MEM_DATO|RAM~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~37_q\);

-- Location: LCCOMB_X43_Y16_N12
\I1|MEM_DATO|RAM~1125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1125_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~293_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~37_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~293_q\,
	datac => \I1|MEM_DATO|RAM~37_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1125_combout\);

-- Location: LCCOMB_X43_Y20_N14
\I1|MEM_DATO|RAM~1126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1126_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1125_combout\ & ((\I1|MEM_DATO|RAM~421_q\))) # (!\I1|MEM_DATO|RAM~1125_combout\ & (\I1|MEM_DATO|RAM~165_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~165_q\,
	datac => \I1|MEM_DATO|RAM~421_q\,
	datad => \I1|MEM_DATO|RAM~1125_combout\,
	combout => \I1|MEM_DATO|RAM~1126_combout\);

-- Location: LCCOMB_X42_Y20_N12
\I1|MEM_DATO|RAM~1453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1453_combout\ = (\I1|MEM_DATO|RAM~1431_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1431_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1453_combout\);

-- Location: FF_X46_Y20_N19
\I1|MEM_DATO|RAM~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~157_q\);

-- Location: LCCOMB_X43_Y20_N10
\I1|MEM_DATO|RAM~1451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1451_combout\ = (\I1|MEM_DATO|RAM~1446_combout\ & \I1|MEM_DATO|RAM~1429_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1446_combout\,
	datad => \I1|MEM_DATO|RAM~1429_combout\,
	combout => \I1|MEM_DATO|RAM~1451_combout\);

-- Location: FF_X46_Y20_N21
\I1|MEM_DATO|RAM~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~413_q\);

-- Location: LCCOMB_X42_Y18_N6
\I1|MEM_DATO|RAM~1564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1564_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1564_combout\);

-- Location: LCCOMB_X42_Y18_N26
\I1|MEM_DATO|RAM~1511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1511_combout\ = (\I1|MEM_DATO|RAM~1431_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1431_combout\,
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1511_combout\);

-- Location: FF_X42_Y18_N7
\I1|MEM_DATO|RAM~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1564_combout\,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~29_q\);

-- Location: LCCOMB_X43_Y19_N8
\I1|MEM_DATO|RAM~1509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1509_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1429_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1429_combout\,
	combout => \I1|MEM_DATO|RAM~1509_combout\);

-- Location: FF_X43_Y18_N27
\I1|MEM_DATO|RAM~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~285_q\);

-- Location: LCCOMB_X43_Y18_N26
\I1|MEM_DATO|RAM~1127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1127_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~285_q\) # (\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|MEM_DATO|RAM~29_q\ & ((!\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~29_q\,
	datac => \I1|MEM_DATO|RAM~285_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1127_combout\);

-- Location: LCCOMB_X46_Y20_N20
\I1|MEM_DATO|RAM~1128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1128_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1127_combout\ & ((\I1|MEM_DATO|RAM~413_q\))) # (!\I1|MEM_DATO|RAM~1127_combout\ & (\I1|MEM_DATO|RAM~157_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~157_q\,
	datac => \I1|MEM_DATO|RAM~413_q\,
	datad => \I1|MEM_DATO|RAM~1127_combout\,
	combout => \I1|MEM_DATO|RAM~1128_combout\);

-- Location: LCCOMB_X42_Y16_N0
\I1|MEM_DATO|RAM~1513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1513_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1420_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I1|MEM_DATO|RAM~1420_combout\,
	combout => \I1|MEM_DATO|RAM~1513_combout\);

-- Location: FF_X42_Y16_N11
\I1|MEM_DATO|RAM~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~277_q\);

-- Location: LCCOMB_X43_Y16_N0
\I1|MEM_DATO|RAM~1515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1515_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1425_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1425_combout\,
	combout => \I1|MEM_DATO|RAM~1515_combout\);

-- Location: FF_X42_Y16_N5
\I1|MEM_DATO|RAM~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~21_q\);

-- Location: LCCOMB_X42_Y16_N4
\I1|MEM_DATO|RAM~1129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1129_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~277_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~277_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~21_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1129_combout\);

-- Location: LCCOMB_X42_Y20_N10
\I1|MEM_DATO|RAM~1447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1447_combout\ = (\I1|MEM_DATO|RAM~1420_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1420_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1447_combout\);

-- Location: FF_X44_Y20_N3
\I1|MEM_DATO|RAM~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~405_q\);

-- Location: LCCOMB_X42_Y20_N28
\I1|MEM_DATO|RAM~1449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1449_combout\ = (\I1|MEM_DATO|RAM~1425_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1425_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1449_combout\);

-- Location: FF_X44_Y20_N13
\I1|MEM_DATO|RAM~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~149_q\);

-- Location: LCCOMB_X44_Y20_N2
\I1|MEM_DATO|RAM~1130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1130_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1129_combout\ & (\I1|MEM_DATO|RAM~405_q\)) # (!\I1|MEM_DATO|RAM~1129_combout\ & ((\I1|MEM_DATO|RAM~149_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1129_combout\,
	datac => \I1|MEM_DATO|RAM~405_q\,
	datad => \I1|MEM_DATO|RAM~149_q\,
	combout => \I1|MEM_DATO|RAM~1130_combout\);

-- Location: LCCOMB_X44_Y20_N20
\I1|MEM_DATO|RAM~1131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1131_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\) # ((\I1|MEM_DATO|RAM~1128_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1128_combout\,
	datad => \I1|MEM_DATO|RAM~1130_combout\,
	combout => \I1|MEM_DATO|RAM~1131_combout\);

-- Location: LCCOMB_X41_Y18_N22
\I1|MEM_DATO|RAM~301feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~301feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~301feeder_combout\);

-- Location: LCCOMB_X43_Y19_N14
\I1|MEM_DATO|RAM~1512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1512_combout\ = (\I1|MEM_DATO|RAM~1432_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1432_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I0|I0|MAR\(7),
	combout => \I1|MEM_DATO|RAM~1512_combout\);

-- Location: FF_X41_Y18_N23
\I1|MEM_DATO|RAM~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~301feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~301_q\);

-- Location: LCCOMB_X41_Y18_N28
\I1|MEM_DATO|RAM~1510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1510_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1430_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1492_combout\,
	datab => \I1|MEM_DATO|RAM~1430_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1510_combout\);

-- Location: FF_X41_Y18_N21
\I1|MEM_DATO|RAM~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~45_q\);

-- Location: LCCOMB_X41_Y18_N20
\I1|MEM_DATO|RAM~1132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1132_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~301_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~301_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~45_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1132_combout\);

-- Location: LCCOMB_X43_Y19_N24
\I1|MEM_DATO|RAM~1454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1454_combout\ = (\I1|MEM_DATO|RAM~1432_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1432_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1454_combout\);

-- Location: FF_X45_Y20_N25
\I1|MEM_DATO|RAM~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~429_q\);

-- Location: LCCOMB_X43_Y20_N22
\I1|MEM_DATO|RAM~1452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1452_combout\ = (\I1|MEM_DATO|RAM~1446_combout\ & \I1|MEM_DATO|RAM~1430_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1446_combout\,
	datad => \I1|MEM_DATO|RAM~1430_combout\,
	combout => \I1|MEM_DATO|RAM~1452_combout\);

-- Location: FF_X45_Y20_N3
\I1|MEM_DATO|RAM~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~173_q\);

-- Location: LCCOMB_X45_Y20_N24
\I1|MEM_DATO|RAM~1133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1133_combout\ = (\I1|MEM_DATO|RAM~1132_combout\ & (((\I1|MEM_DATO|RAM~429_q\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1132_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1132_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~429_q\,
	datad => \I1|MEM_DATO|RAM~173_q\,
	combout => \I1|MEM_DATO|RAM~1133_combout\);

-- Location: LCCOMB_X44_Y20_N6
\I1|MEM_DATO|RAM~1134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1134_combout\ = (\I1|MEM_DATO|RAM~1131_combout\ & (((\I1|MEM_DATO|RAM~1133_combout\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1131_combout\ & (\I1|MEM_DATO|RAM~1126_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1126_combout\,
	datab => \I1|MEM_DATO|RAM~1131_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1133_combout\,
	combout => \I1|MEM_DATO|RAM~1134_combout\);

-- Location: LCCOMB_X44_Y19_N14
\I1|MEM_DATO|RAM~1135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1135_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1124_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- ((\I1|MEM_DATO|RAM~1134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1124_combout\,
	datad => \I1|MEM_DATO|RAM~1134_combout\,
	combout => \I1|MEM_DATO|RAM~1135_combout\);

-- Location: LCCOMB_X38_Y20_N0
\I1|MEM_DATO|RAM~1524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1524_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I0|I0|MAR\(3) & (\I0|I0|MAR\(7) & \I1|MEM_DATO|RAM~1429_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1541_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1429_combout\,
	combout => \I1|MEM_DATO|RAM~1524_combout\);

-- Location: FF_X38_Y20_N31
\I1|MEM_DATO|RAM~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~381_q\);

-- Location: LCCOMB_X41_Y20_N0
\I1|MEM_DATO|RAM~1522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1522_combout\ = (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1431_combout\ & (\I0|I0|MAR\(7) & \I1|MEM_DATO|RAM~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I1|MEM_DATO|RAM~1431_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1522_combout\);

-- Location: FF_X41_Y20_N21
\I1|MEM_DATO|RAM~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~125_q\);

-- Location: LCCOMB_X41_Y20_N20
\I1|MEM_DATO|RAM~1136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1136_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~381_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~125_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~381_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~125_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1136_combout\);

-- Location: LCCOMB_X38_Y18_N10
\I1|MEM_DATO|RAM~1455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1455_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (!\I0|I1|writee~0_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & \I1|RAM_ADDRESS[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I0|I1|writee~0_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|RAM_ADDRESS[2]~5_combout\,
	combout => \I1|MEM_DATO|RAM~1455_combout\);

-- Location: LCCOMB_X38_Y19_N0
\I1|MEM_DATO|RAM~1459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1459_combout\ = (\I1|MEM_DATO|RAM~1429_combout\ & \I1|MEM_DATO|RAM~1455_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1429_combout\,
	datad => \I1|MEM_DATO|RAM~1455_combout\,
	combout => \I1|MEM_DATO|RAM~1459_combout\);

-- Location: FF_X36_Y20_N19
\I1|MEM_DATO|RAM~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~509_q\);

-- Location: LCCOMB_X41_Y19_N28
\I1|MEM_DATO|RAM~1457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1457_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1431_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1431_combout\,
	combout => \I1|MEM_DATO|RAM~1457_combout\);

-- Location: FF_X36_Y20_N13
\I1|MEM_DATO|RAM~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~253_q\);

-- Location: LCCOMB_X36_Y20_N18
\I1|MEM_DATO|RAM~1137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1137_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1136_combout\ & (\I1|MEM_DATO|RAM~509_q\)) # (!\I1|MEM_DATO|RAM~1136_combout\ & ((\I1|MEM_DATO|RAM~253_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1136_combout\,
	datac => \I1|MEM_DATO|RAM~509_q\,
	datad => \I1|MEM_DATO|RAM~253_q\,
	combout => \I1|MEM_DATO|RAM~1137_combout\);

-- Location: LCCOMB_X40_Y19_N12
\I1|MEM_DATO|RAM~1458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1458_combout\ = (\I1|MEM_DATO|RAM~1425_combout\ & \I1|MEM_DATO|RAM~1455_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1425_combout\,
	datab => \I1|MEM_DATO|RAM~1455_combout\,
	combout => \I1|MEM_DATO|RAM~1458_combout\);

-- Location: FF_X35_Y19_N13
\I1|MEM_DATO|RAM~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~245_q\);

-- Location: LCCOMB_X38_Y19_N16
\I1|MEM_DATO|RAM~1456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1456_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1420_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1420_combout\,
	combout => \I1|MEM_DATO|RAM~1456_combout\);

-- Location: FF_X35_Y19_N3
\I1|MEM_DATO|RAM~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~501_q\);

-- Location: LCCOMB_X38_Y16_N26
\I1|MEM_DATO|RAM~1521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1521_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1420_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1420_combout\,
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1521_combout\);

-- Location: FF_X37_Y20_N9
\I1|MEM_DATO|RAM~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~373_q\);

-- Location: LCCOMB_X41_Y20_N30
\I1|MEM_DATO|RAM~1523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1523_combout\ = (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1425_combout\ & (\I0|I0|MAR\(7) & \I1|MEM_DATO|RAM~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I1|MEM_DATO|RAM~1425_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1523_combout\);

-- Location: FF_X37_Y20_N7
\I1|MEM_DATO|RAM~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~117_q\);

-- Location: LCCOMB_X37_Y20_N6
\I1|MEM_DATO|RAM~1140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1140_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~373_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~117_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~373_q\,
	datac => \I1|MEM_DATO|RAM~117_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1140_combout\);

-- Location: LCCOMB_X35_Y19_N2
\I1|MEM_DATO|RAM~1141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1141_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1140_combout\ & ((\I1|MEM_DATO|RAM~501_q\))) # (!\I1|MEM_DATO|RAM~1140_combout\ & (\I1|MEM_DATO|RAM~245_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~245_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~501_q\,
	datad => \I1|MEM_DATO|RAM~1140_combout\,
	combout => \I1|MEM_DATO|RAM~1141_combout\);

-- Location: LCCOMB_X41_Y19_N8
\I1|MEM_DATO|RAM~1462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1462_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1423_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1423_combout\,
	combout => \I1|MEM_DATO|RAM~1462_combout\);

-- Location: FF_X36_Y19_N15
\I1|MEM_DATO|RAM~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~261_q\);

-- Location: LCCOMB_X41_Y18_N0
\I1|MEM_DATO|RAM~1460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1460_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1427_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1427_combout\,
	combout => \I1|MEM_DATO|RAM~1460_combout\);

-- Location: FF_X36_Y19_N25
\I1|MEM_DATO|RAM~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~517_q\);

-- Location: LCCOMB_X42_Y20_N18
\I1|MEM_DATO|RAM~1517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1517_combout\ = (\I1|MEM_DATO|RAM~1427_combout\ & (\I0|I0|MAR\(7) & (\I0|I0|MAR\(3) & \I1|MEM_DATO|RAM~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1427_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1517_combout\);

-- Location: FF_X39_Y20_N29
\I1|MEM_DATO|RAM~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~389_q\);

-- Location: LCCOMB_X42_Y20_N0
\I1|MEM_DATO|RAM~1519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1519_combout\ = (\I1|MEM_DATO|RAM~1423_combout\ & (\I0|I0|MAR\(7) & (\I0|I0|MAR\(3) & \I1|MEM_DATO|RAM~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1423_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I0|I0|MAR\(3),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1519_combout\);

-- Location: FF_X39_Y20_N11
\I1|MEM_DATO|RAM~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~133_q\);

-- Location: LCCOMB_X39_Y20_N10
\I1|MEM_DATO|RAM~1138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1138_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~389_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~389_q\,
	datac => \I1|MEM_DATO|RAM~133_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1138_combout\);

-- Location: LCCOMB_X36_Y19_N24
\I1|MEM_DATO|RAM~1139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1139_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1138_combout\ & ((\I1|MEM_DATO|RAM~517_q\))) # (!\I1|MEM_DATO|RAM~1138_combout\ & (\I1|MEM_DATO|RAM~261_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~261_q\,
	datac => \I1|MEM_DATO|RAM~517_q\,
	datad => \I1|MEM_DATO|RAM~1138_combout\,
	combout => \I1|MEM_DATO|RAM~1139_combout\);

-- Location: LCCOMB_X36_Y19_N22
\I1|MEM_DATO|RAM~1142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1142_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1139_combout\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1141_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1139_combout\,
	combout => \I1|MEM_DATO|RAM~1142_combout\);

-- Location: LCCOMB_X40_Y19_N8
\I1|MEM_DATO|RAM~1461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1461_combout\ = (\I1|MEM_DATO|RAM~1430_combout\ & \I1|MEM_DATO|RAM~1455_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1430_combout\,
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	combout => \I1|MEM_DATO|RAM~1461_combout\);

-- Location: FF_X37_Y19_N27
\I1|MEM_DATO|RAM~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~269_q\);

-- Location: LCCOMB_X39_Y18_N0
\I1|MEM_DATO|RAM~1463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1463_combout\ = (\I1|MEM_DATO|RAM~1432_combout\ & \I1|MEM_DATO|RAM~1455_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1432_combout\,
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	combout => \I1|MEM_DATO|RAM~1463_combout\);

-- Location: FF_X37_Y19_N29
\I1|MEM_DATO|RAM~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~525_q\);

-- Location: LCCOMB_X41_Y20_N2
\I1|MEM_DATO|RAM~1520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1520_combout\ = (\I0|I0|MAR\(3) & (\I1|MEM_DATO|RAM~1432_combout\ & (\I0|I0|MAR\(7) & \I1|MEM_DATO|RAM~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I1|MEM_DATO|RAM~1432_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1520_combout\);

-- Location: FF_X40_Y20_N27
\I1|MEM_DATO|RAM~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~397_q\);

-- Location: LCCOMB_X40_Y20_N6
\I1|MEM_DATO|RAM~1518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1518_combout\ = (\I1|MEM_DATO|RAM~1430_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & (\I0|I0|MAR\(7) & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1430_combout\,
	datab => \I1|MEM_DATO|RAM~1541_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1518_combout\);

-- Location: FF_X40_Y20_N25
\I1|MEM_DATO|RAM~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~141_q\);

-- Location: LCCOMB_X40_Y20_N24
\I1|MEM_DATO|RAM~1143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1143_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~397_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~141_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~397_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~141_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1143_combout\);

-- Location: LCCOMB_X37_Y19_N28
\I1|MEM_DATO|RAM~1144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1144_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1143_combout\ & ((\I1|MEM_DATO|RAM~525_q\))) # (!\I1|MEM_DATO|RAM~1143_combout\ & (\I1|MEM_DATO|RAM~269_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~269_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~525_q\,
	datad => \I1|MEM_DATO|RAM~1143_combout\,
	combout => \I1|MEM_DATO|RAM~1144_combout\);

-- Location: LCCOMB_X43_Y19_N20
\I1|MEM_DATO|RAM~1145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1145_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1142_combout\ & ((\I1|MEM_DATO|RAM~1144_combout\))) # (!\I1|MEM_DATO|RAM~1142_combout\ & (\I1|MEM_DATO|RAM~1137_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1137_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1142_combout\,
	datad => \I1|MEM_DATO|RAM~1144_combout\,
	combout => \I1|MEM_DATO|RAM~1145_combout\);

-- Location: LCCOMB_X43_Y19_N30
\I1|MEM_DATO|RAM~1146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1146_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1135_combout\ & ((\I1|MEM_DATO|RAM~1145_combout\))) # (!\I1|MEM_DATO|RAM~1135_combout\ & (\I1|MEM_DATO|RAM~1114_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1114_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1135_combout\,
	datad => \I1|MEM_DATO|RAM~1145_combout\,
	combout => \I1|MEM_DATO|RAM~1146_combout\);

-- Location: LCCOMB_X38_Y18_N6
\I1|MEM_DATO|RAM~1466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1466_combout\ = (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|Equal0~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & !\I1|RAM_ADDRESS[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|Equal0~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1466_combout\);

-- Location: LCCOMB_X38_Y17_N12
\I1|MEM_DATO|RAM~1481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1481_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1466_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1481_combout\);

-- Location: FF_X35_Y17_N9
\I1|MEM_DATO|RAM~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~773_q\);

-- Location: LCCOMB_X38_Y16_N6
\I1|MEM_DATO|RAM~1468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1468_combout\ = (\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & !\I1|RAM_ADDRESS[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|RAM_ADDRESS[0]~3_combout\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1468_combout\);

-- Location: LCCOMB_X38_Y17_N10
\I1|MEM_DATO|RAM~1482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1482_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1468_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1468_combout\,
	combout => \I1|MEM_DATO|RAM~1482_combout\);

-- Location: FF_X35_Y17_N7
\I1|MEM_DATO|RAM~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~757_q\);

-- Location: LCCOMB_X35_Y17_N6
\I1|MEM_DATO|RAM~1154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1154_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~773_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~757_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~773_q\,
	datac => \I1|MEM_DATO|RAM~757_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1154_combout\);

-- Location: LCCOMB_X38_Y16_N8
\I1|MEM_DATO|RAM~1470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1470_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|Equal0~0_combout\ & !\I1|RAM_ADDRESS[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1470_combout\);

-- Location: LCCOMB_X38_Y17_N28
\I1|MEM_DATO|RAM~1483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1483_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1470_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1470_combout\,
	combout => \I1|MEM_DATO|RAM~1483_combout\);

-- Location: FF_X36_Y17_N27
\I1|MEM_DATO|RAM~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~781_q\);

-- Location: LCCOMB_X38_Y18_N8
\I1|MEM_DATO|RAM~1464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1464_combout\ = (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & \I1|RAM_ADDRESS[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|Equal0~0_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1464_combout\);

-- Location: LCCOMB_X38_Y17_N14
\I1|MEM_DATO|RAM~1480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1480_combout\ = (\I1|MEM_DATO|RAM~1455_combout\ & \I1|MEM_DATO|RAM~1464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1455_combout\,
	datad => \I1|MEM_DATO|RAM~1464_combout\,
	combout => \I1|MEM_DATO|RAM~1480_combout\);

-- Location: FF_X36_Y17_N13
\I1|MEM_DATO|RAM~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~765_q\);

-- Location: LCCOMB_X36_Y17_N26
\I1|MEM_DATO|RAM~1155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1155_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1154_combout\ & (\I1|MEM_DATO|RAM~781_q\)) # (!\I1|MEM_DATO|RAM~1154_combout\ & ((\I1|MEM_DATO|RAM~765_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~1154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1154_combout\,
	datac => \I1|MEM_DATO|RAM~781_q\,
	datad => \I1|MEM_DATO|RAM~765_q\,
	combout => \I1|MEM_DATO|RAM~1155_combout\);

-- Location: LCCOMB_X35_Y18_N20
\I1|MEM_DATO|RAM~701feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~701feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~701feeder_combout\);

-- Location: LCCOMB_X37_Y18_N4
\I1|MEM_DATO|RAM~1465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1465_combout\ = (\I1|MEM_DATO|RAM~1437_combout\ & \I1|MEM_DATO|RAM~1464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1437_combout\,
	datad => \I1|MEM_DATO|RAM~1464_combout\,
	combout => \I1|MEM_DATO|RAM~1465_combout\);

-- Location: FF_X35_Y18_N21
\I1|MEM_DATO|RAM~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~701feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~701_q\);

-- Location: LCCOMB_X37_Y16_N20
\I1|MEM_DATO|RAM~709feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~709feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~709feeder_combout\);

-- Location: LCCOMB_X39_Y16_N20
\I1|MEM_DATO|RAM~1467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1467_combout\ = (\I1|MEM_DATO|RAM~1437_combout\ & \I1|MEM_DATO|RAM~1466_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1437_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1467_combout\);

-- Location: FF_X37_Y16_N21
\I1|MEM_DATO|RAM~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~709feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~709_q\);

-- Location: LCCOMB_X39_Y16_N26
\I1|MEM_DATO|RAM~1469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1469_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|MEM_DATO|RAM~1468_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1469_combout\);

-- Location: FF_X36_Y16_N29
\I1|MEM_DATO|RAM~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~693_q\);

-- Location: LCCOMB_X36_Y16_N28
\I1|MEM_DATO|RAM~1147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1147_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~709_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~693_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~709_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~693_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1147_combout\);

-- Location: LCCOMB_X39_Y16_N24
\I1|MEM_DATO|RAM~1471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1471_combout\ = (\I1|MEM_DATO|RAM~1470_combout\ & \I1|MEM_DATO|RAM~1437_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1470_combout\,
	datad => \I1|MEM_DATO|RAM~1437_combout\,
	combout => \I1|MEM_DATO|RAM~1471_combout\);

-- Location: FF_X36_Y16_N3
\I1|MEM_DATO|RAM~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~717_q\);

-- Location: LCCOMB_X36_Y16_N2
\I1|MEM_DATO|RAM~1148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1148_combout\ = (\I1|MEM_DATO|RAM~1147_combout\ & (((\I1|MEM_DATO|RAM~717_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1147_combout\ & (\I1|MEM_DATO|RAM~701_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~701_q\,
	datab => \I1|MEM_DATO|RAM~1147_combout\,
	datac => \I1|MEM_DATO|RAM~717_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1148_combout\);

-- Location: LCCOMB_X38_Y15_N12
\I1|MEM_DATO|RAM~741feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~741feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~741feeder_combout\);

-- Location: LCCOMB_X38_Y15_N20
\I1|MEM_DATO|RAM~1472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1472_combout\ = (\I1|MEM_DATO|RAM~1421_combout\ & \I1|MEM_DATO|RAM~1466_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1421_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1472_combout\);

-- Location: FF_X38_Y15_N13
\I1|MEM_DATO|RAM~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~741feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~741_q\);

-- Location: LCCOMB_X38_Y17_N20
\I1|MEM_DATO|RAM~1473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1473_combout\ = (\I1|MEM_DATO|RAM~1464_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1464_combout\,
	datac => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1473_combout\);

-- Location: FF_X37_Y15_N29
\I1|MEM_DATO|RAM~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~733_q\);

-- Location: LCCOMB_X38_Y16_N30
\I1|MEM_DATO|RAM~1474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1474_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & \I1|MEM_DATO|RAM~1421_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1468_combout\,
	datad => \I1|MEM_DATO|RAM~1421_combout\,
	combout => \I1|MEM_DATO|RAM~1474_combout\);

-- Location: FF_X37_Y15_N7
\I1|MEM_DATO|RAM~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~725_q\);

-- Location: LCCOMB_X37_Y15_N6
\I1|MEM_DATO|RAM~1149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1149_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~733_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~725_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~733_q\,
	datac => \I1|MEM_DATO|RAM~725_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1149_combout\);

-- Location: LCCOMB_X38_Y15_N8
\I1|MEM_DATO|RAM~1475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1475_combout\ = (\I1|MEM_DATO|RAM~1421_combout\ & \I1|MEM_DATO|RAM~1470_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1421_combout\,
	datad => \I1|MEM_DATO|RAM~1470_combout\,
	combout => \I1|MEM_DATO|RAM~1475_combout\);

-- Location: FF_X38_Y15_N3
\I1|MEM_DATO|RAM~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~749_q\);

-- Location: LCCOMB_X38_Y15_N2
\I1|MEM_DATO|RAM~1150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1150_combout\ = (\I1|MEM_DATO|RAM~1149_combout\ & (((\I1|MEM_DATO|RAM~749_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1149_combout\ & (\I1|MEM_DATO|RAM~741_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~741_q\,
	datab => \I1|MEM_DATO|RAM~1149_combout\,
	datac => \I1|MEM_DATO|RAM~749_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1150_combout\);

-- Location: LCCOMB_X37_Y18_N8
\I1|MEM_DATO|RAM~1478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1478_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1468_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1478_combout\);

-- Location: FF_X37_Y18_N31
\I1|MEM_DATO|RAM~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~661_q\);

-- Location: LCCOMB_X37_Y18_N24
\I1|MEM_DATO|RAM~1477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1477_combout\ = (\I1|MEM_DATO|RAM~1464_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1464_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1477_combout\);

-- Location: FF_X37_Y18_N1
\I1|MEM_DATO|RAM~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~669_q\);

-- Location: LCCOMB_X37_Y18_N30
\I1|MEM_DATO|RAM~1151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1151_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\) # ((\I1|MEM_DATO|RAM~669_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~661_q\,
	datad => \I1|MEM_DATO|RAM~669_q\,
	combout => \I1|MEM_DATO|RAM~1151_combout\);

-- Location: LCCOMB_X37_Y18_N28
\I1|MEM_DATO|RAM~1476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1476_combout\ = (\I1|MEM_DATO|RAM~1446_combout\ & \I1|MEM_DATO|RAM~1466_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|MEM_DATO|RAM~1446_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1476_combout\);

-- Location: FF_X36_Y18_N1
\I1|MEM_DATO|RAM~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~677_q\);

-- Location: LCCOMB_X36_Y18_N4
\I1|MEM_DATO|RAM~1479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1479_combout\ = (\I1|MEM_DATO|RAM~1470_combout\ & \I1|MEM_DATO|RAM~1446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1470_combout\,
	datad => \I1|MEM_DATO|RAM~1446_combout\,
	combout => \I1|MEM_DATO|RAM~1479_combout\);

-- Location: FF_X36_Y18_N23
\I1|MEM_DATO|RAM~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~685_q\);

-- Location: LCCOMB_X36_Y18_N22
\I1|MEM_DATO|RAM~1152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1152_combout\ = (\I1|MEM_DATO|RAM~1151_combout\ & (((\I1|MEM_DATO|RAM~685_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1151_combout\ & (\I1|MEM_DATO|RAM~677_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1151_combout\,
	datab => \I1|MEM_DATO|RAM~677_q\,
	datac => \I1|MEM_DATO|RAM~685_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1152_combout\);

-- Location: LCCOMB_X38_Y18_N14
\I1|MEM_DATO|RAM~1153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1153_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1150_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1150_combout\,
	datad => \I1|MEM_DATO|RAM~1152_combout\,
	combout => \I1|MEM_DATO|RAM~1153_combout\);

-- Location: LCCOMB_X39_Y18_N4
\I1|MEM_DATO|RAM~1156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1156_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1153_combout\ & (\I1|MEM_DATO|RAM~1155_combout\)) # (!\I1|MEM_DATO|RAM~1153_combout\ & ((\I1|MEM_DATO|RAM~1148_combout\))))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1155_combout\,
	datac => \I1|MEM_DATO|RAM~1148_combout\,
	datad => \I1|MEM_DATO|RAM~1153_combout\,
	combout => \I1|MEM_DATO|RAM~1156_combout\);

-- Location: LCCOMB_X39_Y16_N0
\I1|MEM_DATO|RAM~1540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1540_combout\ = (\I1|MEM_DATO|RAM~1470_combout\ & (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1541_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1470_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1540_combout\);

-- Location: FF_X39_Y21_N31
\I1|MEM_DATO|RAM~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux2~1_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~653_q\);

-- Location: LCCOMB_X38_Y17_N6
\I1|MEM_DATO|RAM~1537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1537_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1464_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1464_combout\,
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1537_combout\);

-- Location: FF_X40_Y15_N23
\I1|MEM_DATO|RAM~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~637_q\);

-- Location: LCCOMB_X39_Y16_N4
\I1|MEM_DATO|RAM~1538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1538_combout\ = (\I0|I0|MAR\(3) & (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1541_combout\ & \I1|MEM_DATO|RAM~1466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1538_combout\);

-- Location: FF_X39_Y15_N9
\I1|MEM_DATO|RAM~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~645_q\);

-- Location: LCCOMB_X39_Y16_N30
\I1|MEM_DATO|RAM~1539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1539_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1468_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1468_combout\,
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1539_combout\);

-- Location: FF_X39_Y15_N31
\I1|MEM_DATO|RAM~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~629_q\);

-- Location: LCCOMB_X39_Y15_N30
\I1|MEM_DATO|RAM~1164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1164_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~645_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~629_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~645_q\,
	datac => \I1|MEM_DATO|RAM~629_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1164_combout\);

-- Location: LCCOMB_X40_Y15_N22
\I1|MEM_DATO|RAM~1165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1165_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1164_combout\ & (\I1|MEM_DATO|RAM~653_q\)) # (!\I1|MEM_DATO|RAM~1164_combout\ & ((\I1|MEM_DATO|RAM~637_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~653_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~637_q\,
	datad => \I1|MEM_DATO|RAM~1164_combout\,
	combout => \I1|MEM_DATO|RAM~1165_combout\);

-- Location: LCCOMB_X40_Y17_N6
\I1|MEM_DATO|RAM~1567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1567_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1567_combout\);

-- Location: LCCOMB_X43_Y17_N4
\I1|MEM_DATO|RAM~1528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1528_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1470_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I1|MEM_DATO|RAM~1470_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1528_combout\);

-- Location: FF_X40_Y17_N7
\I1|MEM_DATO|RAM~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1567_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~621_q\);

-- Location: LCCOMB_X39_Y16_N2
\I1|MEM_DATO|RAM~1525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1525_combout\ = (\I0|I0|MAR\(3) & (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1492_combout\ & \I1|MEM_DATO|RAM~1466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1525_combout\);

-- Location: FF_X40_Y17_N1
\I1|MEM_DATO|RAM~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~613_q\);

-- Location: LCCOMB_X39_Y17_N4
\I1|MEM_DATO|RAM~1565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1565_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1565_combout\);

-- Location: LCCOMB_X38_Y17_N16
\I1|MEM_DATO|RAM~1526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1526_combout\ = (\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1464_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1464_combout\,
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1526_combout\);

-- Location: FF_X39_Y17_N5
\I1|MEM_DATO|RAM~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1565_combout\,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~605_q\);

-- Location: LCCOMB_X39_Y17_N14
\I1|MEM_DATO|RAM~1566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1566_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1566_combout\);

-- Location: LCCOMB_X38_Y16_N4
\I1|MEM_DATO|RAM~1527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1527_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & (\I0|I0|MAR\(7) & \I0|I0|MAR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1468_combout\,
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1527_combout\);

-- Location: FF_X39_Y17_N15
\I1|MEM_DATO|RAM~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1566_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~597_q\);

-- Location: LCCOMB_X43_Y17_N26
\I1|MEM_DATO|RAM~1157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1157_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~605_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((!\I1|MEM_DATO|RAM~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~605_q\,
	datab => \I1|MEM_DATO|RAM~597_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1157_combout\);

-- Location: LCCOMB_X40_Y17_N0
\I1|MEM_DATO|RAM~1158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1158_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1157_combout\ & (!\I1|MEM_DATO|RAM~621_q\)) # (!\I1|MEM_DATO|RAM~1157_combout\ & ((\I1|MEM_DATO|RAM~613_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~621_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~613_q\,
	datad => \I1|MEM_DATO|RAM~1157_combout\,
	combout => \I1|MEM_DATO|RAM~1158_combout\);

-- Location: LCCOMB_X43_Y15_N18
\I1|MEM_DATO|RAM~1569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1569_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1569_combout\);

-- Location: LCCOMB_X43_Y17_N30
\I1|MEM_DATO|RAM~1532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1532_combout\ = (\I1|MEM_DATO|RAM~1470_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_DATO|RAM~1470_combout\,
	datad => \I1|MEM_DATO|RAM~1541_combout\,
	combout => \I1|MEM_DATO|RAM~1532_combout\);

-- Location: FF_X43_Y15_N19
\I1|MEM_DATO|RAM~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1569_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~589_q\);

-- Location: LCCOMB_X38_Y17_N30
\I1|MEM_DATO|RAM~1529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1529_combout\ = (\I1|MEM_DATO|RAM~1464_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1464_combout\,
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1529_combout\);

-- Location: FF_X44_Y15_N7
\I1|MEM_DATO|RAM~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~573_q\);

-- Location: LCCOMB_X39_Y16_N28
\I1|MEM_DATO|RAM~1530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1530_combout\ = (\I1|MEM_DATO|RAM~1541_combout\ & (\I1|MEM_DATO|RAM~1466_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1530_combout\);

-- Location: FF_X44_Y15_N25
\I1|MEM_DATO|RAM~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~581_q\);

-- Location: LCCOMB_X43_Y15_N24
\I1|MEM_DATO|RAM~1568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1568_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1568_combout\);

-- Location: LCCOMB_X39_Y16_N10
\I1|MEM_DATO|RAM~1531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1531_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & (\I1|MEM_DATO|RAM~1541_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1468_combout\,
	datac => \I1|MEM_DATO|RAM~1541_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1531_combout\);

-- Location: FF_X43_Y15_N25
\I1|MEM_DATO|RAM~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1568_combout\,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~565_q\);

-- Location: LCCOMB_X44_Y15_N24
\I1|MEM_DATO|RAM~1159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1159_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~581_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & ((!\I1|MEM_DATO|RAM~565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~581_q\,
	datad => \I1|MEM_DATO|RAM~565_q\,
	combout => \I1|MEM_DATO|RAM~1159_combout\);

-- Location: LCCOMB_X44_Y15_N6
\I1|MEM_DATO|RAM~1160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1160_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1159_combout\ & (!\I1|MEM_DATO|RAM~589_q\)) # (!\I1|MEM_DATO|RAM~1159_combout\ & ((\I1|MEM_DATO|RAM~573_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~589_q\,
	datac => \I1|MEM_DATO|RAM~573_q\,
	datad => \I1|MEM_DATO|RAM~1159_combout\,
	combout => \I1|MEM_DATO|RAM~1160_combout\);

-- Location: LCCOMB_X39_Y14_N20
\I1|MEM_DATO|RAM~1570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1570_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1570_combout\);

-- Location: LCCOMB_X39_Y16_N16
\I1|MEM_DATO|RAM~1533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1533_combout\ = (\I1|MEM_DATO|RAM~1492_combout\ & (\I1|MEM_DATO|RAM~1466_combout\ & ((!\I0|I0|MAR\(7)) # (!\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I1|MEM_DATO|RAM~1466_combout\,
	combout => \I1|MEM_DATO|RAM~1533_combout\);

-- Location: FF_X39_Y14_N21
\I1|MEM_DATO|RAM~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1570_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~549_q\);

-- Location: LCCOMB_X39_Y16_N6
\I1|MEM_DATO|RAM~1536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1536_combout\ = (\I1|MEM_DATO|RAM~1470_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1470_combout\,
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1536_combout\);

-- Location: FF_X39_Y14_N11
\I1|MEM_DATO|RAM~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~557_q\);

-- Location: LCCOMB_X38_Y14_N16
\I1|MEM_DATO|RAM~1571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1571_combout\ = !\I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux2~1_combout\,
	combout => \I1|MEM_DATO|RAM~1571_combout\);

-- Location: LCCOMB_X38_Y16_N18
\I1|MEM_DATO|RAM~1535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1535_combout\ = (\I1|MEM_DATO|RAM~1468_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1468_combout\,
	datab => \I1|MEM_DATO|RAM~1492_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1535_combout\);

-- Location: FF_X38_Y14_N17
\I1|MEM_DATO|RAM~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1571_combout\,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~533_q\);

-- Location: LCCOMB_X38_Y17_N0
\I1|MEM_DATO|RAM~1534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1534_combout\ = (\I1|MEM_DATO|RAM~1464_combout\ & (\I1|MEM_DATO|RAM~1492_combout\ & ((!\I0|I0|MAR\(3)) # (!\I0|I0|MAR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1464_combout\,
	datac => \I1|MEM_DATO|RAM~1492_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I1|MEM_DATO|RAM~1534_combout\);

-- Location: FF_X38_Y14_N11
\I1|MEM_DATO|RAM~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~541_q\);

-- Location: LCCOMB_X38_Y14_N10
\I1|MEM_DATO|RAM~1161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1161_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~541_q\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~533_q\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~533_q\,
	datac => \I1|MEM_DATO|RAM~541_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1161_combout\);

-- Location: LCCOMB_X39_Y14_N10
\I1|MEM_DATO|RAM~1162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1162_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1161_combout\ & ((\I1|MEM_DATO|RAM~557_q\))) # (!\I1|MEM_DATO|RAM~1161_combout\ & (!\I1|MEM_DATO|RAM~549_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~549_q\,
	datac => \I1|MEM_DATO|RAM~557_q\,
	datad => \I1|MEM_DATO|RAM~1161_combout\,
	combout => \I1|MEM_DATO|RAM~1162_combout\);

-- Location: LCCOMB_X43_Y14_N4
\I1|MEM_DATO|RAM~1163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1163_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1160_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- ((\I1|MEM_DATO|RAM~1162_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1160_combout\,
	datad => \I1|MEM_DATO|RAM~1162_combout\,
	combout => \I1|MEM_DATO|RAM~1163_combout\);

-- Location: LCCOMB_X40_Y18_N20
\I1|MEM_DATO|RAM~1166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1166_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1163_combout\ & (\I1|MEM_DATO|RAM~1165_combout\)) # (!\I1|MEM_DATO|RAM~1163_combout\ & ((\I1|MEM_DATO|RAM~1158_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1165_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1158_combout\,
	datad => \I1|MEM_DATO|RAM~1163_combout\,
	combout => \I1|MEM_DATO|RAM~1166_combout\);

-- Location: LCCOMB_X40_Y18_N4
\I1|MEM_DATO|RAM~1487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1487_combout\ = (\I0|I0|MAR\(4) & ((\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1156_combout\)) # (!\I0|I0|MAR\(7) & ((\I1|MEM_DATO|RAM~1166_combout\))))) # (!\I0|I0|MAR\(4) & (((\I1|MEM_DATO|RAM~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1156_combout\,
	datad => \I1|MEM_DATO|RAM~1166_combout\,
	combout => \I1|MEM_DATO|RAM~1487_combout\);

-- Location: LCCOMB_X40_Y18_N28
\I1|MEM_DATO|RAM~1167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1167_combout\ = (\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1487_combout\ & !\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|Equal0~0_combout\ & (\I1|MEM_DATO|RAM~1146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1146_combout\,
	datab => \I1|MEM_DATO|RAM~1487_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1167_combout\);

-- Location: FF_X40_Y18_N29
\I1|MEM_DATO|Data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1167_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(5));

-- Location: IOIBUF_X31_Y39_N1
\port_in_15[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(5),
	o => \port_in_15[5]~input_o\);

-- Location: IOIBUF_X36_Y39_N22
\port_in_11[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(5),
	o => \port_in_11[5]~input_o\);

-- Location: IOIBUF_X34_Y39_N15
\port_in_07[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(5),
	o => \port_in_07[5]~input_o\);

-- Location: IOIBUF_X34_Y39_N1
\port_in_03[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(5),
	o => \port_in_03[5]~input_o\);

-- Location: LCCOMB_X42_Y26_N6
\I0|I0|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~9_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & (\port_in_07[5]~input_o\)) # (!\I0|I0|MAR\(2) & ((\port_in_03[5]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[5]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_03[5]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux10~9_combout\);

-- Location: LCCOMB_X42_Y26_N12
\I0|I0|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~10_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux10~9_combout\ & (\port_in_15[5]~input_o\)) # (!\I0|I0|Mux10~9_combout\ & ((\port_in_11[5]~input_o\))))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[5]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_11[5]~input_o\,
	datad => \I0|I0|Mux10~9_combout\,
	combout => \I0|I0|Mux10~10_combout\);

-- Location: IOIBUF_X0_Y26_N8
\port_in_12[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(5),
	o => \port_in_12[5]~input_o\);

-- Location: IOIBUF_X31_Y39_N29
\port_in_08[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(5),
	o => \port_in_08[5]~input_o\);

-- Location: IOIBUF_X31_Y39_N22
\port_in_00[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(5),
	o => \port_in_00[5]~input_o\);

-- Location: LCCOMB_X42_Y26_N16
\I0|I0|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~6_combout\ = (\I0|I0|MAR\(3) & ((\port_in_08[5]~input_o\) # ((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & (((\port_in_00[5]~input_o\ & !\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[5]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_00[5]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux10~6_combout\);

-- Location: IOIBUF_X78_Y29_N1
\port_in_04[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(5),
	o => \port_in_04[5]~input_o\);

-- Location: LCCOMB_X42_Y26_N14
\I0|I0|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~7_combout\ = (\I0|I0|Mux10~6_combout\ & ((\port_in_12[5]~input_o\) # ((!\I0|I0|MAR\(2))))) # (!\I0|I0|Mux10~6_combout\ & (((\port_in_04[5]~input_o\ & \I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[5]~input_o\,
	datab => \I0|I0|Mux10~6_combout\,
	datac => \port_in_04[5]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux10~7_combout\);

-- Location: IOIBUF_X36_Y39_N29
\port_in_10[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(5),
	o => \port_in_10[5]~input_o\);

-- Location: IOIBUF_X0_Y29_N8
\port_in_14[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(5),
	o => \port_in_14[5]~input_o\);

-- Location: IOIBUF_X0_Y26_N22
\port_in_06[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(5),
	o => \port_in_06[5]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\port_in_02[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(5),
	o => \port_in_02[5]~input_o\);

-- Location: LCCOMB_X42_Y26_N18
\I0|I0|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~4_combout\ = (\I0|I0|MAR\(2) & ((\port_in_06[5]~input_o\) # ((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & (((!\I0|I0|MAR\(3) & \port_in_02[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[5]~input_o\,
	datab => \I0|I0|MAR\(2),
	datac => \I0|I0|MAR\(3),
	datad => \port_in_02[5]~input_o\,
	combout => \I0|I0|Mux10~4_combout\);

-- Location: LCCOMB_X42_Y26_N10
\I0|I0|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~5_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux10~4_combout\ & ((\port_in_14[5]~input_o\))) # (!\I0|I0|Mux10~4_combout\ & (\port_in_10[5]~input_o\)))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[5]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_14[5]~input_o\,
	datad => \I0|I0|Mux10~4_combout\,
	combout => \I0|I0|Mux10~5_combout\);

-- Location: LCCOMB_X42_Y26_N24
\I0|I0|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~8_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1) & ((\I0|I0|Mux10~5_combout\))) # (!\I0|I0|MAR\(1) & (\I0|I0|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \I0|I0|Mux10~7_combout\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux10~5_combout\,
	combout => \I0|I0|Mux10~8_combout\);

-- Location: IOIBUF_X0_Y26_N15
\port_in_13[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(5),
	o => \port_in_13[5]~input_o\);

-- Location: IOIBUF_X69_Y0_N8
\port_in_05[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(5),
	o => \port_in_05[5]~input_o\);

-- Location: IOIBUF_X78_Y25_N22
\port_in_01[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(5),
	o => \port_in_01[5]~input_o\);

-- Location: IOIBUF_X34_Y39_N22
\port_in_09[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(5),
	o => \port_in_09[5]~input_o\);

-- Location: LCCOMB_X42_Y26_N0
\I0|I0|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~2_combout\ = (\I0|I0|MAR\(2) & (((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & ((\I0|I0|MAR\(3) & ((\port_in_09[5]~input_o\))) # (!\I0|I0|MAR\(3) & (\port_in_01[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[5]~input_o\,
	datab => \port_in_09[5]~input_o\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux10~2_combout\);

-- Location: LCCOMB_X42_Y26_N28
\I0|I0|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~3_combout\ = (\I0|I0|Mux10~2_combout\ & ((\port_in_13[5]~input_o\) # ((!\I0|I0|MAR\(2))))) # (!\I0|I0|Mux10~2_combout\ & (((\port_in_05[5]~input_o\ & \I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_13[5]~input_o\,
	datab => \port_in_05[5]~input_o\,
	datac => \I0|I0|Mux10~2_combout\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux10~3_combout\);

-- Location: LCCOMB_X42_Y26_N30
\I0|I0|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~11_combout\ = (\I0|I0|Mux10~8_combout\ & ((\I0|I0|Mux10~10_combout\) # ((!\I0|I0|MAR\(0))))) # (!\I0|I0|Mux10~8_combout\ & (((\I0|I0|MAR\(0) & \I0|I0|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux10~10_combout\,
	datab => \I0|I0|Mux10~8_combout\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|Mux10~3_combout\,
	combout => \I0|I0|Mux10~11_combout\);

-- Location: LCCOMB_X42_Y22_N6
\I0|I0|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~4_combout\ = (\I0|I0|MAR\(7) & \I0|I1|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datad => \I0|I1|WideOr7~combout\,
	combout => \I0|I0|Mux8~4_combout\);

-- Location: LCCOMB_X44_Y21_N20
\I1|MEM_PROG|ROM~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~38_combout\ = (\I0|I0|MAR\(2) & (\I0|I0|MAR\(1))) # (!\I0|I0|MAR\(2) & ((\I0|I0|MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \I0|I0|MAR\(1),
	datac => \I0|I0|MAR\(0),
	combout => \I1|MEM_PROG|ROM~38_combout\);

-- Location: LCCOMB_X44_Y21_N6
\I1|MEM_PROG|ROM~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~35_combout\ = (!\I0|I0|MAR\(3) & (!\I0|I0|MAR\(4) & \I1|MEM_PROG|ROM~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(4),
	datad => \I1|MEM_PROG|ROM~38_combout\,
	combout => \I1|MEM_PROG|ROM~35_combout\);

-- Location: LCCOMB_X44_Y21_N12
\I1|MEM_PROG|ROM~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~94_combout\ = (!\I0|I0|MAR\(6) & (!\I0|I0|MAR\(5) & (!\I0|I0|MAR\(7) & \I1|MEM_PROG|ROM~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I0|I0|MAR\(5),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_PROG|ROM~35_combout\,
	combout => \I1|MEM_PROG|ROM~94_combout\);

-- Location: FF_X44_Y21_N13
\I1|MEM_PROG|Data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(5));

-- Location: LCCOMB_X40_Y25_N20
\I0|I1|Equal7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal7~0_combout\ = (!\I0|I0|IR_REG\(4) & (!\I0|I0|IR_REG\(2) & \I0|I1|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datab => \I0|I0|IR_REG\(2),
	datac => \I0|I1|Equal11~0_combout\,
	combout => \I0|I1|Equal7~0_combout\);

-- Location: LCCOMB_X39_Y22_N18
\I0|I1|edof.AorB~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.AorB~0_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I0|IR_REG\(0) & (\I0|I0|IR_REG\(1) & \I0|I1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal7~0_combout\,
	combout => \I0|I1|edof.AorB~0_combout\);

-- Location: FF_X39_Y22_N19
\I0|I1|edo.AorB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.AorB~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.AorB~q\);

-- Location: LCCOMB_X37_Y21_N8
\I0|I0|ALU_UNIT|I6|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~0_combout\ = (\I0|I0|A_REG\(5) & (((\I0|I1|edo.AorB~q\) # (\I0|I1|edo.AxorB~q\)))) # (!\I0|I0|A_REG\(5) & (\I0|I1|edo.nB~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I1|edo.AxorB~q\,
	datad => \I0|I0|A_REG\(5),
	combout => \I0|I0|ALU_UNIT|I6|S~0_combout\);

-- Location: LCCOMB_X39_Y22_N14
\I0|I1|edof.Sub_AB~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Sub_AB~2_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I0|IR_REG\(0) & (!\I0|I0|IR_REG\(1) & \I0|I1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal7~0_combout\,
	combout => \I0|I1|edof.Sub_AB~2_combout\);

-- Location: FF_X39_Y22_N15
\I0|I1|edo.Sub_AB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Sub_AB~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Sub_AB~q\);

-- Location: LCCOMB_X38_Y21_N22
\I0|I0|ALU_UNIT|I6|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~1_combout\ = (\I0|I0|ALU_UNIT|I6|S~0_combout\ & ((\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux2~1_combout\)) # (!\I0|I0|A_REG\(5)))) # (!\I0|I0|ALU_UNIT|I6|S~0_combout\ & ((\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I6|S~0_combout\,
	datab => \I0|I0|A_REG\(5),
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I0|I0|ALU_UNIT|I6|S~1_combout\);

-- Location: LCCOMB_X37_Y21_N2
\I0|I0|ALU_UNIT|I6|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~2_combout\ = (\I0|I1|edo.AxorB~q\ & (((!\I0|I0|A_REG\(5))))) # (!\I0|I1|edo.AxorB~q\ & ((\I0|I0|A_REG\(5) & ((\I0|I1|edo.AorB~q\))) # (!\I0|I0|A_REG\(5) & (\I0|I1|edo.nB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I1|edo.AxorB~q\,
	datad => \I0|I0|A_REG\(5),
	combout => \I0|I0|ALU_UNIT|I6|S~2_combout\);

-- Location: LCCOMB_X38_Y21_N20
\I0|I0|ALU_UNIT|I6|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~3_combout\ = (\I0|I1|edo.AorB~q\) # ((\I0|I0|ALU_UNIT|I6|S~2_combout\) # ((\I0|I0|ALU_UNIT|I6|S~1_combout\ & \I0|I1|edo.AandB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I6|S~1_combout\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I1|edo.AandB~q\,
	datad => \I0|I0|ALU_UNIT|I6|S~2_combout\,
	combout => \I0|I0|ALU_UNIT|I6|S~3_combout\);

-- Location: LCCOMB_X38_Y21_N4
\I0|I0|ALU_UNIT|I6|S~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~5_combout\ = (\I0|I0|B_REG\(5) & (((!\I0|I1|ALU_sel[0]~0_combout\)))) # (!\I0|I0|B_REG\(5) & ((\I0|I0|ALU_UNIT|I6|S~0_combout\) # ((\I0|I1|edo.nA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I6|S~0_combout\,
	datab => \I0|I1|edo.nA~q\,
	datac => \I0|I0|B_REG\(5),
	datad => \I0|I1|ALU_sel[0]~0_combout\,
	combout => \I0|I0|ALU_UNIT|I6|S~5_combout\);

-- Location: FF_X40_Y22_N21
\I0|I0|A_REG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux11~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(4));

-- Location: LCCOMB_X40_Y21_N22
\I0|I0|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux3~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & ((\I0|I0|PC\(4)))) # (!\I0|I1|WideOr6~0_combout\ & (\I0|I0|A_REG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(4),
	datab => \I0|I0|PC\(4),
	datac => \I0|I1|edo.Store_B4~q\,
	datad => \I0|I1|WideOr6~0_combout\,
	combout => \I0|I0|Mux3~0_combout\);

-- Location: FF_X40_Y21_N13
\I0|I0|B_REG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux11~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(4));

-- Location: LCCOMB_X40_Y21_N30
\I0|I0|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux3~1_combout\ = (\I0|I0|Mux3~0_combout\) # ((\I0|I1|edo.Store_B4~q\ & \I0|I0|B_REG\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux3~0_combout\,
	datab => \I0|I1|edo.Store_B4~q\,
	datad => \I0|I0|B_REG\(4),
	combout => \I0|I0|Mux3~1_combout\);

-- Location: FF_X40_Y21_N25
\I0|I0|B_REG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux15~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(0));

-- Location: LCCOMB_X39_Y21_N16
\I0|I0|A_REG[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|A_REG[0]~feeder_combout\ = \I0|I0|Mux15~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux15~14_combout\,
	combout => \I0|I0|A_REG[0]~feeder_combout\);

-- Location: FF_X39_Y21_N17
\I0|I0|A_REG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|A_REG[0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(0));

-- Location: LCCOMB_X40_Y21_N16
\I0|I0|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux7~2_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & (\I0|I0|PC\(0))) # (!\I0|I1|WideOr6~0_combout\ & ((\I0|I0|A_REG\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(0),
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I0|A_REG\(0),
	datad => \I0|I1|WideOr6~0_combout\,
	combout => \I0|I0|Mux7~2_combout\);

-- Location: LCCOMB_X40_Y21_N24
\I0|I0|ALU_UNIT|I1|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|C~0_combout\ = (\I0|I0|B_REG\(0) & (\I0|I1|edo.Add_AB~q\ & ((\I0|I1|edo.Store_B4~q\) # (\I0|I0|Mux7~2_combout\)))) # (!\I0|I0|B_REG\(0) & (((!\I0|I0|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_B4~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I0|Mux7~2_combout\,
	combout => \I0|I0|ALU_UNIT|I1|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N2
\I0|I0|ALU_UNIT|I1|C~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|C~1_combout\ = (\I0|I0|B_REG\(0) & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I0|ALU_UNIT|I1|C~0_combout\))) # (!\I0|I0|B_REG\(0) & (\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I1|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|B_REG\(0),
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|ALU_UNIT|I1|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I1|C~1_combout\);

-- Location: LCCOMB_X40_Y21_N8
\I0|I0|ALU_UNIT|I2|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|C~0_combout\ = (\I0|I0|Mux6~2_combout\ & ((\I0|I0|B_REG\(1)) # ((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I1|C~1_combout\)))) # (!\I0|I0|Mux6~2_combout\ & ((\I0|I1|edo.Sub_AB~q\) # ((\I0|I0|B_REG\(1) & \I0|I0|ALU_UNIT|I1|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(1),
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|Mux6~2_combout\,
	datad => \I0|I0|ALU_UNIT|I1|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I2|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N10
\I0|I0|ALU_UNIT|I2|C\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|C~combout\ = (\I0|I0|ALU_UNIT|I2|C~0_combout\ & ((\I0|I1|edo.Add_AB~q\) # (\I0|I1|edo.Sub_AB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|ALU_UNIT|I2|C~0_combout\,
	datad => \I0|I1|edo.Sub_AB~q\,
	combout => \I0|I0|ALU_UNIT|I2|C~combout\);

-- Location: LCCOMB_X40_Y21_N28
\I0|I0|ALU_UNIT|I3|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|C~0_combout\ = (\I0|I0|B_REG\(2) & (!\I0|I1|edo.Sub_AB~q\ & ((\I0|I0|Mux5~1_combout\) # (\I0|I0|ALU_UNIT|I2|C~combout\)))) # (!\I0|I0|B_REG\(2) & (\I0|I0|Mux5~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I0|ALU_UNIT|I2|C~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I0|Mux5~1_combout\,
	datac => \I0|I0|B_REG\(2),
	datad => \I0|I0|ALU_UNIT|I2|C~combout\,
	combout => \I0|I0|ALU_UNIT|I3|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N6
\I0|I0|ALU_UNIT|I4|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|C~0_combout\ = (\I0|I0|Mux4~1_combout\ & ((\I0|I0|B_REG\(3)) # ((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I3|C~0_combout\)))) # (!\I0|I0|Mux4~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # ((\I0|I0|B_REG\(3) & \I0|I0|ALU_UNIT|I3|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux4~1_combout\,
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|B_REG\(3),
	datad => \I0|I0|ALU_UNIT|I3|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I4|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N0
\I0|I0|ALU_UNIT|I4|C~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|C~1_combout\ = (\I0|I0|ALU_UNIT|I4|C~0_combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I1|edo.Add_AB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datad => \I0|I0|ALU_UNIT|I4|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I4|C~1_combout\);

-- Location: LCCOMB_X40_Y21_N12
\I0|I0|ALU_UNIT|I5|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|C~0_combout\ = (\I0|I0|B_REG\(4) & (!\I0|I1|edo.Sub_AB~q\ & ((\I0|I0|Mux3~1_combout\) # (\I0|I0|ALU_UNIT|I4|C~1_combout\)))) # (!\I0|I0|B_REG\(4) & (\I0|I0|Mux3~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I0|ALU_UNIT|I4|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux3~1_combout\,
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|B_REG\(4),
	datad => \I0|I0|ALU_UNIT|I4|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I5|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N20
\I0|I0|ALU_UNIT|I5|C~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|C~1_combout\ = (\I0|I1|edo.Sub_AB~q\ & ((!\I0|I0|ALU_UNIT|I5|C~0_combout\))) # (!\I0|I1|edo.Sub_AB~q\ & (\I0|I1|edo.Add_AB~q\ & \I0|I0|ALU_UNIT|I5|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datad => \I0|I0|ALU_UNIT|I5|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I5|C~1_combout\);

-- Location: LCCOMB_X38_Y21_N6
\I0|I0|ALU_UNIT|I6|S~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~4_combout\ = (!\I0|I1|ALU_sel[0]~0_combout\ & ((\I0|I0|ALU_UNIT|I5|C~1_combout\ & (!\I0|I0|ALU_UNIT|I6|S~1_combout\)) # (!\I0|I0|ALU_UNIT|I5|C~1_combout\ & ((\I0|I0|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I6|S~1_combout\,
	datab => \I0|I0|Mux2~1_combout\,
	datac => \I0|I0|ALU_UNIT|I5|C~1_combout\,
	datad => \I0|I1|ALU_sel[0]~0_combout\,
	combout => \I0|I0|ALU_UNIT|I6|S~4_combout\);

-- Location: LCCOMB_X38_Y21_N10
\I0|I0|ALU_UNIT|I6|S~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|S~6_combout\ = (\I0|I0|B_REG\(5) & ((\I0|I0|ALU_UNIT|I6|S~3_combout\) # ((\I0|I0|ALU_UNIT|I6|S~5_combout\ & !\I0|I0|ALU_UNIT|I6|S~4_combout\)))) # (!\I0|I0|B_REG\(5) & (((\I0|I0|ALU_UNIT|I6|S~5_combout\) # 
-- (\I0|I0|ALU_UNIT|I6|S~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(5),
	datab => \I0|I0|ALU_UNIT|I6|S~3_combout\,
	datac => \I0|I0|ALU_UNIT|I6|S~5_combout\,
	datad => \I0|I0|ALU_UNIT|I6|S~4_combout\,
	combout => \I0|I0|ALU_UNIT|I6|S~6_combout\);

-- Location: LCCOMB_X38_Y21_N0
\I0|I0|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~12_combout\ = (\I0|I0|Mux8~4_combout\ & (\I0|I0|Mux8~5_combout\)) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux8~5_combout\ & (\I1|MEM_PROG|Data_out\(5))) # (!\I0|I0|Mux8~5_combout\ & ((\I0|I0|ALU_UNIT|I6|S~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~4_combout\,
	datab => \I0|I0|Mux8~5_combout\,
	datac => \I1|MEM_PROG|Data_out\(5),
	datad => \I0|I0|ALU_UNIT|I6|S~6_combout\,
	combout => \I0|I0|Mux10~12_combout\);

-- Location: LCCOMB_X38_Y21_N26
\I0|I0|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~13_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux10~12_combout\ & (\I1|MEM_DATO|Data_out\(5))) # (!\I0|I0|Mux10~12_combout\ & ((\I0|I0|Mux10~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~19_combout\,
	datab => \I1|MEM_DATO|Data_out\(5),
	datac => \I0|I0|Mux10~11_combout\,
	datad => \I0|I0|Mux10~12_combout\,
	combout => \I0|I0|Mux10~13_combout\);

-- Location: LCCOMB_X38_Y21_N16
\I0|I0|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux10~14_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux10~13_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux10~13_combout\)) # (!\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~combout\,
	datab => \I0|I1|WideOr2~5_combout\,
	datac => \I0|I0|Mux10~13_combout\,
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I0|I0|Mux10~14_combout\);

-- Location: FF_X38_Y21_N17
\I0|I0|IR_REG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux10~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(5));

-- Location: LCCOMB_X41_Y23_N28
\I0|I1|Equal21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal21~2_combout\ = (!\I0|I0|IR_REG\(7) & \I0|I0|IR_REG\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|IR_REG\(7),
	datad => \I0|I0|IR_REG\(5),
	combout => \I0|I1|Equal21~2_combout\);

-- Location: LCCOMB_X41_Y23_N20
\I0|I1|Equal16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal16~0_combout\ = (!\I0|I0|IR_REG\(3) & (\I0|I1|Equal6~1_combout\ & (\I0|I0|IR_REG\(2) & \I0|I1|Equal21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(3),
	datab => \I0|I1|Equal6~1_combout\,
	datac => \I0|I0|IR_REG\(2),
	datad => \I0|I1|Equal21~2_combout\,
	combout => \I0|I1|Equal16~0_combout\);

-- Location: LCCOMB_X40_Y21_N4
\I0|I0|ALU_UNIT|I6|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|C~0_combout\ = (\I0|I0|B_REG\(5) & (!\I0|I1|edo.Sub_AB~q\ & ((\I0|I0|Mux2~1_combout\) # (\I0|I0|ALU_UNIT|I5|C~1_combout\)))) # (!\I0|I0|B_REG\(5) & (\I0|I0|Mux2~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I0|ALU_UNIT|I5|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I0|Mux2~1_combout\,
	datac => \I0|I0|B_REG\(5),
	datad => \I0|I0|ALU_UNIT|I5|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I6|C~0_combout\);

-- Location: LCCOMB_X40_Y21_N18
\I0|I0|ALU_UNIT|I6|C~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I6|C~1_combout\ = (\I0|I1|edo.Sub_AB~q\ & ((!\I0|I0|ALU_UNIT|I6|C~0_combout\))) # (!\I0|I1|edo.Sub_AB~q\ & (\I0|I1|edo.Add_AB~q\ & \I0|I0|ALU_UNIT|I6|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|ALU_UNIT|I6|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I6|C~1_combout\);

-- Location: LCCOMB_X40_Y21_N14
\I0|I0|ALU_UNIT|I7|C~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|C~0_combout\ = (\I0|I0|Mux1~1_combout\ & ((\I0|I0|B_REG\(6)) # ((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I6|C~1_combout\)))) # (!\I0|I0|Mux1~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # ((\I0|I0|B_REG\(6) & \I0|I0|ALU_UNIT|I6|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux1~1_combout\,
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|B_REG\(6),
	datad => \I0|I0|ALU_UNIT|I6|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I7|C~0_combout\);

-- Location: LCCOMB_X43_Y21_N2
\I0|I0|ALU_UNIT|I8|C~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|C~6_combout\ = (\I0|I0|ALU_UNIT|I7|C~0_combout\ & ((\I0|I1|edo.Add_AB~q\) # (\I0|I1|edo.Sub_AB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|ALU_UNIT|I7|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I8|C~6_combout\);

-- Location: LCCOMB_X43_Y21_N26
\I0|I0|ALU_UNIT|I8|C~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|C~4_combout\ = (\I0|I0|Mux0~1_combout\ & ((\I0|I0|B_REG\(7)) # ((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I8|C~6_combout\)))) # (!\I0|I0|Mux0~1_combout\ & ((\I0|I1|edo.Sub_AB~q\) # ((\I0|I0|B_REG\(7) & \I0|I0|ALU_UNIT|I8|C~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I0|B_REG\(7),
	datac => \I0|I0|Mux0~1_combout\,
	datad => \I0|I0|ALU_UNIT|I8|C~6_combout\,
	combout => \I0|I0|ALU_UNIT|I8|C~4_combout\);

-- Location: LCCOMB_X43_Y21_N18
\I0|I0|ALU_UNIT|I8|C~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|C~7_combout\ = (\I0|I0|ALU_UNIT|I8|C~4_combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I1|edo.Add_AB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|ALU_UNIT|I8|C~4_combout\,
	combout => \I0|I0|ALU_UNIT|I8|C~7_combout\);

-- Location: LCCOMB_X40_Y22_N8
\I0|I1|WideOr4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~7_combout\ = (\I0|I1|edo.nA~q\) # ((\I0|I1|edo.nB~q\) # ((\I0|I1|edo.AxorB~q\) # (!\I0|I1|WideOr4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nA~q\,
	datab => \I0|I1|edo.nB~q\,
	datac => \I0|I1|WideOr4~2_combout\,
	datad => \I0|I1|edo.AxorB~q\,
	combout => \I0|I1|WideOr4~7_combout\);

-- Location: FF_X43_Y21_N19
\I0|I0|CCR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|ALU_UNIT|I8|C~7_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|WideOr4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|CCR\(3));

-- Location: LCCOMB_X39_Y22_N20
\I0|I1|P2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|P2~0_combout\ = (\I0|I0|IR_REG\(1) & (\I0|I0|IR_REG\(0) & (\I0|I1|Equal16~0_combout\ & !\I0|I0|CCR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(1),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I0|CCR\(3),
	combout => \I0|I1|P2~0_combout\);

-- Location: LCCOMB_X39_Y24_N14
\I0|I1|edof.Jcc_c0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_c0~0_combout\ = (\I0|I1|edo.Decode~q\ & \I0|I1|P2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I1|edo.Decode~q\,
	datad => \I0|I1|P2~0_combout\,
	combout => \I0|I1|edof.Jcc_c0~0_combout\);

-- Location: FF_X39_Y24_N15
\I0|I1|edo.Jcc_c0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_c0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_c0~q\);

-- Location: LCCOMB_X40_Y24_N16
\I0|I1|edof.Jcc_nz0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nz0~0_combout\ = (\I0|I0|CCR\(1) & (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal16~0_combout\ & \I0|I1|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(1),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I1|Equal6~0_combout\,
	combout => \I0|I1|edof.Jcc_nz0~0_combout\);

-- Location: FF_X40_Y24_N17
\I0|I1|edo.Jcc_nz0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nz0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nz0~q\);

-- Location: FF_X42_Y21_N17
\I0|I0|A_REG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux8~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(7));

-- Location: LCCOMB_X43_Y21_N28
\I0|I0|ALU_UNIT|I8|C~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|C~5_combout\ = (\I0|I0|B_REG\(7)) # (!\I0|I0|A_REG\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(7),
	datad => \I0|I0|B_REG\(7),
	combout => \I0|I0|ALU_UNIT|I8|C~5_combout\);

-- Location: FF_X43_Y21_N29
\I0|I0|CCR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|ALU_UNIT|I8|C~5_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sclr => \I0|I1|ALT_INV_edo.Sub_AB~q\,
	ena => \I0|I1|WideOr4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|CCR\(0));

-- Location: LCCOMB_X40_Y24_N26
\I0|I1|Equal15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal15~0_combout\ = (\I0|I0|IR_REG\(1) & \I0|I1|Equal6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|IR_REG\(1),
	datac => \I0|I1|Equal6~2_combout\,
	combout => \I0|I1|Equal15~0_combout\);

-- Location: LCCOMB_X40_Y24_N2
\I0|I1|edof.Jcc_nn0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nn0~0_combout\ = (!\I0|I0|IR_REG\(0) & (\I0|I0|CCR\(0) & (\I0|I1|Equal15~0_combout\ & \I0|I1|edo.Decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(0),
	datab => \I0|I0|CCR\(0),
	datac => \I0|I1|Equal15~0_combout\,
	datad => \I0|I1|edo.Decode~q\,
	combout => \I0|I1|edof.Jcc_nn0~0_combout\);

-- Location: FF_X40_Y24_N3
\I0|I1|edo.Jcc_nn0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nn0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nn0~q\);

-- Location: LCCOMB_X43_Y21_N0
\I0|I0|ALU_UNIT|Ban[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|Ban\(2) = (\I0|I1|edo.Sub_AB~q\ & ((\I0|I0|ALU_UNIT|I8|C~4_combout\ $ (\I0|I0|ALU_UNIT|I7|C~0_combout\)))) # (!\I0|I1|edo.Sub_AB~q\ & (\I0|I1|edo.Add_AB~q\ & (\I0|I0|ALU_UNIT|I8|C~4_combout\ $ (\I0|I0|ALU_UNIT|I7|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|ALU_UNIT|I8|C~4_combout\,
	datad => \I0|I0|ALU_UNIT|I7|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|Ban\(2));

-- Location: FF_X43_Y21_N1
\I0|I0|CCR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|ALU_UNIT|Ban\(2),
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|WideOr4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|CCR\(2));

-- Location: LCCOMB_X39_Y22_N28
\I0|I1|P2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|P2~2_combout\ = (\I0|I0|IR_REG\(1) & (!\I0|I0|IR_REG\(0) & (\I0|I1|Equal16~0_combout\ & \I0|I0|CCR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(1),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I0|CCR\(2),
	combout => \I0|I1|P2~2_combout\);

-- Location: LCCOMB_X39_Y22_N22
\I0|I1|edof.Jcc_no0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_no0~0_combout\ = (\I0|I1|edo.Decode~q\ & \I0|I1|P2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I1|edo.Decode~q\,
	datad => \I0|I1|P2~2_combout\,
	combout => \I0|I1|edof.Jcc_no0~0_combout\);

-- Location: FF_X39_Y22_N23
\I0|I1|edo.Jcc_no0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_no0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_no0~q\);

-- Location: LCCOMB_X40_Y24_N18
\I0|I1|Selector0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~38_combout\ = (!\I0|I1|edo.Jcc_c0~q\ & (!\I0|I1|edo.Jcc_nz0~q\ & (!\I0|I1|edo.Jcc_nn0~q\ & !\I0|I1|edo.Jcc_no0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_c0~q\,
	datab => \I0|I1|edo.Jcc_nz0~q\,
	datac => \I0|I1|edo.Jcc_nn0~q\,
	datad => \I0|I1|edo.Jcc_no0~q\,
	combout => \I0|I1|Selector0~38_combout\);

-- Location: LCCOMB_X41_Y23_N30
\I0|I1|Equal21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal21~3_combout\ = (!\I0|I0|IR_REG\(7) & (\I0|I1|Equal2~0_combout\ & (!\I0|I0|IR_REG\(0) & \I0|I0|IR_REG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(7),
	datab => \I0|I1|Equal2~0_combout\,
	datac => \I0|I0|IR_REG\(0),
	datad => \I0|I0|IR_REG\(5),
	combout => \I0|I1|Equal21~3_combout\);

-- Location: LCCOMB_X41_Y22_N26
\I0|I1|edof.Jcc_nc0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nc0~0_combout\ = (\I0|I0|CCR\(3) & (\I0|I1|edo.Decode~q\ & \I0|I1|Equal21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(3),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal21~3_combout\,
	combout => \I0|I1|edof.Jcc_nc0~0_combout\);

-- Location: FF_X41_Y22_N27
\I0|I1|edo.Jcc_nc0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nc0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nc0~q\);

-- Location: LCCOMB_X40_Y24_N12
\I0|I1|Equal8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal8~0_combout\ = (!\I0|I0|IR_REG\(1) & \I0|I0|IR_REG\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|IR_REG\(1),
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|Equal8~0_combout\);

-- Location: LCCOMB_X40_Y24_N10
\I0|I1|edof.Jcc_o0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_o0~0_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal16~0_combout\ & (!\I0|I0|CCR\(2) & \I0|I1|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I1|Equal16~0_combout\,
	datac => \I0|I0|CCR\(2),
	datad => \I0|I1|Equal8~0_combout\,
	combout => \I0|I1|edof.Jcc_o0~0_combout\);

-- Location: FF_X40_Y24_N11
\I0|I1|edo.Jcc_o0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_o0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_o0~q\);

-- Location: LCCOMB_X40_Y24_N0
\I0|I1|edof.Jcc_z0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_z0~0_combout\ = (\I0|I1|Equal15~0_combout\ & (\I0|I1|edo.Decode~q\ & (!\I0|I0|CCR\(1) & \I0|I0|IR_REG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Equal15~0_combout\,
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I0|CCR\(1),
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|edof.Jcc_z0~0_combout\);

-- Location: FF_X40_Y24_N1
\I0|I1|edo.Jcc_z0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_z0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_z0~q\);

-- Location: LCCOMB_X40_Y24_N14
\I0|I1|edof.Jcc_n0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_n0~0_combout\ = (!\I0|I0|CCR\(0) & (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal6~2_combout\ & \I0|I1|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(0),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal6~2_combout\,
	datad => \I0|I1|Equal8~0_combout\,
	combout => \I0|I1|edof.Jcc_n0~0_combout\);

-- Location: FF_X40_Y24_N15
\I0|I1|edo.Jcc_n0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_n0~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_n0~q\);

-- Location: LCCOMB_X40_Y24_N20
\I0|I1|Selector0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~37_combout\ = (!\I0|I1|edo.Jcc_o0~q\ & (!\I0|I1|edo.Jcc_z0~q\ & (!\I0|I1|edo.Jcc_n0~q\ & !\I0|I1|edo.Jmp3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_o0~q\,
	datab => \I0|I1|edo.Jcc_z0~q\,
	datac => \I0|I1|edo.Jcc_n0~q\,
	datad => \I0|I1|edo.Jmp3~q\,
	combout => \I0|I1|Selector0~37_combout\);

-- Location: LCCOMB_X41_Y24_N8
\I0|I1|Selector0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~39_combout\ = (\I0|I1|Selector0~38_combout\ & (!\I0|I1|edo.Jcc_nc0~q\ & \I0|I1|Selector0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Selector0~38_combout\,
	datab => \I0|I1|edo.Jcc_nc0~q\,
	datad => \I0|I1|Selector0~37_combout\,
	combout => \I0|I1|Selector0~39_combout\);

-- Location: LCCOMB_X41_Y24_N10
\I0|I0|PC[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[7]~10_combout\ = (\I0|I1|edo.Store_A2~q\) # ((\I0|I1|edo.Store_B2~q\) # (\I0|I1|edo.Load_dir_B2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A2~q\,
	datac => \I0|I1|edo.Store_B2~q\,
	datad => \I0|I1|edo.Load_dir_B2~q\,
	combout => \I0|I0|PC[7]~10_combout\);

-- Location: LCCOMB_X41_Y22_N4
\I0|I1|edof.Load_inmA1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Load_inmA1~0_combout\ = (\I0|I1|edo.Decode~q\ & (!\I0|I0|IR_REG\(4) & \I0|I1|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I0|IR_REG\(4),
	datad => \I0|I1|Equal0~1_combout\,
	combout => \I0|I1|edof.Load_inmA1~0_combout\);

-- Location: FF_X41_Y22_N5
\I0|I1|edo.Load_inmA1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Load_inmA1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmA1~q\);

-- Location: FF_X42_Y24_N23
\I0|I1|edo.Load_inmA2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_inmA1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmA2~q\);

-- Location: LCCOMB_X41_Y24_N16
\I0|I1|edof.Load_dir_A1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Load_dir_A1~0_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal2~1_combout\ & !\I0|I0|IR_REG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I1|Equal2~1_combout\,
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|edof.Load_dir_A1~0_combout\);

-- Location: FF_X42_Y24_N15
\I0|I1|edo.Load_dir_A1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edof.Load_dir_A1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_A1~q\);

-- Location: FF_X42_Y24_N7
\I0|I1|edo.Load_dir_A2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_dir_A1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_A2~q\);

-- Location: LCCOMB_X42_Y24_N6
\I0|I0|PC[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[7]~11_combout\ = (\I0|I1|edo.Load_inmA2~q\) # ((\I0|I1|edo.Load_inmB2~q\) # ((\I0|I1|edo.Load_dir_A2~q\) # (\I0|I1|edo.Fetch1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Load_inmA2~q\,
	datab => \I0|I1|edo.Load_inmB2~q\,
	datac => \I0|I1|edo.Load_dir_A2~q\,
	datad => \I0|I1|edo.Fetch1~q\,
	combout => \I0|I0|PC[7]~11_combout\);

-- Location: LCCOMB_X42_Y24_N22
\I0|I0|PC[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[7]~12_combout\ = ((\I0|I0|PC[7]~10_combout\) # (\I0|I0|PC[7]~11_combout\)) # (!\I0|I1|Selector0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Selector0~39_combout\,
	datab => \I0|I0|PC[7]~10_combout\,
	datad => \I0|I0|PC[7]~11_combout\,
	combout => \I0|I0|PC[7]~12_combout\);

-- Location: FF_X41_Y21_N15
\I0|I0|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[3]~17_combout\,
	asdata => \I0|I0|Mux12~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(3));

-- Location: LCCOMB_X41_Y21_N16
\I0|I0|PC[4]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[4]~19_combout\ = (\I0|I0|PC\(4) & (\I0|I0|PC[3]~18\ $ (GND))) # (!\I0|I0|PC\(4) & (!\I0|I0|PC[3]~18\ & VCC))
-- \I0|I0|PC[4]~20\ = CARRY((\I0|I0|PC\(4) & !\I0|I0|PC[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|PC\(4),
	datad => VCC,
	cin => \I0|I0|PC[3]~18\,
	combout => \I0|I0|PC[4]~19_combout\,
	cout => \I0|I0|PC[4]~20\);

-- Location: FF_X41_Y21_N17
\I0|I0|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[4]~19_combout\,
	asdata => \I0|I0|Mux11~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(4));

-- Location: LCCOMB_X41_Y21_N18
\I0|I0|PC[5]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[5]~21_combout\ = (\I0|I0|PC\(5) & (!\I0|I0|PC[4]~20\)) # (!\I0|I0|PC\(5) & ((\I0|I0|PC[4]~20\) # (GND)))
-- \I0|I0|PC[5]~22\ = CARRY((!\I0|I0|PC[4]~20\) # (!\I0|I0|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|PC\(5),
	datad => VCC,
	cin => \I0|I0|PC[4]~20\,
	combout => \I0|I0|PC[5]~21_combout\,
	cout => \I0|I0|PC[5]~22\);

-- Location: FF_X41_Y21_N19
\I0|I0|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[5]~21_combout\,
	asdata => \I0|I0|Mux10~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(5));

-- Location: LCCOMB_X41_Y21_N20
\I0|I0|PC[6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[6]~23_combout\ = (\I0|I0|PC\(6) & (\I0|I0|PC[5]~22\ $ (GND))) # (!\I0|I0|PC\(6) & (!\I0|I0|PC[5]~22\ & VCC))
-- \I0|I0|PC[6]~24\ = CARRY((\I0|I0|PC\(6) & !\I0|I0|PC[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(6),
	datad => VCC,
	cin => \I0|I0|PC[5]~22\,
	combout => \I0|I0|PC[6]~23_combout\,
	cout => \I0|I0|PC[6]~24\);

-- Location: FF_X41_Y21_N21
\I0|I0|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[6]~23_combout\,
	asdata => \I0|I0|Mux9~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(6));

-- Location: LCCOMB_X39_Y21_N4
\I0|I0|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux1~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & ((\I0|I0|PC\(6)))) # (!\I0|I1|WideOr6~0_combout\ & (\I0|I0|A_REG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(6),
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I1|WideOr6~0_combout\,
	datad => \I0|I0|PC\(6),
	combout => \I0|I0|Mux1~0_combout\);

-- Location: LCCOMB_X39_Y21_N18
\I0|I0|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux1~1_combout\ = (\I0|I0|Mux1~0_combout\) # ((\I0|I0|B_REG\(6) & \I0|I1|edo.Store_B4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|B_REG\(6),
	datac => \I0|I0|Mux1~0_combout\,
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux1~1_combout\);

-- Location: FF_X36_Y17_N9
\I1|MEM_DATO|RAM~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~766_q\);

-- Location: FF_X36_Y17_N7
\I1|MEM_DATO|RAM~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~782_q\);

-- Location: LCCOMB_X35_Y17_N28
\I1|MEM_DATO|RAM~774feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~774feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~774feeder_combout\);

-- Location: FF_X35_Y17_N29
\I1|MEM_DATO|RAM~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~774feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~774_q\);

-- Location: FF_X35_Y17_N27
\I1|MEM_DATO|RAM~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~758_q\);

-- Location: LCCOMB_X35_Y17_N26
\I1|MEM_DATO|RAM~1091\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1091_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~774_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~758_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~774_q\,
	datac => \I1|MEM_DATO|RAM~758_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1091_combout\);

-- Location: LCCOMB_X36_Y17_N6
\I1|MEM_DATO|RAM~1092\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1092_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1091_combout\ & ((\I1|MEM_DATO|RAM~782_q\))) # (!\I1|MEM_DATO|RAM~1091_combout\ & (\I1|MEM_DATO|RAM~766_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~766_q\,
	datac => \I1|MEM_DATO|RAM~782_q\,
	datad => \I1|MEM_DATO|RAM~1091_combout\,
	combout => \I1|MEM_DATO|RAM~1092_combout\);

-- Location: LCCOMB_X37_Y16_N24
\I1|MEM_DATO|RAM~702feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~702feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~702feeder_combout\);

-- Location: FF_X37_Y16_N25
\I1|MEM_DATO|RAM~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~702feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~702_q\);

-- Location: FF_X36_Y16_N7
\I1|MEM_DATO|RAM~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~718_q\);

-- Location: LCCOMB_X37_Y16_N10
\I1|MEM_DATO|RAM~710feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~710feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~710feeder_combout\);

-- Location: FF_X37_Y16_N11
\I1|MEM_DATO|RAM~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~710feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~710_q\);

-- Location: FF_X36_Y16_N1
\I1|MEM_DATO|RAM~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~694_q\);

-- Location: LCCOMB_X36_Y16_N0
\I1|MEM_DATO|RAM~1084\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1084_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~710_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~694_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~710_q\,
	datac => \I1|MEM_DATO|RAM~694_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1084_combout\);

-- Location: LCCOMB_X36_Y16_N6
\I1|MEM_DATO|RAM~1085\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1085_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1084_combout\ & ((\I1|MEM_DATO|RAM~718_q\))) # (!\I1|MEM_DATO|RAM~1084_combout\ & (\I1|MEM_DATO|RAM~702_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~702_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~718_q\,
	datad => \I1|MEM_DATO|RAM~1084_combout\,
	combout => \I1|MEM_DATO|RAM~1085_combout\);

-- Location: FF_X38_Y15_N5
\I1|MEM_DATO|RAM~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~742_q\);

-- Location: FF_X38_Y15_N27
\I1|MEM_DATO|RAM~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~750_q\);

-- Location: FF_X37_Y15_N11
\I1|MEM_DATO|RAM~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~726_q\);

-- Location: FF_X37_Y15_N1
\I1|MEM_DATO|RAM~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~734_q\);

-- Location: LCCOMB_X37_Y15_N10
\I1|MEM_DATO|RAM~1086\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1086_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~734_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~726_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~726_q\,
	datad => \I1|MEM_DATO|RAM~734_q\,
	combout => \I1|MEM_DATO|RAM~1086_combout\);

-- Location: LCCOMB_X38_Y15_N26
\I1|MEM_DATO|RAM~1087\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1087_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1086_combout\ & ((\I1|MEM_DATO|RAM~750_q\))) # (!\I1|MEM_DATO|RAM~1086_combout\ & (\I1|MEM_DATO|RAM~742_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~742_q\,
	datac => \I1|MEM_DATO|RAM~750_q\,
	datad => \I1|MEM_DATO|RAM~1086_combout\,
	combout => \I1|MEM_DATO|RAM~1087_combout\);

-- Location: FF_X37_Y18_N25
\I1|MEM_DATO|RAM~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~670_q\);

-- Location: FF_X37_Y18_N3
\I1|MEM_DATO|RAM~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~662_q\);

-- Location: LCCOMB_X37_Y18_N2
\I1|MEM_DATO|RAM~1088\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1088_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~670_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~670_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~662_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1088_combout\);

-- Location: FF_X36_Y18_N17
\I1|MEM_DATO|RAM~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~678_q\);

-- Location: FF_X36_Y18_N27
\I1|MEM_DATO|RAM~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~686_q\);

-- Location: LCCOMB_X36_Y18_N26
\I1|MEM_DATO|RAM~1089\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1089_combout\ = (\I1|MEM_DATO|RAM~1088_combout\ & (((\I1|MEM_DATO|RAM~686_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1088_combout\ & (\I1|MEM_DATO|RAM~678_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1088_combout\,
	datab => \I1|MEM_DATO|RAM~678_q\,
	datac => \I1|MEM_DATO|RAM~686_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1089_combout\);

-- Location: LCCOMB_X38_Y18_N18
\I1|MEM_DATO|RAM~1090\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1090_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1087_combout\) # ((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|MEM_DATO|RAM~1089_combout\ & !\I1|RAM_ADDRESS[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|MEM_DATO|RAM~1087_combout\,
	datac => \I1|MEM_DATO|RAM~1089_combout\,
	datad => \I1|RAM_ADDRESS[2]~5_combout\,
	combout => \I1|MEM_DATO|RAM~1090_combout\);

-- Location: LCCOMB_X38_Y18_N24
\I1|MEM_DATO|RAM~1093\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1093_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1090_combout\ & (\I1|MEM_DATO|RAM~1092_combout\)) # (!\I1|MEM_DATO|RAM~1090_combout\ & ((\I1|MEM_DATO|RAM~1085_combout\))))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1092_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1085_combout\,
	datad => \I1|MEM_DATO|RAM~1090_combout\,
	combout => \I1|MEM_DATO|RAM~1093_combout\);

-- Location: LCCOMB_X44_Y15_N2
\I1|MEM_DATO|RAM~1559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1559_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1559_combout\);

-- Location: FF_X44_Y15_N3
\I1|MEM_DATO|RAM~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1559_combout\,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~574_q\);

-- Location: LCCOMB_X43_Y15_N0
\I1|MEM_DATO|RAM~1560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1560_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1560_combout\);

-- Location: FF_X43_Y15_N1
\I1|MEM_DATO|RAM~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1560_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~590_q\);

-- Location: LCCOMB_X44_Y15_N4
\I1|MEM_DATO|RAM~582feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~582feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~582feeder_combout\);

-- Location: FF_X44_Y15_N5
\I1|MEM_DATO|RAM~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~582feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~582_q\);

-- Location: FF_X43_Y15_N15
\I1|MEM_DATO|RAM~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~566_q\);

-- Location: LCCOMB_X43_Y15_N14
\I1|MEM_DATO|RAM~1096\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1096_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~582_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~566_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~582_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~566_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1096_combout\);

-- Location: LCCOMB_X43_Y15_N30
\I1|MEM_DATO|RAM~1097\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1097_combout\ = (\I1|MEM_DATO|RAM~1096_combout\ & (((!\I1|RAM_ADDRESS[0]~3_combout\) # (!\I1|MEM_DATO|RAM~590_q\)))) # (!\I1|MEM_DATO|RAM~1096_combout\ & (!\I1|MEM_DATO|RAM~574_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~574_q\,
	datab => \I1|MEM_DATO|RAM~590_q\,
	datac => \I1|MEM_DATO|RAM~1096_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1097_combout\);

-- Location: LCCOMB_X38_Y14_N0
\I1|MEM_DATO|RAM~1561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1561_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1561_combout\);

-- Location: FF_X38_Y14_N1
\I1|MEM_DATO|RAM~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1561_combout\,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~542_q\);

-- Location: LCCOMB_X38_Y14_N30
\I1|MEM_DATO|RAM~1562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1562_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1562_combout\);

-- Location: FF_X38_Y14_N31
\I1|MEM_DATO|RAM~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1562_combout\,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~534_q\);

-- Location: LCCOMB_X38_Y14_N24
\I1|MEM_DATO|RAM~1098\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1098_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|MEM_DATO|RAM~542_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((!\I1|MEM_DATO|RAM~534_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~542_q\,
	datac => \I1|MEM_DATO|RAM~534_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1098_combout\);

-- Location: FF_X39_Y14_N29
\I1|MEM_DATO|RAM~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~550_q\);

-- Location: LCCOMB_X39_Y14_N6
\I1|MEM_DATO|RAM~1563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1563_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1563_combout\);

-- Location: FF_X39_Y14_N7
\I1|MEM_DATO|RAM~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1563_combout\,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~558_q\);

-- Location: LCCOMB_X39_Y14_N28
\I1|MEM_DATO|RAM~1099\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1099_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1098_combout\ & ((!\I1|MEM_DATO|RAM~558_q\))) # (!\I1|MEM_DATO|RAM~1098_combout\ & (\I1|MEM_DATO|RAM~550_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1098_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~1098_combout\,
	datac => \I1|MEM_DATO|RAM~550_q\,
	datad => \I1|MEM_DATO|RAM~558_q\,
	combout => \I1|MEM_DATO|RAM~1099_combout\);

-- Location: LCCOMB_X40_Y14_N26
\I1|MEM_DATO|RAM~1100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1100_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|RAM_ADDRESS[3]~4_combout\) # ((\I1|MEM_DATO|RAM~1097_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1097_combout\,
	datad => \I1|MEM_DATO|RAM~1099_combout\,
	combout => \I1|MEM_DATO|RAM~1100_combout\);

-- Location: FF_X39_Y21_N19
\I1|MEM_DATO|RAM~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux1~1_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~654_q\);

-- Location: FF_X40_Y15_N31
\I1|MEM_DATO|RAM~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~638_q\);

-- Location: LCCOMB_X39_Y15_N20
\I1|MEM_DATO|RAM~646feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~646feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~646feeder_combout\);

-- Location: FF_X39_Y15_N21
\I1|MEM_DATO|RAM~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~646feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~646_q\);

-- Location: FF_X39_Y15_N19
\I1|MEM_DATO|RAM~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~630_q\);

-- Location: LCCOMB_X39_Y15_N18
\I1|MEM_DATO|RAM~1101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1101_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~646_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~630_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~646_q\,
	datac => \I1|MEM_DATO|RAM~630_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1101_combout\);

-- Location: LCCOMB_X40_Y15_N30
\I1|MEM_DATO|RAM~1102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1102_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1101_combout\ & (\I1|MEM_DATO|RAM~654_q\)) # (!\I1|MEM_DATO|RAM~1101_combout\ & ((\I1|MEM_DATO|RAM~638_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~654_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~638_q\,
	datad => \I1|MEM_DATO|RAM~1101_combout\,
	combout => \I1|MEM_DATO|RAM~1102_combout\);

-- Location: LCCOMB_X40_Y14_N10
\I1|MEM_DATO|RAM~1558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1558_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1558_combout\);

-- Location: FF_X40_Y14_N11
\I1|MEM_DATO|RAM~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1558_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~622_q\);

-- Location: LCCOMB_X41_Y14_N28
\I1|MEM_DATO|RAM~1556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1556_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1556_combout\);

-- Location: FF_X41_Y14_N29
\I1|MEM_DATO|RAM~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1556_combout\,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~614_q\);

-- Location: LCCOMB_X39_Y17_N10
\I1|MEM_DATO|RAM~1557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1557_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1557_combout\);

-- Location: FF_X39_Y17_N11
\I1|MEM_DATO|RAM~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1557_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~598_q\);

-- Location: FF_X39_Y17_N29
\I1|MEM_DATO|RAM~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~606_q\);

-- Location: LCCOMB_X39_Y17_N28
\I1|MEM_DATO|RAM~1094\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1094_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~606_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (!\I1|MEM_DATO|RAM~598_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~598_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~606_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1094_combout\);

-- Location: LCCOMB_X40_Y14_N16
\I1|MEM_DATO|RAM~1095\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1095_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1094_combout\ & (!\I1|MEM_DATO|RAM~622_q\)) # (!\I1|MEM_DATO|RAM~1094_combout\ & ((!\I1|MEM_DATO|RAM~614_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~622_q\,
	datab => \I1|MEM_DATO|RAM~614_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1094_combout\,
	combout => \I1|MEM_DATO|RAM~1095_combout\);

-- Location: LCCOMB_X40_Y14_N20
\I1|MEM_DATO|RAM~1103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1103_combout\ = (\I1|MEM_DATO|RAM~1100_combout\ & (((\I1|MEM_DATO|RAM~1102_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\))) # (!\I1|MEM_DATO|RAM~1100_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1100_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1102_combout\,
	datad => \I1|MEM_DATO|RAM~1095_combout\,
	combout => \I1|MEM_DATO|RAM~1103_combout\);

-- Location: LCCOMB_X38_Y18_N16
\I1|MEM_DATO|RAM~1486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1486_combout\ = (\I0|I0|MAR\(4) & ((\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1093_combout\)) # (!\I0|I0|MAR\(7) & ((\I1|MEM_DATO|RAM~1103_combout\))))) # (!\I0|I0|MAR\(4) & (((\I1|MEM_DATO|RAM~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I1|MEM_DATO|RAM~1093_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1103_combout\,
	combout => \I1|MEM_DATO|RAM~1486_combout\);

-- Location: LCCOMB_X40_Y20_N20
\I1|MEM_DATO|RAM~142feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~142feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~142feeder_combout\);

-- Location: FF_X40_Y20_N21
\I1|MEM_DATO|RAM~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~142feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~142_q\);

-- Location: FF_X39_Y20_N7
\I1|MEM_DATO|RAM~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~134_q\);

-- Location: LCCOMB_X39_Y20_N6
\I1|MEM_DATO|RAM~1075\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1075_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~142_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~134_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~142_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~134_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1075_combout\);

-- Location: FF_X39_Y20_N9
\I1|MEM_DATO|RAM~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~390_q\);

-- Location: FF_X38_Y20_N25
\I1|MEM_DATO|RAM~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~398_q\);

-- Location: LCCOMB_X38_Y20_N24
\I1|MEM_DATO|RAM~1076\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1076_combout\ = (\I1|MEM_DATO|RAM~1075_combout\ & (((\I1|MEM_DATO|RAM~398_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1075_combout\ & (\I1|MEM_DATO|RAM~390_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1075_combout\,
	datab => \I1|MEM_DATO|RAM~390_q\,
	datac => \I1|MEM_DATO|RAM~398_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1076_combout\);

-- Location: FF_X37_Y20_N17
\I1|MEM_DATO|RAM~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~374_q\);

-- Location: FF_X38_Y20_N19
\I1|MEM_DATO|RAM~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~382_q\);

-- Location: LCCOMB_X41_Y20_N18
\I1|MEM_DATO|RAM~126feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~126feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~126feeder_combout\);

-- Location: FF_X41_Y20_N19
\I1|MEM_DATO|RAM~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~126feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~126_q\);

-- Location: FF_X37_Y20_N31
\I1|MEM_DATO|RAM~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~118_q\);

-- Location: LCCOMB_X37_Y20_N30
\I1|MEM_DATO|RAM~1077\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1077_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~126_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~118_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~126_q\,
	datac => \I1|MEM_DATO|RAM~118_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1077_combout\);

-- Location: LCCOMB_X38_Y20_N18
\I1|MEM_DATO|RAM~1078\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1078_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1077_combout\ & ((\I1|MEM_DATO|RAM~382_q\))) # (!\I1|MEM_DATO|RAM~1077_combout\ & (\I1|MEM_DATO|RAM~374_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~374_q\,
	datac => \I1|MEM_DATO|RAM~382_q\,
	datad => \I1|MEM_DATO|RAM~1077_combout\,
	combout => \I1|MEM_DATO|RAM~1078_combout\);

-- Location: LCCOMB_X38_Y20_N28
\I1|MEM_DATO|RAM~1079\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1079_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1076_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~1078_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1076_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1078_combout\,
	combout => \I1|MEM_DATO|RAM~1079_combout\);

-- Location: LCCOMB_X37_Y19_N4
\I1|MEM_DATO|RAM~270feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~270feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~270feeder_combout\);

-- Location: FF_X37_Y19_N5
\I1|MEM_DATO|RAM~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~270feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~270_q\);

-- Location: FF_X36_Y19_N21
\I1|MEM_DATO|RAM~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~262_q\);

-- Location: LCCOMB_X36_Y19_N20
\I1|MEM_DATO|RAM~1080\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1080_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~270_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~262_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~270_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~262_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1080_combout\);

-- Location: FF_X39_Y18_N11
\I1|MEM_DATO|RAM~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~526_q\);

-- Location: FF_X39_Y18_N25
\I1|MEM_DATO|RAM~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~518_q\);

-- Location: LCCOMB_X39_Y18_N10
\I1|MEM_DATO|RAM~1081\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1081_combout\ = (\I1|MEM_DATO|RAM~1080_combout\ & (((\I1|MEM_DATO|RAM~526_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|MEM_DATO|RAM~1080_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~518_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1080_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~526_q\,
	datad => \I1|MEM_DATO|RAM~518_q\,
	combout => \I1|MEM_DATO|RAM~1081_combout\);

-- Location: FF_X35_Y19_N23
\I1|MEM_DATO|RAM~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~246_q\);

-- Location: FF_X34_Y19_N15
\I1|MEM_DATO|RAM~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~254_q\);

-- Location: LCCOMB_X35_Y19_N22
\I1|MEM_DATO|RAM~1073\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1073_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~254_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~246_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~246_q\,
	datad => \I1|MEM_DATO|RAM~254_q\,
	combout => \I1|MEM_DATO|RAM~1073_combout\);

-- Location: FF_X35_Y19_N5
\I1|MEM_DATO|RAM~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~502_q\);

-- Location: FF_X35_Y18_N15
\I1|MEM_DATO|RAM~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~510_q\);

-- Location: LCCOMB_X35_Y18_N14
\I1|MEM_DATO|RAM~1074\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1074_combout\ = (\I1|MEM_DATO|RAM~1073_combout\ & (((\I1|MEM_DATO|RAM~510_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1073_combout\ & (\I1|MEM_DATO|RAM~502_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1073_combout\,
	datab => \I1|MEM_DATO|RAM~502_q\,
	datac => \I1|MEM_DATO|RAM~510_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1074_combout\);

-- Location: LCCOMB_X38_Y18_N30
\I1|MEM_DATO|RAM~1082\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1082_combout\ = (\I1|MEM_DATO|RAM~1079_combout\ & ((\I1|MEM_DATO|RAM~1081_combout\) # ((!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~1079_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\ & \I1|MEM_DATO|RAM~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1079_combout\,
	datab => \I1|MEM_DATO|RAM~1081_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1074_combout\,
	combout => \I1|MEM_DATO|RAM~1082_combout\);

-- Location: FF_X45_Y21_N15
\I1|MEM_DATO|RAM~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~206_q\);

-- Location: FF_X46_Y21_N7
\I1|MEM_DATO|RAM~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~462_q\);

-- Location: FF_X45_Y19_N31
\I1|MEM_DATO|RAM~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~334_q\);

-- Location: FF_X49_Y19_N31
\I1|MEM_DATO|RAM~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~78_q\);

-- Location: LCCOMB_X49_Y19_N30
\I1|MEM_DATO|RAM~1049\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1049_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~334_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~78_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~334_q\,
	datac => \I1|MEM_DATO|RAM~78_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1049_combout\);

-- Location: LCCOMB_X46_Y21_N6
\I1|MEM_DATO|RAM~1050\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1050_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1049_combout\ & ((\I1|MEM_DATO|RAM~462_q\))) # (!\I1|MEM_DATO|RAM~1049_combout\ & (\I1|MEM_DATO|RAM~206_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~206_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~462_q\,
	datad => \I1|MEM_DATO|RAM~1049_combout\,
	combout => \I1|MEM_DATO|RAM~1050_combout\);

-- Location: FF_X47_Y19_N11
\I1|MEM_DATO|RAM~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~310_q\);

-- Location: FF_X46_Y19_N31
\I1|MEM_DATO|RAM~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~54_q\);

-- Location: LCCOMB_X46_Y19_N30
\I1|MEM_DATO|RAM~1046\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1046_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~310_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~54_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~310_q\,
	datac => \I1|MEM_DATO|RAM~54_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1046_combout\);

-- Location: FF_X46_Y18_N15
\I1|MEM_DATO|RAM~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~438_q\);

-- Location: FF_X46_Y18_N5
\I1|MEM_DATO|RAM~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~182_q\);

-- Location: LCCOMB_X46_Y18_N14
\I1|MEM_DATO|RAM~1047\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1047_combout\ = (\I1|MEM_DATO|RAM~1046_combout\ & (((\I1|MEM_DATO|RAM~438_q\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1046_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1046_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~438_q\,
	datad => \I1|MEM_DATO|RAM~182_q\,
	combout => \I1|MEM_DATO|RAM~1047_combout\);

-- Location: FF_X47_Y19_N21
\I1|MEM_DATO|RAM~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~326_q\);

-- Location: FF_X49_Y19_N5
\I1|MEM_DATO|RAM~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~70_q\);

-- Location: LCCOMB_X49_Y19_N4
\I1|MEM_DATO|RAM~1044\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1044_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~326_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~70_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~326_q\,
	datac => \I1|MEM_DATO|RAM~70_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1044_combout\);

-- Location: FF_X46_Y21_N13
\I1|MEM_DATO|RAM~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~454_q\);

-- Location: FF_X45_Y21_N25
\I1|MEM_DATO|RAM~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~198_q\);

-- Location: LCCOMB_X46_Y21_N12
\I1|MEM_DATO|RAM~1045\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1045_combout\ = (\I1|MEM_DATO|RAM~1044_combout\ & (((\I1|MEM_DATO|RAM~454_q\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1044_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1044_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~454_q\,
	datad => \I1|MEM_DATO|RAM~198_q\,
	combout => \I1|MEM_DATO|RAM~1045_combout\);

-- Location: LCCOMB_X42_Y18_N8
\I1|MEM_DATO|RAM~1048\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1048_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1045_combout\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1047_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1045_combout\,
	combout => \I1|MEM_DATO|RAM~1048_combout\);

-- Location: FF_X45_Y18_N31
\I1|MEM_DATO|RAM~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~446_q\);

-- Location: FF_X45_Y18_N17
\I1|MEM_DATO|RAM~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~190_q\);

-- Location: FF_X46_Y19_N25
\I1|MEM_DATO|RAM~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~62_q\);

-- Location: FF_X45_Y19_N21
\I1|MEM_DATO|RAM~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~318_q\);

-- Location: LCCOMB_X46_Y19_N24
\I1|MEM_DATO|RAM~1042\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1042_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[4]~2_combout\) # ((\I1|MEM_DATO|RAM~318_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|MEM_DATO|RAM~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~62_q\,
	datad => \I1|MEM_DATO|RAM~318_q\,
	combout => \I1|MEM_DATO|RAM~1042_combout\);

-- Location: LCCOMB_X45_Y18_N16
\I1|MEM_DATO|RAM~1043\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1043_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1042_combout\ & (\I1|MEM_DATO|RAM~446_q\)) # (!\I1|MEM_DATO|RAM~1042_combout\ & ((\I1|MEM_DATO|RAM~190_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~446_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~190_q\,
	datad => \I1|MEM_DATO|RAM~1042_combout\,
	combout => \I1|MEM_DATO|RAM~1043_combout\);

-- Location: LCCOMB_X42_Y18_N18
\I1|MEM_DATO|RAM~1051\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1051_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1048_combout\ & (\I1|MEM_DATO|RAM~1050_combout\)) # (!\I1|MEM_DATO|RAM~1048_combout\ & ((\I1|MEM_DATO|RAM~1043_combout\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1050_combout\,
	datac => \I1|MEM_DATO|RAM~1048_combout\,
	datad => \I1|MEM_DATO|RAM~1043_combout\,
	combout => \I1|MEM_DATO|RAM~1051_combout\);

-- Location: FF_X40_Y15_N25
\I1|MEM_DATO|RAM~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~238_q\);

-- Location: FF_X42_Y15_N3
\I1|MEM_DATO|RAM~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~222_q\);

-- Location: LCCOMB_X42_Y15_N2
\I1|MEM_DATO|RAM~1059\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1059_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~238_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~222_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~238_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~222_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1059_combout\);

-- Location: FF_X42_Y15_N21
\I1|MEM_DATO|RAM~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~478_q\);

-- Location: FF_X41_Y15_N23
\I1|MEM_DATO|RAM~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~494_q\);

-- Location: LCCOMB_X41_Y15_N22
\I1|MEM_DATO|RAM~1060\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1060_combout\ = (\I1|MEM_DATO|RAM~1059_combout\ & (((\I1|MEM_DATO|RAM~494_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1059_combout\ & (\I1|MEM_DATO|RAM~478_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1059_combout\,
	datab => \I1|MEM_DATO|RAM~478_q\,
	datac => \I1|MEM_DATO|RAM~494_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1060_combout\);

-- Location: FF_X42_Y17_N13
\I1|MEM_DATO|RAM~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~470_q\);

-- Location: FF_X41_Y17_N7
\I1|MEM_DATO|RAM~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~486_q\);

-- Location: FF_X41_Y17_N13
\I1|MEM_DATO|RAM~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~230_q\);

-- Location: FF_X42_Y17_N7
\I1|MEM_DATO|RAM~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~214_q\);

-- Location: LCCOMB_X42_Y17_N6
\I1|MEM_DATO|RAM~1052\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1052_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~230_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~214_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~230_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~214_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1052_combout\);

-- Location: LCCOMB_X41_Y17_N6
\I1|MEM_DATO|RAM~1053\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1053_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1052_combout\ & ((\I1|MEM_DATO|RAM~486_q\))) # (!\I1|MEM_DATO|RAM~1052_combout\ & (\I1|MEM_DATO|RAM~470_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~470_q\,
	datac => \I1|MEM_DATO|RAM~486_q\,
	datad => \I1|MEM_DATO|RAM~1052_combout\,
	combout => \I1|MEM_DATO|RAM~1053_combout\);

-- Location: FF_X38_Y19_N25
\I1|MEM_DATO|RAM~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~350_q\);

-- Location: FF_X41_Y19_N27
\I1|MEM_DATO|RAM~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~366_q\);

-- Location: FF_X41_Y15_N13
\I1|MEM_DATO|RAM~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~110_q\);

-- Location: FF_X38_Y19_N31
\I1|MEM_DATO|RAM~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~94_q\);

-- Location: LCCOMB_X38_Y19_N30
\I1|MEM_DATO|RAM~1054\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1054_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~110_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~110_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~94_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1054_combout\);

-- Location: LCCOMB_X41_Y19_N26
\I1|MEM_DATO|RAM~1055\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1055_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1054_combout\ & ((\I1|MEM_DATO|RAM~366_q\))) # (!\I1|MEM_DATO|RAM~1054_combout\ & (\I1|MEM_DATO|RAM~350_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~350_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~366_q\,
	datad => \I1|MEM_DATO|RAM~1054_combout\,
	combout => \I1|MEM_DATO|RAM~1055_combout\);

-- Location: FF_X39_Y19_N25
\I1|MEM_DATO|RAM~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~342_q\);

-- Location: FF_X40_Y19_N5
\I1|MEM_DATO|RAM~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~358_q\);

-- Location: FF_X41_Y19_N17
\I1|MEM_DATO|RAM~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~102_q\);

-- Location: FF_X39_Y19_N15
\I1|MEM_DATO|RAM~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~86_q\);

-- Location: LCCOMB_X39_Y19_N14
\I1|MEM_DATO|RAM~1056\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1056_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~102_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~102_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~86_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1056_combout\);

-- Location: LCCOMB_X40_Y19_N4
\I1|MEM_DATO|RAM~1057\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1057_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1056_combout\ & ((\I1|MEM_DATO|RAM~358_q\))) # (!\I1|MEM_DATO|RAM~1056_combout\ & (\I1|MEM_DATO|RAM~342_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~342_q\,
	datac => \I1|MEM_DATO|RAM~358_q\,
	datad => \I1|MEM_DATO|RAM~1056_combout\,
	combout => \I1|MEM_DATO|RAM~1057_combout\);

-- Location: LCCOMB_X41_Y19_N22
\I1|MEM_DATO|RAM~1058\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1058_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1055_combout\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~1057_combout\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1055_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1057_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1058_combout\);

-- Location: LCCOMB_X42_Y19_N26
\I1|MEM_DATO|RAM~1061\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1061_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1058_combout\ & (\I1|MEM_DATO|RAM~1060_combout\)) # (!\I1|MEM_DATO|RAM~1058_combout\ & ((\I1|MEM_DATO|RAM~1053_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1060_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1053_combout\,
	datad => \I1|MEM_DATO|RAM~1058_combout\,
	combout => \I1|MEM_DATO|RAM~1061_combout\);

-- Location: FF_X44_Y20_N1
\I1|MEM_DATO|RAM~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~406_q\);

-- Location: FF_X46_Y20_N25
\I1|MEM_DATO|RAM~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~414_q\);

-- Location: LCCOMB_X41_Y20_N16
\I1|MEM_DATO|RAM~158feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~158feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~158feeder_combout\);

-- Location: FF_X41_Y20_N17
\I1|MEM_DATO|RAM~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~158feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~158_q\);

-- Location: FF_X44_Y20_N15
\I1|MEM_DATO|RAM~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~150_q\);

-- Location: LCCOMB_X44_Y20_N14
\I1|MEM_DATO|RAM~1062\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1062_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~158_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~150_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~158_q\,
	datac => \I1|MEM_DATO|RAM~150_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1062_combout\);

-- Location: LCCOMB_X46_Y20_N24
\I1|MEM_DATO|RAM~1063\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1063_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1062_combout\ & ((\I1|MEM_DATO|RAM~414_q\))) # (!\I1|MEM_DATO|RAM~1062_combout\ & (\I1|MEM_DATO|RAM~406_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~406_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~414_q\,
	datad => \I1|MEM_DATO|RAM~1062_combout\,
	combout => \I1|MEM_DATO|RAM~1063_combout\);

-- Location: FF_X43_Y20_N23
\I1|MEM_DATO|RAM~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~422_q\);

-- Location: FF_X43_Y19_N29
\I1|MEM_DATO|RAM~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~430_q\);

-- Location: FF_X43_Y20_N1
\I1|MEM_DATO|RAM~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~166_q\);

-- Location: FF_X45_Y20_N5
\I1|MEM_DATO|RAM~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~174_q\);

-- Location: LCCOMB_X43_Y20_N0
\I1|MEM_DATO|RAM~1069\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1069_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~174_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~166_q\,
	datad => \I1|MEM_DATO|RAM~174_q\,
	combout => \I1|MEM_DATO|RAM~1069_combout\);

-- Location: LCCOMB_X43_Y19_N28
\I1|MEM_DATO|RAM~1070\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1070_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1069_combout\ & ((\I1|MEM_DATO|RAM~430_q\))) # (!\I1|MEM_DATO|RAM~1069_combout\ & (\I1|MEM_DATO|RAM~422_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~422_q\,
	datac => \I1|MEM_DATO|RAM~430_q\,
	datad => \I1|MEM_DATO|RAM~1069_combout\,
	combout => \I1|MEM_DATO|RAM~1070_combout\);

-- Location: LCCOMB_X42_Y16_N14
\I1|MEM_DATO|RAM~278feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~278feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~278feeder_combout\);

-- Location: FF_X42_Y16_N15
\I1|MEM_DATO|RAM~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~278feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~278_q\);

-- Location: FF_X42_Y19_N11
\I1|MEM_DATO|RAM~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~286_q\);

-- Location: LCCOMB_X42_Y16_N12
\I1|MEM_DATO|RAM~1555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1555_combout\ = !\I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~1555_combout\);

-- Location: FF_X42_Y16_N13
\I1|MEM_DATO|RAM~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1555_combout\,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~22_q\);

-- Location: FF_X42_Y18_N1
\I1|MEM_DATO|RAM~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~30_q\);

-- Location: LCCOMB_X42_Y18_N0
\I1|MEM_DATO|RAM~1066\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1066_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~30_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (!\I1|MEM_DATO|RAM~22_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~22_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~30_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1066_combout\);

-- Location: LCCOMB_X42_Y19_N10
\I1|MEM_DATO|RAM~1067\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1067_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1066_combout\ & ((\I1|MEM_DATO|RAM~286_q\))) # (!\I1|MEM_DATO|RAM~1066_combout\ & (\I1|MEM_DATO|RAM~278_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~278_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~286_q\,
	datad => \I1|MEM_DATO|RAM~1066_combout\,
	combout => \I1|MEM_DATO|RAM~1067_combout\);

-- Location: LCCOMB_X41_Y16_N8
\I1|MEM_DATO|RAM~294feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~294feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|MEM_DATO|RAM~294feeder_combout\);

-- Location: FF_X41_Y16_N9
\I1|MEM_DATO|RAM~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~294feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~294_q\);

-- Location: FF_X42_Y19_N25
\I1|MEM_DATO|RAM~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~302_q\);

-- Location: FF_X43_Y16_N17
\I1|MEM_DATO|RAM~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~38_q\);

-- Location: FF_X41_Y18_N13
\I1|MEM_DATO|RAM~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~46_q\);

-- Location: LCCOMB_X43_Y16_N16
\I1|MEM_DATO|RAM~1064\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1064_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~46_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~38_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~38_q\,
	datad => \I1|MEM_DATO|RAM~46_q\,
	combout => \I1|MEM_DATO|RAM~1064_combout\);

-- Location: LCCOMB_X42_Y19_N24
\I1|MEM_DATO|RAM~1065\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1065_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1064_combout\ & ((\I1|MEM_DATO|RAM~302_q\))) # (!\I1|MEM_DATO|RAM~1064_combout\ & (\I1|MEM_DATO|RAM~294_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~294_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~302_q\,
	datad => \I1|MEM_DATO|RAM~1064_combout\,
	combout => \I1|MEM_DATO|RAM~1065_combout\);

-- Location: LCCOMB_X42_Y19_N4
\I1|MEM_DATO|RAM~1068\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1068_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\) # (\I1|MEM_DATO|RAM~1065_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1067_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1067_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1065_combout\,
	combout => \I1|MEM_DATO|RAM~1068_combout\);

-- Location: LCCOMB_X43_Y19_N26
\I1|MEM_DATO|RAM~1071\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1071_combout\ = (\I1|MEM_DATO|RAM~1068_combout\ & (((\I1|MEM_DATO|RAM~1070_combout\) # (!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~1068_combout\ & (\I1|MEM_DATO|RAM~1063_combout\ & ((\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1063_combout\,
	datab => \I1|MEM_DATO|RAM~1070_combout\,
	datac => \I1|MEM_DATO|RAM~1068_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1071_combout\);

-- Location: LCCOMB_X42_Y19_N30
\I1|MEM_DATO|RAM~1072\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1072_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1061_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1061_combout\,
	datad => \I1|MEM_DATO|RAM~1071_combout\,
	combout => \I1|MEM_DATO|RAM~1072_combout\);

-- Location: LCCOMB_X38_Y18_N28
\I1|MEM_DATO|RAM~1083\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1083_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1072_combout\ & (\I1|MEM_DATO|RAM~1082_combout\)) # (!\I1|MEM_DATO|RAM~1072_combout\ & ((\I1|MEM_DATO|RAM~1051_combout\))))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1082_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1051_combout\,
	datad => \I1|MEM_DATO|RAM~1072_combout\,
	combout => \I1|MEM_DATO|RAM~1083_combout\);

-- Location: LCCOMB_X38_Y18_N12
\I1|MEM_DATO|RAM~1104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1104_combout\ = (\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~1486_combout\))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~1486_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|MEM_DATO|RAM~1083_combout\,
	combout => \I1|MEM_DATO|RAM~1104_combout\);

-- Location: FF_X38_Y18_N13
\I1|MEM_DATO|Data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1104_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(6));

-- Location: IOIBUF_X78_Y18_N22
\port_in_12[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(6),
	o => \port_in_12[6]~input_o\);

-- Location: IOIBUF_X78_Y24_N15
\port_in_13[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(6),
	o => \port_in_13[6]~input_o\);

-- Location: LCCOMB_X77_Y21_N10
\I0|I0|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~9_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & ((\port_in_13[6]~input_o\))) # (!\I0|I0|MAR\(0) & (\port_in_12[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[6]~input_o\,
	datab => \I0|I0|MAR\(1),
	datac => \port_in_13[6]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux9~9_combout\);

-- Location: IOIBUF_X78_Y24_N1
\port_in_15[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(6),
	o => \port_in_15[6]~input_o\);

-- Location: IOIBUF_X78_Y25_N1
\port_in_14[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(6),
	o => \port_in_14[6]~input_o\);

-- Location: LCCOMB_X77_Y21_N16
\I0|I0|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~10_combout\ = (\I0|I0|Mux9~9_combout\ & ((\port_in_15[6]~input_o\) # ((!\I0|I0|MAR\(1))))) # (!\I0|I0|Mux9~9_combout\ & (((\port_in_14[6]~input_o\ & \I0|I0|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux9~9_combout\,
	datab => \port_in_15[6]~input_o\,
	datac => \port_in_14[6]~input_o\,
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux9~10_combout\);

-- Location: IOIBUF_X78_Y17_N22
\port_in_10[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(6),
	o => \port_in_10[6]~input_o\);

-- Location: IOIBUF_X78_Y24_N8
\port_in_11[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(6),
	o => \port_in_11[6]~input_o\);

-- Location: IOIBUF_X78_Y24_N23
\port_in_09[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(6),
	o => \port_in_09[6]~input_o\);

-- Location: IOIBUF_X78_Y18_N1
\port_in_08[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(6),
	o => \port_in_08[6]~input_o\);

-- Location: LCCOMB_X77_Y21_N28
\I0|I0|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~2_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & (\port_in_09[6]~input_o\)) # (!\I0|I0|MAR\(0) & ((\port_in_08[6]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[6]~input_o\,
	datab => \I0|I0|MAR\(1),
	datac => \port_in_08[6]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux9~2_combout\);

-- Location: LCCOMB_X77_Y21_N30
\I0|I0|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~3_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux9~2_combout\ & ((\port_in_11[6]~input_o\))) # (!\I0|I0|Mux9~2_combout\ & (\port_in_10[6]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[6]~input_o\,
	datab => \port_in_11[6]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux9~2_combout\,
	combout => \I0|I0|Mux9~3_combout\);

-- Location: IOIBUF_X78_Y18_N8
\port_in_01[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(6),
	o => \port_in_01[6]~input_o\);

-- Location: IOIBUF_X78_Y20_N1
\port_in_03[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(6),
	o => \port_in_03[6]~input_o\);

-- Location: IOIBUF_X78_Y17_N8
\port_in_00[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(6),
	o => \port_in_00[6]~input_o\);

-- Location: IOIBUF_X78_Y17_N15
\port_in_02[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(6),
	o => \port_in_02[6]~input_o\);

-- Location: LCCOMB_X77_Y21_N0
\I0|I0|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~6_combout\ = (\I0|I0|MAR\(1) & (((\port_in_02[6]~input_o\) # (\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & (\port_in_00[6]~input_o\ & ((!\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[6]~input_o\,
	datab => \I0|I0|MAR\(1),
	datac => \port_in_02[6]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux9~6_combout\);

-- Location: LCCOMB_X77_Y21_N22
\I0|I0|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~7_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux9~6_combout\ & ((\port_in_03[6]~input_o\))) # (!\I0|I0|Mux9~6_combout\ & (\port_in_01[6]~input_o\)))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_01[6]~input_o\,
	datac => \port_in_03[6]~input_o\,
	datad => \I0|I0|Mux9~6_combout\,
	combout => \I0|I0|Mux9~7_combout\);

-- Location: IOIBUF_X78_Y20_N15
\port_in_05[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(6),
	o => \port_in_05[6]~input_o\);

-- Location: IOIBUF_X78_Y17_N1
\port_in_07[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(6),
	o => \port_in_07[6]~input_o\);

-- Location: IOIBUF_X78_Y21_N8
\port_in_04[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(6),
	o => \port_in_04[6]~input_o\);

-- Location: IOIBUF_X78_Y21_N1
\port_in_06[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(6),
	o => \port_in_06[6]~input_o\);

-- Location: LCCOMB_X77_Y21_N8
\I0|I0|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~4_combout\ = (\I0|I0|MAR\(1) & (((\port_in_06[6]~input_o\) # (\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & (\port_in_04[6]~input_o\ & ((!\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[6]~input_o\,
	datab => \I0|I0|MAR\(1),
	datac => \port_in_06[6]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux9~4_combout\);

-- Location: LCCOMB_X77_Y21_N18
\I0|I0|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~5_combout\ = (\I0|I0|Mux9~4_combout\ & (((\port_in_07[6]~input_o\) # (!\I0|I0|MAR\(0))))) # (!\I0|I0|Mux9~4_combout\ & (\port_in_05[6]~input_o\ & ((\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[6]~input_o\,
	datab => \port_in_07[6]~input_o\,
	datac => \I0|I0|Mux9~4_combout\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux9~5_combout\);

-- Location: LCCOMB_X77_Y21_N20
\I0|I0|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~8_combout\ = (\I0|I0|MAR\(3) & (\I0|I0|MAR\(2))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & ((\I0|I0|Mux9~5_combout\))) # (!\I0|I0|MAR\(2) & (\I0|I0|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(2),
	datac => \I0|I0|Mux9~7_combout\,
	datad => \I0|I0|Mux9~5_combout\,
	combout => \I0|I0|Mux9~8_combout\);

-- Location: LCCOMB_X77_Y21_N2
\I0|I0|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~11_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux9~8_combout\ & (\I0|I0|Mux9~10_combout\)) # (!\I0|I0|Mux9~8_combout\ & ((\I0|I0|Mux9~3_combout\))))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|Mux9~10_combout\,
	datac => \I0|I0|Mux9~3_combout\,
	datad => \I0|I0|Mux9~8_combout\,
	combout => \I0|I0|Mux9~11_combout\);

-- Location: LCCOMB_X44_Y21_N18
\I1|MEM_PROG|ROM~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~80_combout\ = (!\I0|I0|MAR\(6) & (!\I0|I0|MAR\(5) & (\I0|I0|MAR\(2) $ (\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I0|I0|MAR\(2),
	datac => \I0|I0|MAR\(5),
	datad => \I0|I0|MAR\(0),
	combout => \I1|MEM_PROG|ROM~80_combout\);

-- Location: LCCOMB_X44_Y21_N14
\I1|MEM_PROG|ROM~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~97_combout\ = (!\I0|I0|MAR\(4) & (!\I0|I0|MAR\(3) & (!\I0|I0|MAR\(7) & \I1|MEM_PROG|ROM~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_PROG|ROM~80_combout\,
	combout => \I1|MEM_PROG|ROM~97_combout\);

-- Location: FF_X44_Y21_N15
\I1|MEM_PROG|Data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(6));

-- Location: LCCOMB_X38_Y21_N2
\I0|I0|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~12_combout\ = (\I0|I0|Mux8~4_combout\ & (\I0|I0|Mux8~5_combout\)) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux8~5_combout\ & (\I1|MEM_PROG|Data_out\(6))) # (!\I0|I0|Mux8~5_combout\ & ((\I0|I0|ALU_UNIT|I7|S~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~4_combout\,
	datab => \I0|I0|Mux8~5_combout\,
	datac => \I1|MEM_PROG|Data_out\(6),
	datad => \I0|I0|ALU_UNIT|I7|S~4_combout\,
	combout => \I0|I0|Mux9~12_combout\);

-- Location: LCCOMB_X38_Y21_N28
\I0|I0|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~13_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux9~12_combout\ & (\I1|MEM_DATO|Data_out\(6))) # (!\I0|I0|Mux9~12_combout\ & ((\I0|I0|Mux9~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~19_combout\,
	datab => \I1|MEM_DATO|Data_out\(6),
	datac => \I0|I0|Mux9~11_combout\,
	datad => \I0|I0|Mux9~12_combout\,
	combout => \I0|I0|Mux9~13_combout\);

-- Location: LCCOMB_X41_Y21_N4
\I0|I0|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux9~14_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux9~13_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux9~13_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~combout\,
	datab => \I0|I0|Mux1~1_combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux9~13_combout\,
	combout => \I0|I0|Mux9~14_combout\);

-- Location: FF_X41_Y21_N5
\I0|I0|IR_REG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux9~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(6));

-- Location: LCCOMB_X41_Y23_N22
\I0|I1|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal6~1_combout\ = (!\I0|I0|IR_REG\(6) & !\I0|I0|IR_REG\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|IR_REG\(6),
	datad => \I0|I0|IR_REG\(4),
	combout => \I0|I1|Equal6~1_combout\);

-- Location: LCCOMB_X41_Y23_N16
\I0|I1|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal2~0_combout\ = (\I0|I0|IR_REG\(3) & (!\I0|I0|IR_REG\(2) & (\I0|I1|Equal6~1_combout\ & !\I0|I0|IR_REG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(3),
	datab => \I0|I0|IR_REG\(2),
	datac => \I0|I1|Equal6~1_combout\,
	datad => \I0|I0|IR_REG\(1),
	combout => \I0|I1|Equal2~0_combout\);

-- Location: LCCOMB_X41_Y23_N26
\I0|I1|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal2~1_combout\ = (\I0|I1|Equal2~0_combout\ & (\I0|I0|IR_REG\(7) & !\I0|I0|IR_REG\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|Equal2~0_combout\,
	datac => \I0|I0|IR_REG\(7),
	datad => \I0|I0|IR_REG\(5),
	combout => \I0|I1|Equal2~1_combout\);

-- Location: LCCOMB_X41_Y24_N18
\I0|I1|edof.Load_dir_B1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Load_dir_B1~0_combout\ = (\I0|I0|IR_REG\(0) & (\I0|I1|Equal2~1_combout\ & \I0|I1|edo.Decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal2~1_combout\,
	datad => \I0|I1|edo.Decode~q\,
	combout => \I0|I1|edof.Load_dir_B1~0_combout\);

-- Location: FF_X41_Y24_N19
\I0|I1|edo.Load_dir_B1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Load_dir_B1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_B1~q\);

-- Location: FF_X41_Y24_N1
\I0|I1|edo.Load_dir_B2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_dir_B1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_B2~q\);

-- Location: LCCOMB_X41_Y24_N26
\I0|I1|edo.Load_dir_B3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Load_dir_B3~feeder_combout\ = \I0|I1|edo.Load_dir_B2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Load_dir_B2~q\,
	combout => \I0|I1|edo.Load_dir_B3~feeder_combout\);

-- Location: FF_X41_Y24_N27
\I0|I1|edo.Load_dir_B3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Load_dir_B3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_B3~q\);

-- Location: LCCOMB_X42_Y24_N18
\I0|I1|edo.Load_dir_A3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Load_dir_A3~feeder_combout\ = \I0|I1|edo.Load_dir_A2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Load_dir_A2~q\,
	combout => \I0|I1|edo.Load_dir_A3~feeder_combout\);

-- Location: FF_X42_Y24_N19
\I0|I1|edo.Load_dir_A3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Load_dir_A3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_A3~q\);

-- Location: LCCOMB_X41_Y24_N14
\I0|I1|WideOr2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~0_combout\ = (!\I0|I1|edo.Store_A3~q\ & (!\I0|I1|edo.Store_B3~q\ & (!\I0|I1|edo.Load_dir_B3~q\ & !\I0|I1|edo.Load_dir_A3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A3~q\,
	datab => \I0|I1|edo.Store_B3~q\,
	datac => \I0|I1|edo.Load_dir_B3~q\,
	datad => \I0|I1|edo.Load_dir_A3~q\,
	combout => \I0|I1|WideOr2~0_combout\);

-- Location: LCCOMB_X41_Y24_N20
\I0|I1|WideOr2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~combout\ = (!\I0|I1|WideOr2~0_combout\) # (!\I0|I1|WideOr2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I1|WideOr2~0_combout\,
	combout => \I0|I1|WideOr2~combout\);

-- Location: FF_X42_Y22_N11
\I0|I0|MAR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux8~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr2~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|MAR\(7));

-- Location: LCCOMB_X42_Y22_N24
\I1|RAM_ADDRESS[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|RAM_ADDRESS[5]~0_combout\ = (\I0|I0|MAR\(7) & \I0|I0|MAR\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(5),
	combout => \I1|RAM_ADDRESS[5]~0_combout\);

-- Location: FF_X34_Y19_N29
\I1|MEM_DATO|RAM~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~249_q\);

-- Location: FF_X34_Y19_N31
\I1|MEM_DATO|RAM~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~505_q\);

-- Location: FF_X35_Y19_N17
\I1|MEM_DATO|RAM~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~497_q\);

-- Location: FF_X35_Y19_N19
\I1|MEM_DATO|RAM~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~241_q\);

-- Location: LCCOMB_X35_Y19_N18
\I1|MEM_DATO|RAM~1262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1262_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~497_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~241_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~497_q\,
	datac => \I1|MEM_DATO|RAM~241_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1262_combout\);

-- Location: LCCOMB_X34_Y19_N30
\I1|MEM_DATO|RAM~1263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1263_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1262_combout\ & ((\I1|MEM_DATO|RAM~505_q\))) # (!\I1|MEM_DATO|RAM~1262_combout\ & (\I1|MEM_DATO|RAM~249_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~249_q\,
	datac => \I1|MEM_DATO|RAM~505_q\,
	datad => \I1|MEM_DATO|RAM~1262_combout\,
	combout => \I1|MEM_DATO|RAM~1263_combout\);

-- Location: FF_X40_Y20_N3
\I1|MEM_DATO|RAM~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~137_q\);

-- Location: FF_X38_Y20_N27
\I1|MEM_DATO|RAM~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~393_q\);

-- Location: FF_X39_Y20_N5
\I1|MEM_DATO|RAM~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~385_q\);

-- Location: FF_X39_Y20_N19
\I1|MEM_DATO|RAM~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~129_q\);

-- Location: LCCOMB_X39_Y20_N18
\I1|MEM_DATO|RAM~1264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1264_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~385_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~129_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~385_q\,
	datac => \I1|MEM_DATO|RAM~129_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1264_combout\);

-- Location: LCCOMB_X38_Y20_N26
\I1|MEM_DATO|RAM~1265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1265_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1264_combout\ & ((\I1|MEM_DATO|RAM~393_q\))) # (!\I1|MEM_DATO|RAM~1264_combout\ & (\I1|MEM_DATO|RAM~137_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~137_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~393_q\,
	datad => \I1|MEM_DATO|RAM~1264_combout\,
	combout => \I1|MEM_DATO|RAM~1265_combout\);

-- Location: LCCOMB_X41_Y20_N14
\I1|MEM_DATO|RAM~121feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~121feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~121feeder_combout\);

-- Location: FF_X41_Y20_N15
\I1|MEM_DATO|RAM~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~121feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~121_q\);

-- Location: FF_X38_Y20_N13
\I1|MEM_DATO|RAM~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~377_q\);

-- Location: FF_X37_Y20_N13
\I1|MEM_DATO|RAM~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~369_q\);

-- Location: FF_X37_Y20_N3
\I1|MEM_DATO|RAM~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~113_q\);

-- Location: LCCOMB_X37_Y20_N2
\I1|MEM_DATO|RAM~1266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1266_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~369_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~369_q\,
	datac => \I1|MEM_DATO|RAM~113_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1266_combout\);

-- Location: LCCOMB_X38_Y20_N12
\I1|MEM_DATO|RAM~1267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1267_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1266_combout\ & ((\I1|MEM_DATO|RAM~377_q\))) # (!\I1|MEM_DATO|RAM~1266_combout\ & (\I1|MEM_DATO|RAM~121_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~121_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~377_q\,
	datad => \I1|MEM_DATO|RAM~1266_combout\,
	combout => \I1|MEM_DATO|RAM~1267_combout\);

-- Location: LCCOMB_X38_Y20_N14
\I1|MEM_DATO|RAM~1268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1268_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1265_combout\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((!\I1|RAM_ADDRESS[4]~2_combout\ & \I1|MEM_DATO|RAM~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1265_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1267_combout\,
	combout => \I1|MEM_DATO|RAM~1268_combout\);

-- Location: FF_X36_Y19_N17
\I1|MEM_DATO|RAM~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~513_q\);

-- Location: FF_X36_Y19_N27
\I1|MEM_DATO|RAM~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~257_q\);

-- Location: LCCOMB_X36_Y19_N26
\I1|MEM_DATO|RAM~1269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1269_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~513_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~257_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~513_q\,
	datac => \I1|MEM_DATO|RAM~257_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1269_combout\);

-- Location: FF_X37_Y19_N1
\I1|MEM_DATO|RAM~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~521_q\);

-- Location: FF_X37_Y19_N11
\I1|MEM_DATO|RAM~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~265_q\);

-- Location: LCCOMB_X37_Y19_N0
\I1|MEM_DATO|RAM~1270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1270_combout\ = (\I1|MEM_DATO|RAM~1269_combout\ & (((\I1|MEM_DATO|RAM~521_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\))) # (!\I1|MEM_DATO|RAM~1269_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~265_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1269_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~521_q\,
	datad => \I1|MEM_DATO|RAM~265_q\,
	combout => \I1|MEM_DATO|RAM~1270_combout\);

-- Location: LCCOMB_X38_Y18_N0
\I1|MEM_DATO|RAM~1271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1271_combout\ = (\I1|MEM_DATO|RAM~1268_combout\ & (((\I1|MEM_DATO|RAM~1270_combout\) # (!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~1268_combout\ & (\I1|MEM_DATO|RAM~1263_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1263_combout\,
	datab => \I1|MEM_DATO|RAM~1268_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1270_combout\,
	combout => \I1|MEM_DATO|RAM~1271_combout\);

-- Location: LCCOMB_X41_Y19_N6
\I1|MEM_DATO|RAM~97feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~97feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~97feeder_combout\);

-- Location: FF_X41_Y19_N7
\I1|MEM_DATO|RAM~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~97feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~97_q\);

-- Location: FF_X40_Y19_N29
\I1|MEM_DATO|RAM~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~353_q\);

-- Location: LCCOMB_X39_Y19_N28
\I1|MEM_DATO|RAM~337feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~337feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~337feeder_combout\);

-- Location: FF_X39_Y19_N29
\I1|MEM_DATO|RAM~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~337feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~337_q\);

-- Location: FF_X39_Y19_N19
\I1|MEM_DATO|RAM~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~81_q\);

-- Location: LCCOMB_X39_Y19_N18
\I1|MEM_DATO|RAM~1235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1235_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~337_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~81_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~337_q\,
	datac => \I1|MEM_DATO|RAM~81_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1235_combout\);

-- Location: LCCOMB_X40_Y19_N28
\I1|MEM_DATO|RAM~1236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1236_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1235_combout\ & ((\I1|MEM_DATO|RAM~353_q\))) # (!\I1|MEM_DATO|RAM~1235_combout\ & (\I1|MEM_DATO|RAM~97_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~97_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~353_q\,
	datad => \I1|MEM_DATO|RAM~1235_combout\,
	combout => \I1|MEM_DATO|RAM~1236_combout\);

-- Location: FF_X38_Y19_N29
\I1|MEM_DATO|RAM~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~345_q\);

-- Location: FF_X38_Y19_N23
\I1|MEM_DATO|RAM~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~89_q\);

-- Location: LCCOMB_X38_Y19_N22
\I1|MEM_DATO|RAM~1233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1233_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~345_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~345_q\,
	datac => \I1|MEM_DATO|RAM~89_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1233_combout\);

-- Location: FF_X40_Y19_N7
\I1|MEM_DATO|RAM~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~361_q\);

-- Location: LCCOMB_X41_Y15_N0
\I1|MEM_DATO|RAM~105feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~105feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~105feeder_combout\);

-- Location: FF_X41_Y15_N1
\I1|MEM_DATO|RAM~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~105feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~105_q\);

-- Location: LCCOMB_X40_Y19_N6
\I1|MEM_DATO|RAM~1234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1234_combout\ = (\I1|MEM_DATO|RAM~1233_combout\ & (((\I1|MEM_DATO|RAM~361_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~1233_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1233_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~361_q\,
	datad => \I1|MEM_DATO|RAM~105_q\,
	combout => \I1|MEM_DATO|RAM~1234_combout\);

-- Location: LCCOMB_X40_Y19_N22
\I1|MEM_DATO|RAM~1237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1237_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\) # (\I1|MEM_DATO|RAM~1234_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1236_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1236_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1234_combout\,
	combout => \I1|MEM_DATO|RAM~1237_combout\);

-- Location: FF_X41_Y17_N23
\I1|MEM_DATO|RAM~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~481_q\);

-- Location: FF_X42_Y17_N17
\I1|MEM_DATO|RAM~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~465_q\);

-- Location: FF_X42_Y17_N23
\I1|MEM_DATO|RAM~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~209_q\);

-- Location: LCCOMB_X42_Y17_N22
\I1|MEM_DATO|RAM~1231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1231_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~465_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~209_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~465_q\,
	datac => \I1|MEM_DATO|RAM~209_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1231_combout\);

-- Location: FF_X41_Y17_N1
\I1|MEM_DATO|RAM~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~225_q\);

-- Location: LCCOMB_X41_Y17_N0
\I1|MEM_DATO|RAM~1232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1232_combout\ = (\I1|MEM_DATO|RAM~1231_combout\ & ((\I1|MEM_DATO|RAM~481_q\) # ((!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1231_combout\ & (((\I1|MEM_DATO|RAM~225_q\ & \I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~481_q\,
	datab => \I1|MEM_DATO|RAM~1231_combout\,
	datac => \I1|MEM_DATO|RAM~225_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1232_combout\);

-- Location: FF_X42_Y15_N9
\I1|MEM_DATO|RAM~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~473_q\);

-- Location: FF_X42_Y15_N31
\I1|MEM_DATO|RAM~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~217_q\);

-- Location: LCCOMB_X42_Y15_N30
\I1|MEM_DATO|RAM~1238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1238_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~473_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~217_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~473_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~217_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1238_combout\);

-- Location: FF_X40_Y15_N21
\I1|MEM_DATO|RAM~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~233_q\);

-- Location: FF_X41_Y15_N27
\I1|MEM_DATO|RAM~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~489_q\);

-- Location: LCCOMB_X41_Y15_N26
\I1|MEM_DATO|RAM~1239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1239_combout\ = (\I1|MEM_DATO|RAM~1238_combout\ & (((\I1|MEM_DATO|RAM~489_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1238_combout\ & (\I1|MEM_DATO|RAM~233_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1238_combout\,
	datab => \I1|MEM_DATO|RAM~233_q\,
	datac => \I1|MEM_DATO|RAM~489_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1239_combout\);

-- Location: LCCOMB_X40_Y18_N26
\I1|MEM_DATO|RAM~1240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1240_combout\ = (\I1|MEM_DATO|RAM~1237_combout\ & (((\I1|MEM_DATO|RAM~1239_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1237_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|MEM_DATO|RAM~1232_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1237_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1232_combout\,
	datad => \I1|MEM_DATO|RAM~1239_combout\,
	combout => \I1|MEM_DATO|RAM~1240_combout\);

-- Location: LCCOMB_X41_Y18_N8
\I1|MEM_DATO|RAM~41feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~41feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~41feeder_combout\);

-- Location: FF_X41_Y18_N9
\I1|MEM_DATO|RAM~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~41feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~41_q\);

-- Location: FF_X43_Y18_N19
\I1|MEM_DATO|RAM~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~297_q\);

-- Location: FF_X43_Y16_N9
\I1|MEM_DATO|RAM~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~33_q\);

-- Location: FF_X43_Y16_N27
\I1|MEM_DATO|RAM~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~289_q\);

-- Location: LCCOMB_X43_Y16_N8
\I1|MEM_DATO|RAM~1253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1253_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~289_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~33_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~33_q\,
	datad => \I1|MEM_DATO|RAM~289_q\,
	combout => \I1|MEM_DATO|RAM~1253_combout\);

-- Location: LCCOMB_X43_Y18_N18
\I1|MEM_DATO|RAM~1254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1254_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1253_combout\ & ((\I1|MEM_DATO|RAM~297_q\))) # (!\I1|MEM_DATO|RAM~1253_combout\ & (\I1|MEM_DATO|RAM~41_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~41_q\,
	datac => \I1|MEM_DATO|RAM~297_q\,
	datad => \I1|MEM_DATO|RAM~1253_combout\,
	combout => \I1|MEM_DATO|RAM~1254_combout\);

-- Location: FF_X42_Y16_N27
\I1|MEM_DATO|RAM~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~273_q\);

-- Location: FF_X42_Y16_N21
\I1|MEM_DATO|RAM~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~17_q\);

-- Location: LCCOMB_X42_Y16_N20
\I1|MEM_DATO|RAM~1255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1255_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~273_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~17_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~273_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~17_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1255_combout\);

-- Location: FF_X43_Y18_N9
\I1|MEM_DATO|RAM~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~281_q\);

-- Location: LCCOMB_X42_Y18_N22
\I1|MEM_DATO|RAM~1578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1578_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1578_combout\);

-- Location: FF_X42_Y18_N23
\I1|MEM_DATO|RAM~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1578_combout\,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~25_q\);

-- Location: LCCOMB_X43_Y18_N8
\I1|MEM_DATO|RAM~1256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1256_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1255_combout\ & (\I1|MEM_DATO|RAM~281_q\)) # (!\I1|MEM_DATO|RAM~1255_combout\ & ((!\I1|MEM_DATO|RAM~25_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~1255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1255_combout\,
	datac => \I1|MEM_DATO|RAM~281_q\,
	datad => \I1|MEM_DATO|RAM~25_q\,
	combout => \I1|MEM_DATO|RAM~1256_combout\);

-- Location: LCCOMB_X43_Y18_N14
\I1|MEM_DATO|RAM~1257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1257_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1254_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~1256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1254_combout\,
	datac => \I1|MEM_DATO|RAM~1256_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1257_combout\);

-- Location: FF_X46_Y20_N23
\I1|MEM_DATO|RAM~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~153_q\);

-- Location: FF_X42_Y20_N13
\I1|MEM_DATO|RAM~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~401_q\);

-- Location: FF_X42_Y20_N31
\I1|MEM_DATO|RAM~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~145_q\);

-- Location: LCCOMB_X42_Y20_N30
\I1|MEM_DATO|RAM~1251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1251_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~401_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~145_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~401_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~145_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1251_combout\);

-- Location: FF_X46_Y20_N13
\I1|MEM_DATO|RAM~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~409_q\);

-- Location: LCCOMB_X46_Y20_N12
\I1|MEM_DATO|RAM~1252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1252_combout\ = (\I1|MEM_DATO|RAM~1251_combout\ & (((\I1|MEM_DATO|RAM~409_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1251_combout\ & (\I1|MEM_DATO|RAM~153_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~153_q\,
	datab => \I1|MEM_DATO|RAM~1251_combout\,
	datac => \I1|MEM_DATO|RAM~409_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1252_combout\);

-- Location: FF_X43_Y20_N19
\I1|MEM_DATO|RAM~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~161_q\);

-- Location: FF_X43_Y20_N5
\I1|MEM_DATO|RAM~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~417_q\);

-- Location: LCCOMB_X43_Y20_N18
\I1|MEM_DATO|RAM~1258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1258_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~417_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~161_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~161_q\,
	datad => \I1|MEM_DATO|RAM~417_q\,
	combout => \I1|MEM_DATO|RAM~1258_combout\);

-- Location: FF_X45_Y20_N19
\I1|MEM_DATO|RAM~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~169_q\);

-- Location: FF_X45_Y20_N1
\I1|MEM_DATO|RAM~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~425_q\);

-- Location: LCCOMB_X45_Y20_N0
\I1|MEM_DATO|RAM~1259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1259_combout\ = (\I1|MEM_DATO|RAM~1258_combout\ & (((\I1|MEM_DATO|RAM~425_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1258_combout\ & (\I1|MEM_DATO|RAM~169_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1258_combout\,
	datab => \I1|MEM_DATO|RAM~169_q\,
	datac => \I1|MEM_DATO|RAM~425_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1259_combout\);

-- Location: LCCOMB_X44_Y18_N28
\I1|MEM_DATO|RAM~1260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1260_combout\ = (\I1|MEM_DATO|RAM~1257_combout\ & (((\I1|MEM_DATO|RAM~1259_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1257_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|MEM_DATO|RAM~1252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1257_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1252_combout\,
	datad => \I1|MEM_DATO|RAM~1259_combout\,
	combout => \I1|MEM_DATO|RAM~1260_combout\);

-- Location: LCCOMB_X45_Y21_N26
\I1|MEM_DATO|RAM~201feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~201feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~201feeder_combout\);

-- Location: FF_X45_Y21_N27
\I1|MEM_DATO|RAM~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~201feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~201_q\);

-- Location: FF_X46_Y21_N27
\I1|MEM_DATO|RAM~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~457_q\);

-- Location: FF_X49_Y19_N13
\I1|MEM_DATO|RAM~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~73_q\);

-- Location: LCCOMB_X44_Y19_N20
\I1|MEM_DATO|RAM~329feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~329feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~329feeder_combout\);

-- Location: FF_X44_Y19_N21
\I1|MEM_DATO|RAM~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~329feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~329_q\);

-- Location: LCCOMB_X49_Y19_N12
\I1|MEM_DATO|RAM~1248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1248_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~329_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~73_q\,
	datad => \I1|MEM_DATO|RAM~329_q\,
	combout => \I1|MEM_DATO|RAM~1248_combout\);

-- Location: LCCOMB_X46_Y21_N26
\I1|MEM_DATO|RAM~1249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1249_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1248_combout\ & ((\I1|MEM_DATO|RAM~457_q\))) # (!\I1|MEM_DATO|RAM~1248_combout\ & (\I1|MEM_DATO|RAM~201_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~201_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~457_q\,
	datad => \I1|MEM_DATO|RAM~1248_combout\,
	combout => \I1|MEM_DATO|RAM~1249_combout\);

-- Location: LCCOMB_X45_Y19_N28
\I1|MEM_DATO|RAM~313feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~313feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~313feeder_combout\);

-- Location: FF_X45_Y19_N29
\I1|MEM_DATO|RAM~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~313feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~313_q\);

-- Location: FF_X46_Y19_N1
\I1|MEM_DATO|RAM~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~57_q\);

-- Location: LCCOMB_X46_Y19_N0
\I1|MEM_DATO|RAM~1243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1243_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~313_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~57_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~313_q\,
	datac => \I1|MEM_DATO|RAM~57_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1243_combout\);

-- Location: FF_X45_Y18_N7
\I1|MEM_DATO|RAM~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~441_q\);

-- Location: FF_X45_Y18_N29
\I1|MEM_DATO|RAM~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~185_q\);

-- Location: LCCOMB_X45_Y18_N6
\I1|MEM_DATO|RAM~1244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1244_combout\ = (\I1|MEM_DATO|RAM~1243_combout\ & (((\I1|MEM_DATO|RAM~441_q\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1243_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~185_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1243_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~441_q\,
	datad => \I1|MEM_DATO|RAM~185_q\,
	combout => \I1|MEM_DATO|RAM~1244_combout\);

-- Location: FF_X46_Y18_N21
\I1|MEM_DATO|RAM~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~177_q\);

-- Location: FF_X46_Y18_N19
\I1|MEM_DATO|RAM~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~433_q\);

-- Location: FF_X47_Y19_N27
\I1|MEM_DATO|RAM~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~305_q\);

-- Location: FF_X46_Y19_N7
\I1|MEM_DATO|RAM~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~49_q\);

-- Location: LCCOMB_X46_Y19_N6
\I1|MEM_DATO|RAM~1245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1245_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~305_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~49_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~305_q\,
	datac => \I1|MEM_DATO|RAM~49_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1245_combout\);

-- Location: LCCOMB_X46_Y18_N18
\I1|MEM_DATO|RAM~1246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1246_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1245_combout\ & ((\I1|MEM_DATO|RAM~433_q\))) # (!\I1|MEM_DATO|RAM~1245_combout\ & (\I1|MEM_DATO|RAM~177_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~177_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~433_q\,
	datad => \I1|MEM_DATO|RAM~1245_combout\,
	combout => \I1|MEM_DATO|RAM~1246_combout\);

-- Location: LCCOMB_X45_Y18_N0
\I1|MEM_DATO|RAM~1247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1247_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1244_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~1246_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1244_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|RAM_ADDRESS[0]~3_combout\,
	datad => \I1|MEM_DATO|RAM~1246_combout\,
	combout => \I1|MEM_DATO|RAM~1247_combout\);

-- Location: LCCOMB_X45_Y21_N8
\I1|MEM_DATO|RAM~193feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~193feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~193feeder_combout\);

-- Location: FF_X45_Y21_N9
\I1|MEM_DATO|RAM~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~193feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~193_q\);

-- Location: FF_X46_Y21_N21
\I1|MEM_DATO|RAM~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~449_q\);

-- Location: FF_X49_Y19_N3
\I1|MEM_DATO|RAM~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~65_q\);

-- Location: FF_X47_Y19_N13
\I1|MEM_DATO|RAM~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~321_q\);

-- Location: LCCOMB_X49_Y19_N2
\I1|MEM_DATO|RAM~1241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1241_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~321_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~65_q\,
	datad => \I1|MEM_DATO|RAM~321_q\,
	combout => \I1|MEM_DATO|RAM~1241_combout\);

-- Location: LCCOMB_X46_Y21_N20
\I1|MEM_DATO|RAM~1242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1242_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1241_combout\ & ((\I1|MEM_DATO|RAM~449_q\))) # (!\I1|MEM_DATO|RAM~1241_combout\ & (\I1|MEM_DATO|RAM~193_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~193_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~449_q\,
	datad => \I1|MEM_DATO|RAM~1241_combout\,
	combout => \I1|MEM_DATO|RAM~1242_combout\);

-- Location: LCCOMB_X44_Y18_N18
\I1|MEM_DATO|RAM~1250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1250_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1247_combout\ & (\I1|MEM_DATO|RAM~1249_combout\)) # (!\I1|MEM_DATO|RAM~1247_combout\ & ((\I1|MEM_DATO|RAM~1242_combout\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~1249_combout\,
	datac => \I1|MEM_DATO|RAM~1247_combout\,
	datad => \I1|MEM_DATO|RAM~1242_combout\,
	combout => \I1|MEM_DATO|RAM~1250_combout\);

-- Location: LCCOMB_X44_Y18_N6
\I1|MEM_DATO|RAM~1261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1261_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & (((\I1|RAM_ADDRESS[3]~4_combout\) # (\I1|MEM_DATO|RAM~1250_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1260_combout\ & (!\I1|RAM_ADDRESS[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1260_combout\,
	datac => \I1|RAM_ADDRESS[3]~4_combout\,
	datad => \I1|MEM_DATO|RAM~1250_combout\,
	combout => \I1|MEM_DATO|RAM~1261_combout\);

-- Location: LCCOMB_X39_Y18_N14
\I1|MEM_DATO|RAM~1272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1272_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1261_combout\ & (\I1|MEM_DATO|RAM~1271_combout\)) # (!\I1|MEM_DATO|RAM~1261_combout\ & ((\I1|MEM_DATO|RAM~1240_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1271_combout\,
	datab => \I1|MEM_DATO|RAM~1240_combout\,
	datac => \I1|RAM_ADDRESS[3]~4_combout\,
	datad => \I1|MEM_DATO|RAM~1261_combout\,
	combout => \I1|MEM_DATO|RAM~1272_combout\);

-- Location: FF_X37_Y16_N29
\I1|MEM_DATO|RAM~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~705_q\);

-- Location: FF_X36_Y16_N13
\I1|MEM_DATO|RAM~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~689_q\);

-- Location: LCCOMB_X36_Y16_N12
\I1|MEM_DATO|RAM~1273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1273_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~705_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~689_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~705_q\,
	datac => \I1|MEM_DATO|RAM~689_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1273_combout\);

-- Location: FF_X36_Y16_N11
\I1|MEM_DATO|RAM~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~713_q\);

-- Location: FF_X37_Y16_N27
\I1|MEM_DATO|RAM~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~697_q\);

-- Location: LCCOMB_X36_Y16_N10
\I1|MEM_DATO|RAM~1274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1274_combout\ = (\I1|MEM_DATO|RAM~1273_combout\ & (((\I1|MEM_DATO|RAM~713_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\))) # (!\I1|MEM_DATO|RAM~1273_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~697_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1273_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~713_q\,
	datad => \I1|MEM_DATO|RAM~697_q\,
	combout => \I1|MEM_DATO|RAM~1274_combout\);

-- Location: FF_X38_Y15_N9
\I1|MEM_DATO|RAM~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~737_q\);

-- Location: FF_X38_Y15_N31
\I1|MEM_DATO|RAM~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~745_q\);

-- Location: FF_X37_Y15_N9
\I1|MEM_DATO|RAM~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~729_q\);

-- Location: FF_X37_Y15_N23
\I1|MEM_DATO|RAM~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~721_q\);

-- Location: LCCOMB_X37_Y15_N22
\I1|MEM_DATO|RAM~1275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1275_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~729_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~721_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~729_q\,
	datac => \I1|MEM_DATO|RAM~721_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1275_combout\);

-- Location: LCCOMB_X38_Y15_N30
\I1|MEM_DATO|RAM~1276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1276_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1275_combout\ & ((\I1|MEM_DATO|RAM~745_q\))) # (!\I1|MEM_DATO|RAM~1275_combout\ & (\I1|MEM_DATO|RAM~737_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~737_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~745_q\,
	datad => \I1|MEM_DATO|RAM~1275_combout\,
	combout => \I1|MEM_DATO|RAM~1276_combout\);

-- Location: FF_X36_Y18_N9
\I1|MEM_DATO|RAM~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~673_q\);

-- Location: FF_X37_Y18_N21
\I1|MEM_DATO|RAM~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~665_q\);

-- Location: FF_X37_Y18_N19
\I1|MEM_DATO|RAM~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~657_q\);

-- Location: LCCOMB_X37_Y18_N18
\I1|MEM_DATO|RAM~1277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1277_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~665_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~657_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~665_q\,
	datac => \I1|MEM_DATO|RAM~657_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1277_combout\);

-- Location: FF_X36_Y18_N15
\I1|MEM_DATO|RAM~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~681_q\);

-- Location: LCCOMB_X36_Y18_N14
\I1|MEM_DATO|RAM~1278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1278_combout\ = (\I1|MEM_DATO|RAM~1277_combout\ & (((\I1|MEM_DATO|RAM~681_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1277_combout\ & (\I1|MEM_DATO|RAM~673_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~673_q\,
	datab => \I1|MEM_DATO|RAM~1277_combout\,
	datac => \I1|MEM_DATO|RAM~681_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1278_combout\);

-- Location: LCCOMB_X40_Y14_N4
\I1|MEM_DATO|RAM~1279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1279_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|MEM_DATO|RAM~1276_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- ((\I1|MEM_DATO|RAM~1278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1276_combout\,
	datad => \I1|MEM_DATO|RAM~1278_combout\,
	combout => \I1|MEM_DATO|RAM~1279_combout\);

-- Location: FF_X36_Y17_N17
\I1|MEM_DATO|RAM~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~761_q\);

-- Location: FF_X36_Y17_N11
\I1|MEM_DATO|RAM~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~777_q\);

-- Location: FF_X35_Y17_N1
\I1|MEM_DATO|RAM~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~769_q\);

-- Location: FF_X35_Y17_N11
\I1|MEM_DATO|RAM~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~753_q\);

-- Location: LCCOMB_X35_Y17_N10
\I1|MEM_DATO|RAM~1280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1280_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~769_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~753_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~769_q\,
	datac => \I1|MEM_DATO|RAM~753_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1280_combout\);

-- Location: LCCOMB_X36_Y17_N10
\I1|MEM_DATO|RAM~1281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1281_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1280_combout\ & ((\I1|MEM_DATO|RAM~777_q\))) # (!\I1|MEM_DATO|RAM~1280_combout\ & (\I1|MEM_DATO|RAM~761_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~761_q\,
	datac => \I1|MEM_DATO|RAM~777_q\,
	datad => \I1|MEM_DATO|RAM~1280_combout\,
	combout => \I1|MEM_DATO|RAM~1281_combout\);

-- Location: LCCOMB_X40_Y14_N14
\I1|MEM_DATO|RAM~1282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1282_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1279_combout\ & ((\I1|MEM_DATO|RAM~1281_combout\))) # (!\I1|MEM_DATO|RAM~1279_combout\ & (\I1|MEM_DATO|RAM~1274_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1274_combout\,
	datac => \I1|MEM_DATO|RAM~1279_combout\,
	datad => \I1|MEM_DATO|RAM~1281_combout\,
	combout => \I1|MEM_DATO|RAM~1282_combout\);

-- Location: LCCOMB_X40_Y17_N30
\I1|MEM_DATO|RAM~1581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1581_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1581_combout\);

-- Location: FF_X40_Y17_N31
\I1|MEM_DATO|RAM~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1581_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~617_q\);

-- Location: FF_X40_Y17_N21
\I1|MEM_DATO|RAM~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~609_q\);

-- Location: LCCOMB_X39_Y17_N26
\I1|MEM_DATO|RAM~1580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1580_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1580_combout\);

-- Location: FF_X39_Y17_N27
\I1|MEM_DATO|RAM~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1580_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~593_q\);

-- Location: LCCOMB_X40_Y17_N10
\I1|MEM_DATO|RAM~1579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1579_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1579_combout\);

-- Location: FF_X39_Y17_N21
\I1|MEM_DATO|RAM~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I1|MEM_DATO|RAM~1579_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~601_q\);

-- Location: LCCOMB_X39_Y17_N20
\I1|MEM_DATO|RAM~1283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1283_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\) # (!\I1|MEM_DATO|RAM~601_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~593_q\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~593_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~601_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1283_combout\);

-- Location: LCCOMB_X40_Y17_N20
\I1|MEM_DATO|RAM~1284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1284_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1283_combout\ & (!\I1|MEM_DATO|RAM~617_q\)) # (!\I1|MEM_DATO|RAM~1283_combout\ & ((\I1|MEM_DATO|RAM~609_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~617_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~609_q\,
	datad => \I1|MEM_DATO|RAM~1283_combout\,
	combout => \I1|MEM_DATO|RAM~1284_combout\);

-- Location: FF_X40_Y16_N21
\I1|MEM_DATO|RAM~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~649_q\);

-- Location: FF_X40_Y15_N7
\I1|MEM_DATO|RAM~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~633_q\);

-- Location: FF_X39_Y15_N29
\I1|MEM_DATO|RAM~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~641_q\);

-- Location: FF_X39_Y15_N23
\I1|MEM_DATO|RAM~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~625_q\);

-- Location: LCCOMB_X39_Y15_N22
\I1|MEM_DATO|RAM~1290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1290_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~641_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~625_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~641_q\,
	datac => \I1|MEM_DATO|RAM~625_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1290_combout\);

-- Location: LCCOMB_X40_Y15_N6
\I1|MEM_DATO|RAM~1291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1291_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1290_combout\ & (\I1|MEM_DATO|RAM~649_q\)) # (!\I1|MEM_DATO|RAM~1290_combout\ & ((\I1|MEM_DATO|RAM~633_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~649_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~633_q\,
	datad => \I1|MEM_DATO|RAM~1290_combout\,
	combout => \I1|MEM_DATO|RAM~1291_combout\);

-- Location: LCCOMB_X39_Y14_N0
\I1|MEM_DATO|RAM~1584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1584_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1584_combout\);

-- Location: FF_X39_Y14_N1
\I1|MEM_DATO|RAM~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1584_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~545_q\);

-- Location: FF_X39_Y14_N15
\I1|MEM_DATO|RAM~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~553_q\);

-- Location: LCCOMB_X38_Y14_N2
\I1|MEM_DATO|RAM~1585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1585_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1585_combout\);

-- Location: FF_X38_Y14_N3
\I1|MEM_DATO|RAM~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1585_combout\,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~537_q\);

-- Location: FF_X38_Y14_N9
\I1|MEM_DATO|RAM~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~529_q\);

-- Location: LCCOMB_X38_Y14_N8
\I1|MEM_DATO|RAM~1287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1287_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|MEM_DATO|RAM~537_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~529_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~537_q\,
	datac => \I1|MEM_DATO|RAM~529_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1287_combout\);

-- Location: LCCOMB_X39_Y14_N14
\I1|MEM_DATO|RAM~1288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1288_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1287_combout\ & ((\I1|MEM_DATO|RAM~553_q\))) # (!\I1|MEM_DATO|RAM~1287_combout\ & (!\I1|MEM_DATO|RAM~545_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~545_q\,
	datac => \I1|MEM_DATO|RAM~553_q\,
	datad => \I1|MEM_DATO|RAM~1287_combout\,
	combout => \I1|MEM_DATO|RAM~1288_combout\);

-- Location: LCCOMB_X43_Y15_N10
\I1|MEM_DATO|RAM~1583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1583_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1583_combout\);

-- Location: FF_X43_Y15_N11
\I1|MEM_DATO|RAM~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1583_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~585_q\);

-- Location: FF_X44_Y15_N11
\I1|MEM_DATO|RAM~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~569_q\);

-- Location: FF_X44_Y15_N21
\I1|MEM_DATO|RAM~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~577_q\);

-- Location: LCCOMB_X43_Y15_N12
\I1|MEM_DATO|RAM~1582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1582_combout\ = !\I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|MEM_DATO|RAM~1582_combout\);

-- Location: FF_X43_Y15_N13
\I1|MEM_DATO|RAM~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1582_combout\,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~561_q\);

-- Location: LCCOMB_X44_Y15_N20
\I1|MEM_DATO|RAM~1285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1285_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~577_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & ((!\I1|MEM_DATO|RAM~561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~577_q\,
	datad => \I1|MEM_DATO|RAM~561_q\,
	combout => \I1|MEM_DATO|RAM~1285_combout\);

-- Location: LCCOMB_X44_Y15_N10
\I1|MEM_DATO|RAM~1286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1286_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1285_combout\ & (!\I1|MEM_DATO|RAM~585_q\)) # (!\I1|MEM_DATO|RAM~1285_combout\ & ((\I1|MEM_DATO|RAM~569_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~585_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~569_q\,
	datad => \I1|MEM_DATO|RAM~1285_combout\,
	combout => \I1|MEM_DATO|RAM~1286_combout\);

-- Location: LCCOMB_X40_Y14_N12
\I1|MEM_DATO|RAM~1289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1289_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1286_combout\))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (\I1|MEM_DATO|RAM~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1288_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1286_combout\,
	combout => \I1|MEM_DATO|RAM~1289_combout\);

-- Location: LCCOMB_X40_Y14_N6
\I1|MEM_DATO|RAM~1292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1292_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1289_combout\ & ((\I1|MEM_DATO|RAM~1291_combout\))) # (!\I1|MEM_DATO|RAM~1289_combout\ & (\I1|MEM_DATO|RAM~1284_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1284_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1291_combout\,
	datad => \I1|MEM_DATO|RAM~1289_combout\,
	combout => \I1|MEM_DATO|RAM~1292_combout\);

-- Location: LCCOMB_X40_Y14_N22
\I1|MEM_DATO|RAM~1489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1489_combout\ = (\I0|I0|MAR\(7) & ((\I0|I0|MAR\(4) & (\I1|MEM_DATO|RAM~1282_combout\)) # (!\I0|I0|MAR\(4) & ((\I1|MEM_DATO|RAM~1292_combout\))))) # (!\I0|I0|MAR\(7) & (((\I1|MEM_DATO|RAM~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1282_combout\,
	datac => \I0|I0|MAR\(4),
	datad => \I1|MEM_DATO|RAM~1292_combout\,
	combout => \I1|MEM_DATO|RAM~1489_combout\);

-- Location: LCCOMB_X38_Y18_N26
\I1|MEM_DATO|RAM~1293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1293_combout\ = (\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1489_combout\)))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~1272_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|MEM_DATO|RAM~1489_combout\,
	combout => \I1|MEM_DATO|RAM~1293_combout\);

-- Location: FF_X38_Y18_N27
\I1|MEM_DATO|Data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1293_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(1));

-- Location: IOIBUF_X78_Y33_N15
\port_in_06[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(1),
	o => \port_in_06[1]~input_o\);

-- Location: IOIBUF_X78_Y29_N22
\port_in_14[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(1),
	o => \port_in_14[1]~input_o\);

-- Location: IOIBUF_X78_Y31_N1
\port_in_10[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(1),
	o => \port_in_10[1]~input_o\);

-- Location: IOIBUF_X78_Y31_N15
\port_in_02[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(1),
	o => \port_in_02[1]~input_o\);

-- Location: LCCOMB_X77_Y33_N4
\I0|I0|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~2_combout\ = (\I0|I0|MAR\(3) & ((\port_in_10[1]~input_o\) # ((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & (((\port_in_02[1]~input_o\ & !\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \port_in_10[1]~input_o\,
	datac => \port_in_02[1]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux14~2_combout\);

-- Location: LCCOMB_X77_Y33_N2
\I0|I0|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~3_combout\ = (\I0|I0|Mux14~2_combout\ & (((\port_in_14[1]~input_o\) # (!\I0|I0|MAR\(2))))) # (!\I0|I0|Mux14~2_combout\ & (\port_in_06[1]~input_o\ & ((\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[1]~input_o\,
	datab => \port_in_14[1]~input_o\,
	datac => \I0|I0|Mux14~2_combout\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux14~3_combout\);

-- Location: IOIBUF_X78_Y25_N15
\port_in_09[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(1),
	o => \port_in_09[1]~input_o\);

-- Location: IOIBUF_X46_Y54_N1
\port_in_13[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(1),
	o => \port_in_13[1]~input_o\);

-- Location: IOIBUF_X0_Y26_N1
\port_in_05[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(1),
	o => \port_in_05[1]~input_o\);

-- Location: IOIBUF_X78_Y30_N1
\port_in_01[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(1),
	o => \port_in_01[1]~input_o\);

-- Location: LCCOMB_X42_Y26_N20
\I0|I0|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~4_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & (\port_in_05[1]~input_o\)) # (!\I0|I0|MAR\(2) & ((\port_in_01[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[1]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_01[1]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux14~4_combout\);

-- Location: LCCOMB_X42_Y26_N22
\I0|I0|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~5_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux14~4_combout\ & ((\port_in_13[1]~input_o\))) # (!\I0|I0|Mux14~4_combout\ & (\port_in_09[1]~input_o\)))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[1]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_13[1]~input_o\,
	datad => \I0|I0|Mux14~4_combout\,
	combout => \I0|I0|Mux14~5_combout\);

-- Location: IOIBUF_X0_Y30_N15
\port_in_08[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(1),
	o => \port_in_08[1]~input_o\);

-- Location: IOIBUF_X34_Y39_N8
\port_in_12[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(1),
	o => \port_in_12[1]~input_o\);

-- Location: IOIBUF_X0_Y29_N1
\port_in_04[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(1),
	o => \port_in_04[1]~input_o\);

-- Location: IOIBUF_X34_Y39_N29
\port_in_00[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(1),
	o => \port_in_00[1]~input_o\);

-- Location: LCCOMB_X42_Y26_N4
\I0|I0|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~6_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & (\port_in_04[1]~input_o\)) # (!\I0|I0|MAR\(2) & ((\port_in_00[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[1]~input_o\,
	datab => \I0|I0|MAR\(3),
	datac => \port_in_00[1]~input_o\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux14~6_combout\);

-- Location: LCCOMB_X42_Y26_N2
\I0|I0|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~7_combout\ = (\I0|I0|Mux14~6_combout\ & (((\port_in_12[1]~input_o\) # (!\I0|I0|MAR\(3))))) # (!\I0|I0|Mux14~6_combout\ & (\port_in_08[1]~input_o\ & ((\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[1]~input_o\,
	datab => \port_in_12[1]~input_o\,
	datac => \I0|I0|Mux14~6_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux14~7_combout\);

-- Location: LCCOMB_X42_Y26_N8
\I0|I0|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~8_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1)) # ((\I0|I0|Mux14~5_combout\)))) # (!\I0|I0|MAR\(0) & (!\I0|I0|MAR\(1) & ((\I0|I0|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \I0|I0|MAR\(1),
	datac => \I0|I0|Mux14~5_combout\,
	datad => \I0|I0|Mux14~7_combout\,
	combout => \I0|I0|Mux14~8_combout\);

-- Location: IOIBUF_X78_Y36_N15
\port_in_07[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(1),
	o => \port_in_07[1]~input_o\);

-- Location: IOIBUF_X78_Y30_N22
\port_in_15[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(1),
	o => \port_in_15[1]~input_o\);

-- Location: IOIBUF_X78_Y30_N8
\port_in_03[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(1),
	o => \port_in_03[1]~input_o\);

-- Location: IOIBUF_X78_Y34_N8
\port_in_11[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(1),
	o => \port_in_11[1]~input_o\);

-- Location: LCCOMB_X77_Y33_N24
\I0|I0|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~9_combout\ = (\I0|I0|MAR\(3) & (((\port_in_11[1]~input_o\) # (\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & (\port_in_03[1]~input_o\ & ((!\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[1]~input_o\,
	datab => \port_in_11[1]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux14~9_combout\);

-- Location: LCCOMB_X77_Y33_N10
\I0|I0|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~10_combout\ = (\I0|I0|MAR\(2) & ((\I0|I0|Mux14~9_combout\ & ((\port_in_15[1]~input_o\))) # (!\I0|I0|Mux14~9_combout\ & (\port_in_07[1]~input_o\)))) # (!\I0|I0|MAR\(2) & (((\I0|I0|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \port_in_07[1]~input_o\,
	datac => \port_in_15[1]~input_o\,
	datad => \I0|I0|Mux14~9_combout\,
	combout => \I0|I0|Mux14~10_combout\);

-- Location: LCCOMB_X77_Y33_N0
\I0|I0|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~11_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux14~8_combout\ & ((\I0|I0|Mux14~10_combout\))) # (!\I0|I0|Mux14~8_combout\ & (\I0|I0|Mux14~3_combout\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \I0|I0|Mux14~3_combout\,
	datac => \I0|I0|Mux14~8_combout\,
	datad => \I0|I0|Mux14~10_combout\,
	combout => \I0|I0|Mux14~11_combout\);

-- Location: LCCOMB_X40_Y21_N26
\I0|I0|ALU_UNIT|I2|I1|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|I1|s~combout\ = \I0|I0|Mux6~2_combout\ $ (\I0|I0|B_REG\(1) $ (((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I1|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I0|Mux6~2_combout\,
	datac => \I0|I0|B_REG\(1),
	datad => \I0|I0|ALU_UNIT|I1|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I2|I1|s~combout\);

-- Location: LCCOMB_X40_Y22_N28
\I0|I0|ALU_UNIT|I2|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|S~1_combout\ = (\I0|I1|edo.nA~q\ & (((\I0|I1|edo.AorB~q\ & \I0|I0|A_REG\(1))) # (!\I0|I0|B_REG\(1)))) # (!\I0|I1|edo.nA~q\ & (\I0|I1|edo.AorB~q\ & ((\I0|I0|A_REG\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nA~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I0|B_REG\(1),
	datad => \I0|I0|A_REG\(1),
	combout => \I0|I0|ALU_UNIT|I2|S~1_combout\);

-- Location: LCCOMB_X40_Y22_N22
\I0|I0|ALU_UNIT|I2|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|S~0_combout\ = (\I0|I0|A_REG\(1) & (((!\I0|I0|B_REG\(1) & \I0|I1|edo.AxorB~q\)))) # (!\I0|I0|A_REG\(1) & ((\I0|I1|edo.nB~q\) # ((\I0|I0|B_REG\(1) & \I0|I1|edo.AxorB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(1),
	datab => \I0|I1|edo.nB~q\,
	datac => \I0|I0|B_REG\(1),
	datad => \I0|I1|edo.AxorB~q\,
	combout => \I0|I0|ALU_UNIT|I2|S~0_combout\);

-- Location: LCCOMB_X40_Y22_N6
\I0|I0|ALU_UNIT|I2|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|S~2_combout\ = (\I0|I0|ALU_UNIT|I2|S~1_combout\) # ((\I0|I0|ALU_UNIT|I2|S~0_combout\) # ((\I0|I0|ALU_UNIT|I2|I1|s~combout\ & !\I0|I1|ALU_sel[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I2|I1|s~combout\,
	datab => \I0|I0|ALU_UNIT|I2|S~1_combout\,
	datac => \I0|I0|ALU_UNIT|I2|S~0_combout\,
	datad => \I0|I1|ALU_sel[0]~0_combout\,
	combout => \I0|I0|ALU_UNIT|I2|S~2_combout\);

-- Location: LCCOMB_X40_Y22_N4
\I0|I0|ALU_UNIT|I2|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|S~3_combout\ = (\I0|I1|edo.AorB~q\) # ((\I0|I1|edo.AandB~q\ & (\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I0|Mux6~2_combout\,
	datad => \I0|I1|edo.AandB~q\,
	combout => \I0|I0|ALU_UNIT|I2|S~3_combout\);

-- Location: LCCOMB_X44_Y23_N18
\I1|MEM_PROG|ROM~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~52_combout\ = \I0|I0|MAR\(1) $ (\I0|I0|MAR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(0),
	combout => \I1|MEM_PROG|ROM~52_combout\);

-- Location: LCCOMB_X44_Y21_N8
\I1|MEM_PROG|ROM~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~48_combout\ = (\I1|MEM_PROG|ROM~52_combout\ & (!\I0|I0|MAR\(3) & (!\I0|I0|MAR\(4) & \I0|I0|MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_PROG|ROM~52_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(4),
	datad => \I0|I0|MAR\(2),
	combout => \I1|MEM_PROG|ROM~48_combout\);

-- Location: LCCOMB_X44_Y21_N26
\I1|MEM_PROG|ROM~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~95_combout\ = (!\I0|I0|MAR\(6) & (\I1|MEM_PROG|ROM~48_combout\ & (!\I0|I0|MAR\(7) & !\I0|I0|MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I1|MEM_PROG|ROM~48_combout\,
	datac => \I0|I0|MAR\(7),
	datad => \I0|I0|MAR\(5),
	combout => \I1|MEM_PROG|ROM~95_combout\);

-- Location: FF_X44_Y21_N27
\I1|MEM_PROG|Data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(4));

-- Location: LCCOMB_X40_Y22_N10
\I0|I0|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~12_combout\ = (\I0|I0|Mux8~5_combout\ & (((\I1|MEM_PROG|Data_out\(4))))) # (!\I0|I0|Mux8~5_combout\ & (\I0|I0|ALU_UNIT|I2|S~3_combout\ & (\I0|I0|B_REG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~5_combout\,
	datab => \I0|I0|ALU_UNIT|I2|S~3_combout\,
	datac => \I0|I0|B_REG\(1),
	datad => \I1|MEM_PROG|Data_out\(4),
	combout => \I0|I0|Mux14~12_combout\);

-- Location: LCCOMB_X40_Y22_N24
\I0|I0|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~13_combout\ = (\I0|I0|Mux8~4_combout\ & (((\I0|I0|Mux8~5_combout\)))) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux14~12_combout\) # ((\I0|I0|ALU_UNIT|I2|S~2_combout\ & !\I0|I0|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I2|S~2_combout\,
	datab => \I0|I0|Mux8~4_combout\,
	datac => \I0|I0|Mux8~5_combout\,
	datad => \I0|I0|Mux14~12_combout\,
	combout => \I0|I0|Mux14~13_combout\);

-- Location: LCCOMB_X40_Y22_N2
\I0|I0|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~14_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux14~13_combout\ & (\I1|MEM_DATO|Data_out\(1))) # (!\I0|I0|Mux14~13_combout\ & ((\I0|I0|Mux14~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux14~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|Data_out\(1),
	datab => \I0|I0|Mux8~19_combout\,
	datac => \I0|I0|Mux14~11_combout\,
	datad => \I0|I0|Mux14~13_combout\,
	combout => \I0|I0|Mux14~14_combout\);

-- Location: LCCOMB_X40_Y22_N26
\I0|I0|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux14~15_combout\ = (\I0|I1|WideOr2~5_combout\ & (((\I0|I0|Mux14~14_combout\)))) # (!\I0|I1|WideOr2~5_combout\ & ((\I0|I1|WideOr7~combout\ & ((\I0|I0|Mux14~14_combout\))) # (!\I0|I1|WideOr7~combout\ & (\I0|I0|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux6~2_combout\,
	datab => \I0|I1|WideOr2~5_combout\,
	datac => \I0|I1|WideOr7~combout\,
	datad => \I0|I0|Mux14~14_combout\,
	combout => \I0|I0|Mux14~15_combout\);

-- Location: FF_X41_Y22_N9
\I0|I0|IR_REG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux14~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(1));

-- Location: LCCOMB_X39_Y22_N8
\I0|I1|edof.AandB~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.AandB~0_combout\ = (\I0|I1|edo.Decode~q\ & (!\I0|I0|IR_REG\(0) & (\I0|I0|IR_REG\(1) & \I0|I1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal7~0_combout\,
	combout => \I0|I1|edof.AandB~0_combout\);

-- Location: FF_X39_Y22_N9
\I0|I1|edo.AandB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.AandB~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.AandB~q\);

-- Location: LCCOMB_X39_Y22_N4
\I0|I1|WideOr4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~2_combout\ = (!\I0|I1|edo.Add_AB~q\ & (!\I0|I1|edo.AandB~q\ & (!\I0|I1|edo.Sub_AB~q\ & !\I0|I1|edo.AorB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Add_AB~q\,
	datab => \I0|I1|edo.AandB~q\,
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I1|edo.AorB~q\,
	combout => \I0|I1|WideOr4~2_combout\);

-- Location: LCCOMB_X39_Y22_N0
\I0|I1|WideOr6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr6~0_combout\ = (!\I0|I1|edo.Store_A4~q\ & (\I0|I1|WideOr4~2_combout\ & \I0|I1|WideOr4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A4~q\,
	datac => \I0|I1|WideOr4~2_combout\,
	datad => \I0|I1|WideOr4~3_combout\,
	combout => \I0|I1|WideOr6~0_combout\);

-- Location: FF_X39_Y21_N1
\I0|I0|A_REG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux12~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(3));

-- Location: LCCOMB_X39_Y21_N0
\I0|I0|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux4~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & (\I0|I0|PC\(3))) # (!\I0|I1|WideOr6~0_combout\ & ((\I0|I0|A_REG\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr6~0_combout\,
	datab => \I0|I0|PC\(3),
	datac => \I0|I0|A_REG\(3),
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux4~0_combout\);

-- Location: LCCOMB_X39_Y21_N10
\I0|I0|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux4~1_combout\ = (\I0|I0|Mux4~0_combout\) # ((\I0|I0|B_REG\(3) & \I0|I1|edo.Store_B4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(3),
	datab => \I0|I1|edo.Store_B4~q\,
	datad => \I0|I0|Mux4~0_combout\,
	combout => \I0|I0|Mux4~1_combout\);

-- Location: LCCOMB_X37_Y16_N18
\I1|MEM_DATO|RAM~699feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~699feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~699feeder_combout\);

-- Location: FF_X37_Y16_N19
\I1|MEM_DATO|RAM~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~699feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~699_q\);

-- Location: FF_X36_Y16_N9
\I1|MEM_DATO|RAM~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~715_q\);

-- Location: LCCOMB_X37_Y16_N12
\I1|MEM_DATO|RAM~707feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~707feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~707feeder_combout\);

-- Location: FF_X37_Y16_N13
\I1|MEM_DATO|RAM~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~707feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~707_q\);

-- Location: FF_X36_Y16_N19
\I1|MEM_DATO|RAM~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~691_q\);

-- Location: LCCOMB_X36_Y16_N18
\I1|MEM_DATO|RAM~1399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1399_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~707_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~691_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~707_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~691_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1399_combout\);

-- Location: LCCOMB_X36_Y16_N8
\I1|MEM_DATO|RAM~1400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1400_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1399_combout\ & ((\I1|MEM_DATO|RAM~715_q\))) # (!\I1|MEM_DATO|RAM~1399_combout\ & (\I1|MEM_DATO|RAM~699_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~699_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~715_q\,
	datad => \I1|MEM_DATO|RAM~1399_combout\,
	combout => \I1|MEM_DATO|RAM~1400_combout\);

-- Location: FF_X37_Y18_N5
\I1|MEM_DATO|RAM~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~667_q\);

-- Location: FF_X37_Y18_N7
\I1|MEM_DATO|RAM~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~659_q\);

-- Location: LCCOMB_X37_Y18_N6
\I1|MEM_DATO|RAM~1403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1403_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~667_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~659_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~667_q\,
	datac => \I1|MEM_DATO|RAM~659_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1403_combout\);

-- Location: FF_X36_Y18_N29
\I1|MEM_DATO|RAM~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~675_q\);

-- Location: FF_X36_Y18_N31
\I1|MEM_DATO|RAM~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~683_q\);

-- Location: LCCOMB_X36_Y18_N30
\I1|MEM_DATO|RAM~1404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1404_combout\ = (\I1|MEM_DATO|RAM~1403_combout\ & (((\I1|MEM_DATO|RAM~683_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1403_combout\ & (\I1|MEM_DATO|RAM~675_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1403_combout\,
	datab => \I1|MEM_DATO|RAM~675_q\,
	datac => \I1|MEM_DATO|RAM~683_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1404_combout\);

-- Location: FF_X37_Y15_N31
\I1|MEM_DATO|RAM~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~723_q\);

-- Location: LCCOMB_X37_Y15_N4
\I1|MEM_DATO|RAM~731feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~731feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~731feeder_combout\);

-- Location: FF_X37_Y15_N5
\I1|MEM_DATO|RAM~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~731feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~731_q\);

-- Location: LCCOMB_X37_Y15_N30
\I1|MEM_DATO|RAM~1401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1401_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~731_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~723_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~723_q\,
	datad => \I1|MEM_DATO|RAM~731_q\,
	combout => \I1|MEM_DATO|RAM~1401_combout\);

-- Location: FF_X38_Y15_N23
\I1|MEM_DATO|RAM~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~747_q\);

-- Location: FF_X38_Y15_N25
\I1|MEM_DATO|RAM~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~739_q\);

-- Location: LCCOMB_X38_Y15_N22
\I1|MEM_DATO|RAM~1402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1402_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1401_combout\ & (\I1|MEM_DATO|RAM~747_q\)) # (!\I1|MEM_DATO|RAM~1401_combout\ & ((\I1|MEM_DATO|RAM~739_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~1401_combout\,
	datac => \I1|MEM_DATO|RAM~747_q\,
	datad => \I1|MEM_DATO|RAM~739_q\,
	combout => \I1|MEM_DATO|RAM~1402_combout\);

-- Location: LCCOMB_X38_Y17_N26
\I1|MEM_DATO|RAM~1405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1405_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1402_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1404_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1404_combout\,
	datad => \I1|MEM_DATO|RAM~1402_combout\,
	combout => \I1|MEM_DATO|RAM~1405_combout\);

-- Location: FF_X36_Y17_N21
\I1|MEM_DATO|RAM~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~763_q\);

-- Location: FF_X36_Y17_N15
\I1|MEM_DATO|RAM~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~779_q\);

-- Location: FF_X35_Y17_N21
\I1|MEM_DATO|RAM~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~771_q\);

-- Location: FF_X35_Y17_N15
\I1|MEM_DATO|RAM~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~755_q\);

-- Location: LCCOMB_X35_Y17_N14
\I1|MEM_DATO|RAM~1406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1406_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~771_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~755_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~771_q\,
	datac => \I1|MEM_DATO|RAM~755_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1406_combout\);

-- Location: LCCOMB_X36_Y17_N14
\I1|MEM_DATO|RAM~1407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1407_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1406_combout\ & ((\I1|MEM_DATO|RAM~779_q\))) # (!\I1|MEM_DATO|RAM~1406_combout\ & (\I1|MEM_DATO|RAM~763_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~763_q\,
	datac => \I1|MEM_DATO|RAM~779_q\,
	datad => \I1|MEM_DATO|RAM~1406_combout\,
	combout => \I1|MEM_DATO|RAM~1407_combout\);

-- Location: LCCOMB_X37_Y17_N24
\I1|MEM_DATO|RAM~1408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1408_combout\ = (\I1|MEM_DATO|RAM~1405_combout\ & (((\I1|MEM_DATO|RAM~1407_combout\) # (!\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|MEM_DATO|RAM~1405_combout\ & (\I1|MEM_DATO|RAM~1400_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1400_combout\,
	datab => \I1|MEM_DATO|RAM~1405_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1407_combout\,
	combout => \I1|MEM_DATO|RAM~1408_combout\);

-- Location: FF_X39_Y21_N11
\I1|MEM_DATO|RAM~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux4~1_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~651_q\);

-- Location: FF_X38_Y17_N5
\I1|MEM_DATO|RAM~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~635_q\);

-- Location: FF_X39_Y15_N5
\I1|MEM_DATO|RAM~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~643_q\);

-- Location: FF_X39_Y15_N7
\I1|MEM_DATO|RAM~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~627_q\);

-- Location: LCCOMB_X39_Y15_N6
\I1|MEM_DATO|RAM~1416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1416_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~643_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~643_q\,
	datac => \I1|MEM_DATO|RAM~627_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1416_combout\);

-- Location: LCCOMB_X38_Y17_N4
\I1|MEM_DATO|RAM~1417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1417_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1416_combout\ & (\I1|MEM_DATO|RAM~651_q\)) # (!\I1|MEM_DATO|RAM~1416_combout\ & ((\I1|MEM_DATO|RAM~635_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~651_q\,
	datac => \I1|MEM_DATO|RAM~635_q\,
	datad => \I1|MEM_DATO|RAM~1416_combout\,
	combout => \I1|MEM_DATO|RAM~1417_combout\);

-- Location: LCCOMB_X44_Y15_N28
\I1|MEM_DATO|RAM~571feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~571feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~571feeder_combout\);

-- Location: FF_X44_Y15_N29
\I1|MEM_DATO|RAM~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~571feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~571_q\);

-- Location: FF_X43_Y15_N27
\I1|MEM_DATO|RAM~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~587_q\);

-- Location: LCCOMB_X44_Y15_N18
\I1|MEM_DATO|RAM~1599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1599_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1599_combout\);

-- Location: FF_X44_Y15_N19
\I1|MEM_DATO|RAM~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1599_combout\,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~579_q\);

-- Location: FF_X43_Y15_N17
\I1|MEM_DATO|RAM~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~563_q\);

-- Location: LCCOMB_X43_Y15_N16
\I1|MEM_DATO|RAM~1411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1411_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|MEM_DATO|RAM~579_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~563_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~579_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~563_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1411_combout\);

-- Location: LCCOMB_X43_Y15_N26
\I1|MEM_DATO|RAM~1412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1412_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1411_combout\ & ((\I1|MEM_DATO|RAM~587_q\))) # (!\I1|MEM_DATO|RAM~1411_combout\ & (\I1|MEM_DATO|RAM~571_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~571_q\,
	datac => \I1|MEM_DATO|RAM~587_q\,
	datad => \I1|MEM_DATO|RAM~1411_combout\,
	combout => \I1|MEM_DATO|RAM~1412_combout\);

-- Location: FF_X39_Y14_N17
\I1|MEM_DATO|RAM~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~547_q\);

-- Location: FF_X39_Y14_N27
\I1|MEM_DATO|RAM~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~555_q\);

-- Location: LCCOMB_X38_Y16_N2
\I1|MEM_DATO|RAM~1601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1601_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1601_combout\);

-- Location: FF_X38_Y16_N3
\I1|MEM_DATO|RAM~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1601_combout\,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~531_q\);

-- Location: LCCOMB_X39_Y16_N22
\I1|MEM_DATO|RAM~1600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1600_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1600_combout\);

-- Location: FF_X39_Y16_N23
\I1|MEM_DATO|RAM~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1600_combout\,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~539_q\);

-- Location: LCCOMB_X38_Y16_N28
\I1|MEM_DATO|RAM~1413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1413_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\) # (!\I1|MEM_DATO|RAM~539_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~531_q\ & (!\I1|RAM_ADDRESS[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~531_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~539_q\,
	combout => \I1|MEM_DATO|RAM~1413_combout\);

-- Location: LCCOMB_X39_Y14_N26
\I1|MEM_DATO|RAM~1414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1414_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1413_combout\ & ((\I1|MEM_DATO|RAM~555_q\))) # (!\I1|MEM_DATO|RAM~1413_combout\ & (\I1|MEM_DATO|RAM~547_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~547_q\,
	datac => \I1|MEM_DATO|RAM~555_q\,
	datad => \I1|MEM_DATO|RAM~1413_combout\,
	combout => \I1|MEM_DATO|RAM~1414_combout\);

-- Location: LCCOMB_X38_Y17_N22
\I1|MEM_DATO|RAM~1415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1415_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1412_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- ((\I1|MEM_DATO|RAM~1414_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1412_combout\,
	datad => \I1|MEM_DATO|RAM~1414_combout\,
	combout => \I1|MEM_DATO|RAM~1415_combout\);

-- Location: LCCOMB_X40_Y17_N18
\I1|MEM_DATO|RAM~1595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1595_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1595_combout\);

-- Location: FF_X40_Y17_N19
\I1|MEM_DATO|RAM~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1595_combout\,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~611_q\);

-- Location: LCCOMB_X39_Y17_N0
\I1|MEM_DATO|RAM~1596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1596_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1596_combout\);

-- Location: FF_X39_Y17_N1
\I1|MEM_DATO|RAM~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1596_combout\,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~603_q\);

-- Location: LCCOMB_X38_Y16_N0
\I1|MEM_DATO|RAM~1597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1597_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1597_combout\);

-- Location: FF_X38_Y16_N1
\I1|MEM_DATO|RAM~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1597_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~595_q\);

-- Location: LCCOMB_X38_Y17_N24
\I1|MEM_DATO|RAM~1409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1409_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\) # ((!\I1|MEM_DATO|RAM~603_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & ((!\I1|MEM_DATO|RAM~595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~603_q\,
	datad => \I1|MEM_DATO|RAM~595_q\,
	combout => \I1|MEM_DATO|RAM~1409_combout\);

-- Location: LCCOMB_X40_Y17_N8
\I1|MEM_DATO|RAM~1598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1598_combout\ = !\I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~1598_combout\);

-- Location: FF_X40_Y17_N9
\I1|MEM_DATO|RAM~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1598_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~619_q\);

-- Location: LCCOMB_X39_Y17_N18
\I1|MEM_DATO|RAM~1410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1410_combout\ = (\I1|MEM_DATO|RAM~1409_combout\ & (((!\I1|RAM_ADDRESS[1]~1_combout\) # (!\I1|MEM_DATO|RAM~619_q\)))) # (!\I1|MEM_DATO|RAM~1409_combout\ & (!\I1|MEM_DATO|RAM~611_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~611_q\,
	datab => \I1|MEM_DATO|RAM~1409_combout\,
	datac => \I1|MEM_DATO|RAM~619_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1410_combout\);

-- Location: LCCOMB_X38_Y17_N2
\I1|MEM_DATO|RAM~1418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1418_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1415_combout\ & (\I1|MEM_DATO|RAM~1417_combout\)) # (!\I1|MEM_DATO|RAM~1415_combout\ & ((\I1|MEM_DATO|RAM~1410_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|MEM_DATO|RAM~1417_combout\,
	datac => \I1|MEM_DATO|RAM~1415_combout\,
	datad => \I1|MEM_DATO|RAM~1410_combout\,
	combout => \I1|MEM_DATO|RAM~1418_combout\);

-- Location: LCCOMB_X38_Y17_N18
\I1|MEM_DATO|RAM~1491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1491_combout\ = (\I0|I0|MAR\(7) & ((\I0|I0|MAR\(4) & (\I1|MEM_DATO|RAM~1408_combout\)) # (!\I0|I0|MAR\(4) & ((\I1|MEM_DATO|RAM~1418_combout\))))) # (!\I0|I0|MAR\(7) & (((\I1|MEM_DATO|RAM~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I1|MEM_DATO|RAM~1408_combout\,
	datac => \I0|I0|MAR\(4),
	datad => \I1|MEM_DATO|RAM~1418_combout\,
	combout => \I1|MEM_DATO|RAM~1491_combout\);

-- Location: FF_X41_Y20_N9
\I1|MEM_DATO|RAM~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~123_q\);

-- Location: FF_X37_Y20_N27
\I1|MEM_DATO|RAM~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~115_q\);

-- Location: LCCOMB_X37_Y20_N26
\I1|MEM_DATO|RAM~1392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1392_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~123_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~115_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~123_q\,
	datac => \I1|MEM_DATO|RAM~115_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1392_combout\);

-- Location: FF_X37_Y20_N21
\I1|MEM_DATO|RAM~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~371_q\);

-- Location: FF_X38_Y20_N3
\I1|MEM_DATO|RAM~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~379_q\);

-- Location: LCCOMB_X38_Y20_N2
\I1|MEM_DATO|RAM~1393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1393_combout\ = (\I1|MEM_DATO|RAM~1392_combout\ & (((\I1|MEM_DATO|RAM~379_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1392_combout\ & (\I1|MEM_DATO|RAM~371_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1392_combout\,
	datab => \I1|MEM_DATO|RAM~371_q\,
	datac => \I1|MEM_DATO|RAM~379_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1393_combout\);

-- Location: LCCOMB_X39_Y20_N16
\I1|MEM_DATO|RAM~387feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~387feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~387feeder_combout\);

-- Location: FF_X39_Y20_N17
\I1|MEM_DATO|RAM~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~387feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~387_q\);

-- Location: FF_X40_Y20_N31
\I1|MEM_DATO|RAM~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~395_q\);

-- Location: FF_X40_Y20_N17
\I1|MEM_DATO|RAM~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~139_q\);

-- Location: FF_X39_Y20_N15
\I1|MEM_DATO|RAM~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~131_q\);

-- Location: LCCOMB_X39_Y20_N14
\I1|MEM_DATO|RAM~1390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1390_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~139_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~131_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~139_q\,
	datac => \I1|MEM_DATO|RAM~131_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1390_combout\);

-- Location: LCCOMB_X40_Y20_N30
\I1|MEM_DATO|RAM~1391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1391_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1390_combout\ & ((\I1|MEM_DATO|RAM~395_q\))) # (!\I1|MEM_DATO|RAM~1390_combout\ & (\I1|MEM_DATO|RAM~387_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~387_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~395_q\,
	datad => \I1|MEM_DATO|RAM~1390_combout\,
	combout => \I1|MEM_DATO|RAM~1391_combout\);

-- Location: LCCOMB_X39_Y18_N8
\I1|MEM_DATO|RAM~1394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1394_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1391_combout\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1393_combout\,
	datad => \I1|MEM_DATO|RAM~1391_combout\,
	combout => \I1|MEM_DATO|RAM~1394_combout\);

-- Location: LCCOMB_X37_Y19_N2
\I1|MEM_DATO|RAM~267feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~267feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~267feeder_combout\);

-- Location: FF_X37_Y19_N3
\I1|MEM_DATO|RAM~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~267feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~267_q\);

-- Location: FF_X36_Y19_N9
\I1|MEM_DATO|RAM~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~259_q\);

-- Location: LCCOMB_X36_Y19_N8
\I1|MEM_DATO|RAM~1395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1395_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~267_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~259_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~267_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~259_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1395_combout\);

-- Location: FF_X40_Y18_N1
\I1|MEM_DATO|RAM~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~515_q\);

-- Location: FF_X39_Y18_N27
\I1|MEM_DATO|RAM~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~523_q\);

-- Location: LCCOMB_X39_Y18_N26
\I1|MEM_DATO|RAM~1396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1396_combout\ = (\I1|MEM_DATO|RAM~1395_combout\ & (((\I1|MEM_DATO|RAM~523_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1395_combout\ & (\I1|MEM_DATO|RAM~515_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1395_combout\,
	datab => \I1|MEM_DATO|RAM~515_q\,
	datac => \I1|MEM_DATO|RAM~523_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1396_combout\);

-- Location: FF_X35_Y19_N7
\I1|MEM_DATO|RAM~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~243_q\);

-- Location: FF_X34_Y19_N25
\I1|MEM_DATO|RAM~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~251_q\);

-- Location: LCCOMB_X35_Y19_N6
\I1|MEM_DATO|RAM~1388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1388_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~251_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~243_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~243_q\,
	datad => \I1|MEM_DATO|RAM~251_q\,
	combout => \I1|MEM_DATO|RAM~1388_combout\);

-- Location: FF_X35_Y19_N9
\I1|MEM_DATO|RAM~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~499_q\);

-- Location: FF_X34_Y19_N11
\I1|MEM_DATO|RAM~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~507_q\);

-- Location: LCCOMB_X34_Y19_N10
\I1|MEM_DATO|RAM~1389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1389_combout\ = (\I1|MEM_DATO|RAM~1388_combout\ & (((\I1|MEM_DATO|RAM~507_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1388_combout\ & (\I1|MEM_DATO|RAM~499_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1388_combout\,
	datab => \I1|MEM_DATO|RAM~499_q\,
	datac => \I1|MEM_DATO|RAM~507_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1389_combout\);

-- Location: LCCOMB_X39_Y18_N16
\I1|MEM_DATO|RAM~1397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1397_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1394_combout\ & (\I1|MEM_DATO|RAM~1396_combout\)) # (!\I1|MEM_DATO|RAM~1394_combout\ & ((\I1|MEM_DATO|RAM~1389_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1394_combout\,
	datac => \I1|MEM_DATO|RAM~1396_combout\,
	datad => \I1|MEM_DATO|RAM~1389_combout\,
	combout => \I1|MEM_DATO|RAM~1397_combout\);

-- Location: FF_X42_Y20_N25
\I1|MEM_DATO|RAM~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~403_q\);

-- Location: FF_X43_Y20_N31
\I1|MEM_DATO|RAM~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~419_q\);

-- Location: FF_X42_Y20_N15
\I1|MEM_DATO|RAM~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~147_q\);

-- Location: FF_X43_Y20_N17
\I1|MEM_DATO|RAM~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~163_q\);

-- Location: LCCOMB_X42_Y20_N14
\I1|MEM_DATO|RAM~1377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1377_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~163_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~147_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~147_q\,
	datad => \I1|MEM_DATO|RAM~163_q\,
	combout => \I1|MEM_DATO|RAM~1377_combout\);

-- Location: LCCOMB_X43_Y20_N30
\I1|MEM_DATO|RAM~1378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1378_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1377_combout\ & ((\I1|MEM_DATO|RAM~419_q\))) # (!\I1|MEM_DATO|RAM~1377_combout\ & (\I1|MEM_DATO|RAM~403_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~403_q\,
	datac => \I1|MEM_DATO|RAM~419_q\,
	datad => \I1|MEM_DATO|RAM~1377_combout\,
	combout => \I1|MEM_DATO|RAM~1378_combout\);

-- Location: FF_X46_Y20_N31
\I1|MEM_DATO|RAM~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~411_q\);

-- Location: FF_X45_Y20_N9
\I1|MEM_DATO|RAM~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~427_q\);

-- Location: FF_X41_Y20_N11
\I1|MEM_DATO|RAM~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~155_q\);

-- Location: FF_X45_Y20_N27
\I1|MEM_DATO|RAM~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~171_q\);

-- Location: LCCOMB_X41_Y20_N10
\I1|MEM_DATO|RAM~1384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1384_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~171_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~155_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~155_q\,
	datad => \I1|MEM_DATO|RAM~171_q\,
	combout => \I1|MEM_DATO|RAM~1384_combout\);

-- Location: LCCOMB_X45_Y20_N8
\I1|MEM_DATO|RAM~1385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1385_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1384_combout\ & ((\I1|MEM_DATO|RAM~427_q\))) # (!\I1|MEM_DATO|RAM~1384_combout\ & (\I1|MEM_DATO|RAM~411_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~411_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~427_q\,
	datad => \I1|MEM_DATO|RAM~1384_combout\,
	combout => \I1|MEM_DATO|RAM~1385_combout\);

-- Location: FF_X43_Y18_N3
\I1|MEM_DATO|RAM~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~283_q\);

-- Location: FF_X43_Y18_N21
\I1|MEM_DATO|RAM~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~299_q\);

-- Location: FF_X42_Y18_N15
\I1|MEM_DATO|RAM~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~27_q\);

-- Location: FF_X41_Y18_N3
\I1|MEM_DATO|RAM~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~43_q\);

-- Location: LCCOMB_X42_Y18_N14
\I1|MEM_DATO|RAM~1379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1379_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~43_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~27_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~27_q\,
	datad => \I1|MEM_DATO|RAM~43_q\,
	combout => \I1|MEM_DATO|RAM~1379_combout\);

-- Location: LCCOMB_X43_Y18_N20
\I1|MEM_DATO|RAM~1380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1380_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1379_combout\ & ((\I1|MEM_DATO|RAM~299_q\))) # (!\I1|MEM_DATO|RAM~1379_combout\ & (\I1|MEM_DATO|RAM~283_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~283_q\,
	datac => \I1|MEM_DATO|RAM~299_q\,
	datad => \I1|MEM_DATO|RAM~1379_combout\,
	combout => \I1|MEM_DATO|RAM~1380_combout\);

-- Location: LCCOMB_X43_Y16_N4
\I1|MEM_DATO|RAM~35feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~35feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~35feeder_combout\);

-- Location: FF_X43_Y16_N5
\I1|MEM_DATO|RAM~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~35feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~35_q\);

-- Location: FF_X42_Y16_N31
\I1|MEM_DATO|RAM~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~19_q\);

-- Location: LCCOMB_X42_Y16_N30
\I1|MEM_DATO|RAM~1381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1381_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~35_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~35_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~19_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1381_combout\);

-- Location: LCCOMB_X41_Y16_N20
\I1|MEM_DATO|RAM~275feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~275feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~275feeder_combout\);

-- Location: FF_X41_Y16_N21
\I1|MEM_DATO|RAM~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~275feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~275_q\);

-- Location: FF_X41_Y16_N23
\I1|MEM_DATO|RAM~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~291_q\);

-- Location: LCCOMB_X41_Y16_N22
\I1|MEM_DATO|RAM~1382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1382_combout\ = (\I1|MEM_DATO|RAM~1381_combout\ & (((\I1|MEM_DATO|RAM~291_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1381_combout\ & (\I1|MEM_DATO|RAM~275_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1381_combout\,
	datab => \I1|MEM_DATO|RAM~275_q\,
	datac => \I1|MEM_DATO|RAM~291_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1382_combout\);

-- Location: LCCOMB_X43_Y18_N6
\I1|MEM_DATO|RAM~1383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1383_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1380_combout\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~1382_combout\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1380_combout\,
	datac => \I1|MEM_DATO|RAM~1382_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1383_combout\);

-- Location: LCCOMB_X43_Y18_N28
\I1|MEM_DATO|RAM~1386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1386_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1383_combout\ & ((\I1|MEM_DATO|RAM~1385_combout\))) # (!\I1|MEM_DATO|RAM~1383_combout\ & (\I1|MEM_DATO|RAM~1378_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1378_combout\,
	datac => \I1|MEM_DATO|RAM~1385_combout\,
	datad => \I1|MEM_DATO|RAM~1383_combout\,
	combout => \I1|MEM_DATO|RAM~1386_combout\);

-- Location: FF_X39_Y19_N21
\I1|MEM_DATO|RAM~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~339_q\);

-- Location: FF_X40_Y19_N25
\I1|MEM_DATO|RAM~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~355_q\);

-- Location: FF_X41_Y19_N29
\I1|MEM_DATO|RAM~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~99_q\);

-- Location: FF_X39_Y19_N11
\I1|MEM_DATO|RAM~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~83_q\);

-- Location: LCCOMB_X39_Y19_N10
\I1|MEM_DATO|RAM~1371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1371_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~99_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~99_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~83_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1371_combout\);

-- Location: LCCOMB_X40_Y19_N24
\I1|MEM_DATO|RAM~1372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1372_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1371_combout\ & ((\I1|MEM_DATO|RAM~355_q\))) # (!\I1|MEM_DATO|RAM~1371_combout\ & (\I1|MEM_DATO|RAM~339_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~339_q\,
	datac => \I1|MEM_DATO|RAM~355_q\,
	datad => \I1|MEM_DATO|RAM~1371_combout\,
	combout => \I1|MEM_DATO|RAM~1372_combout\);

-- Location: FF_X38_Y19_N5
\I1|MEM_DATO|RAM~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~347_q\);

-- Location: FF_X40_Y19_N11
\I1|MEM_DATO|RAM~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~363_q\);

-- Location: FF_X41_Y15_N5
\I1|MEM_DATO|RAM~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~107_q\);

-- Location: FF_X38_Y19_N15
\I1|MEM_DATO|RAM~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~91_q\);

-- Location: LCCOMB_X38_Y19_N14
\I1|MEM_DATO|RAM~1369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1369_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~107_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~107_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~91_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1369_combout\);

-- Location: LCCOMB_X40_Y19_N10
\I1|MEM_DATO|RAM~1370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1370_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1369_combout\ & ((\I1|MEM_DATO|RAM~363_q\))) # (!\I1|MEM_DATO|RAM~1369_combout\ & (\I1|MEM_DATO|RAM~347_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~347_q\,
	datac => \I1|MEM_DATO|RAM~363_q\,
	datad => \I1|MEM_DATO|RAM~1369_combout\,
	combout => \I1|MEM_DATO|RAM~1370_combout\);

-- Location: LCCOMB_X40_Y19_N30
\I1|MEM_DATO|RAM~1373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1373_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\) # (\I1|MEM_DATO|RAM~1370_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1372_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1372_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1370_combout\,
	combout => \I1|MEM_DATO|RAM~1373_combout\);

-- Location: FF_X40_Y15_N9
\I1|MEM_DATO|RAM~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~235_q\);

-- Location: FF_X42_Y15_N7
\I1|MEM_DATO|RAM~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~219_q\);

-- Location: LCCOMB_X42_Y15_N6
\I1|MEM_DATO|RAM~1374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1374_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~235_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~219_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~235_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~219_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1374_combout\);

-- Location: FF_X42_Y15_N29
\I1|MEM_DATO|RAM~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~475_q\);

-- Location: FF_X41_Y15_N15
\I1|MEM_DATO|RAM~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~491_q\);

-- Location: LCCOMB_X41_Y15_N14
\I1|MEM_DATO|RAM~1375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1375_combout\ = (\I1|MEM_DATO|RAM~1374_combout\ & (((\I1|MEM_DATO|RAM~491_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1374_combout\ & (\I1|MEM_DATO|RAM~475_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1374_combout\,
	datab => \I1|MEM_DATO|RAM~475_q\,
	datac => \I1|MEM_DATO|RAM~491_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1375_combout\);

-- Location: FF_X42_Y17_N29
\I1|MEM_DATO|RAM~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~467_q\);

-- Location: FF_X41_Y17_N19
\I1|MEM_DATO|RAM~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~483_q\);

-- Location: FF_X41_Y17_N9
\I1|MEM_DATO|RAM~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~227_q\);

-- Location: FF_X42_Y17_N3
\I1|MEM_DATO|RAM~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~211_q\);

-- Location: LCCOMB_X42_Y17_N2
\I1|MEM_DATO|RAM~1367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1367_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~227_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~211_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~227_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~211_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1367_combout\);

-- Location: LCCOMB_X41_Y17_N18
\I1|MEM_DATO|RAM~1368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1368_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1367_combout\ & ((\I1|MEM_DATO|RAM~483_q\))) # (!\I1|MEM_DATO|RAM~1367_combout\ & (\I1|MEM_DATO|RAM~467_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~467_q\,
	datac => \I1|MEM_DATO|RAM~483_q\,
	datad => \I1|MEM_DATO|RAM~1367_combout\,
	combout => \I1|MEM_DATO|RAM~1368_combout\);

-- Location: LCCOMB_X40_Y18_N16
\I1|MEM_DATO|RAM~1376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1376_combout\ = (\I1|MEM_DATO|RAM~1373_combout\ & (((\I1|MEM_DATO|RAM~1375_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~1373_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1373_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1375_combout\,
	datad => \I1|MEM_DATO|RAM~1368_combout\,
	combout => \I1|MEM_DATO|RAM~1376_combout\);

-- Location: LCCOMB_X40_Y18_N14
\I1|MEM_DATO|RAM~1387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1387_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1376_combout\))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (\I1|MEM_DATO|RAM~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1386_combout\,
	datad => \I1|MEM_DATO|RAM~1376_combout\,
	combout => \I1|MEM_DATO|RAM~1387_combout\);

-- Location: FF_X46_Y21_N1
\I1|MEM_DATO|RAM~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~451_q\);

-- Location: FF_X46_Y21_N23
\I1|MEM_DATO|RAM~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~459_q\);

-- Location: FF_X45_Y21_N29
\I1|MEM_DATO|RAM~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~203_q\);

-- Location: FF_X45_Y21_N19
\I1|MEM_DATO|RAM~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~195_q\);

-- Location: LCCOMB_X45_Y21_N18
\I1|MEM_DATO|RAM~1364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1364_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~203_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~203_q\,
	datac => \I1|MEM_DATO|RAM~195_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1364_combout\);

-- Location: LCCOMB_X46_Y21_N22
\I1|MEM_DATO|RAM~1365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1365_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1364_combout\ & ((\I1|MEM_DATO|RAM~459_q\))) # (!\I1|MEM_DATO|RAM~1364_combout\ & (\I1|MEM_DATO|RAM~451_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~451_q\,
	datac => \I1|MEM_DATO|RAM~459_q\,
	datad => \I1|MEM_DATO|RAM~1364_combout\,
	combout => \I1|MEM_DATO|RAM~1365_combout\);

-- Location: LCCOMB_X47_Y19_N4
\I1|MEM_DATO|RAM~323feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~323feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~323feeder_combout\);

-- Location: FF_X47_Y19_N5
\I1|MEM_DATO|RAM~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~323feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~323_q\);

-- Location: FF_X43_Y19_N19
\I1|MEM_DATO|RAM~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~331_q\);

-- Location: FF_X49_Y19_N17
\I1|MEM_DATO|RAM~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~67_q\);

-- Location: FF_X49_Y19_N11
\I1|MEM_DATO|RAM~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~75_q\);

-- Location: LCCOMB_X49_Y19_N16
\I1|MEM_DATO|RAM~1359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1359_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~75_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~67_q\,
	datad => \I1|MEM_DATO|RAM~75_q\,
	combout => \I1|MEM_DATO|RAM~1359_combout\);

-- Location: LCCOMB_X43_Y19_N18
\I1|MEM_DATO|RAM~1360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1360_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1359_combout\ & ((\I1|MEM_DATO|RAM~331_q\))) # (!\I1|MEM_DATO|RAM~1359_combout\ & (\I1|MEM_DATO|RAM~323_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~323_q\,
	datac => \I1|MEM_DATO|RAM~331_q\,
	datad => \I1|MEM_DATO|RAM~1359_combout\,
	combout => \I1|MEM_DATO|RAM~1360_combout\);

-- Location: FF_X47_Y18_N13
\I1|MEM_DATO|RAM~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~307_q\);

-- Location: FF_X47_Y18_N15
\I1|MEM_DATO|RAM~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~315_q\);

-- Location: FF_X46_Y19_N17
\I1|MEM_DATO|RAM~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~59_q\);

-- Location: FF_X46_Y19_N11
\I1|MEM_DATO|RAM~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~51_q\);

-- Location: LCCOMB_X46_Y19_N10
\I1|MEM_DATO|RAM~1361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1361_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~59_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~59_q\,
	datac => \I1|MEM_DATO|RAM~51_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1361_combout\);

-- Location: LCCOMB_X47_Y18_N14
\I1|MEM_DATO|RAM~1362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1362_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1361_combout\ & ((\I1|MEM_DATO|RAM~315_q\))) # (!\I1|MEM_DATO|RAM~1361_combout\ & (\I1|MEM_DATO|RAM~307_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~307_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~315_q\,
	datad => \I1|MEM_DATO|RAM~1361_combout\,
	combout => \I1|MEM_DATO|RAM~1362_combout\);

-- Location: LCCOMB_X43_Y18_N30
\I1|MEM_DATO|RAM~1363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1363_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1360_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~1362_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1360_combout\,
	datad => \I1|MEM_DATO|RAM~1362_combout\,
	combout => \I1|MEM_DATO|RAM~1363_combout\);

-- Location: LCCOMB_X45_Y18_N22
\I1|MEM_DATO|RAM~443feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~443feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|MEM_DATO|RAM~443feeder_combout\);

-- Location: FF_X45_Y18_N23
\I1|MEM_DATO|RAM~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~443feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~443_q\);

-- Location: FF_X46_Y18_N25
\I1|MEM_DATO|RAM~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~435_q\);

-- Location: FF_X36_Y21_N13
\I1|MEM_DATO|RAM~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~187_q\);

-- Location: FF_X46_Y18_N11
\I1|MEM_DATO|RAM~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~179_q\);

-- Location: LCCOMB_X46_Y18_N10
\I1|MEM_DATO|RAM~1357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1357_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~187_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~187_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~179_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1357_combout\);

-- Location: LCCOMB_X46_Y18_N24
\I1|MEM_DATO|RAM~1358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1358_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1357_combout\ & (\I1|MEM_DATO|RAM~443_q\)) # (!\I1|MEM_DATO|RAM~1357_combout\ & ((\I1|MEM_DATO|RAM~435_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~443_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~435_q\,
	datad => \I1|MEM_DATO|RAM~1357_combout\,
	combout => \I1|MEM_DATO|RAM~1358_combout\);

-- Location: LCCOMB_X43_Y18_N24
\I1|MEM_DATO|RAM~1366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1366_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1363_combout\ & (\I1|MEM_DATO|RAM~1365_combout\)) # (!\I1|MEM_DATO|RAM~1363_combout\ & ((\I1|MEM_DATO|RAM~1358_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1365_combout\,
	datac => \I1|MEM_DATO|RAM~1363_combout\,
	datad => \I1|MEM_DATO|RAM~1358_combout\,
	combout => \I1|MEM_DATO|RAM~1366_combout\);

-- Location: LCCOMB_X39_Y18_N18
\I1|MEM_DATO|RAM~1398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1398_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1387_combout\ & (\I1|MEM_DATO|RAM~1397_combout\)) # (!\I1|MEM_DATO|RAM~1387_combout\ & ((\I1|MEM_DATO|RAM~1366_combout\))))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1397_combout\,
	datac => \I1|MEM_DATO|RAM~1387_combout\,
	datad => \I1|MEM_DATO|RAM~1366_combout\,
	combout => \I1|MEM_DATO|RAM~1398_combout\);

-- Location: LCCOMB_X38_Y17_N8
\I1|MEM_DATO|RAM~1419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1419_combout\ = (\I1|Equal0~0_combout\ & (\I1|MEM_DATO|RAM~1491_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|MEM_DATO|RAM~1491_combout\,
	datac => \I1|RAM_ADDRESS[5]~0_combout\,
	datad => \I1|MEM_DATO|RAM~1398_combout\,
	combout => \I1|MEM_DATO|RAM~1419_combout\);

-- Location: FF_X38_Y17_N9
\I1|MEM_DATO|Data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1419_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(3));

-- Location: IOIBUF_X26_Y39_N15
\port_in_06[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(3),
	o => \port_in_06[3]~input_o\);

-- Location: IOIBUF_X78_Y40_N15
\port_in_07[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(3),
	o => \port_in_07[3]~input_o\);

-- Location: IOIBUF_X54_Y54_N8
\port_in_05[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(3),
	o => \port_in_05[3]~input_o\);

-- Location: IOIBUF_X26_Y39_N29
\port_in_04[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(3),
	o => \port_in_04[3]~input_o\);

-- Location: LCCOMB_X50_Y39_N20
\I0|I0|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~2_combout\ = (\I0|I0|MAR\(0) & ((\port_in_05[3]~input_o\) # ((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & (((\port_in_04[3]~input_o\ & !\I0|I0|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[3]~input_o\,
	datab => \port_in_04[3]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux12~2_combout\);

-- Location: LCCOMB_X50_Y39_N6
\I0|I0|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~3_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux12~2_combout\ & ((\port_in_07[3]~input_o\))) # (!\I0|I0|Mux12~2_combout\ & (\port_in_06[3]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[3]~input_o\,
	datab => \port_in_07[3]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux12~2_combout\,
	combout => \I0|I0|Mux12~3_combout\);

-- Location: IOIBUF_X54_Y54_N1
\port_in_15[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(3),
	o => \port_in_15[3]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\port_in_13[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(3),
	o => \port_in_13[3]~input_o\);

-- Location: IOIBUF_X26_Y39_N22
\port_in_14[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(3),
	o => \port_in_14[3]~input_o\);

-- Location: IOIBUF_X78_Y35_N1
\port_in_12[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(3),
	o => \port_in_12[3]~input_o\);

-- Location: LCCOMB_X50_Y39_N10
\I0|I0|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~9_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1) & (\port_in_14[3]~input_o\)) # (!\I0|I0|MAR\(1) & ((\port_in_12[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_14[3]~input_o\,
	datab => \port_in_12[3]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux12~9_combout\);

-- Location: LCCOMB_X50_Y39_N28
\I0|I0|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~10_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux12~9_combout\ & (\port_in_15[3]~input_o\)) # (!\I0|I0|Mux12~9_combout\ & ((\port_in_13[3]~input_o\))))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_15[3]~input_o\,
	datab => \I0|I0|MAR\(0),
	datac => \port_in_13[3]~input_o\,
	datad => \I0|I0|Mux12~9_combout\,
	combout => \I0|I0|Mux12~10_combout\);

-- Location: IOIBUF_X51_Y54_N1
\port_in_11[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(3),
	o => \port_in_11[3]~input_o\);

-- Location: IOIBUF_X51_Y54_N15
\port_in_09[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(3),
	o => \port_in_09[3]~input_o\);

-- Location: IOIBUF_X78_Y41_N15
\port_in_10[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(3),
	o => \port_in_10[3]~input_o\);

-- Location: IOIBUF_X56_Y54_N8
\port_in_08[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(3),
	o => \port_in_08[3]~input_o\);

-- Location: LCCOMB_X51_Y39_N12
\I0|I0|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~4_combout\ = (\I0|I0|MAR\(1) & ((\port_in_10[3]~input_o\) # ((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & (((\port_in_08[3]~input_o\ & !\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[3]~input_o\,
	datab => \port_in_08[3]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux12~4_combout\);

-- Location: LCCOMB_X51_Y39_N22
\I0|I0|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~5_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux12~4_combout\ & (\port_in_11[3]~input_o\)) # (!\I0|I0|Mux12~4_combout\ & ((\port_in_09[3]~input_o\))))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_11[3]~input_o\,
	datac => \port_in_09[3]~input_o\,
	datad => \I0|I0|Mux12~4_combout\,
	combout => \I0|I0|Mux12~5_combout\);

-- Location: IOIBUF_X51_Y54_N29
\port_in_02[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(3),
	o => \port_in_02[3]~input_o\);

-- Location: IOIBUF_X78_Y40_N22
\port_in_03[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(3),
	o => \port_in_03[3]~input_o\);

-- Location: IOIBUF_X51_Y54_N22
\port_in_00[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(3),
	o => \port_in_00[3]~input_o\);

-- Location: IOIBUF_X56_Y54_N15
\port_in_01[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(3),
	o => \port_in_01[3]~input_o\);

-- Location: LCCOMB_X51_Y39_N28
\I0|I0|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~6_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & ((\port_in_01[3]~input_o\))) # (!\I0|I0|MAR\(0) & (\port_in_00[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[3]~input_o\,
	datab => \port_in_01[3]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux12~6_combout\);

-- Location: LCCOMB_X51_Y39_N2
\I0|I0|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~7_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux12~6_combout\ & ((\port_in_03[3]~input_o\))) # (!\I0|I0|Mux12~6_combout\ & (\port_in_02[3]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[3]~input_o\,
	datab => \port_in_03[3]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux12~6_combout\,
	combout => \I0|I0|Mux12~7_combout\);

-- Location: LCCOMB_X50_Y39_N16
\I0|I0|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~8_combout\ = (\I0|I0|MAR\(2) & (\I0|I0|MAR\(3))) # (!\I0|I0|MAR\(2) & ((\I0|I0|MAR\(3) & (\I0|I0|Mux12~5_combout\)) # (!\I0|I0|MAR\(3) & ((\I0|I0|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|Mux12~5_combout\,
	datad => \I0|I0|Mux12~7_combout\,
	combout => \I0|I0|Mux12~8_combout\);

-- Location: LCCOMB_X50_Y39_N14
\I0|I0|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~11_combout\ = (\I0|I0|MAR\(2) & ((\I0|I0|Mux12~8_combout\ & ((\I0|I0|Mux12~10_combout\))) # (!\I0|I0|Mux12~8_combout\ & (\I0|I0|Mux12~3_combout\)))) # (!\I0|I0|MAR\(2) & (((\I0|I0|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux12~3_combout\,
	datab => \I0|I0|Mux12~10_combout\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|Mux12~8_combout\,
	combout => \I0|I0|Mux12~11_combout\);

-- Location: LCCOMB_X44_Y21_N10
\I1|MEM_PROG|ROM~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~67_combout\ = (!\I0|I0|MAR\(1) & \I0|I0|MAR\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(2),
	combout => \I1|MEM_PROG|ROM~67_combout\);

-- Location: LCCOMB_X44_Y21_N4
\I1|MEM_PROG|ROM~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~64_combout\ = (\I0|I0|MAR\(6)) # ((\I0|I0|MAR\(5)) # ((\I0|I0|MAR\(4)) # (\I1|MEM_PROG|ROM~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I0|I0|MAR\(5),
	datac => \I0|I0|MAR\(4),
	datad => \I1|MEM_PROG|ROM~67_combout\,
	combout => \I1|MEM_PROG|ROM~64_combout\);

-- Location: LCCOMB_X44_Y21_N30
\I1|MEM_PROG|ROM~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~96_combout\ = (\I0|I0|MAR\(7)) # ((!\I0|I0|MAR\(3) & (!\I1|MEM_PROG|ROM~64_combout\ & !\I0|I0|MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I0|I0|MAR\(3),
	datac => \I1|MEM_PROG|ROM~64_combout\,
	datad => \I0|I0|MAR\(0),
	combout => \I1|MEM_PROG|ROM~96_combout\);

-- Location: FF_X44_Y21_N31
\I1|MEM_PROG|Data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(3));

-- Location: LCCOMB_X42_Y21_N12
\I0|I0|ALU_UNIT|I4|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~2_combout\ = (\I0|I1|edo.AorB~q\) # ((\I0|I1|edo.AandB~q\ & (\I0|I0|Mux4~1_combout\ $ (\I0|I1|edo.Sub_AB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.AandB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I0|Mux4~1_combout\,
	datad => \I0|I1|edo.Sub_AB~q\,
	combout => \I0|I0|ALU_UNIT|I4|S~2_combout\);

-- Location: LCCOMB_X42_Y21_N10
\I0|I0|ALU_UNIT|I4|S~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~7_combout\ = \I0|I0|Mux4~1_combout\ $ (((\I0|I1|edo.Add_AB~q\ & (!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I3|C~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Add_AB~q\,
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|ALU_UNIT|I3|C~0_combout\,
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I0|I0|ALU_UNIT|I4|S~7_combout\);

-- Location: LCCOMB_X42_Y21_N2
\I0|I0|ALU_UNIT|I4|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~3_combout\ = (\I0|I1|ALU_sel[0]~0_combout\ & ((\I0|I0|B_REG\(3)) # ((\I0|I1|edo.nA~q\)))) # (!\I0|I1|ALU_sel[0]~0_combout\ & ((\I0|I0|ALU_UNIT|I4|S~7_combout\) # ((!\I0|I0|B_REG\(3) & \I0|I1|edo.nA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|ALU_sel[0]~0_combout\,
	datab => \I0|I0|B_REG\(3),
	datac => \I0|I1|edo.nA~q\,
	datad => \I0|I0|ALU_UNIT|I4|S~7_combout\,
	combout => \I0|I0|ALU_UNIT|I4|S~3_combout\);

-- Location: LCCOMB_X42_Y21_N28
\I0|I0|ALU_UNIT|I4|S~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~4_combout\ = (\I0|I0|B_REG\(3) & (((!\I0|I0|A_REG\(3) & \I0|I1|edo.AxorB~q\)) # (!\I0|I0|ALU_UNIT|I4|S~3_combout\))) # (!\I0|I0|B_REG\(3) & ((\I0|I0|ALU_UNIT|I4|S~3_combout\) # ((\I0|I0|A_REG\(3) & \I0|I1|edo.AxorB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(3),
	datab => \I0|I1|edo.AxorB~q\,
	datac => \I0|I0|B_REG\(3),
	datad => \I0|I0|ALU_UNIT|I4|S~3_combout\,
	combout => \I0|I0|ALU_UNIT|I4|S~4_combout\);

-- Location: LCCOMB_X42_Y21_N14
\I0|I0|ALU_UNIT|I4|S~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~5_combout\ = (\I0|I0|ALU_UNIT|I4|S~4_combout\) # ((\I0|I0|A_REG\(3) & ((\I0|I1|edo.AorB~q\))) # (!\I0|I0|A_REG\(3) & (\I0|I1|edo.nB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(3),
	datab => \I0|I1|edo.nB~q\,
	datac => \I0|I1|edo.AorB~q\,
	datad => \I0|I0|ALU_UNIT|I4|S~4_combout\,
	combout => \I0|I0|ALU_UNIT|I4|S~5_combout\);

-- Location: LCCOMB_X42_Y21_N24
\I0|I0|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~12_combout\ = (\I0|I0|ALU_UNIT|I4|S~5_combout\) # ((\I0|I0|ALU_UNIT|I4|S~2_combout\ & \I0|I0|B_REG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I4|S~2_combout\,
	datab => \I0|I0|B_REG\(3),
	datac => \I0|I0|ALU_UNIT|I4|S~5_combout\,
	combout => \I0|I0|Mux12~12_combout\);

-- Location: LCCOMB_X43_Y21_N10
\I0|I0|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~13_combout\ = (\I0|I0|Mux8~4_combout\ & (\I0|I0|Mux8~5_combout\)) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux8~5_combout\ & (\I1|MEM_PROG|Data_out\(3))) # (!\I0|I0|Mux8~5_combout\ & ((\I0|I0|Mux12~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~4_combout\,
	datab => \I0|I0|Mux8~5_combout\,
	datac => \I1|MEM_PROG|Data_out\(3),
	datad => \I0|I0|Mux12~12_combout\,
	combout => \I0|I0|Mux12~13_combout\);

-- Location: LCCOMB_X43_Y21_N16
\I0|I0|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~14_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux12~13_combout\ & (\I1|MEM_DATO|Data_out\(3))) # (!\I0|I0|Mux12~13_combout\ & ((\I0|I0|Mux12~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|Data_out\(3),
	datab => \I0|I0|Mux12~11_combout\,
	datac => \I0|I0|Mux8~19_combout\,
	datad => \I0|I0|Mux12~13_combout\,
	combout => \I0|I0|Mux12~14_combout\);

-- Location: LCCOMB_X43_Y21_N8
\I0|I0|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux12~15_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux12~14_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux12~14_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux4~1_combout\,
	datab => \I0|I1|WideOr7~combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux12~14_combout\,
	combout => \I0|I0|Mux12~15_combout\);

-- Location: FF_X43_Y21_N9
\I0|I0|IR_REG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux12~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(3));

-- Location: LCCOMB_X41_Y23_N12
\I0|I1|Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal6~2_combout\ = (!\I0|I0|IR_REG\(3) & (\I0|I1|Equal6~1_combout\ & (!\I0|I0|IR_REG\(2) & \I0|I1|Equal21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(3),
	datab => \I0|I1|Equal6~1_combout\,
	datac => \I0|I0|IR_REG\(2),
	datad => \I0|I1|Equal21~2_combout\,
	combout => \I0|I1|Equal6~2_combout\);

-- Location: LCCOMB_X41_Y23_N0
\I0|I1|edof.Jmp1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jmp1~2_combout\ = (\I0|I1|Equal6~2_combout\ & (!\I0|I0|IR_REG\(0) & (\I0|I1|edo.Decode~q\ & !\I0|I0|IR_REG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Equal6~2_combout\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|edo.Decode~q\,
	datad => \I0|I0|IR_REG\(1),
	combout => \I0|I1|edof.Jmp1~2_combout\);

-- Location: FF_X41_Y23_N1
\I0|I1|edo.Jmp1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jmp1~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jmp1~q\);

-- Location: LCCOMB_X41_Y24_N4
\I0|I1|edo.Jmp2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jmp2~feeder_combout\ = \I0|I1|edo.Jmp1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jmp1~q\,
	combout => \I0|I1|edo.Jmp2~feeder_combout\);

-- Location: FF_X41_Y24_N5
\I0|I1|edo.Jmp2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jmp2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jmp2~q\);

-- Location: FF_X41_Y24_N21
\I0|I1|edo.Jmp3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jmp2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jmp3~q\);

-- Location: FF_X41_Y21_N9
\I0|I0|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[0]~8_combout\,
	asdata => \I0|I0|Mux15~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(0));

-- Location: LCCOMB_X41_Y21_N10
\I0|I0|PC[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[1]~13_combout\ = (\I0|I0|PC\(1) & (!\I0|I0|PC[0]~9\)) # (!\I0|I0|PC\(1) & ((\I0|I0|PC[0]~9\) # (GND)))
-- \I0|I0|PC[1]~14\ = CARRY((!\I0|I0|PC[0]~9\) # (!\I0|I0|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(1),
	datad => VCC,
	cin => \I0|I0|PC[0]~9\,
	combout => \I0|I0|PC[1]~13_combout\,
	cout => \I0|I0|PC[1]~14\);

-- Location: FF_X41_Y21_N11
\I0|I0|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[1]~13_combout\,
	asdata => \I0|I0|Mux14~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(1));

-- Location: FF_X41_Y21_N13
\I0|I0|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[2]~15_combout\,
	asdata => \I0|I0|Mux13~17_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(2));

-- Location: LCCOMB_X39_Y21_N2
\I0|I0|A_REG[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|A_REG[2]~feeder_combout\ = \I0|I0|Mux13~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux13~17_combout\,
	combout => \I0|I0|A_REG[2]~feeder_combout\);

-- Location: FF_X39_Y21_N3
\I0|I0|A_REG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|A_REG[2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|WideOr4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|A_REG\(2));

-- Location: LCCOMB_X39_Y21_N28
\I0|I0|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux5~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & (\I0|I0|PC\(2))) # (!\I0|I1|WideOr6~0_combout\ & ((\I0|I0|A_REG\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(2),
	datab => \I0|I0|A_REG\(2),
	datac => \I0|I1|WideOr6~0_combout\,
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux5~0_combout\);

-- Location: LCCOMB_X39_Y21_N6
\I0|I0|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux5~1_combout\ = (\I0|I0|Mux5~0_combout\) # ((\I0|I0|B_REG\(2) & \I0|I1|edo.Store_B4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|B_REG\(2),
	datac => \I0|I1|edo.Store_B4~q\,
	datad => \I0|I0|Mux5~0_combout\,
	combout => \I0|I0|Mux5~1_combout\);

-- Location: FF_X36_Y17_N29
\I1|MEM_DATO|RAM~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~762_q\);

-- Location: FF_X36_Y17_N19
\I1|MEM_DATO|RAM~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~778_q\);

-- Location: FF_X35_Y17_N13
\I1|MEM_DATO|RAM~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~770_q\);

-- Location: FF_X35_Y17_N23
\I1|MEM_DATO|RAM~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~754_q\);

-- Location: LCCOMB_X35_Y17_N22
\I1|MEM_DATO|RAM~1343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1343_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~770_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~754_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~770_q\,
	datac => \I1|MEM_DATO|RAM~754_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1343_combout\);

-- Location: LCCOMB_X36_Y17_N18
\I1|MEM_DATO|RAM~1344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1344_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1343_combout\ & ((\I1|MEM_DATO|RAM~778_q\))) # (!\I1|MEM_DATO|RAM~1343_combout\ & (\I1|MEM_DATO|RAM~762_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~762_q\,
	datac => \I1|MEM_DATO|RAM~778_q\,
	datad => \I1|MEM_DATO|RAM~1343_combout\,
	combout => \I1|MEM_DATO|RAM~1344_combout\);

-- Location: LCCOMB_X37_Y16_N16
\I1|MEM_DATO|RAM~706feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~706feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~706feeder_combout\);

-- Location: FF_X37_Y16_N17
\I1|MEM_DATO|RAM~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~706feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~706_q\);

-- Location: FF_X36_Y16_N5
\I1|MEM_DATO|RAM~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~690_q\);

-- Location: LCCOMB_X36_Y16_N4
\I1|MEM_DATO|RAM~1336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1336_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~706_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~690_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~706_q\,
	datac => \I1|MEM_DATO|RAM~690_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1336_combout\);

-- Location: FF_X39_Y16_N13
\I1|MEM_DATO|RAM~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~714_q\);

-- Location: LCCOMB_X37_Y16_N30
\I1|MEM_DATO|RAM~698feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~698feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~698feeder_combout\);

-- Location: FF_X37_Y16_N31
\I1|MEM_DATO|RAM~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~698feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~698_q\);

-- Location: LCCOMB_X39_Y16_N12
\I1|MEM_DATO|RAM~1337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1337_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1336_combout\ & (\I1|MEM_DATO|RAM~714_q\)) # (!\I1|MEM_DATO|RAM~1336_combout\ & ((\I1|MEM_DATO|RAM~698_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~1336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1336_combout\,
	datac => \I1|MEM_DATO|RAM~714_q\,
	datad => \I1|MEM_DATO|RAM~698_q\,
	combout => \I1|MEM_DATO|RAM~1337_combout\);

-- Location: FF_X38_Y15_N21
\I1|MEM_DATO|RAM~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~738_q\);

-- Location: FF_X38_Y15_N19
\I1|MEM_DATO|RAM~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~746_q\);

-- Location: FF_X37_Y15_N13
\I1|MEM_DATO|RAM~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~730_q\);

-- Location: FF_X37_Y15_N27
\I1|MEM_DATO|RAM~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~722_q\);

-- Location: LCCOMB_X37_Y15_N26
\I1|MEM_DATO|RAM~1338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1338_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~730_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~722_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~730_q\,
	datac => \I1|MEM_DATO|RAM~722_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1338_combout\);

-- Location: LCCOMB_X38_Y15_N18
\I1|MEM_DATO|RAM~1339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1339_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1338_combout\ & ((\I1|MEM_DATO|RAM~746_q\))) # (!\I1|MEM_DATO|RAM~1338_combout\ & (\I1|MEM_DATO|RAM~738_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~738_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~746_q\,
	datad => \I1|MEM_DATO|RAM~1338_combout\,
	combout => \I1|MEM_DATO|RAM~1339_combout\);

-- Location: FF_X37_Y18_N17
\I1|MEM_DATO|RAM~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~666_q\);

-- Location: FF_X37_Y18_N11
\I1|MEM_DATO|RAM~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~658_q\);

-- Location: LCCOMB_X37_Y18_N10
\I1|MEM_DATO|RAM~1340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1340_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~666_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~658_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~666_q\,
	datac => \I1|MEM_DATO|RAM~658_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1340_combout\);

-- Location: FF_X36_Y18_N5
\I1|MEM_DATO|RAM~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~674_q\);

-- Location: FF_X36_Y18_N3
\I1|MEM_DATO|RAM~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~682_q\);

-- Location: LCCOMB_X36_Y18_N2
\I1|MEM_DATO|RAM~1341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1341_combout\ = (\I1|MEM_DATO|RAM~1340_combout\ & (((\I1|MEM_DATO|RAM~682_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1340_combout\ & (\I1|MEM_DATO|RAM~674_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1340_combout\,
	datab => \I1|MEM_DATO|RAM~674_q\,
	datac => \I1|MEM_DATO|RAM~682_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1341_combout\);

-- Location: LCCOMB_X39_Y18_N20
\I1|MEM_DATO|RAM~1342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1342_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & (((\I1|RAM_ADDRESS[3]~4_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|MEM_DATO|RAM~1339_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- ((\I1|MEM_DATO|RAM~1341_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1339_combout\,
	datac => \I1|RAM_ADDRESS[3]~4_combout\,
	datad => \I1|MEM_DATO|RAM~1341_combout\,
	combout => \I1|MEM_DATO|RAM~1342_combout\);

-- Location: LCCOMB_X39_Y18_N30
\I1|MEM_DATO|RAM~1345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1345_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1342_combout\ & (\I1|MEM_DATO|RAM~1344_combout\)) # (!\I1|MEM_DATO|RAM~1342_combout\ & ((\I1|MEM_DATO|RAM~1337_combout\))))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|MEM_DATO|RAM~1344_combout\,
	datac => \I1|MEM_DATO|RAM~1337_combout\,
	datad => \I1|MEM_DATO|RAM~1342_combout\,
	combout => \I1|MEM_DATO|RAM~1345_combout\);

-- Location: FF_X39_Y21_N7
\I1|MEM_DATO|RAM~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux5~1_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~650_q\);

-- Location: FF_X40_Y15_N3
\I1|MEM_DATO|RAM~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~634_q\);

-- Location: FF_X39_Y15_N17
\I1|MEM_DATO|RAM~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~642_q\);

-- Location: FF_X39_Y15_N11
\I1|MEM_DATO|RAM~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~626_q\);

-- Location: LCCOMB_X39_Y15_N10
\I1|MEM_DATO|RAM~1353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1353_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~642_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~626_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~642_q\,
	datac => \I1|MEM_DATO|RAM~626_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1353_combout\);

-- Location: LCCOMB_X40_Y15_N2
\I1|MEM_DATO|RAM~1354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1354_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1353_combout\ & (\I1|MEM_DATO|RAM~650_q\)) # (!\I1|MEM_DATO|RAM~1353_combout\ & ((\I1|MEM_DATO|RAM~634_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~650_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~634_q\,
	datad => \I1|MEM_DATO|RAM~1353_combout\,
	combout => \I1|MEM_DATO|RAM~1354_combout\);

-- Location: LCCOMB_X40_Y17_N22
\I1|MEM_DATO|RAM~1589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1589_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1589_combout\);

-- Location: FF_X40_Y17_N23
\I1|MEM_DATO|RAM~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1589_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~618_q\);

-- Location: LCCOMB_X40_Y17_N16
\I1|MEM_DATO|RAM~1587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1587_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1587_combout\);

-- Location: FF_X40_Y17_N17
\I1|MEM_DATO|RAM~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1587_combout\,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~610_q\);

-- Location: LCCOMB_X39_Y17_N6
\I1|MEM_DATO|RAM~1588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1588_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1588_combout\);

-- Location: FF_X39_Y17_N7
\I1|MEM_DATO|RAM~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1588_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~594_q\);

-- Location: FF_X39_Y17_N25
\I1|MEM_DATO|RAM~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~602_q\);

-- Location: LCCOMB_X39_Y17_N24
\I1|MEM_DATO|RAM~1346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1346_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~602_q\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~594_q\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~594_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~602_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1346_combout\);

-- Location: LCCOMB_X40_Y17_N24
\I1|MEM_DATO|RAM~1347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1347_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1346_combout\ & (!\I1|MEM_DATO|RAM~618_q\)) # (!\I1|MEM_DATO|RAM~1346_combout\ & ((!\I1|MEM_DATO|RAM~610_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~618_q\,
	datab => \I1|MEM_DATO|RAM~610_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1346_combout\,
	combout => \I1|MEM_DATO|RAM~1347_combout\);

-- Location: FF_X43_Y15_N21
\I1|MEM_DATO|RAM~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~562_q\);

-- Location: FF_X44_Y15_N27
\I1|MEM_DATO|RAM~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~578_q\);

-- Location: LCCOMB_X43_Y15_N20
\I1|MEM_DATO|RAM~1348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1348_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~578_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~562_q\,
	datad => \I1|MEM_DATO|RAM~578_q\,
	combout => \I1|MEM_DATO|RAM~1348_combout\);

-- Location: LCCOMB_X43_Y15_N22
\I1|MEM_DATO|RAM~1591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1591_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1591_combout\);

-- Location: FF_X43_Y15_N23
\I1|MEM_DATO|RAM~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1591_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~586_q\);

-- Location: LCCOMB_X43_Y17_N28
\I1|MEM_DATO|RAM~1590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1590_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1590_combout\);

-- Location: FF_X43_Y17_N29
\I1|MEM_DATO|RAM~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1590_combout\,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~570_q\);

-- Location: LCCOMB_X43_Y17_N22
\I1|MEM_DATO|RAM~1349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1349_combout\ = (\I1|MEM_DATO|RAM~1348_combout\ & (((!\I1|MEM_DATO|RAM~586_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\))) # (!\I1|MEM_DATO|RAM~1348_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\ & ((!\I1|MEM_DATO|RAM~570_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1348_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~586_q\,
	datad => \I1|MEM_DATO|RAM~570_q\,
	combout => \I1|MEM_DATO|RAM~1349_combout\);

-- Location: LCCOMB_X39_Y14_N30
\I1|MEM_DATO|RAM~1594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1594_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1594_combout\);

-- Location: FF_X39_Y14_N31
\I1|MEM_DATO|RAM~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1594_combout\,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~554_q\);

-- Location: LCCOMB_X39_Y14_N24
\I1|MEM_DATO|RAM~1592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1592_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1592_combout\);

-- Location: FF_X39_Y14_N25
\I1|MEM_DATO|RAM~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1592_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~546_q\);

-- Location: LCCOMB_X38_Y14_N6
\I1|MEM_DATO|RAM~1593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1593_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1593_combout\);

-- Location: FF_X38_Y14_N7
\I1|MEM_DATO|RAM~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1593_combout\,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~538_q\);

-- Location: FF_X38_Y14_N5
\I1|MEM_DATO|RAM~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~530_q\);

-- Location: LCCOMB_X38_Y14_N4
\I1|MEM_DATO|RAM~1350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1350_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~538_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~538_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~530_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1350_combout\);

-- Location: LCCOMB_X38_Y14_N26
\I1|MEM_DATO|RAM~1351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1351_combout\ = (\I1|MEM_DATO|RAM~1350_combout\ & (((!\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|MEM_DATO|RAM~554_q\))) # (!\I1|MEM_DATO|RAM~1350_combout\ & (((!\I1|MEM_DATO|RAM~546_q\ & \I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~554_q\,
	datab => \I1|MEM_DATO|RAM~546_q\,
	datac => \I1|MEM_DATO|RAM~1350_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1351_combout\);

-- Location: LCCOMB_X43_Y17_N24
\I1|MEM_DATO|RAM~1352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1352_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1349_combout\) # ((\I1|RAM_ADDRESS[3]~4_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & (((\I1|MEM_DATO|RAM~1351_combout\ & !\I1|RAM_ADDRESS[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1349_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1351_combout\,
	datad => \I1|RAM_ADDRESS[3]~4_combout\,
	combout => \I1|MEM_DATO|RAM~1352_combout\);

-- Location: LCCOMB_X43_Y17_N10
\I1|MEM_DATO|RAM~1355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1355_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1352_combout\ & (\I1|MEM_DATO|RAM~1354_combout\)) # (!\I1|MEM_DATO|RAM~1352_combout\ & ((\I1|MEM_DATO|RAM~1347_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|MEM_DATO|RAM~1354_combout\,
	datac => \I1|MEM_DATO|RAM~1347_combout\,
	datad => \I1|MEM_DATO|RAM~1352_combout\,
	combout => \I1|MEM_DATO|RAM~1355_combout\);

-- Location: LCCOMB_X43_Y17_N8
\I1|MEM_DATO|RAM~1490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1490_combout\ = (\I0|I0|MAR\(7) & ((\I0|I0|MAR\(4) & (\I1|MEM_DATO|RAM~1345_combout\)) # (!\I0|I0|MAR\(4) & ((\I1|MEM_DATO|RAM~1355_combout\))))) # (!\I0|I0|MAR\(7) & (((\I1|MEM_DATO|RAM~1355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(7),
	datab => \I0|I0|MAR\(4),
	datac => \I1|MEM_DATO|RAM~1345_combout\,
	datad => \I1|MEM_DATO|RAM~1355_combout\,
	combout => \I1|MEM_DATO|RAM~1490_combout\);

-- Location: FF_X41_Y16_N7
\I1|MEM_DATO|RAM~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~290_q\);

-- Location: FF_X43_Y16_N3
\I1|MEM_DATO|RAM~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~34_q\);

-- Location: LCCOMB_X43_Y16_N2
\I1|MEM_DATO|RAM~1314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1314_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~290_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~34_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~290_q\,
	datac => \I1|MEM_DATO|RAM~34_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1314_combout\);

-- Location: FF_X43_Y20_N27
\I1|MEM_DATO|RAM~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~418_q\);

-- Location: FF_X43_Y20_N21
\I1|MEM_DATO|RAM~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~162_q\);

-- Location: LCCOMB_X43_Y20_N26
\I1|MEM_DATO|RAM~1315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1315_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1314_combout\ & (\I1|MEM_DATO|RAM~418_q\)) # (!\I1|MEM_DATO|RAM~1314_combout\ & ((\I1|MEM_DATO|RAM~162_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1314_combout\,
	datac => \I1|MEM_DATO|RAM~418_q\,
	datad => \I1|MEM_DATO|RAM~162_q\,
	combout => \I1|MEM_DATO|RAM~1315_combout\);

-- Location: FF_X44_Y20_N25
\I1|MEM_DATO|RAM~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~146_q\);

-- Location: FF_X44_Y20_N23
\I1|MEM_DATO|RAM~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~402_q\);

-- Location: LCCOMB_X42_Y16_N28
\I1|MEM_DATO|RAM~1586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1586_combout\ = !\I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~1586_combout\);

-- Location: FF_X42_Y16_N29
\I1|MEM_DATO|RAM~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1586_combout\,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~18_q\);

-- Location: FF_X42_Y16_N19
\I1|MEM_DATO|RAM~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~274_q\);

-- Location: LCCOMB_X42_Y16_N18
\I1|MEM_DATO|RAM~1318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1318_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~274_q\) # (\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|MEM_DATO|RAM~18_q\ & ((!\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~18_q\,
	datac => \I1|MEM_DATO|RAM~274_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1318_combout\);

-- Location: LCCOMB_X44_Y20_N22
\I1|MEM_DATO|RAM~1319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1319_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1318_combout\ & ((\I1|MEM_DATO|RAM~402_q\))) # (!\I1|MEM_DATO|RAM~1318_combout\ & (\I1|MEM_DATO|RAM~146_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~146_q\,
	datac => \I1|MEM_DATO|RAM~402_q\,
	datad => \I1|MEM_DATO|RAM~1318_combout\,
	combout => \I1|MEM_DATO|RAM~1319_combout\);

-- Location: LCCOMB_X43_Y18_N4
\I1|MEM_DATO|RAM~282feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~282feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~282feeder_combout\);

-- Location: FF_X43_Y18_N5
\I1|MEM_DATO|RAM~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~282feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~282_q\);

-- Location: FF_X42_Y18_N21
\I1|MEM_DATO|RAM~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~26_q\);

-- Location: LCCOMB_X42_Y18_N20
\I1|MEM_DATO|RAM~1316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1316_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~282_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~26_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~282_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~26_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1316_combout\);

-- Location: FF_X46_Y20_N9
\I1|MEM_DATO|RAM~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~410_q\);

-- Location: FF_X46_Y20_N11
\I1|MEM_DATO|RAM~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~154_q\);

-- Location: LCCOMB_X46_Y20_N8
\I1|MEM_DATO|RAM~1317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1317_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1316_combout\ & (\I1|MEM_DATO|RAM~410_q\)) # (!\I1|MEM_DATO|RAM~1316_combout\ & ((\I1|MEM_DATO|RAM~154_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1316_combout\,
	datac => \I1|MEM_DATO|RAM~410_q\,
	datad => \I1|MEM_DATO|RAM~154_q\,
	combout => \I1|MEM_DATO|RAM~1317_combout\);

-- Location: LCCOMB_X44_Y20_N8
\I1|MEM_DATO|RAM~1320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1320_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\) # ((\I1|MEM_DATO|RAM~1317_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1319_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1319_combout\,
	datad => \I1|MEM_DATO|RAM~1317_combout\,
	combout => \I1|MEM_DATO|RAM~1320_combout\);

-- Location: FF_X45_Y20_N11
\I1|MEM_DATO|RAM~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~170_q\);

-- Location: FF_X45_Y20_N17
\I1|MEM_DATO|RAM~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~426_q\);

-- Location: FF_X41_Y18_N27
\I1|MEM_DATO|RAM~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~298_q\);

-- Location: FF_X41_Y18_N5
\I1|MEM_DATO|RAM~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~42_q\);

-- Location: LCCOMB_X41_Y18_N4
\I1|MEM_DATO|RAM~1321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1321_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~298_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~298_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~42_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1321_combout\);

-- Location: LCCOMB_X45_Y20_N16
\I1|MEM_DATO|RAM~1322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1322_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1321_combout\ & ((\I1|MEM_DATO|RAM~426_q\))) # (!\I1|MEM_DATO|RAM~1321_combout\ & (\I1|MEM_DATO|RAM~170_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~170_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~426_q\,
	datad => \I1|MEM_DATO|RAM~1321_combout\,
	combout => \I1|MEM_DATO|RAM~1322_combout\);

-- Location: LCCOMB_X44_Y20_N30
\I1|MEM_DATO|RAM~1323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1323_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1320_combout\ & ((\I1|MEM_DATO|RAM~1322_combout\))) # (!\I1|MEM_DATO|RAM~1320_combout\ & (\I1|MEM_DATO|RAM~1315_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~1315_combout\,
	datac => \I1|MEM_DATO|RAM~1320_combout\,
	datad => \I1|MEM_DATO|RAM~1322_combout\,
	combout => \I1|MEM_DATO|RAM~1323_combout\);

-- Location: FF_X42_Y17_N5
\I1|MEM_DATO|RAM~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~466_q\);

-- Location: FF_X42_Y17_N19
\I1|MEM_DATO|RAM~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~210_q\);

-- Location: LCCOMB_X42_Y17_N18
\I1|MEM_DATO|RAM~1304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1304_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~466_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~210_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~466_q\,
	datac => \I1|MEM_DATO|RAM~210_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1304_combout\);

-- Location: FF_X42_Y15_N17
\I1|MEM_DATO|RAM~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~218_q\);

-- Location: FF_X42_Y15_N19
\I1|MEM_DATO|RAM~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~474_q\);

-- Location: LCCOMB_X42_Y15_N18
\I1|MEM_DATO|RAM~1305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1305_combout\ = (\I1|MEM_DATO|RAM~1304_combout\ & (((\I1|MEM_DATO|RAM~474_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1304_combout\ & (\I1|MEM_DATO|RAM~218_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1304_combout\,
	datab => \I1|MEM_DATO|RAM~218_q\,
	datac => \I1|MEM_DATO|RAM~474_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1305_combout\);

-- Location: FF_X40_Y15_N1
\I1|MEM_DATO|RAM~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~234_q\);

-- Location: FF_X41_Y15_N3
\I1|MEM_DATO|RAM~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~490_q\);

-- Location: FF_X41_Y17_N17
\I1|MEM_DATO|RAM~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~482_q\);

-- Location: FF_X41_Y17_N11
\I1|MEM_DATO|RAM~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~226_q\);

-- Location: LCCOMB_X41_Y17_N10
\I1|MEM_DATO|RAM~1311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1311_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~482_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~226_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~482_q\,
	datac => \I1|MEM_DATO|RAM~226_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1311_combout\);

-- Location: LCCOMB_X41_Y15_N2
\I1|MEM_DATO|RAM~1312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1312_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1311_combout\ & ((\I1|MEM_DATO|RAM~490_q\))) # (!\I1|MEM_DATO|RAM~1311_combout\ & (\I1|MEM_DATO|RAM~234_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~234_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~490_q\,
	datad => \I1|MEM_DATO|RAM~1311_combout\,
	combout => \I1|MEM_DATO|RAM~1312_combout\);

-- Location: FF_X41_Y15_N25
\I1|MEM_DATO|RAM~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~106_q\);

-- Location: FF_X41_Y19_N11
\I1|MEM_DATO|RAM~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~362_q\);

-- Location: LCCOMB_X40_Y19_N0
\I1|MEM_DATO|RAM~354feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~354feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~354feeder_combout\);

-- Location: FF_X40_Y19_N1
\I1|MEM_DATO|RAM~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~354feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~354_q\);

-- Location: FF_X41_Y19_N25
\I1|MEM_DATO|RAM~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~98_q\);

-- Location: LCCOMB_X41_Y19_N24
\I1|MEM_DATO|RAM~1306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1306_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~354_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~98_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~354_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~98_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1306_combout\);

-- Location: LCCOMB_X41_Y19_N10
\I1|MEM_DATO|RAM~1307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1307_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1306_combout\ & ((\I1|MEM_DATO|RAM~362_q\))) # (!\I1|MEM_DATO|RAM~1306_combout\ & (\I1|MEM_DATO|RAM~106_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~106_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~362_q\,
	datad => \I1|MEM_DATO|RAM~1306_combout\,
	combout => \I1|MEM_DATO|RAM~1307_combout\);

-- Location: FF_X38_Y19_N21
\I1|MEM_DATO|RAM~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~90_q\);

-- Location: FF_X38_Y19_N27
\I1|MEM_DATO|RAM~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~346_q\);

-- Location: FF_X39_Y19_N7
\I1|MEM_DATO|RAM~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~82_q\);

-- Location: FF_X39_Y19_N13
\I1|MEM_DATO|RAM~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~338_q\);

-- Location: LCCOMB_X39_Y19_N6
\I1|MEM_DATO|RAM~1308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1308_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~338_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~82_q\,
	datad => \I1|MEM_DATO|RAM~338_q\,
	combout => \I1|MEM_DATO|RAM~1308_combout\);

-- Location: LCCOMB_X38_Y19_N26
\I1|MEM_DATO|RAM~1309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1309_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1308_combout\ & ((\I1|MEM_DATO|RAM~346_q\))) # (!\I1|MEM_DATO|RAM~1308_combout\ & (\I1|MEM_DATO|RAM~90_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~90_q\,
	datac => \I1|MEM_DATO|RAM~346_q\,
	datad => \I1|MEM_DATO|RAM~1308_combout\,
	combout => \I1|MEM_DATO|RAM~1309_combout\);

-- Location: LCCOMB_X44_Y19_N10
\I1|MEM_DATO|RAM~1310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1310_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1307_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~1309_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1307_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1309_combout\,
	combout => \I1|MEM_DATO|RAM~1310_combout\);

-- Location: LCCOMB_X44_Y19_N12
\I1|MEM_DATO|RAM~1313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1313_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1310_combout\ & ((\I1|MEM_DATO|RAM~1312_combout\))) # (!\I1|MEM_DATO|RAM~1310_combout\ & (\I1|MEM_DATO|RAM~1305_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1305_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1312_combout\,
	datad => \I1|MEM_DATO|RAM~1310_combout\,
	combout => \I1|MEM_DATO|RAM~1313_combout\);

-- Location: LCCOMB_X44_Y19_N6
\I1|MEM_DATO|RAM~1324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1324_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1313_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1323_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1323_combout\,
	datad => \I1|MEM_DATO|RAM~1313_combout\,
	combout => \I1|MEM_DATO|RAM~1324_combout\);

-- Location: FF_X37_Y19_N13
\I1|MEM_DATO|RAM~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~266_q\);

-- Location: FF_X37_Y19_N23
\I1|MEM_DATO|RAM~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~522_q\);

-- Location: FF_X40_Y20_N15
\I1|MEM_DATO|RAM~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~138_q\);

-- Location: FF_X40_Y20_N29
\I1|MEM_DATO|RAM~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~394_q\);

-- Location: LCCOMB_X40_Y20_N14
\I1|MEM_DATO|RAM~1332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1332_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~394_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~138_q\,
	datad => \I1|MEM_DATO|RAM~394_q\,
	combout => \I1|MEM_DATO|RAM~1332_combout\);

-- Location: LCCOMB_X37_Y19_N22
\I1|MEM_DATO|RAM~1333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1333_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1332_combout\ & ((\I1|MEM_DATO|RAM~522_q\))) # (!\I1|MEM_DATO|RAM~1332_combout\ & (\I1|MEM_DATO|RAM~266_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~266_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~522_q\,
	datad => \I1|MEM_DATO|RAM~1332_combout\,
	combout => \I1|MEM_DATO|RAM~1333_combout\);

-- Location: FF_X36_Y20_N29
\I1|MEM_DATO|RAM~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~250_q\);

-- Location: FF_X36_Y20_N15
\I1|MEM_DATO|RAM~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~506_q\);

-- Location: FF_X38_Y20_N17
\I1|MEM_DATO|RAM~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~378_q\);

-- Location: FF_X41_Y20_N29
\I1|MEM_DATO|RAM~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~122_q\);

-- Location: LCCOMB_X41_Y20_N28
\I1|MEM_DATO|RAM~1325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1325_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~378_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~122_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~378_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~122_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1325_combout\);

-- Location: LCCOMB_X36_Y20_N14
\I1|MEM_DATO|RAM~1326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1326_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1325_combout\ & ((\I1|MEM_DATO|RAM~506_q\))) # (!\I1|MEM_DATO|RAM~1325_combout\ & (\I1|MEM_DATO|RAM~250_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~250_q\,
	datac => \I1|MEM_DATO|RAM~506_q\,
	datad => \I1|MEM_DATO|RAM~1325_combout\,
	combout => \I1|MEM_DATO|RAM~1326_combout\);

-- Location: FF_X37_Y20_N5
\I1|MEM_DATO|RAM~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~370_q\);

-- Location: FF_X37_Y20_N19
\I1|MEM_DATO|RAM~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~114_q\);

-- Location: LCCOMB_X37_Y20_N18
\I1|MEM_DATO|RAM~1329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1329_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~370_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~370_q\,
	datac => \I1|MEM_DATO|RAM~114_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1329_combout\);

-- Location: FF_X35_Y19_N25
\I1|MEM_DATO|RAM~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~242_q\);

-- Location: FF_X35_Y19_N27
\I1|MEM_DATO|RAM~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~498_q\);

-- Location: LCCOMB_X35_Y19_N26
\I1|MEM_DATO|RAM~1330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1330_combout\ = (\I1|MEM_DATO|RAM~1329_combout\ & (((\I1|MEM_DATO|RAM~498_q\) # (!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~1329_combout\ & (\I1|MEM_DATO|RAM~242_q\ & ((\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1329_combout\,
	datab => \I1|MEM_DATO|RAM~242_q\,
	datac => \I1|MEM_DATO|RAM~498_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1330_combout\);

-- Location: FF_X39_Y20_N21
\I1|MEM_DATO|RAM~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~386_q\);

-- Location: FF_X39_Y20_N31
\I1|MEM_DATO|RAM~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~130_q\);

-- Location: LCCOMB_X39_Y20_N30
\I1|MEM_DATO|RAM~1327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1327_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~386_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~386_q\,
	datac => \I1|MEM_DATO|RAM~130_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1327_combout\);

-- Location: FF_X36_Y19_N3
\I1|MEM_DATO|RAM~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~514_q\);

-- Location: FF_X36_Y19_N1
\I1|MEM_DATO|RAM~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~258_q\);

-- Location: LCCOMB_X36_Y19_N2
\I1|MEM_DATO|RAM~1328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1328_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1327_combout\ & (\I1|MEM_DATO|RAM~514_q\)) # (!\I1|MEM_DATO|RAM~1327_combout\ & ((\I1|MEM_DATO|RAM~258_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1327_combout\,
	datac => \I1|MEM_DATO|RAM~514_q\,
	datad => \I1|MEM_DATO|RAM~258_q\,
	combout => \I1|MEM_DATO|RAM~1328_combout\);

-- Location: LCCOMB_X37_Y19_N18
\I1|MEM_DATO|RAM~1331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1331_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~1328_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1330_combout\,
	datad => \I1|MEM_DATO|RAM~1328_combout\,
	combout => \I1|MEM_DATO|RAM~1331_combout\);

-- Location: LCCOMB_X37_Y19_N16
\I1|MEM_DATO|RAM~1334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1334_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1331_combout\ & (\I1|MEM_DATO|RAM~1333_combout\)) # (!\I1|MEM_DATO|RAM~1331_combout\ & ((\I1|MEM_DATO|RAM~1326_combout\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1333_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1326_combout\,
	datad => \I1|MEM_DATO|RAM~1331_combout\,
	combout => \I1|MEM_DATO|RAM~1334_combout\);

-- Location: FF_X46_Y21_N5
\I1|MEM_DATO|RAM~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~450_q\);

-- Location: FF_X45_Y21_N21
\I1|MEM_DATO|RAM~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~194_q\);

-- Location: FF_X46_Y18_N31
\I1|MEM_DATO|RAM~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~178_q\);

-- Location: FF_X46_Y18_N1
\I1|MEM_DATO|RAM~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~434_q\);

-- Location: LCCOMB_X46_Y18_N30
\I1|MEM_DATO|RAM~1294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1294_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~434_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~178_q\,
	datad => \I1|MEM_DATO|RAM~434_q\,
	combout => \I1|MEM_DATO|RAM~1294_combout\);

-- Location: LCCOMB_X45_Y21_N20
\I1|MEM_DATO|RAM~1295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1295_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1294_combout\ & (\I1|MEM_DATO|RAM~450_q\)) # (!\I1|MEM_DATO|RAM~1294_combout\ & ((\I1|MEM_DATO|RAM~194_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~450_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~194_q\,
	datad => \I1|MEM_DATO|RAM~1294_combout\,
	combout => \I1|MEM_DATO|RAM~1295_combout\);

-- Location: LCCOMB_X49_Y19_N18
\I1|MEM_DATO|RAM~74feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~74feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~74feeder_combout\);

-- Location: FF_X49_Y19_N19
\I1|MEM_DATO|RAM~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~74feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~74_q\);

-- Location: FF_X45_Y19_N19
\I1|MEM_DATO|RAM~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~314_q\);

-- Location: FF_X46_Y19_N13
\I1|MEM_DATO|RAM~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~58_q\);

-- Location: LCCOMB_X46_Y19_N12
\I1|MEM_DATO|RAM~1296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1296_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~314_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~58_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~314_q\,
	datac => \I1|MEM_DATO|RAM~58_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1296_combout\);

-- Location: FF_X45_Y19_N1
\I1|MEM_DATO|RAM~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~330_q\);

-- Location: LCCOMB_X45_Y19_N0
\I1|MEM_DATO|RAM~1297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1297_combout\ = (\I1|MEM_DATO|RAM~1296_combout\ & (((\I1|MEM_DATO|RAM~330_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1296_combout\ & (\I1|MEM_DATO|RAM~74_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~74_q\,
	datab => \I1|MEM_DATO|RAM~1296_combout\,
	datac => \I1|MEM_DATO|RAM~330_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1297_combout\);

-- Location: LCCOMB_X49_Y19_N24
\I1|MEM_DATO|RAM~66feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~66feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~66feeder_combout\);

-- Location: FF_X49_Y19_N25
\I1|MEM_DATO|RAM~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~66feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~66_q\);

-- Location: FF_X47_Y19_N31
\I1|MEM_DATO|RAM~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~322_q\);

-- Location: FF_X47_Y19_N29
\I1|MEM_DATO|RAM~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~306_q\);

-- Location: FF_X46_Y19_N15
\I1|MEM_DATO|RAM~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~50_q\);

-- Location: LCCOMB_X46_Y19_N14
\I1|MEM_DATO|RAM~1298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1298_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~306_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~50_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~306_q\,
	datac => \I1|MEM_DATO|RAM~50_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1298_combout\);

-- Location: LCCOMB_X47_Y19_N30
\I1|MEM_DATO|RAM~1299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1299_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1298_combout\ & ((\I1|MEM_DATO|RAM~322_q\))) # (!\I1|MEM_DATO|RAM~1298_combout\ & (\I1|MEM_DATO|RAM~66_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~66_q\,
	datac => \I1|MEM_DATO|RAM~322_q\,
	datad => \I1|MEM_DATO|RAM~1298_combout\,
	combout => \I1|MEM_DATO|RAM~1299_combout\);

-- Location: LCCOMB_X44_Y19_N26
\I1|MEM_DATO|RAM~1300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1300_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1297_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~1299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1297_combout\,
	datad => \I1|MEM_DATO|RAM~1299_combout\,
	combout => \I1|MEM_DATO|RAM~1300_combout\);

-- Location: LCCOMB_X45_Y18_N18
\I1|MEM_DATO|RAM~442feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~442feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|MEM_DATO|RAM~442feeder_combout\);

-- Location: FF_X45_Y18_N19
\I1|MEM_DATO|RAM~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~442feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~442_q\);

-- Location: FF_X45_Y18_N13
\I1|MEM_DATO|RAM~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~186_q\);

-- Location: LCCOMB_X45_Y18_N12
\I1|MEM_DATO|RAM~1301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1301_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~442_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~442_q\,
	datac => \I1|MEM_DATO|RAM~186_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1301_combout\);

-- Location: FF_X46_Y21_N15
\I1|MEM_DATO|RAM~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~458_q\);

-- Location: FF_X45_Y21_N11
\I1|MEM_DATO|RAM~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~202_q\);

-- Location: LCCOMB_X46_Y21_N14
\I1|MEM_DATO|RAM~1302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1302_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1301_combout\ & (\I1|MEM_DATO|RAM~458_q\)) # (!\I1|MEM_DATO|RAM~1301_combout\ & ((\I1|MEM_DATO|RAM~202_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~1301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~1301_combout\,
	datac => \I1|MEM_DATO|RAM~458_q\,
	datad => \I1|MEM_DATO|RAM~202_q\,
	combout => \I1|MEM_DATO|RAM~1302_combout\);

-- Location: LCCOMB_X44_Y19_N28
\I1|MEM_DATO|RAM~1303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1303_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1300_combout\ & ((\I1|MEM_DATO|RAM~1302_combout\))) # (!\I1|MEM_DATO|RAM~1300_combout\ & (\I1|MEM_DATO|RAM~1295_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1295_combout\,
	datac => \I1|MEM_DATO|RAM~1300_combout\,
	datad => \I1|MEM_DATO|RAM~1302_combout\,
	combout => \I1|MEM_DATO|RAM~1303_combout\);

-- Location: LCCOMB_X44_Y19_N16
\I1|MEM_DATO|RAM~1335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1335_combout\ = (\I1|MEM_DATO|RAM~1324_combout\ & (((\I1|MEM_DATO|RAM~1334_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\))) # (!\I1|MEM_DATO|RAM~1324_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1324_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1334_combout\,
	datad => \I1|MEM_DATO|RAM~1303_combout\,
	combout => \I1|MEM_DATO|RAM~1335_combout\);

-- Location: LCCOMB_X43_Y17_N12
\I1|MEM_DATO|RAM~1356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1356_combout\ = (\I1|Equal0~0_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~1490_combout\))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|Equal0~0_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~1490_combout\,
	datad => \I1|MEM_DATO|RAM~1335_combout\,
	combout => \I1|MEM_DATO|RAM~1356_combout\);

-- Location: FF_X43_Y17_N13
\I1|MEM_DATO|Data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1356_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(2));

-- Location: LCCOMB_X37_Y21_N4
\I0|I0|ALU_UNIT|I3|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|S~0_combout\ = (\I0|I0|A_REG\(2) & (!\I0|I0|B_REG\(2) & ((\I0|I1|edo.AxorB~q\)))) # (!\I0|I0|A_REG\(2) & ((\I0|I1|edo.nB~q\) # ((\I0|I0|B_REG\(2) & \I0|I1|edo.AxorB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(2),
	datab => \I0|I1|edo.nB~q\,
	datac => \I0|I0|A_REG\(2),
	datad => \I0|I1|edo.AxorB~q\,
	combout => \I0|I0|ALU_UNIT|I3|S~0_combout\);

-- Location: LCCOMB_X37_Y21_N30
\I0|I0|ALU_UNIT|I3|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|S~1_combout\ = (\I0|I1|edo.AorB~q\ & ((\I0|I0|A_REG\(2)) # ((!\I0|I0|B_REG\(2) & \I0|I1|edo.nA~q\)))) # (!\I0|I1|edo.AorB~q\ & (((!\I0|I0|B_REG\(2) & \I0|I1|edo.nA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.AorB~q\,
	datab => \I0|I0|A_REG\(2),
	datac => \I0|I0|B_REG\(2),
	datad => \I0|I1|edo.nA~q\,
	combout => \I0|I0|ALU_UNIT|I3|S~1_combout\);

-- Location: LCCOMB_X37_Y21_N0
\I0|I0|ALU_UNIT|I3|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|S~2_combout\ = (\I0|I1|edo.AorB~q\) # ((\I0|I1|edo.AandB~q\ & (\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I0|Mux5~1_combout\,
	datad => \I0|I1|edo.AandB~q\,
	combout => \I0|I0|ALU_UNIT|I3|S~2_combout\);

-- Location: LCCOMB_X37_Y21_N14
\I0|I0|ALU_UNIT|I3|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|S~3_combout\ = (\I0|I0|ALU_UNIT|I3|S~0_combout\) # ((\I0|I0|ALU_UNIT|I3|S~1_combout\) # ((\I0|I0|B_REG\(2) & \I0|I0|ALU_UNIT|I3|S~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(2),
	datab => \I0|I0|ALU_UNIT|I3|S~0_combout\,
	datac => \I0|I0|ALU_UNIT|I3|S~1_combout\,
	datad => \I0|I0|ALU_UNIT|I3|S~2_combout\,
	combout => \I0|I0|ALU_UNIT|I3|S~3_combout\);

-- Location: LCCOMB_X43_Y21_N24
\I0|I0|ALU_UNIT|I3|I1|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I3|I1|s~combout\ = \I0|I0|B_REG\(2) $ (\I0|I0|Mux5~1_combout\ $ (((\I0|I0|ALU_UNIT|I2|C~combout\ & !\I0|I1|edo.Sub_AB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(2),
	datab => \I0|I0|ALU_UNIT|I2|C~combout\,
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I0|I0|ALU_UNIT|I3|I1|s~combout\);

-- Location: LCCOMB_X43_Y21_N20
\I0|I0|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~16_combout\ = (\I0|I0|ALU_UNIT|I3|S~3_combout\) # ((\I0|I0|ALU_UNIT|I3|I1|s~combout\ & ((\I0|I1|edo.Sub_AB~q\) # (\I0|I1|edo.Add_AB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Add_AB~q\,
	datac => \I0|I0|ALU_UNIT|I3|S~3_combout\,
	datad => \I0|I0|ALU_UNIT|I3|I1|s~combout\,
	combout => \I0|I0|Mux13~16_combout\);

-- Location: LCCOMB_X43_Y21_N30
\I0|I0|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~14_combout\ = (\I0|I0|Mux8~4_combout\ & (((\I0|I0|Mux8~5_combout\)))) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux8~5_combout\ & (\I1|MEM_PROG|Data_out\(4))) # (!\I0|I0|Mux8~5_combout\ & ((\I0|I0|Mux13~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~4_combout\,
	datab => \I1|MEM_PROG|Data_out\(4),
	datac => \I0|I0|Mux8~5_combout\,
	datad => \I0|I0|Mux13~16_combout\,
	combout => \I0|I0|Mux13~14_combout\);

-- Location: IOIBUF_X46_Y54_N15
\port_in_14[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(2),
	o => \port_in_14[2]~input_o\);

-- Location: IOIBUF_X46_Y54_N8
\port_in_15[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(2),
	o => \port_in_15[2]~input_o\);

-- Location: IOIBUF_X46_Y54_N29
\port_in_12[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(2),
	o => \port_in_12[2]~input_o\);

-- Location: IOIBUF_X78_Y23_N22
\port_in_13[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(2),
	o => \port_in_13[2]~input_o\);

-- Location: LCCOMB_X44_Y23_N10
\I0|I0|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~11_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & ((\port_in_13[2]~input_o\))) # (!\I0|I0|MAR\(0) & (\port_in_12[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \port_in_12[2]~input_o\,
	datac => \port_in_13[2]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux13~11_combout\);

-- Location: LCCOMB_X44_Y23_N4
\I0|I0|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~12_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux13~11_combout\ & ((\port_in_15[2]~input_o\))) # (!\I0|I0|Mux13~11_combout\ & (\port_in_14[2]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \port_in_14[2]~input_o\,
	datac => \port_in_15[2]~input_o\,
	datad => \I0|I0|Mux13~11_combout\,
	combout => \I0|I0|Mux13~12_combout\);

-- Location: IOIBUF_X78_Y23_N15
\port_in_07[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(2),
	o => \port_in_07[2]~input_o\);

-- Location: IOIBUF_X78_Y21_N15
\port_in_05[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(2),
	o => \port_in_05[2]~input_o\);

-- Location: IOIBUF_X78_Y25_N8
\port_in_04[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(2),
	o => \port_in_04[2]~input_o\);

-- Location: IOIBUF_X78_Y16_N23
\port_in_06[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(2),
	o => \port_in_06[2]~input_o\);

-- Location: LCCOMB_X77_Y21_N24
\I0|I0|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~6_combout\ = (\I0|I0|MAR\(1) & (((\port_in_06[2]~input_o\) # (\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & (\port_in_04[2]~input_o\ & ((!\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[2]~input_o\,
	datab => \I0|I0|MAR\(1),
	datac => \port_in_06[2]~input_o\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux13~6_combout\);

-- Location: LCCOMB_X77_Y21_N26
\I0|I0|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~7_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux13~6_combout\ & (\port_in_07[2]~input_o\)) # (!\I0|I0|Mux13~6_combout\ & ((\port_in_05[2]~input_o\))))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_07[2]~input_o\,
	datac => \port_in_05[2]~input_o\,
	datad => \I0|I0|Mux13~6_combout\,
	combout => \I0|I0|Mux13~7_combout\);

-- Location: IOIBUF_X78_Y18_N15
\port_in_01[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(2),
	o => \port_in_01[2]~input_o\);

-- Location: IOIBUF_X78_Y20_N8
\port_in_03[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(2),
	o => \port_in_03[2]~input_o\);

-- Location: IOIBUF_X78_Y20_N23
\port_in_02[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(2),
	o => \port_in_02[2]~input_o\);

-- Location: IOIBUF_X78_Y21_N22
\port_in_00[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(2),
	o => \port_in_00[2]~input_o\);

-- Location: LCCOMB_X77_Y21_N4
\I0|I0|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~8_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1) & (\port_in_02[2]~input_o\)) # (!\I0|I0|MAR\(1) & ((\port_in_00[2]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_02[2]~input_o\,
	datac => \port_in_00[2]~input_o\,
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux13~8_combout\);

-- Location: LCCOMB_X77_Y21_N6
\I0|I0|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~9_combout\ = (\I0|I0|Mux13~8_combout\ & (((\port_in_03[2]~input_o\) # (!\I0|I0|MAR\(0))))) # (!\I0|I0|Mux13~8_combout\ & (\port_in_01[2]~input_o\ & ((\I0|I0|MAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[2]~input_o\,
	datab => \port_in_03[2]~input_o\,
	datac => \I0|I0|Mux13~8_combout\,
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux13~9_combout\);

-- Location: LCCOMB_X77_Y21_N12
\I0|I0|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~10_combout\ = (\I0|I0|MAR\(3) & (\I0|I0|MAR\(2))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & (\I0|I0|Mux13~7_combout\)) # (!\I0|I0|MAR\(2) & ((\I0|I0|Mux13~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(2),
	datac => \I0|I0|Mux13~7_combout\,
	datad => \I0|I0|Mux13~9_combout\,
	combout => \I0|I0|Mux13~10_combout\);

-- Location: IOIBUF_X78_Y23_N1
\port_in_11[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(2),
	o => \port_in_11[2]~input_o\);

-- Location: IOIBUF_X78_Y23_N8
\port_in_10[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(2),
	o => \port_in_10[2]~input_o\);

-- Location: IOIBUF_X36_Y39_N15
\port_in_08[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(2),
	o => \port_in_08[2]~input_o\);

-- Location: IOIBUF_X46_Y54_N22
\port_in_09[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(2),
	o => \port_in_09[2]~input_o\);

-- Location: LCCOMB_X44_Y39_N28
\I0|I0|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~4_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0))))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & ((\port_in_09[2]~input_o\))) # (!\I0|I0|MAR\(0) & (\port_in_08[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[2]~input_o\,
	datab => \port_in_09[2]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(0),
	combout => \I0|I0|Mux13~4_combout\);

-- Location: LCCOMB_X44_Y23_N16
\I0|I0|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~5_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux13~4_combout\ & (\port_in_11[2]~input_o\)) # (!\I0|I0|Mux13~4_combout\ & ((\port_in_10[2]~input_o\))))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \port_in_11[2]~input_o\,
	datac => \port_in_10[2]~input_o\,
	datad => \I0|I0|Mux13~4_combout\,
	combout => \I0|I0|Mux13~5_combout\);

-- Location: LCCOMB_X44_Y21_N28
\I0|I0|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~13_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux13~10_combout\ & (\I0|I0|Mux13~12_combout\)) # (!\I0|I0|Mux13~10_combout\ & ((\I0|I0|Mux13~5_combout\))))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux13~12_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|Mux13~10_combout\,
	datad => \I0|I0|Mux13~5_combout\,
	combout => \I0|I0|Mux13~13_combout\);

-- Location: LCCOMB_X43_Y21_N12
\I0|I0|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~15_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux13~14_combout\ & (\I1|MEM_DATO|Data_out\(2))) # (!\I0|I0|Mux13~14_combout\ & ((\I0|I0|Mux13~13_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~19_combout\,
	datab => \I1|MEM_DATO|Data_out\(2),
	datac => \I0|I0|Mux13~14_combout\,
	datad => \I0|I0|Mux13~13_combout\,
	combout => \I0|I0|Mux13~15_combout\);

-- Location: LCCOMB_X43_Y21_N6
\I0|I0|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux13~17_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux13~15_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux13~15_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux5~1_combout\,
	datab => \I0|I1|WideOr7~combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux13~15_combout\,
	combout => \I0|I0|Mux13~17_combout\);

-- Location: FF_X43_Y21_N7
\I0|I0|IR_REG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux13~17_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(2));

-- Location: LCCOMB_X41_Y23_N10
\I0|I1|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal0~0_combout\ = (\I0|I0|IR_REG\(7) & (!\I0|I0|IR_REG\(6) & (!\I0|I0|IR_REG\(3) & !\I0|I0|IR_REG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(7),
	datab => \I0|I0|IR_REG\(6),
	datac => \I0|I0|IR_REG\(3),
	datad => \I0|I0|IR_REG\(5),
	combout => \I0|I1|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y22_N28
\I0|I1|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal0~1_combout\ = (\I0|I0|IR_REG\(2) & (\I0|I1|Equal0~0_combout\ & (\I0|I0|IR_REG\(1) & !\I0|I0|IR_REG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(2),
	datab => \I0|I1|Equal0~0_combout\,
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y22_N12
\I0|I1|edof.Store_A1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Store_A1~0_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I0|IR_REG\(4) & \I0|I1|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I0|IR_REG\(4),
	datad => \I0|I1|Equal0~1_combout\,
	combout => \I0|I1|edof.Store_A1~0_combout\);

-- Location: FF_X41_Y22_N13
\I0|I1|edo.Store_A1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Store_A1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_A1~q\);

-- Location: LCCOMB_X41_Y24_N0
\I0|I1|WideOr2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~2_combout\ = (!\I0|I1|edo.Store_A1~q\ & (!\I0|I1|edo.Jmp1~q\ & (!\I0|I1|edo.Load_dir_B1~q\ & !\I0|I1|edo.Store_B1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Store_A1~q\,
	datab => \I0|I1|edo.Jmp1~q\,
	datac => \I0|I1|edo.Load_dir_B1~q\,
	datad => \I0|I1|edo.Store_B1~q\,
	combout => \I0|I1|WideOr2~2_combout\);

-- Location: LCCOMB_X39_Y22_N6
\I0|I1|P2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|P2~3_combout\ = (\I0|I0|IR_REG\(1) & (!\I0|I0|IR_REG\(0) & (\I0|I1|Equal16~0_combout\ & !\I0|I0|CCR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(1),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I0|CCR\(2),
	combout => \I0|I1|P2~3_combout\);

-- Location: LCCOMB_X39_Y24_N30
\I0|I1|edof.Jcc_no1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_no1~0_combout\ = (\I0|I1|edo.Decode~q\ & \I0|I1|P2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datad => \I0|I1|P2~3_combout\,
	combout => \I0|I1|edof.Jcc_no1~0_combout\);

-- Location: FF_X39_Y24_N31
\I0|I1|edo.Jcc_no1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_no1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_no1~q\);

-- Location: LCCOMB_X41_Y22_N0
\I0|I1|edof.Jcc_nc1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nc1~0_combout\ = (!\I0|I0|CCR\(3) & (\I0|I1|edo.Decode~q\ & \I0|I1|Equal21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(3),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal21~3_combout\,
	combout => \I0|I1|edof.Jcc_nc1~0_combout\);

-- Location: FF_X41_Y22_N1
\I0|I1|edo.Jcc_nc1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nc1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nc1~q\);

-- Location: LCCOMB_X40_Y24_N24
\I0|I1|edof.Jcc_nn1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nn1~0_combout\ = (!\I0|I0|IR_REG\(0) & (!\I0|I0|CCR\(0) & (\I0|I1|Equal15~0_combout\ & \I0|I1|edo.Decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(0),
	datab => \I0|I0|CCR\(0),
	datac => \I0|I1|Equal15~0_combout\,
	datad => \I0|I1|edo.Decode~q\,
	combout => \I0|I1|edof.Jcc_nn1~0_combout\);

-- Location: FF_X40_Y24_N25
\I0|I1|edo.Jcc_nn1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nn1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nn1~q\);

-- Location: LCCOMB_X39_Y24_N16
\I0|I1|WideOr2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~4_combout\ = (!\I0|I1|edo.Jcc_no1~q\ & (!\I0|I1|edo.Jcc_nz1~q\ & (!\I0|I1|edo.Jcc_nc1~q\ & !\I0|I1|edo.Jcc_nn1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_no1~q\,
	datab => \I0|I1|edo.Jcc_nz1~q\,
	datac => \I0|I1|edo.Jcc_nc1~q\,
	datad => \I0|I1|edo.Jcc_nn1~q\,
	combout => \I0|I1|WideOr2~4_combout\);

-- Location: LCCOMB_X40_Y24_N6
\I0|I1|edof.Jcc_z1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_z1~0_combout\ = (\I0|I1|Equal15~0_combout\ & (\I0|I1|edo.Decode~q\ & (\I0|I0|CCR\(1) & \I0|I0|IR_REG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Equal15~0_combout\,
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I0|CCR\(1),
	datad => \I0|I0|IR_REG\(0),
	combout => \I0|I1|edof.Jcc_z1~0_combout\);

-- Location: FF_X40_Y24_N7
\I0|I1|edo.Jcc_z1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_z1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_z1~q\);

-- Location: LCCOMB_X39_Y22_N10
\I0|I1|P2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|P2~1_combout\ = (\I0|I0|IR_REG\(1) & (\I0|I0|IR_REG\(0) & (\I0|I1|Equal16~0_combout\ & \I0|I0|CCR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(1),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I0|CCR\(3),
	combout => \I0|I1|P2~1_combout\);

-- Location: LCCOMB_X39_Y24_N24
\I0|I1|edof.Jcc_c1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_c1~0_combout\ = (\I0|I1|edo.Decode~q\ & \I0|I1|P2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datad => \I0|I1|P2~1_combout\,
	combout => \I0|I1|edof.Jcc_c1~0_combout\);

-- Location: FF_X39_Y24_N25
\I0|I1|edo.Jcc_c1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_c1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_c1~q\);

-- Location: LCCOMB_X40_Y24_N8
\I0|I1|edof.Jcc_n1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_n1~0_combout\ = (\I0|I0|CCR\(0) & (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal6~2_combout\ & \I0|I1|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(0),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal6~2_combout\,
	datad => \I0|I1|Equal8~0_combout\,
	combout => \I0|I1|edof.Jcc_n1~0_combout\);

-- Location: FF_X40_Y24_N9
\I0|I1|edo.Jcc_n1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_n1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_n1~q\);

-- Location: LCCOMB_X40_Y24_N28
\I0|I1|edof.Jcc_o1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_o1~0_combout\ = (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal16~0_combout\ & (\I0|I0|CCR\(2) & \I0|I1|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I1|Equal16~0_combout\,
	datac => \I0|I0|CCR\(2),
	datad => \I0|I1|Equal8~0_combout\,
	combout => \I0|I1|edof.Jcc_o1~0_combout\);

-- Location: FF_X40_Y24_N29
\I0|I1|edo.Jcc_o1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_o1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_o1~q\);

-- Location: LCCOMB_X40_Y24_N30
\I0|I1|WideOr2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~3_combout\ = (!\I0|I1|edo.Jcc_z1~q\ & (!\I0|I1|edo.Jcc_c1~q\ & (!\I0|I1|edo.Jcc_n1~q\ & !\I0|I1|edo.Jcc_o1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_z1~q\,
	datab => \I0|I1|edo.Jcc_c1~q\,
	datac => \I0|I1|edo.Jcc_n1~q\,
	datad => \I0|I1|edo.Jcc_o1~q\,
	combout => \I0|I1|WideOr2~3_combout\);

-- Location: LCCOMB_X42_Y24_N14
\I0|I1|WideOr2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~1_combout\ = (!\I0|I1|edo.Load_inmB1~q\ & (!\I0|I1|edo.Load_inmA1~q\ & (!\I0|I1|edo.Load_dir_A1~q\ & \I0|I1|edo.Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Load_inmB1~q\,
	datab => \I0|I1|edo.Load_inmA1~q\,
	datac => \I0|I1|edo.Load_dir_A1~q\,
	datad => \I0|I1|edo.Idle~q\,
	combout => \I0|I1|WideOr2~1_combout\);

-- Location: LCCOMB_X40_Y24_N4
\I0|I1|WideOr2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr2~5_combout\ = (\I0|I1|WideOr2~2_combout\ & (\I0|I1|WideOr2~4_combout\ & (\I0|I1|WideOr2~3_combout\ & \I0|I1|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr2~2_combout\,
	datab => \I0|I1|WideOr2~4_combout\,
	datac => \I0|I1|WideOr2~3_combout\,
	datad => \I0|I1|WideOr2~1_combout\,
	combout => \I0|I1|WideOr2~5_combout\);

-- Location: LCCOMB_X39_Y17_N2
\I1|MEM_DATO|RAM~1543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1543_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1543_combout\);

-- Location: FF_X39_Y17_N3
\I1|MEM_DATO|RAM~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1543_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~592_q\);

-- Location: FF_X39_Y17_N13
\I1|MEM_DATO|RAM~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~600_q\);

-- Location: LCCOMB_X39_Y17_N12
\I1|MEM_DATO|RAM~968\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~968_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~600_q\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~592_q\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~592_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~600_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~968_combout\);

-- Location: FF_X40_Y17_N3
\I1|MEM_DATO|RAM~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~616_q\);

-- Location: FF_X40_Y17_N29
\I1|MEM_DATO|RAM~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~608_q\);

-- Location: LCCOMB_X40_Y17_N2
\I1|MEM_DATO|RAM~969\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~969_combout\ = (\I1|MEM_DATO|RAM~968_combout\ & (((\I1|MEM_DATO|RAM~616_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~968_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~968_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~616_q\,
	datad => \I1|MEM_DATO|RAM~608_q\,
	combout => \I1|MEM_DATO|RAM~969_combout\);

-- Location: LCCOMB_X39_Y14_N22
\I1|MEM_DATO|RAM~1548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1548_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1548_combout\);

-- Location: FF_X39_Y14_N23
\I1|MEM_DATO|RAM~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1548_combout\,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~552_q\);

-- Location: LCCOMB_X39_Y14_N4
\I1|MEM_DATO|RAM~1547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1547_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1547_combout\);

-- Location: FF_X39_Y14_N5
\I1|MEM_DATO|RAM~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1547_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~544_q\);

-- Location: FF_X38_Y14_N21
\I1|MEM_DATO|RAM~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~536_q\);

-- Location: FF_X38_Y14_N23
\I1|MEM_DATO|RAM~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~528_q\);

-- Location: LCCOMB_X38_Y14_N22
\I1|MEM_DATO|RAM~972\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~972_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~536_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~528_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~536_q\,
	datac => \I1|MEM_DATO|RAM~528_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~972_combout\);

-- Location: LCCOMB_X42_Y14_N16
\I1|MEM_DATO|RAM~973\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~973_combout\ = (\I1|MEM_DATO|RAM~972_combout\ & (((!\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|MEM_DATO|RAM~552_q\))) # (!\I1|MEM_DATO|RAM~972_combout\ & (((!\I1|MEM_DATO|RAM~544_q\ & \I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~552_q\,
	datab => \I1|MEM_DATO|RAM~544_q\,
	datac => \I1|MEM_DATO|RAM~972_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~973_combout\);

-- Location: LCCOMB_X43_Y14_N12
\I1|MEM_DATO|RAM~1544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1544_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1544_combout\);

-- Location: FF_X43_Y14_N13
\I1|MEM_DATO|RAM~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1544_combout\,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~568_q\);

-- Location: LCCOMB_X43_Y14_N30
\I1|MEM_DATO|RAM~1546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1546_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1546_combout\);

-- Location: FF_X43_Y14_N31
\I1|MEM_DATO|RAM~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1546_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~584_q\);

-- Location: FF_X44_Y15_N9
\I1|MEM_DATO|RAM~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~576_q\);

-- Location: LCCOMB_X43_Y15_N28
\I1|MEM_DATO|RAM~1545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1545_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1545_combout\);

-- Location: FF_X43_Y15_N29
\I1|MEM_DATO|RAM~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1545_combout\,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~560_q\);

-- Location: LCCOMB_X44_Y15_N8
\I1|MEM_DATO|RAM~970\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~970_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~576_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & ((!\I1|MEM_DATO|RAM~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~576_q\,
	datad => \I1|MEM_DATO|RAM~560_q\,
	combout => \I1|MEM_DATO|RAM~970_combout\);

-- Location: LCCOMB_X43_Y14_N28
\I1|MEM_DATO|RAM~971\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~971_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~970_combout\ & ((!\I1|MEM_DATO|RAM~584_q\))) # (!\I1|MEM_DATO|RAM~970_combout\ & (!\I1|MEM_DATO|RAM~568_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~568_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~584_q\,
	datad => \I1|MEM_DATO|RAM~970_combout\,
	combout => \I1|MEM_DATO|RAM~971_combout\);

-- Location: LCCOMB_X43_Y14_N22
\I1|MEM_DATO|RAM~974\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~974_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~971_combout\))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (\I1|MEM_DATO|RAM~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~973_combout\,
	datad => \I1|MEM_DATO|RAM~971_combout\,
	combout => \I1|MEM_DATO|RAM~974_combout\);

-- Location: FF_X39_Y21_N15
\I1|MEM_DATO|RAM~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux7~3_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~648_q\);

-- Location: FF_X40_Y15_N19
\I1|MEM_DATO|RAM~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~632_q\);

-- Location: LCCOMB_X39_Y15_N24
\I1|MEM_DATO|RAM~640feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~640feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~640feeder_combout\);

-- Location: FF_X39_Y15_N25
\I1|MEM_DATO|RAM~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~640feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~640_q\);

-- Location: FF_X39_Y15_N3
\I1|MEM_DATO|RAM~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~624_q\);

-- Location: LCCOMB_X39_Y15_N2
\I1|MEM_DATO|RAM~975\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~975_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~640_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~624_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~640_q\,
	datac => \I1|MEM_DATO|RAM~624_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~975_combout\);

-- Location: LCCOMB_X40_Y15_N18
\I1|MEM_DATO|RAM~976\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~976_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~975_combout\ & (\I1|MEM_DATO|RAM~648_q\)) # (!\I1|MEM_DATO|RAM~975_combout\ & ((\I1|MEM_DATO|RAM~632_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~648_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~632_q\,
	datad => \I1|MEM_DATO|RAM~975_combout\,
	combout => \I1|MEM_DATO|RAM~976_combout\);

-- Location: LCCOMB_X40_Y18_N8
\I1|MEM_DATO|RAM~977\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~977_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~974_combout\ & ((\I1|MEM_DATO|RAM~976_combout\))) # (!\I1|MEM_DATO|RAM~974_combout\ & (\I1|MEM_DATO|RAM~969_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~969_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~974_combout\,
	datad => \I1|MEM_DATO|RAM~976_combout\,
	combout => \I1|MEM_DATO|RAM~977_combout\);

-- Location: FF_X37_Y16_N5
\I1|MEM_DATO|RAM~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~696_q\);

-- Location: FF_X36_Y16_N23
\I1|MEM_DATO|RAM~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~712_q\);

-- Location: FF_X37_Y16_N7
\I1|MEM_DATO|RAM~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~704_q\);

-- Location: FF_X36_Y16_N17
\I1|MEM_DATO|RAM~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~688_q\);

-- Location: LCCOMB_X36_Y16_N16
\I1|MEM_DATO|RAM~958\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~958_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~704_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~688_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~704_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~688_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~958_combout\);

-- Location: LCCOMB_X36_Y16_N22
\I1|MEM_DATO|RAM~959\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~959_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~958_combout\ & ((\I1|MEM_DATO|RAM~712_q\))) # (!\I1|MEM_DATO|RAM~958_combout\ & (\I1|MEM_DATO|RAM~696_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~696_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~712_q\,
	datad => \I1|MEM_DATO|RAM~958_combout\,
	combout => \I1|MEM_DATO|RAM~959_combout\);

-- Location: FF_X36_Y17_N5
\I1|MEM_DATO|RAM~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~760_q\);

-- Location: FF_X36_Y17_N23
\I1|MEM_DATO|RAM~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~776_q\);

-- Location: FF_X35_Y17_N3
\I1|MEM_DATO|RAM~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~752_q\);

-- Location: FF_X35_Y17_N17
\I1|MEM_DATO|RAM~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~768_q\);

-- Location: LCCOMB_X35_Y17_N2
\I1|MEM_DATO|RAM~965\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~965_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~768_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~752_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~752_q\,
	datad => \I1|MEM_DATO|RAM~768_q\,
	combout => \I1|MEM_DATO|RAM~965_combout\);

-- Location: LCCOMB_X36_Y17_N22
\I1|MEM_DATO|RAM~966\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~966_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~965_combout\ & ((\I1|MEM_DATO|RAM~776_q\))) # (!\I1|MEM_DATO|RAM~965_combout\ & (\I1|MEM_DATO|RAM~760_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~760_q\,
	datac => \I1|MEM_DATO|RAM~776_q\,
	datad => \I1|MEM_DATO|RAM~965_combout\,
	combout => \I1|MEM_DATO|RAM~966_combout\);

-- Location: FF_X37_Y15_N15
\I1|MEM_DATO|RAM~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~720_q\);

-- Location: FF_X37_Y15_N25
\I1|MEM_DATO|RAM~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~728_q\);

-- Location: LCCOMB_X37_Y15_N14
\I1|MEM_DATO|RAM~960\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~960_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~728_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~720_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~720_q\,
	datad => \I1|MEM_DATO|RAM~728_q\,
	combout => \I1|MEM_DATO|RAM~960_combout\);

-- Location: FF_X38_Y15_N11
\I1|MEM_DATO|RAM~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~744_q\);

-- Location: FF_X38_Y15_N1
\I1|MEM_DATO|RAM~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~736_q\);

-- Location: LCCOMB_X38_Y15_N10
\I1|MEM_DATO|RAM~961\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~961_combout\ = (\I1|MEM_DATO|RAM~960_combout\ & (((\I1|MEM_DATO|RAM~744_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~960_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~736_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~960_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~744_q\,
	datad => \I1|MEM_DATO|RAM~736_q\,
	combout => \I1|MEM_DATO|RAM~961_combout\);

-- Location: FF_X37_Y18_N29
\I1|MEM_DATO|RAM~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~664_q\);

-- Location: FF_X37_Y18_N27
\I1|MEM_DATO|RAM~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~656_q\);

-- Location: LCCOMB_X37_Y18_N26
\I1|MEM_DATO|RAM~962\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~962_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~664_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~656_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~664_q\,
	datac => \I1|MEM_DATO|RAM~656_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~962_combout\);

-- Location: FF_X36_Y18_N19
\I1|MEM_DATO|RAM~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~680_q\);

-- Location: FF_X36_Y18_N25
\I1|MEM_DATO|RAM~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~672_q\);

-- Location: LCCOMB_X36_Y18_N18
\I1|MEM_DATO|RAM~963\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~963_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~962_combout\ & (\I1|MEM_DATO|RAM~680_q\)) # (!\I1|MEM_DATO|RAM~962_combout\ & ((\I1|MEM_DATO|RAM~672_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~962_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~962_combout\,
	datac => \I1|MEM_DATO|RAM~680_q\,
	datad => \I1|MEM_DATO|RAM~672_q\,
	combout => \I1|MEM_DATO|RAM~963_combout\);

-- Location: LCCOMB_X38_Y18_N2
\I1|MEM_DATO|RAM~964\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~964_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~961_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~961_combout\,
	datad => \I1|MEM_DATO|RAM~963_combout\,
	combout => \I1|MEM_DATO|RAM~964_combout\);

-- Location: LCCOMB_X39_Y18_N28
\I1|MEM_DATO|RAM~967\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~967_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~964_combout\ & ((\I1|MEM_DATO|RAM~966_combout\))) # (!\I1|MEM_DATO|RAM~964_combout\ & (\I1|MEM_DATO|RAM~959_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~959_combout\,
	datab => \I1|MEM_DATO|RAM~966_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~964_combout\,
	combout => \I1|MEM_DATO|RAM~967_combout\);

-- Location: LCCOMB_X40_Y18_N12
\I1|MEM_DATO|RAM~1484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1484_combout\ = (\I0|I0|MAR\(4) & ((\I0|I0|MAR\(7) & ((\I1|MEM_DATO|RAM~967_combout\))) # (!\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~977_combout\)))) # (!\I0|I0|MAR\(4) & (((\I1|MEM_DATO|RAM~977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~977_combout\,
	datad => \I1|MEM_DATO|RAM~967_combout\,
	combout => \I1|MEM_DATO|RAM~1484_combout\);

-- Location: FF_X35_Y19_N1
\I1|MEM_DATO|RAM~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~496_q\);

-- Location: FF_X35_Y18_N17
\I1|MEM_DATO|RAM~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~504_q\);

-- Location: FF_X35_Y19_N31
\I1|MEM_DATO|RAM~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~240_q\);

-- Location: FF_X34_Y19_N13
\I1|MEM_DATO|RAM~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~248_q\);

-- Location: LCCOMB_X35_Y19_N30
\I1|MEM_DATO|RAM~947\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~947_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~248_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~240_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~240_q\,
	datad => \I1|MEM_DATO|RAM~248_q\,
	combout => \I1|MEM_DATO|RAM~947_combout\);

-- Location: LCCOMB_X35_Y18_N16
\I1|MEM_DATO|RAM~948\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~948_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~947_combout\ & ((\I1|MEM_DATO|RAM~504_q\))) # (!\I1|MEM_DATO|RAM~947_combout\ & (\I1|MEM_DATO|RAM~496_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~496_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~504_q\,
	datad => \I1|MEM_DATO|RAM~947_combout\,
	combout => \I1|MEM_DATO|RAM~948_combout\);

-- Location: FF_X39_Y20_N13
\I1|MEM_DATO|RAM~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~384_q\);

-- Location: FF_X38_Y20_N5
\I1|MEM_DATO|RAM~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~392_q\);

-- Location: FF_X40_Y20_N1
\I1|MEM_DATO|RAM~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~136_q\);

-- Location: FF_X39_Y20_N3
\I1|MEM_DATO|RAM~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~128_q\);

-- Location: LCCOMB_X39_Y20_N2
\I1|MEM_DATO|RAM~949\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~949_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~136_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~128_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~136_q\,
	datac => \I1|MEM_DATO|RAM~128_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~949_combout\);

-- Location: LCCOMB_X38_Y20_N4
\I1|MEM_DATO|RAM~950\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~950_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~949_combout\ & ((\I1|MEM_DATO|RAM~392_q\))) # (!\I1|MEM_DATO|RAM~949_combout\ & (\I1|MEM_DATO|RAM~384_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~384_q\,
	datac => \I1|MEM_DATO|RAM~392_q\,
	datad => \I1|MEM_DATO|RAM~949_combout\,
	combout => \I1|MEM_DATO|RAM~950_combout\);

-- Location: LCCOMB_X41_Y20_N4
\I1|MEM_DATO|RAM~120feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~120feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~120feeder_combout\);

-- Location: FF_X41_Y20_N5
\I1|MEM_DATO|RAM~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~120feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~120_q\);

-- Location: FF_X37_Y20_N15
\I1|MEM_DATO|RAM~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~112_q\);

-- Location: LCCOMB_X37_Y20_N14
\I1|MEM_DATO|RAM~951\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~951_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~120_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~112_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~120_q\,
	datac => \I1|MEM_DATO|RAM~112_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~951_combout\);

-- Location: FF_X37_Y20_N25
\I1|MEM_DATO|RAM~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~368_q\);

-- Location: FF_X38_Y20_N7
\I1|MEM_DATO|RAM~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~376_q\);

-- Location: LCCOMB_X38_Y20_N6
\I1|MEM_DATO|RAM~952\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~952_combout\ = (\I1|MEM_DATO|RAM~951_combout\ & (((\I1|MEM_DATO|RAM~376_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~951_combout\ & (\I1|MEM_DATO|RAM~368_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~951_combout\,
	datab => \I1|MEM_DATO|RAM~368_q\,
	datac => \I1|MEM_DATO|RAM~376_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~952_combout\);

-- Location: LCCOMB_X38_Y20_N20
\I1|MEM_DATO|RAM~953\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~953_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~950_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~952_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~950_combout\,
	datad => \I1|MEM_DATO|RAM~952_combout\,
	combout => \I1|MEM_DATO|RAM~953_combout\);

-- Location: FF_X37_Y19_N21
\I1|MEM_DATO|RAM~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~264_q\);

-- Location: FF_X36_Y19_N31
\I1|MEM_DATO|RAM~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~256_q\);

-- Location: LCCOMB_X36_Y19_N30
\I1|MEM_DATO|RAM~954\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~954_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~264_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~256_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~264_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~256_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~954_combout\);

-- Location: FF_X37_Y19_N31
\I1|MEM_DATO|RAM~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~520_q\);

-- Location: FF_X36_Y19_N13
\I1|MEM_DATO|RAM~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~512_q\);

-- Location: LCCOMB_X37_Y19_N30
\I1|MEM_DATO|RAM~955\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~955_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~954_combout\ & (\I1|MEM_DATO|RAM~520_q\)) # (!\I1|MEM_DATO|RAM~954_combout\ & ((\I1|MEM_DATO|RAM~512_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~954_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~954_combout\,
	datac => \I1|MEM_DATO|RAM~520_q\,
	datad => \I1|MEM_DATO|RAM~512_q\,
	combout => \I1|MEM_DATO|RAM~955_combout\);

-- Location: LCCOMB_X38_Y18_N4
\I1|MEM_DATO|RAM~956\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~956_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~953_combout\ & ((\I1|MEM_DATO|RAM~955_combout\))) # (!\I1|MEM_DATO|RAM~953_combout\ & (\I1|MEM_DATO|RAM~948_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~948_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~953_combout\,
	datad => \I1|MEM_DATO|RAM~955_combout\,
	combout => \I1|MEM_DATO|RAM~956_combout\);

-- Location: FF_X43_Y20_N11
\I1|MEM_DATO|RAM~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~160_q\);

-- Location: FF_X44_Y20_N19
\I1|MEM_DATO|RAM~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~144_q\);

-- Location: LCCOMB_X44_Y20_N18
\I1|MEM_DATO|RAM~936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~936_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~160_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~144_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~160_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~144_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~936_combout\);

-- Location: FF_X43_Y20_N25
\I1|MEM_DATO|RAM~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~416_q\);

-- Location: FF_X44_Y20_N29
\I1|MEM_DATO|RAM~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~400_q\);

-- Location: LCCOMB_X43_Y20_N24
\I1|MEM_DATO|RAM~937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~937_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~936_combout\ & (\I1|MEM_DATO|RAM~416_q\)) # (!\I1|MEM_DATO|RAM~936_combout\ & ((\I1|MEM_DATO|RAM~400_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~936_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~936_combout\,
	datac => \I1|MEM_DATO|RAM~416_q\,
	datad => \I1|MEM_DATO|RAM~400_q\,
	combout => \I1|MEM_DATO|RAM~937_combout\);

-- Location: FF_X46_Y20_N5
\I1|MEM_DATO|RAM~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~408_q\);

-- Location: FF_X45_Y20_N23
\I1|MEM_DATO|RAM~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~424_q\);

-- Location: FF_X46_Y20_N27
\I1|MEM_DATO|RAM~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~152_q\);

-- Location: FF_X45_Y20_N21
\I1|MEM_DATO|RAM~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~168_q\);

-- Location: LCCOMB_X46_Y20_N26
\I1|MEM_DATO|RAM~943\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~943_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~168_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~152_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~152_q\,
	datad => \I1|MEM_DATO|RAM~168_q\,
	combout => \I1|MEM_DATO|RAM~943_combout\);

-- Location: LCCOMB_X45_Y20_N22
\I1|MEM_DATO|RAM~944\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~944_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~943_combout\ & ((\I1|MEM_DATO|RAM~424_q\))) # (!\I1|MEM_DATO|RAM~943_combout\ & (\I1|MEM_DATO|RAM~408_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~408_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~424_q\,
	datad => \I1|MEM_DATO|RAM~943_combout\,
	combout => \I1|MEM_DATO|RAM~944_combout\);

-- Location: LCCOMB_X43_Y16_N28
\I1|MEM_DATO|RAM~1542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1542_combout\ = !\I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~1542_combout\);

-- Location: FF_X43_Y16_N29
\I1|MEM_DATO|RAM~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1542_combout\,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~32_q\);

-- Location: FF_X42_Y16_N3
\I1|MEM_DATO|RAM~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~16_q\);

-- Location: LCCOMB_X42_Y16_N2
\I1|MEM_DATO|RAM~940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~940_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|MEM_DATO|RAM~32_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~16_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~32_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~16_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~940_combout\);

-- Location: FF_X42_Y16_N25
\I1|MEM_DATO|RAM~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~272_q\);

-- Location: FF_X41_Y16_N25
\I1|MEM_DATO|RAM~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~288_q\);

-- Location: LCCOMB_X41_Y16_N24
\I1|MEM_DATO|RAM~941\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~941_combout\ = (\I1|MEM_DATO|RAM~940_combout\ & (((\I1|MEM_DATO|RAM~288_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~940_combout\ & (\I1|MEM_DATO|RAM~272_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~940_combout\,
	datab => \I1|MEM_DATO|RAM~272_q\,
	datac => \I1|MEM_DATO|RAM~288_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~941_combout\);

-- Location: FF_X42_Y18_N11
\I1|MEM_DATO|RAM~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~24_q\);

-- Location: FF_X41_Y18_N19
\I1|MEM_DATO|RAM~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~40_q\);

-- Location: LCCOMB_X42_Y18_N10
\I1|MEM_DATO|RAM~938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~938_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~40_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~24_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~24_q\,
	datad => \I1|MEM_DATO|RAM~40_q\,
	combout => \I1|MEM_DATO|RAM~938_combout\);

-- Location: FF_X42_Y19_N17
\I1|MEM_DATO|RAM~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~280_q\);

-- Location: FF_X42_Y19_N19
\I1|MEM_DATO|RAM~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~296_q\);

-- Location: LCCOMB_X42_Y19_N18
\I1|MEM_DATO|RAM~939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~939_combout\ = (\I1|MEM_DATO|RAM~938_combout\ & (((\I1|MEM_DATO|RAM~296_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~938_combout\ & (\I1|MEM_DATO|RAM~280_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~938_combout\,
	datab => \I1|MEM_DATO|RAM~280_q\,
	datac => \I1|MEM_DATO|RAM~296_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~939_combout\);

-- Location: LCCOMB_X42_Y19_N20
\I1|MEM_DATO|RAM~942\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~942_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[4]~2_combout\) # (\I1|MEM_DATO|RAM~939_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~941_combout\ & (!\I1|RAM_ADDRESS[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~941_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~939_combout\,
	combout => \I1|MEM_DATO|RAM~942_combout\);

-- Location: LCCOMB_X42_Y19_N2
\I1|MEM_DATO|RAM~945\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~945_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~942_combout\ & ((\I1|MEM_DATO|RAM~944_combout\))) # (!\I1|MEM_DATO|RAM~942_combout\ & (\I1|MEM_DATO|RAM~937_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~937_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~944_combout\,
	datad => \I1|MEM_DATO|RAM~942_combout\,
	combout => \I1|MEM_DATO|RAM~945_combout\);

-- Location: FF_X46_Y21_N29
\I1|MEM_DATO|RAM~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~448_q\);

-- Location: FF_X46_Y21_N3
\I1|MEM_DATO|RAM~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~456_q\);

-- Location: FF_X45_Y21_N13
\I1|MEM_DATO|RAM~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~200_q\);

-- Location: FF_X45_Y21_N31
\I1|MEM_DATO|RAM~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~192_q\);

-- Location: LCCOMB_X45_Y21_N30
\I1|MEM_DATO|RAM~933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~933_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~200_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~192_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~200_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~192_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~933_combout\);

-- Location: LCCOMB_X46_Y21_N2
\I1|MEM_DATO|RAM~934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~934_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~933_combout\ & ((\I1|MEM_DATO|RAM~456_q\))) # (!\I1|MEM_DATO|RAM~933_combout\ & (\I1|MEM_DATO|RAM~448_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~448_q\,
	datac => \I1|MEM_DATO|RAM~456_q\,
	datad => \I1|MEM_DATO|RAM~933_combout\,
	combout => \I1|MEM_DATO|RAM~934_combout\);

-- Location: FF_X45_Y18_N9
\I1|MEM_DATO|RAM~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~184_q\);

-- Location: FF_X46_Y18_N3
\I1|MEM_DATO|RAM~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~176_q\);

-- Location: LCCOMB_X46_Y18_N2
\I1|MEM_DATO|RAM~926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~926_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~184_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~184_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~176_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~926_combout\);

-- Location: FF_X46_Y18_N29
\I1|MEM_DATO|RAM~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~432_q\);

-- Location: FF_X45_Y18_N11
\I1|MEM_DATO|RAM~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~440_q\);

-- Location: LCCOMB_X45_Y18_N10
\I1|MEM_DATO|RAM~927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~927_combout\ = (\I1|MEM_DATO|RAM~926_combout\ & (((\I1|MEM_DATO|RAM~440_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~926_combout\ & (\I1|MEM_DATO|RAM~432_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~926_combout\,
	datab => \I1|MEM_DATO|RAM~432_q\,
	datac => \I1|MEM_DATO|RAM~440_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~927_combout\);

-- Location: LCCOMB_X47_Y19_N14
\I1|MEM_DATO|RAM~304feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~304feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~304feeder_combout\);

-- Location: FF_X47_Y19_N15
\I1|MEM_DATO|RAM~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~304feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~304_q\);

-- Location: FF_X45_Y19_N23
\I1|MEM_DATO|RAM~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~312_q\);

-- Location: FF_X46_Y19_N29
\I1|MEM_DATO|RAM~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~56_q\);

-- Location: FF_X46_Y19_N19
\I1|MEM_DATO|RAM~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~48_q\);

-- Location: LCCOMB_X46_Y19_N18
\I1|MEM_DATO|RAM~930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~930_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~56_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~56_q\,
	datac => \I1|MEM_DATO|RAM~48_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~930_combout\);

-- Location: LCCOMB_X45_Y19_N22
\I1|MEM_DATO|RAM~931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~931_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~930_combout\ & ((\I1|MEM_DATO|RAM~312_q\))) # (!\I1|MEM_DATO|RAM~930_combout\ & (\I1|MEM_DATO|RAM~304_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~304_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~312_q\,
	datad => \I1|MEM_DATO|RAM~930_combout\,
	combout => \I1|MEM_DATO|RAM~931_combout\);

-- Location: LCCOMB_X47_Y19_N8
\I1|MEM_DATO|RAM~320feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~320feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~320feeder_combout\);

-- Location: FF_X47_Y19_N9
\I1|MEM_DATO|RAM~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~320feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~320_q\);

-- Location: FF_X45_Y19_N17
\I1|MEM_DATO|RAM~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~328_q\);

-- Location: FF_X49_Y19_N9
\I1|MEM_DATO|RAM~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~72_q\);

-- Location: FF_X49_Y19_N27
\I1|MEM_DATO|RAM~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~64_q\);

-- Location: LCCOMB_X49_Y19_N26
\I1|MEM_DATO|RAM~928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~928_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~72_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~64_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~72_q\,
	datac => \I1|MEM_DATO|RAM~64_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~928_combout\);

-- Location: LCCOMB_X45_Y19_N16
\I1|MEM_DATO|RAM~929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~929_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~928_combout\ & ((\I1|MEM_DATO|RAM~328_q\))) # (!\I1|MEM_DATO|RAM~928_combout\ & (\I1|MEM_DATO|RAM~320_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~320_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~328_q\,
	datad => \I1|MEM_DATO|RAM~928_combout\,
	combout => \I1|MEM_DATO|RAM~929_combout\);

-- Location: LCCOMB_X45_Y19_N24
\I1|MEM_DATO|RAM~932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~932_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~929_combout\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~931_combout\,
	datad => \I1|MEM_DATO|RAM~929_combout\,
	combout => \I1|MEM_DATO|RAM~932_combout\);

-- Location: LCCOMB_X44_Y19_N8
\I1|MEM_DATO|RAM~935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~935_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~932_combout\ & (\I1|MEM_DATO|RAM~934_combout\)) # (!\I1|MEM_DATO|RAM~932_combout\ & ((\I1|MEM_DATO|RAM~927_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~934_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~927_combout\,
	datad => \I1|MEM_DATO|RAM~932_combout\,
	combout => \I1|MEM_DATO|RAM~935_combout\);

-- Location: LCCOMB_X42_Y19_N0
\I1|MEM_DATO|RAM~946\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~946_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~935_combout\))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (\I1|MEM_DATO|RAM~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|MEM_DATO|RAM~945_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~935_combout\,
	combout => \I1|MEM_DATO|RAM~946_combout\);

-- Location: FF_X42_Y15_N5
\I1|MEM_DATO|RAM~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~472_q\);

-- Location: FF_X40_Y15_N5
\I1|MEM_DATO|RAM~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~232_q\);

-- Location: FF_X42_Y15_N15
\I1|MEM_DATO|RAM~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~216_q\);

-- Location: LCCOMB_X42_Y15_N14
\I1|MEM_DATO|RAM~923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~923_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~232_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~216_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~232_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~216_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~923_combout\);

-- Location: FF_X41_Y15_N11
\I1|MEM_DATO|RAM~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~488_q\);

-- Location: LCCOMB_X41_Y15_N10
\I1|MEM_DATO|RAM~924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~924_combout\ = (\I1|MEM_DATO|RAM~923_combout\ & (((\I1|MEM_DATO|RAM~488_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~923_combout\ & (\I1|MEM_DATO|RAM~472_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~472_q\,
	datab => \I1|MEM_DATO|RAM~923_combout\,
	datac => \I1|MEM_DATO|RAM~488_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~924_combout\);

-- Location: LCCOMB_X41_Y17_N24
\I1|MEM_DATO|RAM~224feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~224feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~224feeder_combout\);

-- Location: FF_X41_Y17_N25
\I1|MEM_DATO|RAM~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~224feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~224_q\);

-- Location: FF_X42_Y17_N31
\I1|MEM_DATO|RAM~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~208_q\);

-- Location: LCCOMB_X42_Y17_N30
\I1|MEM_DATO|RAM~916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~916_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~224_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~208_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~224_q\,
	datac => \I1|MEM_DATO|RAM~208_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~916_combout\);

-- Location: LCCOMB_X41_Y17_N30
\I1|MEM_DATO|RAM~480feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~480feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|MEM_DATO|RAM~480feeder_combout\);

-- Location: FF_X41_Y17_N31
\I1|MEM_DATO|RAM~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~480feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~480_q\);

-- Location: FF_X42_Y17_N1
\I1|MEM_DATO|RAM~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~464_q\);

-- Location: LCCOMB_X42_Y17_N0
\I1|MEM_DATO|RAM~917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~917_combout\ = (\I1|MEM_DATO|RAM~916_combout\ & ((\I1|MEM_DATO|RAM~480_q\) # ((!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~916_combout\ & (((\I1|MEM_DATO|RAM~464_q\ & \I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~916_combout\,
	datab => \I1|MEM_DATO|RAM~480_q\,
	datac => \I1|MEM_DATO|RAM~464_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~917_combout\);

-- Location: FF_X41_Y15_N9
\I1|MEM_DATO|RAM~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~104_q\);

-- Location: FF_X38_Y19_N19
\I1|MEM_DATO|RAM~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~88_q\);

-- Location: LCCOMB_X38_Y19_N18
\I1|MEM_DATO|RAM~918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~918_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~104_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~88_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~104_q\,
	datac => \I1|MEM_DATO|RAM~88_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~918_combout\);

-- Location: FF_X40_Y19_N21
\I1|MEM_DATO|RAM~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~360_q\);

-- Location: FF_X38_Y19_N1
\I1|MEM_DATO|RAM~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~344_q\);

-- Location: LCCOMB_X40_Y19_N20
\I1|MEM_DATO|RAM~919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~919_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~918_combout\ & (\I1|MEM_DATO|RAM~360_q\)) # (!\I1|MEM_DATO|RAM~918_combout\ & ((\I1|MEM_DATO|RAM~344_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~918_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~918_combout\,
	datac => \I1|MEM_DATO|RAM~360_q\,
	datad => \I1|MEM_DATO|RAM~344_q\,
	combout => \I1|MEM_DATO|RAM~919_combout\);

-- Location: FF_X41_Y19_N9
\I1|MEM_DATO|RAM~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~96_q\);

-- Location: FF_X39_Y19_N23
\I1|MEM_DATO|RAM~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~80_q\);

-- Location: LCCOMB_X39_Y19_N22
\I1|MEM_DATO|RAM~920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~920_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~96_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~96_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~80_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~920_combout\);

-- Location: FF_X40_Y19_N19
\I1|MEM_DATO|RAM~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~352_q\);

-- Location: FF_X39_Y19_N9
\I1|MEM_DATO|RAM~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~336_q\);

-- Location: LCCOMB_X40_Y19_N18
\I1|MEM_DATO|RAM~921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~921_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~920_combout\ & (\I1|MEM_DATO|RAM~352_q\)) # (!\I1|MEM_DATO|RAM~920_combout\ & ((\I1|MEM_DATO|RAM~336_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~920_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~920_combout\,
	datac => \I1|MEM_DATO|RAM~352_q\,
	datad => \I1|MEM_DATO|RAM~336_q\,
	combout => \I1|MEM_DATO|RAM~921_combout\);

-- Location: LCCOMB_X41_Y19_N30
\I1|MEM_DATO|RAM~922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~922_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~919_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~921_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~919_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|RAM_ADDRESS[0]~3_combout\,
	datad => \I1|MEM_DATO|RAM~921_combout\,
	combout => \I1|MEM_DATO|RAM~922_combout\);

-- Location: LCCOMB_X42_Y18_N28
\I1|MEM_DATO|RAM~925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~925_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~922_combout\ & (\I1|MEM_DATO|RAM~924_combout\)) # (!\I1|MEM_DATO|RAM~922_combout\ & ((\I1|MEM_DATO|RAM~917_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~924_combout\,
	datab => \I1|MEM_DATO|RAM~917_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~922_combout\,
	combout => \I1|MEM_DATO|RAM~925_combout\);

-- Location: LCCOMB_X41_Y18_N16
\I1|MEM_DATO|RAM~957\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~957_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~946_combout\ & (\I1|MEM_DATO|RAM~956_combout\)) # (!\I1|MEM_DATO|RAM~946_combout\ & ((\I1|MEM_DATO|RAM~925_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~956_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~946_combout\,
	datad => \I1|MEM_DATO|RAM~925_combout\,
	combout => \I1|MEM_DATO|RAM~957_combout\);

-- Location: LCCOMB_X40_Y18_N24
\I1|MEM_DATO|RAM~978\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~978_combout\ = (\I1|Equal0~0_combout\ & (\I1|MEM_DATO|RAM~1484_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1484_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|MEM_DATO|RAM~957_combout\,
	combout => \I1|MEM_DATO|RAM~978_combout\);

-- Location: FF_X40_Y18_N25
\I1|MEM_DATO|Data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~978_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(0));

-- Location: IOIBUF_X78_Y40_N1
\port_in_05[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(0),
	o => \port_in_05[0]~input_o\);

-- Location: IOIBUF_X31_Y39_N15
\port_in_09[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(0),
	o => \port_in_09[0]~input_o\);

-- Location: IOIBUF_X22_Y39_N15
\port_in_01[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(0),
	o => \port_in_01[0]~input_o\);

-- Location: LCCOMB_X50_Y39_N0
\I0|I0|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~2_combout\ = (\I0|I0|MAR\(2) & (((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & ((\I0|I0|MAR\(3) & (\port_in_09[0]~input_o\)) # (!\I0|I0|MAR\(3) & ((\port_in_01[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[0]~input_o\,
	datab => \port_in_01[0]~input_o\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~2_combout\);

-- Location: IOIBUF_X78_Y37_N15
\port_in_13[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(0),
	o => \port_in_13[0]~input_o\);

-- Location: LCCOMB_X50_Y39_N22
\I0|I0|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~3_combout\ = (\I0|I0|Mux15~2_combout\ & (((\port_in_13[0]~input_o\) # (!\I0|I0|MAR\(2))))) # (!\I0|I0|Mux15~2_combout\ & (\port_in_05[0]~input_o\ & (\I0|I0|MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_05[0]~input_o\,
	datab => \I0|I0|Mux15~2_combout\,
	datac => \I0|I0|MAR\(2),
	datad => \port_in_13[0]~input_o\,
	combout => \I0|I0|Mux15~3_combout\);

-- Location: IOIBUF_X49_Y54_N1
\port_in_11[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(0),
	o => \port_in_11[0]~input_o\);

-- Location: IOIBUF_X49_Y54_N22
\port_in_15[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(0),
	o => \port_in_15[0]~input_o\);

-- Location: IOIBUF_X31_Y39_N8
\port_in_07[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(0),
	o => \port_in_07[0]~input_o\);

-- Location: IOIBUF_X24_Y39_N29
\port_in_03[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(0),
	o => \port_in_03[0]~input_o\);

-- Location: LCCOMB_X50_Y39_N30
\I0|I0|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~9_combout\ = (\I0|I0|MAR\(2) & ((\port_in_07[0]~input_o\) # ((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & (((\port_in_03[0]~input_o\ & !\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[0]~input_o\,
	datab => \port_in_03[0]~input_o\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~9_combout\);

-- Location: LCCOMB_X50_Y39_N8
\I0|I0|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~10_combout\ = (\I0|I0|Mux15~9_combout\ & (((\port_in_15[0]~input_o\) # (!\I0|I0|MAR\(3))))) # (!\I0|I0|Mux15~9_combout\ & (\port_in_11[0]~input_o\ & ((\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_11[0]~input_o\,
	datab => \port_in_15[0]~input_o\,
	datac => \I0|I0|Mux15~9_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~10_combout\);

-- Location: IOIBUF_X51_Y54_N8
\port_in_04[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(0),
	o => \port_in_04[0]~input_o\);

-- Location: IOIBUF_X49_Y54_N29
\port_in_12[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(0),
	o => \port_in_12[0]~input_o\);

-- Location: IOIBUF_X24_Y39_N22
\port_in_08[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(0),
	o => \port_in_08[0]~input_o\);

-- Location: IOIBUF_X54_Y54_N22
\port_in_00[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(0),
	o => \port_in_00[0]~input_o\);

-- Location: LCCOMB_X50_Y39_N12
\I0|I0|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~6_combout\ = (\I0|I0|MAR\(2) & (((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & ((\I0|I0|MAR\(3) & (\port_in_08[0]~input_o\)) # (!\I0|I0|MAR\(3) & ((\port_in_00[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[0]~input_o\,
	datab => \port_in_00[0]~input_o\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~6_combout\);

-- Location: LCCOMB_X50_Y39_N18
\I0|I0|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~7_combout\ = (\I0|I0|MAR\(2) & ((\I0|I0|Mux15~6_combout\ & ((\port_in_12[0]~input_o\))) # (!\I0|I0|Mux15~6_combout\ & (\port_in_04[0]~input_o\)))) # (!\I0|I0|MAR\(2) & (((\I0|I0|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \port_in_04[0]~input_o\,
	datac => \port_in_12[0]~input_o\,
	datad => \I0|I0|Mux15~6_combout\,
	combout => \I0|I0|Mux15~7_combout\);

-- Location: IOIBUF_X54_Y54_N15
\port_in_10[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(0),
	o => \port_in_10[0]~input_o\);

-- Location: IOIBUF_X49_Y54_N8
\port_in_14[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(0),
	o => \port_in_14[0]~input_o\);

-- Location: IOIBUF_X78_Y40_N8
\port_in_06[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(0),
	o => \port_in_06[0]~input_o\);

-- Location: IOIBUF_X49_Y54_N15
\port_in_02[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(0),
	o => \port_in_02[0]~input_o\);

-- Location: LCCOMB_X50_Y39_N4
\I0|I0|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~4_combout\ = (\I0|I0|MAR\(2) & ((\port_in_06[0]~input_o\) # ((\I0|I0|MAR\(3))))) # (!\I0|I0|MAR\(2) & (((\port_in_02[0]~input_o\ & !\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[0]~input_o\,
	datab => \port_in_02[0]~input_o\,
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~4_combout\);

-- Location: LCCOMB_X50_Y39_N2
\I0|I0|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~5_combout\ = (\I0|I0|Mux15~4_combout\ & (((\port_in_14[0]~input_o\) # (!\I0|I0|MAR\(3))))) # (!\I0|I0|Mux15~4_combout\ & (\port_in_10[0]~input_o\ & ((\I0|I0|MAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_10[0]~input_o\,
	datab => \port_in_14[0]~input_o\,
	datac => \I0|I0|Mux15~4_combout\,
	datad => \I0|I0|MAR\(3),
	combout => \I0|I0|Mux15~5_combout\);

-- Location: LCCOMB_X50_Y39_N24
\I0|I0|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~8_combout\ = (\I0|I0|MAR\(1) & (((\I0|I0|MAR\(0)) # (\I0|I0|Mux15~5_combout\)))) # (!\I0|I0|MAR\(1) & (\I0|I0|Mux15~7_combout\ & (!\I0|I0|MAR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \I0|I0|Mux15~7_combout\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|Mux15~5_combout\,
	combout => \I0|I0|Mux15~8_combout\);

-- Location: LCCOMB_X50_Y39_N26
\I0|I0|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~11_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux15~8_combout\ & ((\I0|I0|Mux15~10_combout\))) # (!\I0|I0|Mux15~8_combout\ & (\I0|I0|Mux15~3_combout\)))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux15~3_combout\,
	datab => \I0|I0|MAR\(0),
	datac => \I0|I0|Mux15~10_combout\,
	datad => \I0|I0|Mux15~8_combout\,
	combout => \I0|I0|Mux15~11_combout\);

-- Location: LCCOMB_X44_Y21_N0
\I1|MEM_PROG|ROM~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~6_combout\ = (!\I0|I0|MAR\(2)) # (!\I0|I0|MAR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(2),
	combout => \I1|MEM_PROG|ROM~6_combout\);

-- Location: LCCOMB_X44_Y21_N22
\I1|MEM_PROG|ROM~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~3_combout\ = (!\I0|I0|MAR\(6) & (\I1|MEM_PROG|ROM~6_combout\ & (!\I0|I0|MAR\(4) & !\I0|I0|MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I1|MEM_PROG|ROM~6_combout\,
	datac => \I0|I0|MAR\(4),
	datad => \I0|I0|MAR\(5),
	combout => \I1|MEM_PROG|ROM~3_combout\);

-- Location: LCCOMB_X43_Y22_N22
\I1|MEM_PROG|ROM~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~92_combout\ = (!\I0|I0|MAR\(3) & (\I0|I0|MAR\(1) & (!\I0|I0|MAR\(7) & \I1|MEM_PROG|ROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(3),
	datab => \I0|I0|MAR\(1),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_PROG|ROM~3_combout\,
	combout => \I1|MEM_PROG|ROM~92_combout\);

-- Location: FF_X43_Y22_N23
\I1|MEM_PROG|Data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(0));

-- Location: LCCOMB_X39_Y21_N26
\I0|I0|ALU_UNIT|I1|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|S~1_combout\ = (\I0|I0|A_REG\(0) & (((\I0|I1|edo.AxorB~q\ & !\I0|I0|B_REG\(0))))) # (!\I0|I0|A_REG\(0) & ((\I0|I1|edo.nB~q\) # ((\I0|I1|edo.AxorB~q\ & \I0|I0|B_REG\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nB~q\,
	datab => \I0|I1|edo.AxorB~q\,
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I0|A_REG\(0),
	combout => \I0|I0|ALU_UNIT|I1|S~1_combout\);

-- Location: LCCOMB_X39_Y21_N20
\I0|I0|ALU_UNIT|I1|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|S~0_combout\ = (\I0|I1|edo.AorB~q\ & ((\I0|I0|A_REG\(0)) # ((\I0|I0|B_REG\(0))))) # (!\I0|I1|edo.AorB~q\ & (\I0|I0|A_REG\(0) & (\I0|I0|B_REG\(0) & \I0|I1|edo.AandB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.AorB~q\,
	datab => \I0|I0|A_REG\(0),
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I1|edo.AandB~q\,
	combout => \I0|I0|ALU_UNIT|I1|S~0_combout\);

-- Location: LCCOMB_X39_Y21_N24
\I0|I0|ALU_UNIT|I1|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|S~2_combout\ = (\I0|I0|ALU_UNIT|I1|S~1_combout\) # ((\I0|I0|ALU_UNIT|I1|S~0_combout\) # ((\I0|I1|edo.nA~q\ & !\I0|I0|B_REG\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I1|S~1_combout\,
	datab => \I0|I1|edo.nA~q\,
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I0|ALU_UNIT|I1|S~0_combout\,
	combout => \I0|I0|ALU_UNIT|I1|S~2_combout\);

-- Location: LCCOMB_X39_Y21_N22
\I0|I0|ALU_UNIT|I1|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I1|S~3_combout\ = (\I0|I0|ALU_UNIT|I1|S~2_combout\) # ((!\I0|I1|ALU_sel[0]~0_combout\ & (\I0|I0|Mux7~3_combout\ $ (\I0|I0|B_REG\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux7~3_combout\,
	datab => \I0|I1|ALU_sel[0]~0_combout\,
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I0|ALU_UNIT|I1|S~2_combout\,
	combout => \I0|I0|ALU_UNIT|I1|S~3_combout\);

-- Location: LCCOMB_X42_Y22_N20
\I0|I0|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~12_combout\ = (\I0|I0|Mux8~4_combout\ & (((\I0|I0|Mux8~5_combout\)))) # (!\I0|I0|Mux8~4_combout\ & ((\I0|I0|Mux8~5_combout\ & (\I1|MEM_PROG|Data_out\(0))) # (!\I0|I0|Mux8~5_combout\ & ((\I0|I0|ALU_UNIT|I1|S~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~4_combout\,
	datab => \I1|MEM_PROG|Data_out\(0),
	datac => \I0|I0|ALU_UNIT|I1|S~3_combout\,
	datad => \I0|I0|Mux8~5_combout\,
	combout => \I0|I0|Mux15~12_combout\);

-- Location: LCCOMB_X42_Y22_N22
\I0|I0|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~13_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux15~12_combout\ & (\I1|MEM_DATO|Data_out\(0))) # (!\I0|I0|Mux15~12_combout\ & ((\I0|I0|Mux15~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|Data_out\(0),
	datab => \I0|I0|Mux8~19_combout\,
	datac => \I0|I0|Mux15~11_combout\,
	datad => \I0|I0|Mux15~12_combout\,
	combout => \I0|I0|Mux15~13_combout\);

-- Location: LCCOMB_X41_Y22_N10
\I0|I0|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux15~14_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux15~13_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux15~13_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~combout\,
	datab => \I0|I0|Mux7~3_combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux15~13_combout\,
	combout => \I0|I0|Mux15~14_combout\);

-- Location: FF_X41_Y22_N11
\I0|I0|IR_REG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux15~14_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(0));

-- Location: LCCOMB_X41_Y22_N8
\I0|I1|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal1~0_combout\ = (\I0|I0|IR_REG\(0) & (\I0|I1|Equal0~0_combout\ & (\I0|I0|IR_REG\(1) & \I0|I0|IR_REG\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(0),
	datab => \I0|I1|Equal0~0_combout\,
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I0|IR_REG\(2),
	combout => \I0|I1|Equal1~0_combout\);

-- Location: LCCOMB_X41_Y22_N18
\I0|I1|edof.Load_inmB1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Load_inmB1~0_combout\ = (!\I0|I0|IR_REG\(4) & (\I0|I1|Equal1~0_combout\ & \I0|I1|edo.Decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datac => \I0|I1|Equal1~0_combout\,
	datad => \I0|I1|edo.Decode~q\,
	combout => \I0|I1|edof.Load_inmB1~0_combout\);

-- Location: FF_X41_Y22_N19
\I0|I1|edo.Load_inmB1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Load_inmB1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmB1~q\);

-- Location: LCCOMB_X42_Y24_N4
\I0|I1|edo.Load_inmB2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Load_inmB2~feeder_combout\ = \I0|I1|edo.Load_inmB1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Load_inmB1~q\,
	combout => \I0|I1|edo.Load_inmB2~feeder_combout\);

-- Location: FF_X42_Y24_N5
\I0|I1|edo.Load_inmB2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Load_inmB2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmB2~q\);

-- Location: FF_X42_Y24_N17
\I0|I1|edo.Load_inmB3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_inmB2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmB3~q\);

-- Location: FF_X41_Y24_N15
\I0|I1|edo.Load_dir_B4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_dir_B3~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_B4~q\);

-- Location: FF_X41_Y24_N17
\I0|I1|edo.Load_dir_B5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_dir_B4~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_B5~q\);

-- Location: LCCOMB_X41_Y24_N24
\I0|I1|B_load~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|B_load~0_combout\ = (\I0|I1|edo.Load_inmB3~q\) # (\I0|I1|edo.Load_dir_B5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Load_inmB3~q\,
	datad => \I0|I1|edo.Load_dir_B5~q\,
	combout => \I0|I1|B_load~0_combout\);

-- Location: FF_X40_Y21_N31
\I0|I0|B_REG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux8~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I0|I1|B_load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|B_REG\(7));

-- Location: LCCOMB_X41_Y21_N22
\I0|I0|PC[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|PC[7]~25_combout\ = \I0|I0|PC\(7) $ (\I0|I0|PC[6]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|PC\(7),
	cin => \I0|I0|PC[6]~24\,
	combout => \I0|I0|PC[7]~25_combout\);

-- Location: FF_X41_Y21_N23
\I0|I0|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|PC[7]~25_combout\,
	asdata => \I0|I0|Mux8~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => \I0|I1|edo.Jmp3~q\,
	ena => \I0|I0|PC[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|PC\(7));

-- Location: LCCOMB_X42_Y21_N16
\I0|I0|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux0~0_combout\ = (!\I0|I1|edo.Store_B4~q\ & ((\I0|I1|WideOr6~0_combout\ & ((\I0|I0|PC\(7)))) # (!\I0|I1|WideOr6~0_combout\ & (\I0|I0|A_REG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr6~0_combout\,
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I0|A_REG\(7),
	datad => \I0|I0|PC\(7),
	combout => \I0|I0|Mux0~0_combout\);

-- Location: LCCOMB_X42_Y21_N22
\I0|I0|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux0~1_combout\ = (\I0|I0|Mux0~0_combout\) # ((\I0|I0|B_REG\(7) & \I0|I1|edo.Store_B4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(7),
	datab => \I0|I0|Mux0~0_combout\,
	datad => \I0|I1|edo.Store_B4~q\,
	combout => \I0|I0|Mux0~1_combout\);

-- Location: FF_X39_Y15_N1
\I1|MEM_DATO|RAM~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~647_q\);

-- Location: FF_X39_Y15_N27
\I1|MEM_DATO|RAM~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~631_q\);

-- Location: LCCOMB_X39_Y15_N26
\I1|MEM_DATO|RAM~1038\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1038_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~647_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~631_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~647_q\,
	datac => \I1|MEM_DATO|RAM~631_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1038_combout\);

-- Location: FF_X40_Y15_N11
\I1|MEM_DATO|RAM~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~639_q\);

-- Location: FF_X39_Y21_N9
\I1|MEM_DATO|RAM~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~655_q\);

-- Location: LCCOMB_X40_Y15_N10
\I1|MEM_DATO|RAM~1039\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1039_combout\ = (\I1|MEM_DATO|RAM~1038_combout\ & (((\I1|MEM_DATO|RAM~655_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\))) # (!\I1|MEM_DATO|RAM~1038_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~639_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1038_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~639_q\,
	datad => \I1|MEM_DATO|RAM~655_q\,
	combout => \I1|MEM_DATO|RAM~1039_combout\);

-- Location: LCCOMB_X44_Y15_N12
\I1|MEM_DATO|RAM~1553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1553_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1553_combout\);

-- Location: FF_X44_Y15_N13
\I1|MEM_DATO|RAM~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1553_combout\,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~583_q\);

-- Location: FF_X43_Y15_N7
\I1|MEM_DATO|RAM~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~567_q\);

-- Location: LCCOMB_X43_Y15_N6
\I1|MEM_DATO|RAM~1033\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1033_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|MEM_DATO|RAM~583_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~583_q\,
	datac => \I1|MEM_DATO|RAM~567_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1033_combout\);

-- Location: LCCOMB_X44_Y15_N22
\I1|MEM_DATO|RAM~575feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~575feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~575feeder_combout\);

-- Location: FF_X44_Y15_N23
\I1|MEM_DATO|RAM~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~575feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~575_q\);

-- Location: FF_X43_Y15_N5
\I1|MEM_DATO|RAM~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~591_q\);

-- Location: LCCOMB_X43_Y15_N4
\I1|MEM_DATO|RAM~1034\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1034_combout\ = (\I1|MEM_DATO|RAM~1033_combout\ & (((\I1|MEM_DATO|RAM~591_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1033_combout\ & (\I1|MEM_DATO|RAM~575_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1033_combout\,
	datab => \I1|MEM_DATO|RAM~575_q\,
	datac => \I1|MEM_DATO|RAM~591_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1034_combout\);

-- Location: LCCOMB_X39_Y14_N12
\I1|MEM_DATO|RAM~1554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1554_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1554_combout\);

-- Location: FF_X39_Y14_N13
\I1|MEM_DATO|RAM~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1554_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~551_q\);

-- Location: FF_X39_Y14_N19
\I1|MEM_DATO|RAM~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~559_q\);

-- Location: FF_X38_Y14_N29
\I1|MEM_DATO|RAM~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~543_q\);

-- Location: FF_X38_Y14_N15
\I1|MEM_DATO|RAM~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~535_q\);

-- Location: LCCOMB_X38_Y14_N14
\I1|MEM_DATO|RAM~1035\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1035_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~543_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~535_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~543_q\,
	datac => \I1|MEM_DATO|RAM~535_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1035_combout\);

-- Location: LCCOMB_X39_Y14_N18
\I1|MEM_DATO|RAM~1036\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1036_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1035_combout\ & ((\I1|MEM_DATO|RAM~559_q\))) # (!\I1|MEM_DATO|RAM~1035_combout\ & (!\I1|MEM_DATO|RAM~551_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~551_q\,
	datac => \I1|MEM_DATO|RAM~559_q\,
	datad => \I1|MEM_DATO|RAM~1035_combout\,
	combout => \I1|MEM_DATO|RAM~1036_combout\);

-- Location: LCCOMB_X40_Y14_N0
\I1|MEM_DATO|RAM~1037\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1037_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1034_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- ((\I1|MEM_DATO|RAM~1036_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1034_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1036_combout\,
	combout => \I1|MEM_DATO|RAM~1037_combout\);

-- Location: LCCOMB_X40_Y17_N14
\I1|MEM_DATO|RAM~1552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1552_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1552_combout\);

-- Location: FF_X40_Y17_N15
\I1|MEM_DATO|RAM~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1552_combout\,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~623_q\);

-- Location: LCCOMB_X40_Y17_N4
\I1|MEM_DATO|RAM~1549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1549_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1549_combout\);

-- Location: FF_X40_Y17_N5
\I1|MEM_DATO|RAM~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1549_combout\,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~615_q\);

-- Location: LCCOMB_X39_Y17_N8
\I1|MEM_DATO|RAM~1550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1550_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1550_combout\);

-- Location: FF_X39_Y17_N9
\I1|MEM_DATO|RAM~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1550_combout\,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~607_q\);

-- Location: LCCOMB_X39_Y17_N30
\I1|MEM_DATO|RAM~1551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1551_combout\ = !\I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~1551_combout\);

-- Location: FF_X39_Y17_N31
\I1|MEM_DATO|RAM~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1551_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~599_q\);

-- Location: LCCOMB_X43_Y17_N2
\I1|MEM_DATO|RAM~1031\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1031_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~607_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((!\I1|MEM_DATO|RAM~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~607_q\,
	datab => \I1|MEM_DATO|RAM~599_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1031_combout\);

-- Location: LCCOMB_X43_Y17_N0
\I1|MEM_DATO|RAM~1032\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1032_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1031_combout\ & (!\I1|MEM_DATO|RAM~623_q\)) # (!\I1|MEM_DATO|RAM~1031_combout\ & ((!\I1|MEM_DATO|RAM~615_q\))))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~623_q\,
	datab => \I1|MEM_DATO|RAM~615_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1031_combout\,
	combout => \I1|MEM_DATO|RAM~1032_combout\);

-- Location: LCCOMB_X40_Y18_N22
\I1|MEM_DATO|RAM~1040\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1040_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1037_combout\ & (\I1|MEM_DATO|RAM~1039_combout\)) # (!\I1|MEM_DATO|RAM~1037_combout\ & ((\I1|MEM_DATO|RAM~1032_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1039_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1037_combout\,
	datad => \I1|MEM_DATO|RAM~1032_combout\,
	combout => \I1|MEM_DATO|RAM~1040_combout\);

-- Location: LCCOMB_X37_Y16_N8
\I1|MEM_DATO|RAM~703feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~703feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~703feeder_combout\);

-- Location: FF_X37_Y16_N9
\I1|MEM_DATO|RAM~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~703feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~703_q\);

-- Location: FF_X36_Y16_N21
\I1|MEM_DATO|RAM~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~695_q\);

-- Location: LCCOMB_X37_Y16_N22
\I1|MEM_DATO|RAM~711feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~711feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~711feeder_combout\);

-- Location: FF_X37_Y16_N23
\I1|MEM_DATO|RAM~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~711feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~711_q\);

-- Location: LCCOMB_X36_Y16_N20
\I1|MEM_DATO|RAM~1021\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1021_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~711_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~695_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~695_q\,
	datad => \I1|MEM_DATO|RAM~711_q\,
	combout => \I1|MEM_DATO|RAM~1021_combout\);

-- Location: FF_X36_Y16_N15
\I1|MEM_DATO|RAM~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~719_q\);

-- Location: LCCOMB_X36_Y16_N14
\I1|MEM_DATO|RAM~1022\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1022_combout\ = (\I1|MEM_DATO|RAM~1021_combout\ & (((\I1|MEM_DATO|RAM~719_q\) # (!\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|MEM_DATO|RAM~1021_combout\ & (\I1|MEM_DATO|RAM~703_q\ & ((\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~703_q\,
	datab => \I1|MEM_DATO|RAM~1021_combout\,
	datac => \I1|MEM_DATO|RAM~719_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1022_combout\);

-- Location: FF_X36_Y17_N1
\I1|MEM_DATO|RAM~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~767_q\);

-- Location: FF_X36_Y17_N31
\I1|MEM_DATO|RAM~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~783_q\);

-- Location: FF_X35_Y17_N5
\I1|MEM_DATO|RAM~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~775_q\);

-- Location: FF_X35_Y17_N31
\I1|MEM_DATO|RAM~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~759_q\);

-- Location: LCCOMB_X35_Y17_N30
\I1|MEM_DATO|RAM~1028\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1028_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~775_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~759_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~775_q\,
	datac => \I1|MEM_DATO|RAM~759_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1028_combout\);

-- Location: LCCOMB_X36_Y17_N30
\I1|MEM_DATO|RAM~1029\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1029_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1028_combout\ & ((\I1|MEM_DATO|RAM~783_q\))) # (!\I1|MEM_DATO|RAM~1028_combout\ & (\I1|MEM_DATO|RAM~767_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~767_q\,
	datac => \I1|MEM_DATO|RAM~783_q\,
	datad => \I1|MEM_DATO|RAM~1028_combout\,
	combout => \I1|MEM_DATO|RAM~1029_combout\);

-- Location: FF_X36_Y18_N13
\I1|MEM_DATO|RAM~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~679_q\);

-- Location: FF_X37_Y18_N9
\I1|MEM_DATO|RAM~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~671_q\);

-- Location: FF_X37_Y18_N23
\I1|MEM_DATO|RAM~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~663_q\);

-- Location: LCCOMB_X37_Y18_N22
\I1|MEM_DATO|RAM~1025\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1025_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~671_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~671_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~663_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1025_combout\);

-- Location: FF_X36_Y18_N7
\I1|MEM_DATO|RAM~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~687_q\);

-- Location: LCCOMB_X36_Y18_N6
\I1|MEM_DATO|RAM~1026\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1026_combout\ = (\I1|MEM_DATO|RAM~1025_combout\ & (((\I1|MEM_DATO|RAM~687_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1025_combout\ & (\I1|MEM_DATO|RAM~679_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~679_q\,
	datab => \I1|MEM_DATO|RAM~1025_combout\,
	datac => \I1|MEM_DATO|RAM~687_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1026_combout\);

-- Location: FF_X37_Y15_N3
\I1|MEM_DATO|RAM~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~727_q\);

-- Location: LCCOMB_X37_Y15_N16
\I1|MEM_DATO|RAM~735feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~735feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~735feeder_combout\);

-- Location: FF_X37_Y15_N17
\I1|MEM_DATO|RAM~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~735feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~735_q\);

-- Location: LCCOMB_X37_Y15_N2
\I1|MEM_DATO|RAM~1023\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1023_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|RAM_ADDRESS[0]~3_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~735_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~727_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~727_q\,
	datad => \I1|MEM_DATO|RAM~735_q\,
	combout => \I1|MEM_DATO|RAM~1023_combout\);

-- Location: FF_X38_Y15_N15
\I1|MEM_DATO|RAM~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~751_q\);

-- Location: FF_X38_Y15_N17
\I1|MEM_DATO|RAM~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~743_q\);

-- Location: LCCOMB_X38_Y15_N14
\I1|MEM_DATO|RAM~1024\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1024_combout\ = (\I1|MEM_DATO|RAM~1023_combout\ & (((\I1|MEM_DATO|RAM~751_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~1023_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~743_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1023_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~751_q\,
	datad => \I1|MEM_DATO|RAM~743_q\,
	combout => \I1|MEM_DATO|RAM~1024_combout\);

-- Location: LCCOMB_X38_Y18_N20
\I1|MEM_DATO|RAM~1027\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1027_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1024_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1026_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1026_combout\,
	datad => \I1|MEM_DATO|RAM~1024_combout\,
	combout => \I1|MEM_DATO|RAM~1027_combout\);

-- Location: LCCOMB_X39_Y18_N22
\I1|MEM_DATO|RAM~1030\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1030_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1027_combout\ & ((\I1|MEM_DATO|RAM~1029_combout\))) # (!\I1|MEM_DATO|RAM~1027_combout\ & (\I1|MEM_DATO|RAM~1022_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1022_combout\,
	datab => \I1|MEM_DATO|RAM~1029_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1027_combout\,
	combout => \I1|MEM_DATO|RAM~1030_combout\);

-- Location: LCCOMB_X40_Y18_N10
\I1|MEM_DATO|RAM~1485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1485_combout\ = (\I0|I0|MAR\(4) & ((\I0|I0|MAR\(7) & ((\I1|MEM_DATO|RAM~1030_combout\))) # (!\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1040_combout\)))) # (!\I0|I0|MAR\(4) & (((\I1|MEM_DATO|RAM~1040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(7),
	datac => \I1|MEM_DATO|RAM~1040_combout\,
	datad => \I1|MEM_DATO|RAM~1030_combout\,
	combout => \I1|MEM_DATO|RAM~1485_combout\);

-- Location: FF_X42_Y18_N13
\I1|MEM_DATO|RAM~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~31_q\);

-- Location: FF_X41_Y18_N31
\I1|MEM_DATO|RAM~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~47_q\);

-- Location: LCCOMB_X42_Y18_N12
\I1|MEM_DATO|RAM~1001\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1001_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~47_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~31_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~31_q\,
	datad => \I1|MEM_DATO|RAM~47_q\,
	combout => \I1|MEM_DATO|RAM~1001_combout\);

-- Location: FF_X42_Y18_N31
\I1|MEM_DATO|RAM~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~303_q\);

-- Location: LCCOMB_X43_Y18_N16
\I1|MEM_DATO|RAM~287feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~287feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~287feeder_combout\);

-- Location: FF_X43_Y18_N17
\I1|MEM_DATO|RAM~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~287feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~287_q\);

-- Location: LCCOMB_X42_Y18_N30
\I1|MEM_DATO|RAM~1002\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1002_combout\ = (\I1|MEM_DATO|RAM~1001_combout\ & (((\I1|MEM_DATO|RAM~303_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\))) # (!\I1|MEM_DATO|RAM~1001_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~287_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1001_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~303_q\,
	datad => \I1|MEM_DATO|RAM~287_q\,
	combout => \I1|MEM_DATO|RAM~1002_combout\);

-- Location: LCCOMB_X41_Y16_N14
\I1|MEM_DATO|RAM~279feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~279feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~279feeder_combout\);

-- Location: FF_X41_Y16_N15
\I1|MEM_DATO|RAM~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~279feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~279_q\);

-- Location: FF_X41_Y16_N17
\I1|MEM_DATO|RAM~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~295_q\);

-- Location: FF_X43_Y16_N7
\I1|MEM_DATO|RAM~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~39_q\);

-- Location: FF_X42_Y16_N17
\I1|MEM_DATO|RAM~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~23_q\);

-- Location: LCCOMB_X42_Y16_N16
\I1|MEM_DATO|RAM~1003\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1003_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~39_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~23_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~39_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~23_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1003_combout\);

-- Location: LCCOMB_X41_Y16_N16
\I1|MEM_DATO|RAM~1004\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1004_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1003_combout\ & ((\I1|MEM_DATO|RAM~295_q\))) # (!\I1|MEM_DATO|RAM~1003_combout\ & (\I1|MEM_DATO|RAM~279_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~279_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~295_q\,
	datad => \I1|MEM_DATO|RAM~1003_combout\,
	combout => \I1|MEM_DATO|RAM~1004_combout\);

-- Location: LCCOMB_X41_Y16_N30
\I1|MEM_DATO|RAM~1005\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1005_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1002_combout\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (((!\I1|RAM_ADDRESS[4]~2_combout\ & \I1|MEM_DATO|RAM~1004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1002_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|RAM_ADDRESS[4]~2_combout\,
	datad => \I1|MEM_DATO|RAM~1004_combout\,
	combout => \I1|MEM_DATO|RAM~1005_combout\);

-- Location: FF_X43_Y20_N3
\I1|MEM_DATO|RAM~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~167_q\);

-- Location: FF_X44_Y20_N11
\I1|MEM_DATO|RAM~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~151_q\);

-- Location: LCCOMB_X44_Y20_N10
\I1|MEM_DATO|RAM~999\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~999_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~167_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~151_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~167_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~151_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~999_combout\);

-- Location: FF_X43_Y20_N9
\I1|MEM_DATO|RAM~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~423_q\);

-- Location: FF_X44_Y20_N5
\I1|MEM_DATO|RAM~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~407_q\);

-- Location: LCCOMB_X43_Y20_N8
\I1|MEM_DATO|RAM~1000\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1000_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~999_combout\ & (\I1|MEM_DATO|RAM~423_q\)) # (!\I1|MEM_DATO|RAM~999_combout\ & ((\I1|MEM_DATO|RAM~407_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~999_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~999_combout\,
	datac => \I1|MEM_DATO|RAM~423_q\,
	datad => \I1|MEM_DATO|RAM~407_q\,
	combout => \I1|MEM_DATO|RAM~1000_combout\);

-- Location: FF_X46_Y20_N7
\I1|MEM_DATO|RAM~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~159_q\);

-- Location: FF_X45_Y20_N29
\I1|MEM_DATO|RAM~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~175_q\);

-- Location: LCCOMB_X46_Y20_N6
\I1|MEM_DATO|RAM~1006\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1006_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~175_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~159_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~159_q\,
	datad => \I1|MEM_DATO|RAM~175_q\,
	combout => \I1|MEM_DATO|RAM~1006_combout\);

-- Location: FF_X46_Y20_N17
\I1|MEM_DATO|RAM~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~415_q\);

-- Location: FF_X45_Y20_N15
\I1|MEM_DATO|RAM~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~431_q\);

-- Location: LCCOMB_X45_Y20_N14
\I1|MEM_DATO|RAM~1007\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1007_combout\ = (\I1|MEM_DATO|RAM~1006_combout\ & (((\I1|MEM_DATO|RAM~431_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1006_combout\ & (\I1|MEM_DATO|RAM~415_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1006_combout\,
	datab => \I1|MEM_DATO|RAM~415_q\,
	datac => \I1|MEM_DATO|RAM~431_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1007_combout\);

-- Location: LCCOMB_X41_Y16_N12
\I1|MEM_DATO|RAM~1008\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1008_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1005_combout\ & ((\I1|MEM_DATO|RAM~1007_combout\))) # (!\I1|MEM_DATO|RAM~1005_combout\ & (\I1|MEM_DATO|RAM~1000_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~1005_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1005_combout\,
	datac => \I1|MEM_DATO|RAM~1000_combout\,
	datad => \I1|MEM_DATO|RAM~1007_combout\,
	combout => \I1|MEM_DATO|RAM~1008_combout\);

-- Location: FF_X46_Y21_N17
\I1|MEM_DATO|RAM~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~455_q\);

-- Location: FF_X46_Y21_N31
\I1|MEM_DATO|RAM~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~463_q\);

-- Location: FF_X45_Y21_N1
\I1|MEM_DATO|RAM~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~207_q\);

-- Location: FF_X45_Y21_N23
\I1|MEM_DATO|RAM~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~199_q\);

-- Location: LCCOMB_X45_Y21_N22
\I1|MEM_DATO|RAM~996\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~996_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~207_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~199_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~207_q\,
	datac => \I1|MEM_DATO|RAM~199_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~996_combout\);

-- Location: LCCOMB_X46_Y21_N30
\I1|MEM_DATO|RAM~997\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~997_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~996_combout\ & ((\I1|MEM_DATO|RAM~463_q\))) # (!\I1|MEM_DATO|RAM~996_combout\ & (\I1|MEM_DATO|RAM~455_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~455_q\,
	datac => \I1|MEM_DATO|RAM~463_q\,
	datad => \I1|MEM_DATO|RAM~996_combout\,
	combout => \I1|MEM_DATO|RAM~997_combout\);

-- Location: FF_X46_Y18_N9
\I1|MEM_DATO|RAM~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~439_q\);

-- Location: FF_X45_Y18_N27
\I1|MEM_DATO|RAM~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~447_q\);

-- Location: FF_X45_Y18_N21
\I1|MEM_DATO|RAM~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~191_q\);

-- Location: FF_X46_Y18_N27
\I1|MEM_DATO|RAM~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~183_q\);

-- Location: LCCOMB_X46_Y18_N26
\I1|MEM_DATO|RAM~989\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~989_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~191_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~191_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~183_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~989_combout\);

-- Location: LCCOMB_X45_Y18_N26
\I1|MEM_DATO|RAM~990\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~990_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~989_combout\ & ((\I1|MEM_DATO|RAM~447_q\))) # (!\I1|MEM_DATO|RAM~989_combout\ & (\I1|MEM_DATO|RAM~439_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~439_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~447_q\,
	datad => \I1|MEM_DATO|RAM~989_combout\,
	combout => \I1|MEM_DATO|RAM~990_combout\);

-- Location: FF_X47_Y19_N19
\I1|MEM_DATO|RAM~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~311_q\);

-- Location: FF_X45_Y19_N9
\I1|MEM_DATO|RAM~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~319_q\);

-- Location: FF_X46_Y19_N21
\I1|MEM_DATO|RAM~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~63_q\);

-- Location: FF_X46_Y19_N23
\I1|MEM_DATO|RAM~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~55_q\);

-- Location: LCCOMB_X46_Y19_N22
\I1|MEM_DATO|RAM~993\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~993_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~63_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~63_q\,
	datac => \I1|MEM_DATO|RAM~55_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~993_combout\);

-- Location: LCCOMB_X45_Y19_N8
\I1|MEM_DATO|RAM~994\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~994_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~993_combout\ & ((\I1|MEM_DATO|RAM~319_q\))) # (!\I1|MEM_DATO|RAM~993_combout\ & (\I1|MEM_DATO|RAM~311_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~311_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~319_q\,
	datad => \I1|MEM_DATO|RAM~993_combout\,
	combout => \I1|MEM_DATO|RAM~994_combout\);

-- Location: FF_X49_Y19_N7
\I1|MEM_DATO|RAM~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~71_q\);

-- Location: FF_X49_Y19_N21
\I1|MEM_DATO|RAM~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~79_q\);

-- Location: LCCOMB_X49_Y19_N6
\I1|MEM_DATO|RAM~991\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~991_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~79_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~71_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~71_q\,
	datad => \I1|MEM_DATO|RAM~79_q\,
	combout => \I1|MEM_DATO|RAM~991_combout\);

-- Location: FF_X47_Y19_N17
\I1|MEM_DATO|RAM~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~327_q\);

-- Location: FF_X45_Y19_N11
\I1|MEM_DATO|RAM~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~335_q\);

-- Location: LCCOMB_X45_Y19_N10
\I1|MEM_DATO|RAM~992\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~992_combout\ = (\I1|MEM_DATO|RAM~991_combout\ & (((\I1|MEM_DATO|RAM~335_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~991_combout\ & (\I1|MEM_DATO|RAM~327_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~991_combout\,
	datab => \I1|MEM_DATO|RAM~327_q\,
	datac => \I1|MEM_DATO|RAM~335_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~992_combout\);

-- Location: LCCOMB_X45_Y19_N26
\I1|MEM_DATO|RAM~995\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~995_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~992_combout\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~994_combout\,
	datad => \I1|MEM_DATO|RAM~992_combout\,
	combout => \I1|MEM_DATO|RAM~995_combout\);

-- Location: LCCOMB_X45_Y16_N8
\I1|MEM_DATO|RAM~998\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~998_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~995_combout\ & (\I1|MEM_DATO|RAM~997_combout\)) # (!\I1|MEM_DATO|RAM~995_combout\ & ((\I1|MEM_DATO|RAM~990_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~997_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~990_combout\,
	datad => \I1|MEM_DATO|RAM~995_combout\,
	combout => \I1|MEM_DATO|RAM~998_combout\);

-- Location: LCCOMB_X41_Y16_N26
\I1|MEM_DATO|RAM~1009\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1009_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~998_combout\))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (\I1|MEM_DATO|RAM~1008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1008_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~998_combout\,
	combout => \I1|MEM_DATO|RAM~1009_combout\);

-- Location: FF_X34_Y19_N23
\I1|MEM_DATO|RAM~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~511_q\);

-- Location: FF_X37_Y19_N7
\I1|MEM_DATO|RAM~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~527_q\);

-- Location: FF_X34_Y19_N9
\I1|MEM_DATO|RAM~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~255_q\);

-- Location: FF_X37_Y19_N25
\I1|MEM_DATO|RAM~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~271_q\);

-- Location: LCCOMB_X34_Y19_N8
\I1|MEM_DATO|RAM~1017\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1017_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~271_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~255_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~255_q\,
	datad => \I1|MEM_DATO|RAM~271_q\,
	combout => \I1|MEM_DATO|RAM~1017_combout\);

-- Location: LCCOMB_X37_Y19_N6
\I1|MEM_DATO|RAM~1018\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1018_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1017_combout\ & ((\I1|MEM_DATO|RAM~527_q\))) # (!\I1|MEM_DATO|RAM~1017_combout\ & (\I1|MEM_DATO|RAM~511_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~511_q\,
	datac => \I1|MEM_DATO|RAM~527_q\,
	datad => \I1|MEM_DATO|RAM~1017_combout\,
	combout => \I1|MEM_DATO|RAM~1018_combout\);

-- Location: FF_X37_Y20_N29
\I1|MEM_DATO|RAM~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~375_q\);

-- Location: LCCOMB_X39_Y20_N24
\I1|MEM_DATO|RAM~135feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~135feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~135feeder_combout\);

-- Location: FF_X39_Y20_N25
\I1|MEM_DATO|RAM~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~135feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~135_q\);

-- Location: FF_X37_Y20_N11
\I1|MEM_DATO|RAM~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~119_q\);

-- Location: LCCOMB_X37_Y20_N10
\I1|MEM_DATO|RAM~1014\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1014_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~135_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~119_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~135_q\,
	datac => \I1|MEM_DATO|RAM~119_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1014_combout\);

-- Location: FF_X39_Y20_N23
\I1|MEM_DATO|RAM~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~391_q\);

-- Location: LCCOMB_X39_Y20_N22
\I1|MEM_DATO|RAM~1015\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1015_combout\ = (\I1|MEM_DATO|RAM~1014_combout\ & (((\I1|MEM_DATO|RAM~391_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1014_combout\ & (\I1|MEM_DATO|RAM~375_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~375_q\,
	datab => \I1|MEM_DATO|RAM~1014_combout\,
	datac => \I1|MEM_DATO|RAM~391_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1015_combout\);

-- Location: LCCOMB_X38_Y20_N10
\I1|MEM_DATO|RAM~383feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~383feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~383feeder_combout\);

-- Location: FF_X38_Y20_N11
\I1|MEM_DATO|RAM~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~383feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~383_q\);

-- Location: FF_X40_Y20_N9
\I1|MEM_DATO|RAM~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~399_q\);

-- Location: FF_X41_Y20_N27
\I1|MEM_DATO|RAM~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~127_q\);

-- Location: FF_X40_Y20_N19
\I1|MEM_DATO|RAM~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~143_q\);

-- Location: LCCOMB_X41_Y20_N26
\I1|MEM_DATO|RAM~1012\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1012_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~143_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~127_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~127_q\,
	datad => \I1|MEM_DATO|RAM~143_q\,
	combout => \I1|MEM_DATO|RAM~1012_combout\);

-- Location: LCCOMB_X40_Y20_N8
\I1|MEM_DATO|RAM~1013\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1013_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1012_combout\ & ((\I1|MEM_DATO|RAM~399_q\))) # (!\I1|MEM_DATO|RAM~1012_combout\ & (\I1|MEM_DATO|RAM~383_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~383_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~399_q\,
	datad => \I1|MEM_DATO|RAM~1012_combout\,
	combout => \I1|MEM_DATO|RAM~1013_combout\);

-- Location: LCCOMB_X40_Y20_N22
\I1|MEM_DATO|RAM~1016\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1016_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1013_combout\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (\I1|MEM_DATO|RAM~1015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1015_combout\,
	datac => \I1|MEM_DATO|RAM~1013_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1016_combout\);

-- Location: FF_X35_Y19_N15
\I1|MEM_DATO|RAM~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~247_q\);

-- Location: LCCOMB_X36_Y19_N28
\I1|MEM_DATO|RAM~263feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~263feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|MEM_DATO|RAM~263feeder_combout\);

-- Location: FF_X36_Y19_N29
\I1|MEM_DATO|RAM~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~263feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~263_q\);

-- Location: LCCOMB_X35_Y19_N14
\I1|MEM_DATO|RAM~1010\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1010_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~263_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~247_q\,
	datad => \I1|MEM_DATO|RAM~263_q\,
	combout => \I1|MEM_DATO|RAM~1010_combout\);

-- Location: FF_X35_Y19_N29
\I1|MEM_DATO|RAM~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~503_q\);

-- Location: FF_X36_Y19_N11
\I1|MEM_DATO|RAM~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~519_q\);

-- Location: LCCOMB_X36_Y19_N10
\I1|MEM_DATO|RAM~1011\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1011_combout\ = (\I1|MEM_DATO|RAM~1010_combout\ & (((\I1|MEM_DATO|RAM~519_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1010_combout\ & (\I1|MEM_DATO|RAM~503_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1010_combout\,
	datab => \I1|MEM_DATO|RAM~503_q\,
	datac => \I1|MEM_DATO|RAM~519_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1011_combout\);

-- Location: LCCOMB_X41_Y16_N4
\I1|MEM_DATO|RAM~1019\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1019_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1016_combout\ & (\I1|MEM_DATO|RAM~1018_combout\)) # (!\I1|MEM_DATO|RAM~1016_combout\ & ((\I1|MEM_DATO|RAM~1011_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1018_combout\,
	datac => \I1|MEM_DATO|RAM~1016_combout\,
	datad => \I1|MEM_DATO|RAM~1011_combout\,
	combout => \I1|MEM_DATO|RAM~1019_combout\);

-- Location: FF_X39_Y19_N3
\I1|MEM_DATO|RAM~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~87_q\);

-- Location: FF_X39_Y19_N17
\I1|MEM_DATO|RAM~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~343_q\);

-- Location: LCCOMB_X39_Y19_N2
\I1|MEM_DATO|RAM~983\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~983_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~343_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~87_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~87_q\,
	datad => \I1|MEM_DATO|RAM~343_q\,
	combout => \I1|MEM_DATO|RAM~983_combout\);

-- Location: FF_X42_Y17_N15
\I1|MEM_DATO|RAM~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~471_q\);

-- Location: FF_X42_Y17_N21
\I1|MEM_DATO|RAM~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~215_q\);

-- Location: LCCOMB_X42_Y17_N14
\I1|MEM_DATO|RAM~984\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~984_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~983_combout\ & (\I1|MEM_DATO|RAM~471_q\)) # (!\I1|MEM_DATO|RAM~983_combout\ & ((\I1|MEM_DATO|RAM~215_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (\I1|MEM_DATO|RAM~983_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~983_combout\,
	datac => \I1|MEM_DATO|RAM~471_q\,
	datad => \I1|MEM_DATO|RAM~215_q\,
	combout => \I1|MEM_DATO|RAM~984_combout\);

-- Location: FF_X38_Y19_N13
\I1|MEM_DATO|RAM~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~351_q\);

-- Location: FF_X38_Y19_N11
\I1|MEM_DATO|RAM~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~95_q\);

-- Location: LCCOMB_X38_Y19_N10
\I1|MEM_DATO|RAM~981\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~981_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~351_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~351_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~95_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~981_combout\);

-- Location: FF_X42_Y15_N11
\I1|MEM_DATO|RAM~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~479_q\);

-- Location: FF_X42_Y15_N1
\I1|MEM_DATO|RAM~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~223_q\);

-- Location: LCCOMB_X42_Y15_N10
\I1|MEM_DATO|RAM~982\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~982_combout\ = (\I1|MEM_DATO|RAM~981_combout\ & (((\I1|MEM_DATO|RAM~479_q\)) # (!\I1|RAM_ADDRESS[4]~2_combout\))) # (!\I1|MEM_DATO|RAM~981_combout\ & (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~223_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~981_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~479_q\,
	datad => \I1|MEM_DATO|RAM~223_q\,
	combout => \I1|MEM_DATO|RAM~982_combout\);

-- Location: LCCOMB_X41_Y16_N10
\I1|MEM_DATO|RAM~985\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~985_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~982_combout\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~984_combout\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~984_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~982_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~985_combout\);

-- Location: FF_X41_Y17_N15
\I1|MEM_DATO|RAM~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~487_q\);

-- Location: FF_X41_Y17_N29
\I1|MEM_DATO|RAM~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~231_q\);

-- Location: FF_X40_Y19_N17
\I1|MEM_DATO|RAM~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~359_q\);

-- Location: FF_X41_Y19_N5
\I1|MEM_DATO|RAM~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~103_q\);

-- Location: LCCOMB_X41_Y19_N4
\I1|MEM_DATO|RAM~979\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~979_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~359_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~103_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~359_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~103_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~979_combout\);

-- Location: LCCOMB_X41_Y17_N28
\I1|MEM_DATO|RAM~980\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~980_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~979_combout\ & (\I1|MEM_DATO|RAM~487_q\)) # (!\I1|MEM_DATO|RAM~979_combout\ & ((\I1|MEM_DATO|RAM~231_q\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~487_q\,
	datac => \I1|MEM_DATO|RAM~231_q\,
	datad => \I1|MEM_DATO|RAM~979_combout\,
	combout => \I1|MEM_DATO|RAM~980_combout\);

-- Location: FF_X40_Y15_N13
\I1|MEM_DATO|RAM~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~239_q\);

-- Location: FF_X40_Y19_N3
\I1|MEM_DATO|RAM~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~367_q\);

-- Location: FF_X41_Y15_N21
\I1|MEM_DATO|RAM~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~111_q\);

-- Location: LCCOMB_X41_Y15_N20
\I1|MEM_DATO|RAM~986\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~986_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~367_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~111_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~367_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~111_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~986_combout\);

-- Location: FF_X41_Y15_N7
\I1|MEM_DATO|RAM~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~495_q\);

-- Location: LCCOMB_X41_Y15_N6
\I1|MEM_DATO|RAM~987\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~987_combout\ = (\I1|MEM_DATO|RAM~986_combout\ & (((\I1|MEM_DATO|RAM~495_q\) # (!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~986_combout\ & (\I1|MEM_DATO|RAM~239_q\ & ((\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~239_q\,
	datab => \I1|MEM_DATO|RAM~986_combout\,
	datac => \I1|MEM_DATO|RAM~495_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~987_combout\);

-- Location: LCCOMB_X41_Y16_N28
\I1|MEM_DATO|RAM~988\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~988_combout\ = (\I1|MEM_DATO|RAM~985_combout\ & (((\I1|MEM_DATO|RAM~987_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~985_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~980_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~985_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~980_combout\,
	datad => \I1|MEM_DATO|RAM~987_combout\,
	combout => \I1|MEM_DATO|RAM~988_combout\);

-- Location: LCCOMB_X41_Y16_N18
\I1|MEM_DATO|RAM~1020\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1020_combout\ = (\I1|MEM_DATO|RAM~1009_combout\ & (((\I1|MEM_DATO|RAM~1019_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\))) # (!\I1|MEM_DATO|RAM~1009_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1009_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1019_combout\,
	datad => \I1|MEM_DATO|RAM~988_combout\,
	combout => \I1|MEM_DATO|RAM~1020_combout\);

-- Location: LCCOMB_X40_Y18_N18
\I1|MEM_DATO|RAM~1041\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1041_combout\ = (\I1|Equal0~0_combout\ & (\I1|MEM_DATO|RAM~1485_combout\ & ((!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|Equal0~0_combout\ & (((\I1|MEM_DATO|RAM~1020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1485_combout\,
	datab => \I1|MEM_DATO|RAM~1020_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1041_combout\);

-- Location: FF_X40_Y18_N19
\I1|MEM_DATO|Data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1041_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(7));

-- Location: IOIBUF_X78_Y35_N15
\port_in_07[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(7),
	o => \port_in_07[7]~input_o\);

-- Location: IOIBUF_X78_Y34_N1
\port_in_15[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(7),
	o => \port_in_15[7]~input_o\);

-- Location: IOIBUF_X78_Y29_N15
\port_in_03[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(7),
	o => \port_in_03[7]~input_o\);

-- Location: IOIBUF_X78_Y33_N1
\port_in_11[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(7),
	o => \port_in_11[7]~input_o\);

-- Location: LCCOMB_X77_Y33_N26
\I0|I0|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~13_combout\ = (\I0|I0|MAR\(3) & (((\port_in_11[7]~input_o\) # (\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & (\port_in_03[7]~input_o\ & ((!\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_03[7]~input_o\,
	datab => \port_in_11[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux8~13_combout\);

-- Location: LCCOMB_X77_Y33_N8
\I0|I0|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~14_combout\ = (\I0|I0|Mux8~13_combout\ & (((\port_in_15[7]~input_o\) # (!\I0|I0|MAR\(2))))) # (!\I0|I0|Mux8~13_combout\ & (\port_in_07[7]~input_o\ & ((\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_07[7]~input_o\,
	datab => \port_in_15[7]~input_o\,
	datac => \I0|I0|Mux8~13_combout\,
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux8~14_combout\);

-- Location: IOIBUF_X78_Y33_N22
\port_in_14[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(7),
	o => \port_in_14[7]~input_o\);

-- Location: IOIBUF_X78_Y33_N8
\port_in_06[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(7),
	o => \port_in_06[7]~input_o\);

-- Location: IOIBUF_X78_Y30_N15
\port_in_02[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(7),
	o => \port_in_02[7]~input_o\);

-- Location: IOIBUF_X78_Y35_N22
\port_in_10[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(7),
	o => \port_in_10[7]~input_o\);

-- Location: LCCOMB_X77_Y33_N28
\I0|I0|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~6_combout\ = (\I0|I0|MAR\(3) & (((\port_in_10[7]~input_o\) # (\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & (\port_in_02[7]~input_o\ & ((!\I0|I0|MAR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[7]~input_o\,
	datab => \port_in_10[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux8~6_combout\);

-- Location: LCCOMB_X77_Y33_N30
\I0|I0|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~7_combout\ = (\I0|I0|MAR\(2) & ((\I0|I0|Mux8~6_combout\ & (\port_in_14[7]~input_o\)) # (!\I0|I0|Mux8~6_combout\ & ((\port_in_06[7]~input_o\))))) # (!\I0|I0|MAR\(2) & (((\I0|I0|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \port_in_14[7]~input_o\,
	datac => \port_in_06[7]~input_o\,
	datad => \I0|I0|Mux8~6_combout\,
	combout => \I0|I0|Mux8~7_combout\);

-- Location: IOIBUF_X78_Y36_N1
\port_in_09[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(7),
	o => \port_in_09[7]~input_o\);

-- Location: IOIBUF_X78_Y36_N8
\port_in_13[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(7),
	o => \port_in_13[7]~input_o\);

-- Location: IOIBUF_X78_Y34_N23
\port_in_01[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(7),
	o => \port_in_01[7]~input_o\);

-- Location: IOIBUF_X78_Y36_N23
\port_in_05[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(7),
	o => \port_in_05[7]~input_o\);

-- Location: LCCOMB_X77_Y33_N12
\I0|I0|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~8_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & ((\port_in_05[7]~input_o\))) # (!\I0|I0|MAR\(2) & (\port_in_01[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_01[7]~input_o\,
	datab => \port_in_05[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux8~8_combout\);

-- Location: LCCOMB_X77_Y33_N14
\I0|I0|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~9_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux8~8_combout\ & ((\port_in_13[7]~input_o\))) # (!\I0|I0|Mux8~8_combout\ & (\port_in_09[7]~input_o\)))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[7]~input_o\,
	datab => \port_in_13[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|Mux8~8_combout\,
	combout => \I0|I0|Mux8~9_combout\);

-- Location: IOIBUF_X78_Y34_N15
\port_in_08[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(7),
	o => \port_in_08[7]~input_o\);

-- Location: IOIBUF_X78_Y35_N8
\port_in_12[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(7),
	o => \port_in_12[7]~input_o\);

-- Location: IOIBUF_X78_Y37_N8
\port_in_04[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(7),
	o => \port_in_04[7]~input_o\);

-- Location: IOIBUF_X78_Y31_N22
\port_in_00[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(7),
	o => \port_in_00[7]~input_o\);

-- Location: LCCOMB_X77_Y33_N16
\I0|I0|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~10_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2))))) # (!\I0|I0|MAR\(3) & ((\I0|I0|MAR\(2) & (\port_in_04[7]~input_o\)) # (!\I0|I0|MAR\(2) & ((\port_in_00[7]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_04[7]~input_o\,
	datab => \port_in_00[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|MAR\(2),
	combout => \I0|I0|Mux8~10_combout\);

-- Location: LCCOMB_X77_Y33_N6
\I0|I0|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~11_combout\ = (\I0|I0|MAR\(3) & ((\I0|I0|Mux8~10_combout\ & ((\port_in_12[7]~input_o\))) # (!\I0|I0|Mux8~10_combout\ & (\port_in_08[7]~input_o\)))) # (!\I0|I0|MAR\(3) & (((\I0|I0|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[7]~input_o\,
	datab => \port_in_12[7]~input_o\,
	datac => \I0|I0|MAR\(3),
	datad => \I0|I0|Mux8~10_combout\,
	combout => \I0|I0|Mux8~11_combout\);

-- Location: LCCOMB_X77_Y33_N20
\I0|I0|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~12_combout\ = (\I0|I0|MAR\(1) & (\I0|I0|MAR\(0))) # (!\I0|I0|MAR\(1) & ((\I0|I0|MAR\(0) & (\I0|I0|Mux8~9_combout\)) # (!\I0|I0|MAR\(0) & ((\I0|I0|Mux8~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \I0|I0|MAR\(0),
	datac => \I0|I0|Mux8~9_combout\,
	datad => \I0|I0|Mux8~11_combout\,
	combout => \I0|I0|Mux8~12_combout\);

-- Location: LCCOMB_X77_Y33_N22
\I0|I0|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~15_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux8~12_combout\ & (\I0|I0|Mux8~14_combout\)) # (!\I0|I0|Mux8~12_combout\ & ((\I0|I0|Mux8~7_combout\))))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(1),
	datab => \I0|I0|Mux8~14_combout\,
	datac => \I0|I0|Mux8~7_combout\,
	datad => \I0|I0|Mux8~12_combout\,
	combout => \I0|I0|Mux8~15_combout\);

-- Location: LCCOMB_X44_Y21_N24
\I1|MEM_PROG|ROM~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~23_combout\ = \I0|I0|MAR\(1) $ (!\I0|I0|MAR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|MAR\(0),
	combout => \I1|MEM_PROG|ROM~23_combout\);

-- Location: LCCOMB_X44_Y21_N2
\I1|MEM_PROG|ROM~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~19_combout\ = (\I0|I0|MAR\(5)) # ((\I0|I0|MAR\(4)) # ((\I0|I0|MAR\(2) & \I1|MEM_PROG|ROM~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(5),
	datab => \I0|I0|MAR\(2),
	datac => \I0|I0|MAR\(4),
	datad => \I1|MEM_PROG|ROM~23_combout\,
	combout => \I1|MEM_PROG|ROM~19_combout\);

-- Location: LCCOMB_X44_Y21_N16
\I1|MEM_PROG|ROM~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_PROG|ROM~93_combout\ = (\I0|I0|MAR\(7)) # ((!\I0|I0|MAR\(6) & (!\I0|I0|MAR\(3) & !\I1|MEM_PROG|ROM~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(6),
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_PROG|ROM~19_combout\,
	combout => \I1|MEM_PROG|ROM~93_combout\);

-- Location: FF_X44_Y21_N17
\I1|MEM_PROG|Data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_PROG|ROM~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_PROG|Data_out\(7));

-- Location: LCCOMB_X42_Y21_N4
\I0|I0|ALU_UNIT|I8|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|S~0_combout\ = (\I0|I0|A_REG\(7) & (\I0|I1|edo.AxorB~q\ & (!\I0|I0|B_REG\(7)))) # (!\I0|I0|A_REG\(7) & ((\I0|I1|edo.nB~q\) # ((\I0|I1|edo.AxorB~q\ & \I0|I0|B_REG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|A_REG\(7),
	datab => \I0|I1|edo.AxorB~q\,
	datac => \I0|I0|B_REG\(7),
	datad => \I0|I1|edo.nB~q\,
	combout => \I0|I0|ALU_UNIT|I8|S~0_combout\);

-- Location: LCCOMB_X42_Y21_N8
\I0|I0|ALU_UNIT|I8|XOR2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|XOR2~combout\ = \I0|I1|edo.Sub_AB~q\ $ (((\I0|I0|Mux0~0_combout\) # ((\I0|I1|edo.Store_B4~q\ & \I0|I0|B_REG\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I0|B_REG\(7),
	datad => \I0|I0|Mux0~0_combout\,
	combout => \I0|I0|ALU_UNIT|I8|XOR2~combout\);

-- Location: LCCOMB_X42_Y21_N26
\I0|I0|ALU_UNIT|I8|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|S~2_combout\ = (\I0|I0|B_REG\(7) & ((\I0|I1|edo.AorB~q\) # ((\I0|I0|ALU_UNIT|I8|XOR2~combout\ & \I0|I1|edo.AandB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.AorB~q\,
	datab => \I0|I0|B_REG\(7),
	datac => \I0|I0|ALU_UNIT|I8|XOR2~combout\,
	datad => \I0|I1|edo.AandB~q\,
	combout => \I0|I0|ALU_UNIT|I8|S~2_combout\);

-- Location: LCCOMB_X42_Y21_N30
\I0|I0|ALU_UNIT|I8|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|S~1_combout\ = (\I0|I1|edo.nA~q\ & (((\I0|I0|A_REG\(7) & \I0|I1|edo.AorB~q\)) # (!\I0|I0|B_REG\(7)))) # (!\I0|I1|edo.nA~q\ & (((\I0|I0|A_REG\(7) & \I0|I1|edo.AorB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nA~q\,
	datab => \I0|I0|B_REG\(7),
	datac => \I0|I0|A_REG\(7),
	datad => \I0|I1|edo.AorB~q\,
	combout => \I0|I0|ALU_UNIT|I8|S~1_combout\);

-- Location: LCCOMB_X41_Y21_N0
\I0|I0|ALU_UNIT|I8|A6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|A6~0_combout\ = (\I0|I1|edo.Sub_AB~q\) # ((\I0|I1|edo.Add_AB~q\ & \I0|I0|ALU_UNIT|I7|C~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Add_AB~q\,
	datab => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|ALU_UNIT|I7|C~0_combout\,
	combout => \I0|I0|ALU_UNIT|I8|A6~0_combout\);

-- Location: LCCOMB_X41_Y21_N2
\I0|I0|ALU_UNIT|I8|A6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|A6~1_combout\ = (!\I0|I1|ALU_sel[0]~0_combout\ & (\I0|I0|B_REG\(7) $ (\I0|I0|ALU_UNIT|I8|XOR2~combout\ $ (\I0|I0|ALU_UNIT|I8|A6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|ALU_sel[0]~0_combout\,
	datab => \I0|I0|B_REG\(7),
	datac => \I0|I0|ALU_UNIT|I8|XOR2~combout\,
	datad => \I0|I0|ALU_UNIT|I8|A6~0_combout\,
	combout => \I0|I0|ALU_UNIT|I8|A6~1_combout\);

-- Location: LCCOMB_X41_Y21_N24
\I0|I0|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~16_combout\ = (\I0|I0|ALU_UNIT|I8|S~0_combout\) # ((\I0|I0|ALU_UNIT|I8|S~2_combout\) # ((\I0|I0|ALU_UNIT|I8|S~1_combout\) # (\I0|I0|ALU_UNIT|I8|A6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I8|S~0_combout\,
	datab => \I0|I0|ALU_UNIT|I8|S~2_combout\,
	datac => \I0|I0|ALU_UNIT|I8|S~1_combout\,
	datad => \I0|I0|ALU_UNIT|I8|A6~1_combout\,
	combout => \I0|I0|Mux8~16_combout\);

-- Location: LCCOMB_X41_Y21_N6
\I0|I0|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~17_combout\ = (\I0|I0|Mux8~5_combout\ & ((\I1|MEM_PROG|Data_out\(7)) # ((\I0|I0|Mux8~4_combout\)))) # (!\I0|I0|Mux8~5_combout\ & (((!\I0|I0|Mux8~4_combout\ & \I0|I0|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_PROG|Data_out\(7),
	datab => \I0|I0|Mux8~5_combout\,
	datac => \I0|I0|Mux8~4_combout\,
	datad => \I0|I0|Mux8~16_combout\,
	combout => \I0|I0|Mux8~17_combout\);

-- Location: LCCOMB_X41_Y21_N28
\I0|I0|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~18_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux8~17_combout\ & (\I1|MEM_DATO|Data_out\(7))) # (!\I0|I0|Mux8~17_combout\ & ((\I0|I0|Mux8~15_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux8~19_combout\,
	datab => \I1|MEM_DATO|Data_out\(7),
	datac => \I0|I0|Mux8~15_combout\,
	datad => \I0|I0|Mux8~17_combout\,
	combout => \I0|I0|Mux8~18_combout\);

-- Location: LCCOMB_X41_Y21_N26
\I0|I0|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux8~20_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux8~18_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux8~18_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~combout\,
	datab => \I0|I0|Mux0~1_combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux8~18_combout\,
	combout => \I0|I0|Mux8~20_combout\);

-- Location: FF_X41_Y21_N27
\I0|I0|IR_REG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux8~20_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(7));

-- Location: LCCOMB_X41_Y23_N6
\I0|I1|Equal11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Equal11~0_combout\ = (!\I0|I0|IR_REG\(7) & (\I0|I0|IR_REG\(6) & (!\I0|I0|IR_REG\(3) & !\I0|I0|IR_REG\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(7),
	datab => \I0|I0|IR_REG\(6),
	datac => \I0|I0|IR_REG\(3),
	datad => \I0|I0|IR_REG\(5),
	combout => \I0|I1|Equal11~0_combout\);

-- Location: LCCOMB_X40_Y22_N14
\I0|I1|Selector0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~45_combout\ = (\I0|I1|Equal11~0_combout\ & !\I0|I0|IR_REG\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|Equal11~0_combout\,
	datac => \I0|I0|IR_REG\(1),
	combout => \I0|I1|Selector0~45_combout\);

-- Location: LCCOMB_X41_Y22_N16
\I0|I1|Selector0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~42_combout\ = (!\I0|I1|Equal11~1_combout\ & (\I0|I1|edo.Decode~q\ & ((\I0|I0|IR_REG\(2)) # (!\I0|I1|Selector0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Selector0~45_combout\,
	datab => \I0|I1|Equal11~1_combout\,
	datac => \I0|I1|edo.Decode~q\,
	datad => \I0|I0|IR_REG\(2),
	combout => \I0|I1|Selector0~42_combout\);

-- Location: LCCOMB_X42_Y24_N12
\I0|I1|Selector0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~40_combout\ = (((\I0|I1|edo.Store_B4~q\) # (!\I0|I1|WideOr7~0_combout\)) # (!\I0|I1|WideOr6~0_combout\)) # (!\I0|I1|Selector0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Selector0~39_combout\,
	datab => \I0|I1|WideOr6~0_combout\,
	datac => \I0|I1|edo.Store_B4~q\,
	datad => \I0|I1|WideOr7~0_combout\,
	combout => \I0|I1|Selector0~40_combout\);

-- Location: LCCOMB_X41_Y23_N8
\I0|I1|Selector0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~44_combout\ = (!\I0|I1|Equal2~1_combout\ & ((\I0|I0|IR_REG\(1)) # ((\I0|I0|IR_REG\(0)) # (!\I0|I1|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(1),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I1|Equal2~1_combout\,
	datad => \I0|I1|Equal6~2_combout\,
	combout => \I0|I1|Selector0~44_combout\);

-- Location: LCCOMB_X41_Y22_N2
\I0|I1|Selector0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~41_combout\ = (!\I0|I1|Equal21~3_combout\ & (\I0|I1|Selector0~44_combout\ & (!\I0|I1|Equal1~0_combout\ & !\I0|I1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Equal21~3_combout\,
	datab => \I0|I1|Selector0~44_combout\,
	datac => \I0|I1|Equal1~0_combout\,
	datad => \I0|I1|Equal0~1_combout\,
	combout => \I0|I1|Selector0~41_combout\);

-- Location: LCCOMB_X41_Y23_N24
\I0|I1|Selector0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~47_combout\ = (\I0|I0|IR_REG\(2)) # ((!\I0|I0|IR_REG\(1) & ((!\I0|I0|IR_REG\(0)) # (!\I0|I0|IR_REG\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(5),
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(2),
	datad => \I0|I0|IR_REG\(1),
	combout => \I0|I1|Selector0~47_combout\);

-- Location: LCCOMB_X41_Y23_N14
\I0|I1|Selector0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~48_combout\ = (\I0|I0|IR_REG\(2) & (\I0|I1|Selector0~47_combout\ & ((\I0|I0|IR_REG\(6)) # (!\I0|I0|IR_REG\(5))))) # (!\I0|I0|IR_REG\(2) & ((\I0|I1|Selector0~47_combout\) # (\I0|I0|IR_REG\(5) $ (!\I0|I0|IR_REG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(5),
	datab => \I0|I0|IR_REG\(2),
	datac => \I0|I0|IR_REG\(6),
	datad => \I0|I1|Selector0~47_combout\,
	combout => \I0|I1|Selector0~48_combout\);

-- Location: LCCOMB_X41_Y23_N2
\I0|I1|Selector0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~46_combout\ = (\I0|I0|IR_REG\(4)) # ((\I0|I1|Selector0~48_combout\) # ((\I0|I0|IR_REG\(3)) # (\I0|I0|IR_REG\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datab => \I0|I1|Selector0~48_combout\,
	datac => \I0|I0|IR_REG\(3),
	datad => \I0|I0|IR_REG\(7),
	combout => \I0|I1|Selector0~46_combout\);

-- Location: LCCOMB_X42_Y24_N20
\I0|I1|Selector0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|Selector0~43_combout\ = (!\I0|I1|Selector0~40_combout\ & (((!\I0|I1|Selector0~46_combout\) # (!\I0|I1|Selector0~41_combout\)) # (!\I0|I1|Selector0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|Selector0~42_combout\,
	datab => \I0|I1|Selector0~40_combout\,
	datac => \I0|I1|Selector0~41_combout\,
	datad => \I0|I1|Selector0~46_combout\,
	combout => \I0|I1|Selector0~43_combout\);

-- Location: FF_X42_Y24_N21
\I0|I1|edo.Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|Selector0~43_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Idle~q\);

-- Location: LCCOMB_X42_Y24_N24
\I0|I1|edo.Fetch1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Fetch1~0_combout\ = !\I0|I1|edo.Idle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Idle~q\,
	combout => \I0|I1|edo.Fetch1~0_combout\);

-- Location: FF_X42_Y24_N25
\I0|I1|edo.Fetch1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Fetch1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Fetch1~q\);

-- Location: FF_X41_Y24_N13
\I0|I1|edo.Fetch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Fetch1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Fetch2~q\);

-- Location: FF_X41_Y22_N17
\I0|I1|edo.Decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Fetch2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Decode~q\);

-- Location: LCCOMB_X39_Y22_N12
\I0|I1|edof.Add_AB~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Add_AB~2_combout\ = (\I0|I1|edo.Decode~q\ & (!\I0|I0|IR_REG\(0) & (!\I0|I0|IR_REG\(1) & \I0|I1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Decode~q\,
	datab => \I0|I0|IR_REG\(0),
	datac => \I0|I0|IR_REG\(1),
	datad => \I0|I1|Equal7~0_combout\,
	combout => \I0|I1|edof.Add_AB~2_combout\);

-- Location: FF_X39_Y22_N13
\I0|I1|edo.Add_AB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Add_AB~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Add_AB~q\);

-- Location: LCCOMB_X42_Y21_N6
\I0|I1|ALU_sel[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|ALU_sel[0]~0_combout\ = (!\I0|I1|edo.Add_AB~q\ & !\I0|I1|edo.Sub_AB~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I1|edo.Add_AB~q\,
	datad => \I0|I1|edo.Sub_AB~q\,
	combout => \I0|I1|ALU_sel[0]~0_combout\);

-- Location: LCCOMB_X38_Y21_N30
\I0|I0|ALU_UNIT|I7|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|S~2_combout\ = (\I0|I0|B_REG\(6) & (((\I0|I1|edo.AxorB~q\ & !\I0|I0|A_REG\(6))))) # (!\I0|I0|B_REG\(6) & ((\I0|I1|edo.nA~q\) # ((\I0|I1|edo.AxorB~q\ & \I0|I0|A_REG\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(6),
	datab => \I0|I1|edo.nA~q\,
	datac => \I0|I1|edo.AxorB~q\,
	datad => \I0|I0|A_REG\(6),
	combout => \I0|I0|ALU_UNIT|I7|S~2_combout\);

-- Location: LCCOMB_X38_Y21_N8
\I0|I0|ALU_UNIT|I7|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|S~3_combout\ = (\I0|I0|ALU_UNIT|I7|S~2_combout\) # ((\I0|I0|A_REG\(6) & ((\I0|I1|edo.AorB~q\))) # (!\I0|I0|A_REG\(6) & (\I0|I1|edo.nB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.nB~q\,
	datab => \I0|I1|edo.AorB~q\,
	datac => \I0|I0|ALU_UNIT|I7|S~2_combout\,
	datad => \I0|I0|A_REG\(6),
	combout => \I0|I0|ALU_UNIT|I7|S~3_combout\);

-- Location: LCCOMB_X39_Y22_N30
\I0|I0|ALU_UNIT|I7|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|S~0_combout\ = (\I0|I1|edo.AandB~q\ & (\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.AandB~q\,
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I0|I0|ALU_UNIT|I7|S~0_combout\);

-- Location: LCCOMB_X39_Y21_N8
\I0|I0|ALU_UNIT|I7|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|S~1_combout\ = (\I0|I0|B_REG\(6) & ((\I0|I0|ALU_UNIT|I7|S~0_combout\) # (\I0|I1|edo.AorB~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I7|S~0_combout\,
	datab => \I0|I0|B_REG\(6),
	datad => \I0|I1|edo.AorB~q\,
	combout => \I0|I0|ALU_UNIT|I7|S~1_combout\);

-- Location: LCCOMB_X38_Y21_N18
\I0|I0|ALU_UNIT|I7|I1|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|I1|s~combout\ = \I0|I0|B_REG\(6) $ (\I0|I0|Mux1~1_combout\ $ (((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I6|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(6),
	datab => \I0|I0|Mux1~1_combout\,
	datac => \I0|I1|edo.Sub_AB~q\,
	datad => \I0|I0|ALU_UNIT|I6|C~1_combout\,
	combout => \I0|I0|ALU_UNIT|I7|I1|s~combout\);

-- Location: LCCOMB_X38_Y21_N12
\I0|I0|ALU_UNIT|I7|S~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I7|S~4_combout\ = (\I0|I0|ALU_UNIT|I7|S~3_combout\) # ((\I0|I0|ALU_UNIT|I7|S~1_combout\) # ((!\I0|I1|ALU_sel[0]~0_combout\ & \I0|I0|ALU_UNIT|I7|I1|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|ALU_sel[0]~0_combout\,
	datab => \I0|I0|ALU_UNIT|I7|S~3_combout\,
	datac => \I0|I0|ALU_UNIT|I7|S~1_combout\,
	datad => \I0|I0|ALU_UNIT|I7|I1|s~combout\,
	combout => \I0|I0|ALU_UNIT|I7|S~4_combout\);

-- Location: LCCOMB_X40_Y22_N0
\I0|I0|ALU_UNIT|I2|S~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I2|S~4_combout\ = (\I0|I0|ALU_UNIT|I2|S~2_combout\) # ((\I0|I0|B_REG\(1) & \I0|I0|ALU_UNIT|I2|S~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|B_REG\(1),
	datac => \I0|I0|ALU_UNIT|I2|S~3_combout\,
	datad => \I0|I0|ALU_UNIT|I2|S~2_combout\,
	combout => \I0|I0|ALU_UNIT|I2|S~4_combout\);

-- Location: LCCOMB_X42_Y21_N20
\I0|I0|ALU_UNIT|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|Mux0~0_combout\ = (!\I0|I0|ALU_UNIT|I2|S~4_combout\ & (!\I0|I0|ALU_UNIT|I3|S~3_combout\ & ((\I0|I1|ALU_sel[0]~0_combout\) # (!\I0|I0|ALU_UNIT|I3|I1|s~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|ALU_sel[0]~0_combout\,
	datab => \I0|I0|ALU_UNIT|I3|I1|s~combout\,
	datac => \I0|I0|ALU_UNIT|I2|S~4_combout\,
	datad => \I0|I0|ALU_UNIT|I3|S~3_combout\,
	combout => \I0|I0|ALU_UNIT|Mux0~0_combout\);

-- Location: LCCOMB_X42_Y21_N18
\I0|I0|ALU_UNIT|I4|S~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I4|S~6_combout\ = (\I0|I0|ALU_UNIT|I4|S~5_combout\) # ((\I0|I0|ALU_UNIT|I4|S~2_combout\ & \I0|I0|B_REG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I4|S~2_combout\,
	datab => \I0|I0|B_REG\(3),
	datac => \I0|I0|ALU_UNIT|I4|S~5_combout\,
	combout => \I0|I0|ALU_UNIT|I4|S~6_combout\);

-- Location: LCCOMB_X37_Y21_N24
\I0|I0|ALU_UNIT|I5|S~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|S~0_combout\ = (\I0|I1|edo.AorB~q\) # ((\I0|I1|edo.AandB~q\ & (\I0|I1|edo.Sub_AB~q\ $ (\I0|I0|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Sub_AB~q\,
	datab => \I0|I1|edo.AandB~q\,
	datac => \I0|I1|edo.AorB~q\,
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I0|I0|ALU_UNIT|I5|S~0_combout\);

-- Location: LCCOMB_X37_Y21_N22
\I0|I0|ALU_UNIT|I5|S~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|S~1_combout\ = (\I0|I0|A_REG\(4) & (!\I0|I0|B_REG\(4) & ((\I0|I1|edo.AxorB~q\)))) # (!\I0|I0|A_REG\(4) & ((\I0|I1|edo.nB~q\) # ((\I0|I0|B_REG\(4) & \I0|I1|edo.AxorB~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(4),
	datab => \I0|I1|edo.nB~q\,
	datac => \I0|I1|edo.AxorB~q\,
	datad => \I0|I0|A_REG\(4),
	combout => \I0|I0|ALU_UNIT|I5|S~1_combout\);

-- Location: LCCOMB_X37_Y21_N28
\I0|I0|ALU_UNIT|I5|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|S~2_combout\ = (\I0|I0|B_REG\(4) & (((\I0|I1|edo.AorB~q\ & \I0|I0|A_REG\(4))))) # (!\I0|I0|B_REG\(4) & ((\I0|I1|edo.nA~q\) # ((\I0|I1|edo.AorB~q\ & \I0|I0|A_REG\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(4),
	datab => \I0|I1|edo.nA~q\,
	datac => \I0|I1|edo.AorB~q\,
	datad => \I0|I0|A_REG\(4),
	combout => \I0|I0|ALU_UNIT|I5|S~2_combout\);

-- Location: LCCOMB_X37_Y21_N18
\I0|I0|ALU_UNIT|I5|I1|s\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|I1|s~combout\ = \I0|I0|B_REG\(4) $ (\I0|I0|Mux3~1_combout\ $ (((!\I0|I1|edo.Sub_AB~q\ & \I0|I0|ALU_UNIT|I4|C~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|B_REG\(4),
	datab => \I0|I1|edo.Sub_AB~q\,
	datac => \I0|I0|ALU_UNIT|I4|C~1_combout\,
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I0|I0|ALU_UNIT|I5|I1|s~combout\);

-- Location: LCCOMB_X37_Y21_N20
\I0|I0|ALU_UNIT|I5|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|S~3_combout\ = (\I0|I0|ALU_UNIT|I5|S~1_combout\) # ((\I0|I0|ALU_UNIT|I5|S~2_combout\) # ((!\I0|I1|ALU_sel[0]~0_combout\ & \I0|I0|ALU_UNIT|I5|I1|s~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I5|S~1_combout\,
	datab => \I0|I0|ALU_UNIT|I5|S~2_combout\,
	datac => \I0|I1|ALU_sel[0]~0_combout\,
	datad => \I0|I0|ALU_UNIT|I5|I1|s~combout\,
	combout => \I0|I0|ALU_UNIT|I5|S~3_combout\);

-- Location: LCCOMB_X37_Y21_N12
\I0|I0|ALU_UNIT|I5|S~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I5|S~4_combout\ = (\I0|I0|ALU_UNIT|I5|S~3_combout\) # ((\I0|I0|ALU_UNIT|I5|S~0_combout\ & \I0|I0|B_REG\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|ALU_UNIT|I5|S~0_combout\,
	datac => \I0|I0|B_REG\(4),
	datad => \I0|I0|ALU_UNIT|I5|S~3_combout\,
	combout => \I0|I0|ALU_UNIT|I5|S~4_combout\);

-- Location: LCCOMB_X38_Y21_N14
\I0|I0|ALU_UNIT|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|Mux0~1_combout\ = (\I0|I0|ALU_UNIT|Mux0~0_combout\ & (!\I0|I0|ALU_UNIT|I1|S~3_combout\ & (!\I0|I0|ALU_UNIT|I4|S~6_combout\ & !\I0|I0|ALU_UNIT|I5|S~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|Mux0~0_combout\,
	datab => \I0|I0|ALU_UNIT|I1|S~3_combout\,
	datac => \I0|I0|ALU_UNIT|I4|S~6_combout\,
	datad => \I0|I0|ALU_UNIT|I5|S~4_combout\,
	combout => \I0|I0|ALU_UNIT|Mux0~1_combout\);

-- Location: LCCOMB_X41_Y21_N30
\I0|I0|ALU_UNIT|I8|S~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|I8|S~3_combout\ = (\I0|I0|ALU_UNIT|I8|S~0_combout\) # ((\I0|I0|ALU_UNIT|I8|S~2_combout\) # ((\I0|I0|ALU_UNIT|I8|S~1_combout\) # (\I0|I0|ALU_UNIT|I8|A6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I8|S~0_combout\,
	datab => \I0|I0|ALU_UNIT|I8|S~2_combout\,
	datac => \I0|I0|ALU_UNIT|I8|S~1_combout\,
	datad => \I0|I0|ALU_UNIT|I8|A6~1_combout\,
	combout => \I0|I0|ALU_UNIT|I8|S~3_combout\);

-- Location: LCCOMB_X38_Y21_N24
\I0|I0|ALU_UNIT|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|ALU_UNIT|Mux0~2_combout\ = (!\I0|I0|ALU_UNIT|I7|S~4_combout\ & (\I0|I0|ALU_UNIT|Mux0~1_combout\ & (!\I0|I0|ALU_UNIT|I8|S~3_combout\ & !\I0|I0|ALU_UNIT|I6|S~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|ALU_UNIT|I7|S~4_combout\,
	datab => \I0|I0|ALU_UNIT|Mux0~1_combout\,
	datac => \I0|I0|ALU_UNIT|I8|S~3_combout\,
	datad => \I0|I0|ALU_UNIT|I6|S~6_combout\,
	combout => \I0|I0|ALU_UNIT|Mux0~2_combout\);

-- Location: FF_X38_Y21_N25
\I0|I0|CCR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|ALU_UNIT|Mux0~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|WideOr4~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|CCR\(1));

-- Location: LCCOMB_X40_Y24_N22
\I0|I1|edof.Jcc_nz1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Jcc_nz1~0_combout\ = (!\I0|I0|CCR\(1) & (\I0|I1|edo.Decode~q\ & (\I0|I1|Equal16~0_combout\ & \I0|I1|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|CCR\(1),
	datab => \I0|I1|edo.Decode~q\,
	datac => \I0|I1|Equal16~0_combout\,
	datad => \I0|I1|Equal6~0_combout\,
	combout => \I0|I1|edof.Jcc_nz1~0_combout\);

-- Location: FF_X40_Y24_N23
\I0|I1|edo.Jcc_nz1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Jcc_nz1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nz1~q\);

-- Location: LCCOMB_X39_Y24_N18
\I0|I1|edo.Jcc_nz2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_nz2~feeder_combout\ = \I0|I1|edo.Jcc_nz1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_nz1~q\,
	combout => \I0|I1|edo.Jcc_nz2~feeder_combout\);

-- Location: FF_X39_Y24_N19
\I0|I1|edo.Jcc_nz2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_nz2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nz2~q\);

-- Location: LCCOMB_X39_Y24_N10
\I0|I1|edo.Jcc_nz3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_nz3~feeder_combout\ = \I0|I1|edo.Jcc_nz2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_nz2~q\,
	combout => \I0|I1|edo.Jcc_nz3~feeder_combout\);

-- Location: FF_X39_Y24_N11
\I0|I1|edo.Jcc_nz3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_nz3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nz3~q\);

-- Location: LCCOMB_X39_Y24_N20
\I0|I1|edo.Jcc_nn2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_nn2~feeder_combout\ = \I0|I1|edo.Jcc_nn1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_nn1~q\,
	combout => \I0|I1|edo.Jcc_nn2~feeder_combout\);

-- Location: FF_X39_Y24_N21
\I0|I1|edo.Jcc_nn2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_nn2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nn2~q\);

-- Location: LCCOMB_X39_Y24_N0
\I0|I1|edo.Jcc_nn3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_nn3~feeder_combout\ = \I0|I1|edo.Jcc_nn2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_nn2~q\,
	combout => \I0|I1|edo.Jcc_nn3~feeder_combout\);

-- Location: FF_X39_Y24_N1
\I0|I1|edo.Jcc_nn3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_nn3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nn3~q\);

-- Location: LCCOMB_X39_Y24_N22
\I0|I1|edo.Jcc_c2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_c2~feeder_combout\ = \I0|I1|edo.Jcc_c1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_c1~q\,
	combout => \I0|I1|edo.Jcc_c2~feeder_combout\);

-- Location: FF_X39_Y24_N23
\I0|I1|edo.Jcc_c2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_c2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_c2~q\);

-- Location: FF_X39_Y24_N27
\I0|I1|edo.Jcc_c3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_c2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_c3~q\);

-- Location: LCCOMB_X39_Y24_N12
\I0|I1|edo.Jcc_o2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_o2~feeder_combout\ = \I0|I1|edo.Jcc_o1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_o1~q\,
	combout => \I0|I1|edo.Jcc_o2~feeder_combout\);

-- Location: FF_X39_Y24_N13
\I0|I1|edo.Jcc_o2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_o2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_o2~q\);

-- Location: LCCOMB_X39_Y24_N28
\I0|I1|edo.Jcc_o3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_o3~feeder_combout\ = \I0|I1|edo.Jcc_o2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_o2~q\,
	combout => \I0|I1|edo.Jcc_o3~feeder_combout\);

-- Location: FF_X39_Y24_N29
\I0|I1|edo.Jcc_o3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_o3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_o3~q\);

-- Location: LCCOMB_X39_Y24_N26
\I0|I1|WideOr4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~5_combout\ = (!\I0|I1|edo.Jcc_nz3~q\ & (!\I0|I1|edo.Jcc_nn3~q\ & (!\I0|I1|edo.Jcc_c3~q\ & !\I0|I1|edo.Jcc_o3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_nz3~q\,
	datab => \I0|I1|edo.Jcc_nn3~q\,
	datac => \I0|I1|edo.Jcc_c3~q\,
	datad => \I0|I1|edo.Jcc_o3~q\,
	combout => \I0|I1|WideOr4~5_combout\);

-- Location: LCCOMB_X42_Y24_N30
\I0|I1|edo.Jcc_no2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_no2~feeder_combout\ = \I0|I1|edo.Jcc_no1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_no1~q\,
	combout => \I0|I1|edo.Jcc_no2~feeder_combout\);

-- Location: FF_X42_Y24_N31
\I0|I1|edo.Jcc_no2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_no2~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_no2~q\);

-- Location: FF_X41_Y24_N25
\I0|I1|edo.Jcc_no3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_no2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_no3~q\);

-- Location: FF_X39_Y24_N5
\I0|I1|edo.Jcc_nc2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_nc1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nc2~q\);

-- Location: FF_X41_Y24_N7
\I0|I1|edo.Jcc_nc3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_nc2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_nc3~q\);

-- Location: FF_X41_Y24_N31
\I0|I1|edo.Jcc_z2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_z1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_z2~q\);

-- Location: LCCOMB_X42_Y24_N10
\I0|I1|edo.Jcc_z3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Jcc_z3~feeder_combout\ = \I0|I1|edo.Jcc_z2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Jcc_z2~q\,
	combout => \I0|I1|edo.Jcc_z3~feeder_combout\);

-- Location: FF_X42_Y24_N11
\I0|I1|edo.Jcc_z3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Jcc_z3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_z3~q\);

-- Location: FF_X42_Y24_N1
\I0|I1|edo.Load_inmA3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_inmA2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_inmA3~q\);

-- Location: LCCOMB_X42_Y24_N8
\I0|I1|edo.Load_dir_A4~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Load_dir_A4~feeder_combout\ = \I0|I1|edo.Load_dir_A3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Load_dir_A3~q\,
	combout => \I0|I1|edo.Load_dir_A4~feeder_combout\);

-- Location: FF_X42_Y24_N9
\I0|I1|edo.Load_dir_A4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Load_dir_A4~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_A4~q\);

-- Location: FF_X42_Y24_N27
\I0|I1|edo.Load_dir_A5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Load_dir_A4~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Load_dir_A5~q\);

-- Location: FF_X41_Y24_N9
\I0|I1|edo.Jcc_n2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_n1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_n2~q\);

-- Location: FF_X42_Y24_N29
\I0|I1|edo.Jcc_n3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Jcc_n2~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Jcc_n3~q\);

-- Location: LCCOMB_X42_Y24_N26
\I0|I1|WideOr4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~4_combout\ = (!\I0|I1|edo.Jcc_z3~q\ & (!\I0|I1|edo.Load_inmA3~q\ & (!\I0|I1|edo.Load_dir_A5~q\ & !\I0|I1|edo.Jcc_n3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|edo.Jcc_z3~q\,
	datab => \I0|I1|edo.Load_inmA3~q\,
	datac => \I0|I1|edo.Load_dir_A5~q\,
	datad => \I0|I1|edo.Jcc_n3~q\,
	combout => \I0|I1|WideOr4~4_combout\);

-- Location: LCCOMB_X41_Y24_N6
\I0|I1|WideOr4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr4~6_combout\ = (\I0|I1|WideOr4~5_combout\ & (!\I0|I1|edo.Jcc_no3~q\ & (!\I0|I1|edo.Jcc_nc3~q\ & \I0|I1|WideOr4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr4~5_combout\,
	datab => \I0|I1|edo.Jcc_no3~q\,
	datac => \I0|I1|edo.Jcc_nc3~q\,
	datad => \I0|I1|WideOr4~4_combout\,
	combout => \I0|I1|WideOr4~6_combout\);

-- Location: LCCOMB_X41_Y24_N30
\I0|I1|WideOr7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr7~0_combout\ = (\I0|I1|WideOr4~6_combout\ & (!\I0|I1|edo.Load_inmB3~q\ & !\I0|I1|edo.Load_dir_B5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr4~6_combout\,
	datab => \I0|I1|edo.Load_inmB3~q\,
	datad => \I0|I1|edo.Load_dir_B5~q\,
	combout => \I0|I1|WideOr7~0_combout\);

-- Location: LCCOMB_X41_Y24_N12
\I0|I1|WideOr7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|WideOr7~combout\ = (((\I0|I1|edo.Fetch2~q\) # (\I0|I1|edo.Jmp3~q\)) # (!\I0|I1|WideOr2~0_combout\)) # (!\I0|I1|WideOr7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~0_combout\,
	datab => \I0|I1|WideOr2~0_combout\,
	datac => \I0|I1|edo.Fetch2~q\,
	datad => \I0|I1|edo.Jmp3~q\,
	combout => \I0|I1|WideOr7~combout\);

-- Location: LCCOMB_X45_Y18_N2
\I1|MEM_DATO|RAM~444feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~444feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~444feeder_combout\);

-- Location: FF_X45_Y18_N3
\I1|MEM_DATO|RAM~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~444feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~444_q\);

-- Location: FF_X46_Y18_N13
\I1|MEM_DATO|RAM~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~436_q\);

-- Location: FF_X46_Y18_N7
\I1|MEM_DATO|RAM~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~180_q\);

-- Location: LCCOMB_X45_Y18_N24
\I1|MEM_DATO|RAM~188feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~188feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~188feeder_combout\);

-- Location: FF_X45_Y18_N25
\I1|MEM_DATO|RAM~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~188feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~188_q\);

-- Location: LCCOMB_X46_Y18_N6
\I1|MEM_DATO|RAM~1168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1168_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~188_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~180_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~180_q\,
	datad => \I1|MEM_DATO|RAM~188_q\,
	combout => \I1|MEM_DATO|RAM~1168_combout\);

-- Location: LCCOMB_X46_Y18_N12
\I1|MEM_DATO|RAM~1169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1169_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1168_combout\ & (\I1|MEM_DATO|RAM~444_q\)) # (!\I1|MEM_DATO|RAM~1168_combout\ & ((\I1|MEM_DATO|RAM~436_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~444_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~436_q\,
	datad => \I1|MEM_DATO|RAM~1168_combout\,
	combout => \I1|MEM_DATO|RAM~1169_combout\);

-- Location: FF_X49_Y19_N23
\I1|MEM_DATO|RAM~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~76_q\);

-- Location: FF_X49_Y19_N29
\I1|MEM_DATO|RAM~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~68_q\);

-- Location: LCCOMB_X49_Y19_N28
\I1|MEM_DATO|RAM~1170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1170_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~76_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~76_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~68_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1170_combout\);

-- Location: LCCOMB_X47_Y19_N0
\I1|MEM_DATO|RAM~324feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~324feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~324feeder_combout\);

-- Location: FF_X47_Y19_N1
\I1|MEM_DATO|RAM~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~324feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~324_q\);

-- Location: FF_X45_Y19_N15
\I1|MEM_DATO|RAM~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~332_q\);

-- Location: LCCOMB_X45_Y19_N14
\I1|MEM_DATO|RAM~1171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1171_combout\ = (\I1|MEM_DATO|RAM~1170_combout\ & (((\I1|MEM_DATO|RAM~332_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1170_combout\ & (\I1|MEM_DATO|RAM~324_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1170_combout\,
	datab => \I1|MEM_DATO|RAM~324_q\,
	datac => \I1|MEM_DATO|RAM~332_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1171_combout\);

-- Location: FF_X46_Y19_N3
\I1|MEM_DATO|RAM~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~60_q\);

-- Location: FF_X46_Y19_N5
\I1|MEM_DATO|RAM~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~52_q\);

-- Location: LCCOMB_X46_Y19_N4
\I1|MEM_DATO|RAM~1172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1172_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~60_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~60_q\,
	datac => \I1|MEM_DATO|RAM~52_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1172_combout\);

-- Location: LCCOMB_X47_Y19_N22
\I1|MEM_DATO|RAM~308feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~308feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~308feeder_combout\);

-- Location: FF_X47_Y19_N23
\I1|MEM_DATO|RAM~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~308feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~308_q\);

-- Location: FF_X45_Y19_N13
\I1|MEM_DATO|RAM~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~316_q\);

-- Location: LCCOMB_X45_Y19_N12
\I1|MEM_DATO|RAM~1173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1173_combout\ = (\I1|MEM_DATO|RAM~1172_combout\ & (((\I1|MEM_DATO|RAM~316_q\) # (!\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|MEM_DATO|RAM~1172_combout\ & (\I1|MEM_DATO|RAM~308_q\ & ((\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1172_combout\,
	datab => \I1|MEM_DATO|RAM~308_q\,
	datac => \I1|MEM_DATO|RAM~316_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1173_combout\);

-- Location: LCCOMB_X45_Y19_N6
\I1|MEM_DATO|RAM~1174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1174_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~1171_combout\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~1173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1171_combout\,
	datad => \I1|MEM_DATO|RAM~1173_combout\,
	combout => \I1|MEM_DATO|RAM~1174_combout\);

-- Location: FF_X45_Y21_N5
\I1|MEM_DATO|RAM~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~204_q\);

-- Location: FF_X46_Y21_N19
\I1|MEM_DATO|RAM~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~460_q\);

-- Location: FF_X46_Y21_N25
\I1|MEM_DATO|RAM~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~452_q\);

-- Location: FF_X45_Y21_N3
\I1|MEM_DATO|RAM~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~196_q\);

-- Location: LCCOMB_X45_Y21_N2
\I1|MEM_DATO|RAM~1175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1175_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~452_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~196_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~452_q\,
	datac => \I1|MEM_DATO|RAM~196_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1175_combout\);

-- Location: LCCOMB_X46_Y21_N18
\I1|MEM_DATO|RAM~1176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1176_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1175_combout\ & ((\I1|MEM_DATO|RAM~460_q\))) # (!\I1|MEM_DATO|RAM~1175_combout\ & (\I1|MEM_DATO|RAM~204_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~204_q\,
	datac => \I1|MEM_DATO|RAM~460_q\,
	datad => \I1|MEM_DATO|RAM~1175_combout\,
	combout => \I1|MEM_DATO|RAM~1176_combout\);

-- Location: LCCOMB_X46_Y19_N26
\I1|MEM_DATO|RAM~1177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1177_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1174_combout\ & ((\I1|MEM_DATO|RAM~1176_combout\))) # (!\I1|MEM_DATO|RAM~1174_combout\ & (\I1|MEM_DATO|RAM~1169_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1169_combout\,
	datac => \I1|MEM_DATO|RAM~1174_combout\,
	datad => \I1|MEM_DATO|RAM~1176_combout\,
	combout => \I1|MEM_DATO|RAM~1177_combout\);

-- Location: FF_X46_Y20_N3
\I1|MEM_DATO|RAM~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~412_q\);

-- Location: FF_X45_Y20_N13
\I1|MEM_DATO|RAM~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~428_q\);

-- Location: FF_X46_Y20_N29
\I1|MEM_DATO|RAM~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~156_q\);

-- Location: FF_X45_Y20_N31
\I1|MEM_DATO|RAM~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~172_q\);

-- Location: LCCOMB_X46_Y20_N28
\I1|MEM_DATO|RAM~1195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1195_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~172_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~156_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~156_q\,
	datad => \I1|MEM_DATO|RAM~172_q\,
	combout => \I1|MEM_DATO|RAM~1195_combout\);

-- Location: LCCOMB_X45_Y20_N12
\I1|MEM_DATO|RAM~1196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1196_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1195_combout\ & ((\I1|MEM_DATO|RAM~428_q\))) # (!\I1|MEM_DATO|RAM~1195_combout\ & (\I1|MEM_DATO|RAM~412_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~412_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~428_q\,
	datad => \I1|MEM_DATO|RAM~1195_combout\,
	combout => \I1|MEM_DATO|RAM~1196_combout\);

-- Location: FF_X43_Y20_N13
\I1|MEM_DATO|RAM~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~164_q\);

-- Location: FF_X44_Y20_N27
\I1|MEM_DATO|RAM~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~148_q\);

-- Location: LCCOMB_X44_Y20_N26
\I1|MEM_DATO|RAM~1188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1188_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~164_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~148_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~164_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~148_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1188_combout\);

-- Location: FF_X43_Y20_N7
\I1|MEM_DATO|RAM~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~420_q\);

-- Location: FF_X44_Y20_N17
\I1|MEM_DATO|RAM~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~404_q\);

-- Location: LCCOMB_X43_Y20_N6
\I1|MEM_DATO|RAM~1189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1189_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1188_combout\ & (\I1|MEM_DATO|RAM~420_q\)) # (!\I1|MEM_DATO|RAM~1188_combout\ & ((\I1|MEM_DATO|RAM~404_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~1188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~1188_combout\,
	datac => \I1|MEM_DATO|RAM~420_q\,
	datad => \I1|MEM_DATO|RAM~404_q\,
	combout => \I1|MEM_DATO|RAM~1189_combout\);

-- Location: FF_X42_Y16_N7
\I1|MEM_DATO|RAM~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~276_q\);

-- Location: FF_X43_Y16_N21
\I1|MEM_DATO|RAM~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~292_q\);

-- Location: LCCOMB_X43_Y16_N14
\I1|MEM_DATO|RAM~1572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1572_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1572_combout\);

-- Location: FF_X43_Y16_N15
\I1|MEM_DATO|RAM~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1572_combout\,
	ena => \I1|MEM_DATO|RAM~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~36_q\);

-- Location: FF_X42_Y16_N9
\I1|MEM_DATO|RAM~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~20_q\);

-- Location: LCCOMB_X42_Y16_N8
\I1|MEM_DATO|RAM~1192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1192_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|MEM_DATO|RAM~36_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~20_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~36_q\,
	datac => \I1|MEM_DATO|RAM~20_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1192_combout\);

-- Location: LCCOMB_X43_Y16_N20
\I1|MEM_DATO|RAM~1193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1193_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1192_combout\ & ((\I1|MEM_DATO|RAM~292_q\))) # (!\I1|MEM_DATO|RAM~1192_combout\ & (\I1|MEM_DATO|RAM~276_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~276_q\,
	datac => \I1|MEM_DATO|RAM~292_q\,
	datad => \I1|MEM_DATO|RAM~1192_combout\,
	combout => \I1|MEM_DATO|RAM~1193_combout\);

-- Location: LCCOMB_X41_Y18_N6
\I1|MEM_DATO|RAM~44feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~44feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~44feeder_combout\);

-- Location: FF_X41_Y18_N7
\I1|MEM_DATO|RAM~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~44feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~44_q\);

-- Location: FF_X42_Y18_N5
\I1|MEM_DATO|RAM~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~28_q\);

-- Location: LCCOMB_X42_Y18_N4
\I1|MEM_DATO|RAM~1190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1190_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~44_q\) # ((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~28_q\ & !\I1|RAM_ADDRESS[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~44_q\,
	datac => \I1|MEM_DATO|RAM~28_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1190_combout\);

-- Location: FF_X43_Y18_N23
\I1|MEM_DATO|RAM~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~300_q\);

-- Location: FF_X43_Y18_N13
\I1|MEM_DATO|RAM~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~284_q\);

-- Location: LCCOMB_X43_Y18_N22
\I1|MEM_DATO|RAM~1191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1191_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1190_combout\ & (\I1|MEM_DATO|RAM~300_q\)) # (!\I1|MEM_DATO|RAM~1190_combout\ & ((\I1|MEM_DATO|RAM~284_q\))))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~1190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~1190_combout\,
	datac => \I1|MEM_DATO|RAM~300_q\,
	datad => \I1|MEM_DATO|RAM~284_q\,
	combout => \I1|MEM_DATO|RAM~1191_combout\);

-- Location: LCCOMB_X43_Y18_N0
\I1|MEM_DATO|RAM~1194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1194_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~1191_combout\) # (\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1193_combout\ & ((!\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~1193_combout\,
	datac => \I1|MEM_DATO|RAM~1191_combout\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1194_combout\);

-- Location: LCCOMB_X43_Y19_N12
\I1|MEM_DATO|RAM~1197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1197_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1194_combout\ & (\I1|MEM_DATO|RAM~1196_combout\)) # (!\I1|MEM_DATO|RAM~1194_combout\ & ((\I1|MEM_DATO|RAM~1189_combout\))))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~1196_combout\,
	datac => \I1|MEM_DATO|RAM~1189_combout\,
	datad => \I1|MEM_DATO|RAM~1194_combout\,
	combout => \I1|MEM_DATO|RAM~1197_combout\);

-- Location: LCCOMB_X41_Y17_N4
\I1|MEM_DATO|RAM~228feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~228feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~228feeder_combout\);

-- Location: FF_X41_Y17_N5
\I1|MEM_DATO|RAM~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~228feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~228_q\);

-- Location: FF_X41_Y17_N3
\I1|MEM_DATO|RAM~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~484_q\);

-- Location: FF_X40_Y19_N13
\I1|MEM_DATO|RAM~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~356_q\);

-- Location: FF_X41_Y19_N1
\I1|MEM_DATO|RAM~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~100_q\);

-- Location: LCCOMB_X41_Y19_N0
\I1|MEM_DATO|RAM~1178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1178_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~356_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~100_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~356_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~100_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1178_combout\);

-- Location: LCCOMB_X41_Y17_N2
\I1|MEM_DATO|RAM~1179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1179_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1178_combout\ & ((\I1|MEM_DATO|RAM~484_q\))) # (!\I1|MEM_DATO|RAM~1178_combout\ & (\I1|MEM_DATO|RAM~228_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~228_q\,
	datac => \I1|MEM_DATO|RAM~484_q\,
	datad => \I1|MEM_DATO|RAM~1178_combout\,
	combout => \I1|MEM_DATO|RAM~1179_combout\);

-- Location: LCCOMB_X40_Y15_N16
\I1|MEM_DATO|RAM~236feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~236feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~236feeder_combout\);

-- Location: FF_X40_Y15_N17
\I1|MEM_DATO|RAM~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~236feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~236_q\);

-- Location: FF_X41_Y15_N19
\I1|MEM_DATO|RAM~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~492_q\);

-- Location: FF_X41_Y19_N15
\I1|MEM_DATO|RAM~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~364_q\);

-- Location: FF_X41_Y15_N29
\I1|MEM_DATO|RAM~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~108_q\);

-- Location: LCCOMB_X41_Y15_N28
\I1|MEM_DATO|RAM~1185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1185_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~364_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~108_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~364_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~108_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1185_combout\);

-- Location: LCCOMB_X41_Y15_N18
\I1|MEM_DATO|RAM~1186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1186_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1185_combout\ & ((\I1|MEM_DATO|RAM~492_q\))) # (!\I1|MEM_DATO|RAM~1185_combout\ & (\I1|MEM_DATO|RAM~236_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~236_q\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~492_q\,
	datad => \I1|MEM_DATO|RAM~1185_combout\,
	combout => \I1|MEM_DATO|RAM~1186_combout\);

-- Location: FF_X42_Y17_N25
\I1|MEM_DATO|RAM~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~212_q\);

-- Location: FF_X42_Y17_N27
\I1|MEM_DATO|RAM~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~468_q\);

-- Location: FF_X39_Y19_N31
\I1|MEM_DATO|RAM~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~84_q\);

-- Location: FF_X39_Y19_N1
\I1|MEM_DATO|RAM~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~340_q\);

-- Location: LCCOMB_X39_Y19_N30
\I1|MEM_DATO|RAM~1182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1182_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (\I1|RAM_ADDRESS[5]~0_combout\)) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~340_q\))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (\I1|MEM_DATO|RAM~84_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~84_q\,
	datad => \I1|MEM_DATO|RAM~340_q\,
	combout => \I1|MEM_DATO|RAM~1182_combout\);

-- Location: LCCOMB_X42_Y17_N26
\I1|MEM_DATO|RAM~1183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1183_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1182_combout\ & ((\I1|MEM_DATO|RAM~468_q\))) # (!\I1|MEM_DATO|RAM~1182_combout\ & (\I1|MEM_DATO|RAM~212_q\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[4]~2_combout\,
	datab => \I1|MEM_DATO|RAM~212_q\,
	datac => \I1|MEM_DATO|RAM~468_q\,
	datad => \I1|MEM_DATO|RAM~1182_combout\,
	combout => \I1|MEM_DATO|RAM~1183_combout\);

-- Location: LCCOMB_X42_Y15_N12
\I1|MEM_DATO|RAM~220feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~220feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~220feeder_combout\);

-- Location: FF_X42_Y15_N13
\I1|MEM_DATO|RAM~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~220feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~220_q\);

-- Location: FF_X38_Y19_N17
\I1|MEM_DATO|RAM~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~348_q\);

-- Location: FF_X38_Y19_N7
\I1|MEM_DATO|RAM~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~92_q\);

-- Location: LCCOMB_X38_Y19_N6
\I1|MEM_DATO|RAM~1180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1180_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~348_q\) # ((\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~92_q\ & !\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~348_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~92_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1180_combout\);

-- Location: FF_X42_Y15_N27
\I1|MEM_DATO|RAM~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~476_q\);

-- Location: LCCOMB_X42_Y15_N26
\I1|MEM_DATO|RAM~1181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1181_combout\ = (\I1|MEM_DATO|RAM~1180_combout\ & (((\I1|MEM_DATO|RAM~476_q\) # (!\I1|RAM_ADDRESS[4]~2_combout\)))) # (!\I1|MEM_DATO|RAM~1180_combout\ & (\I1|MEM_DATO|RAM~220_q\ & ((\I1|RAM_ADDRESS[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~220_q\,
	datab => \I1|MEM_DATO|RAM~1180_combout\,
	datac => \I1|MEM_DATO|RAM~476_q\,
	datad => \I1|RAM_ADDRESS[4]~2_combout\,
	combout => \I1|MEM_DATO|RAM~1181_combout\);

-- Location: LCCOMB_X42_Y19_N28
\I1|MEM_DATO|RAM~1184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1184_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~1181_combout\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1183_combout\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1183_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~1181_combout\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1184_combout\);

-- Location: LCCOMB_X42_Y19_N6
\I1|MEM_DATO|RAM~1187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1187_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1184_combout\ & ((\I1|MEM_DATO|RAM~1186_combout\))) # (!\I1|MEM_DATO|RAM~1184_combout\ & (\I1|MEM_DATO|RAM~1179_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1179_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~1186_combout\,
	datad => \I1|MEM_DATO|RAM~1184_combout\,
	combout => \I1|MEM_DATO|RAM~1187_combout\);

-- Location: LCCOMB_X42_Y19_N8
\I1|MEM_DATO|RAM~1198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1198_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\) # ((\I1|MEM_DATO|RAM~1187_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & (!\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[3]~4_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1197_combout\,
	datad => \I1|MEM_DATO|RAM~1187_combout\,
	combout => \I1|MEM_DATO|RAM~1198_combout\);

-- Location: FF_X36_Y19_N5
\I1|MEM_DATO|RAM~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~260_q\);

-- Location: FF_X36_Y19_N7
\I1|MEM_DATO|RAM~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~516_q\);

-- Location: FF_X35_Y19_N11
\I1|MEM_DATO|RAM~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~244_q\);

-- Location: FF_X35_Y19_N21
\I1|MEM_DATO|RAM~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~500_q\);

-- Location: LCCOMB_X35_Y19_N10
\I1|MEM_DATO|RAM~1199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1199_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\) # ((\I1|MEM_DATO|RAM~500_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (!\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~244_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~244_q\,
	datad => \I1|MEM_DATO|RAM~500_q\,
	combout => \I1|MEM_DATO|RAM~1199_combout\);

-- Location: LCCOMB_X36_Y19_N6
\I1|MEM_DATO|RAM~1200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1200_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1199_combout\ & ((\I1|MEM_DATO|RAM~516_q\))) # (!\I1|MEM_DATO|RAM~1199_combout\ & (\I1|MEM_DATO|RAM~260_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~260_q\,
	datac => \I1|MEM_DATO|RAM~516_q\,
	datad => \I1|MEM_DATO|RAM~1199_combout\,
	combout => \I1|MEM_DATO|RAM~1200_combout\);

-- Location: FF_X34_Y19_N1
\I1|MEM_DATO|RAM~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~508_q\);

-- Location: FF_X37_Y19_N9
\I1|MEM_DATO|RAM~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~524_q\);

-- Location: FF_X34_Y19_N27
\I1|MEM_DATO|RAM~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~252_q\);

-- Location: FF_X37_Y19_N15
\I1|MEM_DATO|RAM~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~268_q\);

-- Location: LCCOMB_X34_Y19_N26
\I1|MEM_DATO|RAM~1206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1206_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\) # ((\I1|MEM_DATO|RAM~268_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~252_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~252_q\,
	datad => \I1|MEM_DATO|RAM~268_q\,
	combout => \I1|MEM_DATO|RAM~1206_combout\);

-- Location: LCCOMB_X37_Y19_N8
\I1|MEM_DATO|RAM~1207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1207_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~1206_combout\ & ((\I1|MEM_DATO|RAM~524_q\))) # (!\I1|MEM_DATO|RAM~1206_combout\ & (\I1|MEM_DATO|RAM~508_q\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- (((\I1|MEM_DATO|RAM~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[5]~0_combout\,
	datab => \I1|MEM_DATO|RAM~508_q\,
	datac => \I1|MEM_DATO|RAM~524_q\,
	datad => \I1|MEM_DATO|RAM~1206_combout\,
	combout => \I1|MEM_DATO|RAM~1207_combout\);

-- Location: FF_X40_Y20_N11
\I1|MEM_DATO|RAM~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~140_q\);

-- Location: FF_X40_Y20_N13
\I1|MEM_DATO|RAM~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~396_q\);

-- Location: LCCOMB_X38_Y20_N8
\I1|MEM_DATO|RAM~380feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~380feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~380feeder_combout\);

-- Location: FF_X38_Y20_N9
\I1|MEM_DATO|RAM~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~380feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~380_q\);

-- Location: FF_X41_Y20_N23
\I1|MEM_DATO|RAM~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~124_q\);

-- Location: LCCOMB_X41_Y20_N22
\I1|MEM_DATO|RAM~1201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1201_combout\ = (\I1|RAM_ADDRESS[5]~0_combout\ & ((\I1|MEM_DATO|RAM~380_q\) # ((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[5]~0_combout\ & (((\I1|MEM_DATO|RAM~124_q\ & !\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~380_q\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|MEM_DATO|RAM~124_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1201_combout\);

-- Location: LCCOMB_X40_Y20_N12
\I1|MEM_DATO|RAM~1202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1202_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1201_combout\ & ((\I1|MEM_DATO|RAM~396_q\))) # (!\I1|MEM_DATO|RAM~1201_combout\ & (\I1|MEM_DATO|RAM~140_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~140_q\,
	datac => \I1|MEM_DATO|RAM~396_q\,
	datad => \I1|MEM_DATO|RAM~1201_combout\,
	combout => \I1|MEM_DATO|RAM~1202_combout\);

-- Location: FF_X37_Y20_N1
\I1|MEM_DATO|RAM~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~372_q\);

-- Location: FF_X37_Y20_N23
\I1|MEM_DATO|RAM~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~116_q\);

-- Location: LCCOMB_X37_Y20_N22
\I1|MEM_DATO|RAM~1203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1203_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[5]~0_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[5]~0_combout\ & (\I1|MEM_DATO|RAM~372_q\)) # (!\I1|RAM_ADDRESS[5]~0_combout\ & 
-- ((\I1|MEM_DATO|RAM~116_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~372_q\,
	datac => \I1|MEM_DATO|RAM~116_q\,
	datad => \I1|RAM_ADDRESS[5]~0_combout\,
	combout => \I1|MEM_DATO|RAM~1203_combout\);

-- Location: FF_X39_Y20_N27
\I1|MEM_DATO|RAM~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~388_q\);

-- Location: LCCOMB_X39_Y20_N0
\I1|MEM_DATO|RAM~132feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~132feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~132feeder_combout\);

-- Location: FF_X39_Y20_N1
\I1|MEM_DATO|RAM~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~132feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~132_q\);

-- Location: LCCOMB_X39_Y20_N26
\I1|MEM_DATO|RAM~1204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1204_combout\ = (\I1|MEM_DATO|RAM~1203_combout\ & (((\I1|MEM_DATO|RAM~388_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~1203_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~132_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1203_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~388_q\,
	datad => \I1|MEM_DATO|RAM~132_q\,
	combout => \I1|MEM_DATO|RAM~1204_combout\);

-- Location: LCCOMB_X41_Y20_N24
\I1|MEM_DATO|RAM~1205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1205_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~1202_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~1204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1202_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1204_combout\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1205_combout\);

-- Location: LCCOMB_X41_Y19_N20
\I1|MEM_DATO|RAM~1208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1208_combout\ = (\I1|RAM_ADDRESS[4]~2_combout\ & ((\I1|MEM_DATO|RAM~1205_combout\ & ((\I1|MEM_DATO|RAM~1207_combout\))) # (!\I1|MEM_DATO|RAM~1205_combout\ & (\I1|MEM_DATO|RAM~1200_combout\)))) # (!\I1|RAM_ADDRESS[4]~2_combout\ & 
-- (((\I1|MEM_DATO|RAM~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1200_combout\,
	datab => \I1|RAM_ADDRESS[4]~2_combout\,
	datac => \I1|MEM_DATO|RAM~1207_combout\,
	datad => \I1|MEM_DATO|RAM~1205_combout\,
	combout => \I1|MEM_DATO|RAM~1208_combout\);

-- Location: LCCOMB_X42_Y19_N22
\I1|MEM_DATO|RAM~1209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1209_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|MEM_DATO|RAM~1198_combout\ & ((\I1|MEM_DATO|RAM~1208_combout\))) # (!\I1|MEM_DATO|RAM~1198_combout\ & (\I1|MEM_DATO|RAM~1177_combout\)))) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- (((\I1|MEM_DATO|RAM~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1177_combout\,
	datab => \I1|RAM_ADDRESS[2]~5_combout\,
	datac => \I1|MEM_DATO|RAM~1198_combout\,
	datad => \I1|MEM_DATO|RAM~1208_combout\,
	combout => \I1|MEM_DATO|RAM~1209_combout\);

-- Location: LCCOMB_X35_Y15_N20
\I1|MEM_DATO|RAM~652feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~652feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~652feeder_combout\);

-- Location: FF_X35_Y15_N21
\I1|MEM_DATO|RAM~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~652feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~652_q\);

-- Location: FF_X40_Y15_N15
\I1|MEM_DATO|RAM~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~636_q\);

-- Location: FF_X39_Y15_N15
\I1|MEM_DATO|RAM~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~628_q\);

-- Location: FF_X39_Y15_N13
\I1|MEM_DATO|RAM~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~644_q\);

-- Location: LCCOMB_X39_Y15_N14
\I1|MEM_DATO|RAM~1227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1227_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~644_q\))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (\I1|MEM_DATO|RAM~628_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~628_q\,
	datad => \I1|MEM_DATO|RAM~644_q\,
	combout => \I1|MEM_DATO|RAM~1227_combout\);

-- Location: LCCOMB_X40_Y15_N14
\I1|MEM_DATO|RAM~1228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1228_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1227_combout\ & (\I1|MEM_DATO|RAM~652_q\)) # (!\I1|MEM_DATO|RAM~1227_combout\ & ((\I1|MEM_DATO|RAM~636_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~652_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~636_q\,
	datad => \I1|MEM_DATO|RAM~1227_combout\,
	combout => \I1|MEM_DATO|RAM~1228_combout\);

-- Location: LCCOMB_X43_Y15_N2
\I1|MEM_DATO|RAM~1574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1574_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1574_combout\);

-- Location: FF_X43_Y15_N3
\I1|MEM_DATO|RAM~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1574_combout\,
	ena => \I1|MEM_DATO|RAM~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~588_q\);

-- Location: FF_X44_Y15_N31
\I1|MEM_DATO|RAM~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~572_q\);

-- Location: FF_X44_Y15_N17
\I1|MEM_DATO|RAM~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~580_q\);

-- Location: FF_X43_Y15_N9
\I1|MEM_DATO|RAM~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~564_q\);

-- Location: LCCOMB_X43_Y15_N8
\I1|MEM_DATO|RAM~1222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1222_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~580_q\) # ((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|MEM_DATO|RAM~564_q\ & !\I1|RAM_ADDRESS[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~580_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~564_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1222_combout\);

-- Location: LCCOMB_X44_Y15_N30
\I1|MEM_DATO|RAM~1223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1223_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1222_combout\ & (!\I1|MEM_DATO|RAM~588_q\)) # (!\I1|MEM_DATO|RAM~1222_combout\ & ((\I1|MEM_DATO|RAM~572_q\))))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~588_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~572_q\,
	datad => \I1|MEM_DATO|RAM~1222_combout\,
	combout => \I1|MEM_DATO|RAM~1223_combout\);

-- Location: LCCOMB_X39_Y14_N8
\I1|MEM_DATO|RAM~1575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1575_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1575_combout\);

-- Location: FF_X39_Y14_N9
\I1|MEM_DATO|RAM~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1575_combout\,
	ena => \I1|MEM_DATO|RAM~1533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~548_q\);

-- Location: LCCOMB_X39_Y14_N2
\I1|MEM_DATO|RAM~1577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1577_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1577_combout\);

-- Location: FF_X39_Y14_N3
\I1|MEM_DATO|RAM~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1577_combout\,
	ena => \I1|MEM_DATO|RAM~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~556_q\);

-- Location: LCCOMB_X38_Y14_N12
\I1|MEM_DATO|RAM~1576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1576_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1576_combout\);

-- Location: FF_X38_Y14_N13
\I1|MEM_DATO|RAM~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1576_combout\,
	ena => \I1|MEM_DATO|RAM~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~532_q\);

-- Location: FF_X38_Y14_N19
\I1|MEM_DATO|RAM~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~540_q\);

-- Location: LCCOMB_X38_Y14_N18
\I1|MEM_DATO|RAM~1224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1224_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~540_q\))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (!\I1|MEM_DATO|RAM~532_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~532_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~540_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1224_combout\);

-- Location: LCCOMB_X40_Y14_N18
\I1|MEM_DATO|RAM~1225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1225_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1224_combout\ & ((!\I1|MEM_DATO|RAM~556_q\))) # (!\I1|MEM_DATO|RAM~1224_combout\ & (!\I1|MEM_DATO|RAM~548_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~548_q\,
	datab => \I1|MEM_DATO|RAM~556_q\,
	datac => \I1|RAM_ADDRESS[1]~1_combout\,
	datad => \I1|MEM_DATO|RAM~1224_combout\,
	combout => \I1|MEM_DATO|RAM~1225_combout\);

-- Location: LCCOMB_X40_Y14_N8
\I1|MEM_DATO|RAM~1226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1226_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & (((\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|MEM_DATO|RAM~1223_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & 
-- ((\I1|MEM_DATO|RAM~1225_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1223_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1225_combout\,
	combout => \I1|MEM_DATO|RAM~1226_combout\);

-- Location: LCCOMB_X39_Y17_N22
\I1|MEM_DATO|RAM~1573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1573_combout\ = !\I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~1573_combout\);

-- Location: FF_X39_Y17_N23
\I1|MEM_DATO|RAM~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1573_combout\,
	ena => \I1|MEM_DATO|RAM~1527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~596_q\);

-- Location: FF_X39_Y17_N17
\I1|MEM_DATO|RAM~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~604_q\);

-- Location: LCCOMB_X39_Y17_N16
\I1|MEM_DATO|RAM~1220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1220_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|MEM_DATO|RAM~604_q\) # (\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & (!\I1|MEM_DATO|RAM~596_q\ & ((!\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~596_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~604_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1220_combout\);

-- Location: FF_X40_Y17_N27
\I1|MEM_DATO|RAM~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~620_q\);

-- Location: FF_X40_Y17_N13
\I1|MEM_DATO|RAM~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~612_q\);

-- Location: LCCOMB_X40_Y17_N26
\I1|MEM_DATO|RAM~1221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1221_combout\ = (\I1|MEM_DATO|RAM~1220_combout\ & (((\I1|MEM_DATO|RAM~620_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\))) # (!\I1|MEM_DATO|RAM~1220_combout\ & (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~612_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1220_combout\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~620_q\,
	datad => \I1|MEM_DATO|RAM~612_q\,
	combout => \I1|MEM_DATO|RAM~1221_combout\);

-- Location: LCCOMB_X40_Y14_N30
\I1|MEM_DATO|RAM~1229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1229_combout\ = (\I1|RAM_ADDRESS[3]~4_combout\ & ((\I1|MEM_DATO|RAM~1226_combout\ & (\I1|MEM_DATO|RAM~1228_combout\)) # (!\I1|MEM_DATO|RAM~1226_combout\ & ((\I1|MEM_DATO|RAM~1221_combout\))))) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- (((\I1|MEM_DATO|RAM~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1228_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1226_combout\,
	datad => \I1|MEM_DATO|RAM~1221_combout\,
	combout => \I1|MEM_DATO|RAM~1229_combout\);

-- Location: LCCOMB_X37_Y16_N2
\I1|MEM_DATO|RAM~700feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~700feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~700feeder_combout\);

-- Location: FF_X37_Y16_N3
\I1|MEM_DATO|RAM~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~700feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~700_q\);

-- Location: FF_X36_Y16_N31
\I1|MEM_DATO|RAM~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~716_q\);

-- Location: LCCOMB_X37_Y16_N0
\I1|MEM_DATO|RAM~708feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~708feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~708feeder_combout\);

-- Location: FF_X37_Y16_N1
\I1|MEM_DATO|RAM~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~708feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~708_q\);

-- Location: FF_X36_Y16_N25
\I1|MEM_DATO|RAM~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~692_q\);

-- Location: LCCOMB_X36_Y16_N24
\I1|MEM_DATO|RAM~1210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1210_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & (((\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|RAM_ADDRESS[1]~1_combout\ & (\I1|MEM_DATO|RAM~708_q\)) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- ((\I1|MEM_DATO|RAM~692_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~708_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~692_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1210_combout\);

-- Location: LCCOMB_X36_Y16_N30
\I1|MEM_DATO|RAM~1211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1211_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1210_combout\ & ((\I1|MEM_DATO|RAM~716_q\))) # (!\I1|MEM_DATO|RAM~1210_combout\ & (\I1|MEM_DATO|RAM~700_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~700_q\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~716_q\,
	datad => \I1|MEM_DATO|RAM~1210_combout\,
	combout => \I1|MEM_DATO|RAM~1211_combout\);

-- Location: FF_X38_Y15_N29
\I1|MEM_DATO|RAM~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~740_q\);

-- Location: FF_X38_Y15_N7
\I1|MEM_DATO|RAM~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~748_q\);

-- Location: FF_X37_Y15_N21
\I1|MEM_DATO|RAM~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~732_q\);

-- Location: FF_X37_Y15_N19
\I1|MEM_DATO|RAM~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~724_q\);

-- Location: LCCOMB_X37_Y15_N18
\I1|MEM_DATO|RAM~1212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1212_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~732_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~724_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|MEM_DATO|RAM~732_q\,
	datac => \I1|MEM_DATO|RAM~724_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1212_combout\);

-- Location: LCCOMB_X38_Y15_N6
\I1|MEM_DATO|RAM~1213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1213_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|MEM_DATO|RAM~1212_combout\ & ((\I1|MEM_DATO|RAM~748_q\))) # (!\I1|MEM_DATO|RAM~1212_combout\ & (\I1|MEM_DATO|RAM~740_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & 
-- (((\I1|MEM_DATO|RAM~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~740_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~748_q\,
	datad => \I1|MEM_DATO|RAM~1212_combout\,
	combout => \I1|MEM_DATO|RAM~1213_combout\);

-- Location: LCCOMB_X37_Y18_N12
\I1|MEM_DATO|RAM~668feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~668feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|MEM_DATO|RAM~668feeder_combout\);

-- Location: FF_X37_Y18_N13
\I1|MEM_DATO|RAM~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~668feeder_combout\,
	ena => \I1|MEM_DATO|RAM~1477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~668_q\);

-- Location: FF_X37_Y18_N15
\I1|MEM_DATO|RAM~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~660_q\);

-- Location: LCCOMB_X37_Y18_N14
\I1|MEM_DATO|RAM~1214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1214_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & (((\I1|RAM_ADDRESS[0]~3_combout\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~668_q\)) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- ((\I1|MEM_DATO|RAM~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~668_q\,
	datab => \I1|RAM_ADDRESS[1]~1_combout\,
	datac => \I1|MEM_DATO|RAM~660_q\,
	datad => \I1|RAM_ADDRESS[0]~3_combout\,
	combout => \I1|MEM_DATO|RAM~1214_combout\);

-- Location: FF_X36_Y18_N21
\I1|MEM_DATO|RAM~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~676_q\);

-- Location: FF_X36_Y18_N11
\I1|MEM_DATO|RAM~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~684_q\);

-- Location: LCCOMB_X36_Y18_N10
\I1|MEM_DATO|RAM~1215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1215_combout\ = (\I1|MEM_DATO|RAM~1214_combout\ & (((\I1|MEM_DATO|RAM~684_q\) # (!\I1|RAM_ADDRESS[1]~1_combout\)))) # (!\I1|MEM_DATO|RAM~1214_combout\ & (\I1|MEM_DATO|RAM~676_q\ & ((\I1|RAM_ADDRESS[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1214_combout\,
	datab => \I1|MEM_DATO|RAM~676_q\,
	datac => \I1|MEM_DATO|RAM~684_q\,
	datad => \I1|RAM_ADDRESS[1]~1_combout\,
	combout => \I1|MEM_DATO|RAM~1215_combout\);

-- Location: LCCOMB_X40_Y14_N2
\I1|MEM_DATO|RAM~1216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1216_combout\ = (\I1|RAM_ADDRESS[2]~5_combout\ & (\I1|RAM_ADDRESS[3]~4_combout\)) # (!\I1|RAM_ADDRESS[2]~5_combout\ & ((\I1|RAM_ADDRESS[3]~4_combout\ & (\I1|MEM_DATO|RAM~1213_combout\)) # (!\I1|RAM_ADDRESS[3]~4_combout\ & 
-- ((\I1|MEM_DATO|RAM~1215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[2]~5_combout\,
	datab => \I1|RAM_ADDRESS[3]~4_combout\,
	datac => \I1|MEM_DATO|RAM~1213_combout\,
	datad => \I1|MEM_DATO|RAM~1215_combout\,
	combout => \I1|MEM_DATO|RAM~1216_combout\);

-- Location: FF_X36_Y17_N25
\I1|MEM_DATO|RAM~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~764_q\);

-- Location: FF_X36_Y17_N3
\I1|MEM_DATO|RAM~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~780_q\);

-- Location: FF_X35_Y17_N19
\I1|MEM_DATO|RAM~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~756_q\);

-- Location: FF_X35_Y17_N25
\I1|MEM_DATO|RAM~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	sload => VCC,
	ena => \I1|MEM_DATO|RAM~1481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|RAM~772_q\);

-- Location: LCCOMB_X35_Y17_N18
\I1|MEM_DATO|RAM~1217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1217_combout\ = (\I1|RAM_ADDRESS[1]~1_combout\ & ((\I1|RAM_ADDRESS[0]~3_combout\) # ((\I1|MEM_DATO|RAM~772_q\)))) # (!\I1|RAM_ADDRESS[1]~1_combout\ & (!\I1|RAM_ADDRESS[0]~3_combout\ & (\I1|MEM_DATO|RAM~756_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[1]~1_combout\,
	datab => \I1|RAM_ADDRESS[0]~3_combout\,
	datac => \I1|MEM_DATO|RAM~756_q\,
	datad => \I1|MEM_DATO|RAM~772_q\,
	combout => \I1|MEM_DATO|RAM~1217_combout\);

-- Location: LCCOMB_X36_Y17_N2
\I1|MEM_DATO|RAM~1218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1218_combout\ = (\I1|RAM_ADDRESS[0]~3_combout\ & ((\I1|MEM_DATO|RAM~1217_combout\ & ((\I1|MEM_DATO|RAM~780_q\))) # (!\I1|MEM_DATO|RAM~1217_combout\ & (\I1|MEM_DATO|RAM~764_q\)))) # (!\I1|RAM_ADDRESS[0]~3_combout\ & 
-- (((\I1|MEM_DATO|RAM~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|RAM_ADDRESS[0]~3_combout\,
	datab => \I1|MEM_DATO|RAM~764_q\,
	datac => \I1|MEM_DATO|RAM~780_q\,
	datad => \I1|MEM_DATO|RAM~1217_combout\,
	combout => \I1|MEM_DATO|RAM~1218_combout\);

-- Location: LCCOMB_X40_Y14_N28
\I1|MEM_DATO|RAM~1219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1219_combout\ = (\I1|MEM_DATO|RAM~1216_combout\ & (((\I1|MEM_DATO|RAM~1218_combout\) # (!\I1|RAM_ADDRESS[2]~5_combout\)))) # (!\I1|MEM_DATO|RAM~1216_combout\ & (\I1|MEM_DATO|RAM~1211_combout\ & (\I1|RAM_ADDRESS[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1211_combout\,
	datab => \I1|MEM_DATO|RAM~1216_combout\,
	datac => \I1|RAM_ADDRESS[2]~5_combout\,
	datad => \I1|MEM_DATO|RAM~1218_combout\,
	combout => \I1|MEM_DATO|RAM~1219_combout\);

-- Location: LCCOMB_X40_Y14_N24
\I1|MEM_DATO|RAM~1488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1488_combout\ = (\I0|I0|MAR\(4) & ((\I0|I0|MAR\(7) & ((\I1|MEM_DATO|RAM~1219_combout\))) # (!\I0|I0|MAR\(7) & (\I1|MEM_DATO|RAM~1229_combout\)))) # (!\I0|I0|MAR\(4) & (\I1|MEM_DATO|RAM~1229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1229_combout\,
	datab => \I0|I0|MAR\(4),
	datac => \I0|I0|MAR\(7),
	datad => \I1|MEM_DATO|RAM~1219_combout\,
	combout => \I1|MEM_DATO|RAM~1488_combout\);

-- Location: LCCOMB_X40_Y18_N30
\I1|MEM_DATO|RAM~1230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|MEM_DATO|RAM~1230_combout\ = (\I1|Equal0~0_combout\ & (((!\I1|RAM_ADDRESS[5]~0_combout\ & \I1|MEM_DATO|RAM~1488_combout\)))) # (!\I1|Equal0~0_combout\ & (\I1|MEM_DATO|RAM~1209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|RAM~1209_combout\,
	datab => \I1|RAM_ADDRESS[5]~0_combout\,
	datac => \I1|Equal0~0_combout\,
	datad => \I1|MEM_DATO|RAM~1488_combout\,
	combout => \I1|MEM_DATO|RAM~1230_combout\);

-- Location: FF_X40_Y18_N31
\I1|MEM_DATO|Data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|MEM_DATO|RAM~1230_combout\,
	ena => \I0|I1|writee~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|MEM_DATO|Data_out\(4));

-- Location: IOIBUF_X78_Y42_N1
\port_in_15[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_15(4),
	o => \port_in_15[4]~input_o\);

-- Location: IOIBUF_X60_Y54_N15
\port_in_12[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_12(4),
	o => \port_in_12[4]~input_o\);

-- Location: IOIBUF_X58_Y54_N15
\port_in_14[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_14(4),
	o => \port_in_14[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N30
\I0|I0|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~9_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1) & ((\port_in_14[4]~input_o\))) # (!\I0|I0|MAR\(1) & (\port_in_12[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_12[4]~input_o\,
	datab => \port_in_14[4]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux11~9_combout\);

-- Location: IOIBUF_X58_Y54_N22
\port_in_13[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_13(4),
	o => \port_in_13[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N8
\I0|I0|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~10_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux11~9_combout\ & (\port_in_15[4]~input_o\)) # (!\I0|I0|Mux11~9_combout\ & ((\port_in_13[4]~input_o\))))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_15[4]~input_o\,
	datac => \I0|I0|Mux11~9_combout\,
	datad => \port_in_13[4]~input_o\,
	combout => \I0|I0|Mux11~10_combout\);

-- Location: IOIBUF_X56_Y54_N22
\port_in_02[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_02(4),
	o => \port_in_02[4]~input_o\);

-- Location: IOIBUF_X60_Y54_N8
\port_in_03[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_03(4),
	o => \port_in_03[4]~input_o\);

-- Location: IOIBUF_X78_Y42_N8
\port_in_00[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_00(4),
	o => \port_in_00[4]~input_o\);

-- Location: IOIBUF_X78_Y43_N15
\port_in_01[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_01(4),
	o => \port_in_01[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N12
\I0|I0|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~6_combout\ = (\I0|I0|MAR\(0) & (((\port_in_01[4]~input_o\) # (\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & (\port_in_00[4]~input_o\ & ((!\I0|I0|MAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_00[4]~input_o\,
	datab => \port_in_01[4]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux11~6_combout\);

-- Location: LCCOMB_X58_Y42_N10
\I0|I0|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~7_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux11~6_combout\ & ((\port_in_03[4]~input_o\))) # (!\I0|I0|Mux11~6_combout\ & (\port_in_02[4]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_02[4]~input_o\,
	datab => \port_in_03[4]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux11~6_combout\,
	combout => \I0|I0|Mux11~7_combout\);

-- Location: IOIBUF_X56_Y54_N1
\port_in_09[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_09(4),
	o => \port_in_09[4]~input_o\);

-- Location: IOIBUF_X60_Y54_N1
\port_in_11[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_11(4),
	o => \port_in_11[4]~input_o\);

-- Location: IOIBUF_X58_Y54_N8
\port_in_08[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_08(4),
	o => \port_in_08[4]~input_o\);

-- Location: IOIBUF_X58_Y54_N29
\port_in_10[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_10(4),
	o => \port_in_10[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N20
\I0|I0|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~4_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1))))) # (!\I0|I0|MAR\(0) & ((\I0|I0|MAR\(1) & ((\port_in_10[4]~input_o\))) # (!\I0|I0|MAR\(1) & (\port_in_08[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_08[4]~input_o\,
	datab => \port_in_10[4]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|MAR\(1),
	combout => \I0|I0|Mux11~4_combout\);

-- Location: LCCOMB_X58_Y42_N2
\I0|I0|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~5_combout\ = (\I0|I0|MAR\(0) & ((\I0|I0|Mux11~4_combout\ & ((\port_in_11[4]~input_o\))) # (!\I0|I0|Mux11~4_combout\ & (\port_in_09[4]~input_o\)))) # (!\I0|I0|MAR\(0) & (((\I0|I0|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_09[4]~input_o\,
	datab => \port_in_11[4]~input_o\,
	datac => \I0|I0|MAR\(0),
	datad => \I0|I0|Mux11~4_combout\,
	combout => \I0|I0|Mux11~5_combout\);

-- Location: LCCOMB_X58_Y42_N4
\I0|I0|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~8_combout\ = (\I0|I0|MAR\(3) & (((\I0|I0|MAR\(2)) # (\I0|I0|Mux11~5_combout\)))) # (!\I0|I0|MAR\(3) & (\I0|I0|Mux11~7_combout\ & (!\I0|I0|MAR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|Mux11~7_combout\,
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(2),
	datad => \I0|I0|Mux11~5_combout\,
	combout => \I0|I0|Mux11~8_combout\);

-- Location: IOIBUF_X58_Y54_N1
\port_in_06[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_06(4),
	o => \port_in_06[4]~input_o\);

-- Location: IOIBUF_X60_Y54_N29
\port_in_07[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_07(4),
	o => \port_in_07[4]~input_o\);

-- Location: IOIBUF_X56_Y54_N29
\port_in_04[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_04(4),
	o => \port_in_04[4]~input_o\);

-- Location: IOIBUF_X60_Y54_N22
\port_in_05[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_port_in_05(4),
	o => \port_in_05[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N24
\I0|I0|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~2_combout\ = (\I0|I0|MAR\(0) & (((\I0|I0|MAR\(1)) # (\port_in_05[4]~input_o\)))) # (!\I0|I0|MAR\(0) & (\port_in_04[4]~input_o\ & (!\I0|I0|MAR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(0),
	datab => \port_in_04[4]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \port_in_05[4]~input_o\,
	combout => \I0|I0|Mux11~2_combout\);

-- Location: LCCOMB_X58_Y42_N18
\I0|I0|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~3_combout\ = (\I0|I0|MAR\(1) & ((\I0|I0|Mux11~2_combout\ & ((\port_in_07[4]~input_o\))) # (!\I0|I0|Mux11~2_combout\ & (\port_in_06[4]~input_o\)))) # (!\I0|I0|MAR\(1) & (((\I0|I0|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \port_in_06[4]~input_o\,
	datab => \port_in_07[4]~input_o\,
	datac => \I0|I0|MAR\(1),
	datad => \I0|I0|Mux11~2_combout\,
	combout => \I0|I0|Mux11~3_combout\);

-- Location: LCCOMB_X58_Y42_N14
\I0|I0|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~11_combout\ = (\I0|I0|MAR\(2) & ((\I0|I0|Mux11~8_combout\ & (\I0|I0|Mux11~10_combout\)) # (!\I0|I0|Mux11~8_combout\ & ((\I0|I0|Mux11~3_combout\))))) # (!\I0|I0|MAR\(2) & (((\I0|I0|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \I0|I0|Mux11~10_combout\,
	datac => \I0|I0|Mux11~8_combout\,
	datad => \I0|I0|Mux11~3_combout\,
	combout => \I0|I0|Mux11~11_combout\);

-- Location: LCCOMB_X37_Y21_N10
\I0|I0|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~12_combout\ = (\I0|I0|ALU_UNIT|I5|S~3_combout\) # ((\I0|I0|ALU_UNIT|I5|S~0_combout\ & \I0|I0|B_REG\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I0|ALU_UNIT|I5|S~0_combout\,
	datac => \I0|I0|B_REG\(4),
	datad => \I0|I0|ALU_UNIT|I5|S~3_combout\,
	combout => \I0|I0|Mux11~12_combout\);

-- Location: LCCOMB_X41_Y22_N20
\I0|I0|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~13_combout\ = (\I0|I0|Mux8~5_combout\ & ((\I1|MEM_PROG|Data_out\(4)) # ((\I0|I0|Mux8~4_combout\)))) # (!\I0|I0|Mux8~5_combout\ & (((!\I0|I0|Mux8~4_combout\ & \I0|I0|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_PROG|Data_out\(4),
	datab => \I0|I0|Mux8~5_combout\,
	datac => \I0|I0|Mux8~4_combout\,
	datad => \I0|I0|Mux11~12_combout\,
	combout => \I0|I0|Mux11~13_combout\);

-- Location: LCCOMB_X41_Y22_N6
\I0|I0|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~14_combout\ = (\I0|I0|Mux8~19_combout\ & ((\I0|I0|Mux11~13_combout\ & (\I1|MEM_DATO|Data_out\(4))) # (!\I0|I0|Mux11~13_combout\ & ((\I0|I0|Mux11~11_combout\))))) # (!\I0|I0|Mux8~19_combout\ & (((\I0|I0|Mux11~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|MEM_DATO|Data_out\(4),
	datab => \I0|I0|Mux8~19_combout\,
	datac => \I0|I0|Mux11~11_combout\,
	datad => \I0|I0|Mux11~13_combout\,
	combout => \I0|I0|Mux11~14_combout\);

-- Location: LCCOMB_X41_Y22_N30
\I0|I0|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux11~15_combout\ = (\I0|I1|WideOr7~combout\ & (((\I0|I0|Mux11~14_combout\)))) # (!\I0|I1|WideOr7~combout\ & ((\I0|I1|WideOr2~5_combout\ & ((\I0|I0|Mux11~14_combout\))) # (!\I0|I1|WideOr2~5_combout\ & (\I0|I0|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|WideOr7~combout\,
	datab => \I0|I0|Mux3~1_combout\,
	datac => \I0|I1|WideOr2~5_combout\,
	datad => \I0|I0|Mux11~14_combout\,
	combout => \I0|I0|Mux11~15_combout\);

-- Location: FF_X41_Y22_N31
\I0|I0|IR_REG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I0|Mux11~15_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I0|I1|edo.Fetch2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I0|IR_REG\(4));

-- Location: LCCOMB_X41_Y22_N22
\I0|I1|edof.Store_B1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edof.Store_B1~0_combout\ = (\I0|I0|IR_REG\(4) & (\I0|I1|Equal1~0_combout\ & \I0|I1|edo.Decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|IR_REG\(4),
	datac => \I0|I1|Equal1~0_combout\,
	datad => \I0|I1|edo.Decode~q\,
	combout => \I0|I1|edof.Store_B1~0_combout\);

-- Location: FF_X41_Y22_N23
\I0|I1|edo.Store_B1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edof.Store_B1~0_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_B1~q\);

-- Location: FF_X41_Y24_N11
\I0|I1|edo.Store_B2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Store_B1~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_B2~q\);

-- Location: LCCOMB_X41_Y24_N2
\I0|I1|edo.Store_B3~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I1|edo.Store_B3~feeder_combout\ = \I0|I1|edo.Store_B2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I1|edo.Store_B2~q\,
	combout => \I0|I1|edo.Store_B3~feeder_combout\);

-- Location: FF_X41_Y24_N3
\I0|I1|edo.Store_B3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I0|I1|edo.Store_B3~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_B3~q\);

-- Location: FF_X40_Y21_N23
\I0|I1|edo.Store_B4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I1|edo.Store_B3~q\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I0|I1|edo.Store_B4~q\);

-- Location: LCCOMB_X39_Y21_N14
\I0|I0|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I0|I0|Mux7~3_combout\ = (\I0|I0|Mux7~2_combout\) # ((\I0|I1|edo.Store_B4~q\ & \I0|I0|B_REG\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I0|I1|edo.Store_B4~q\,
	datac => \I0|I0|B_REG\(0),
	datad => \I0|I0|Mux7~2_combout\,
	combout => \I0|I0|Mux7~3_combout\);

-- Location: LCCOMB_X47_Y4_N28
\I1|PUERTOS|RAM[0][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[0][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y22_N30
\I1|OUTPUT_PORT_ADDR[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|OUTPUT_PORT_ADDR[3]~3_combout\ = (\I0|I0|MAR\(4) & (\I0|I0|MAR\(3) & (\I0|I0|MAR\(5) & \I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(3),
	datac => \I0|I0|MAR\(5),
	datad => \I1|Equal0~0_combout\,
	combout => \I1|OUTPUT_PORT_ADDR[3]~3_combout\);

-- Location: LCCOMB_X42_Y22_N14
\I1|OUTPUT_PORT_ADDR[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|OUTPUT_PORT_ADDR[2]~2_combout\ = (\I0|I0|MAR\(2) & (\I1|Equal0~0_combout\ & (\I0|I0|MAR\(4) & \I0|I0|MAR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(2),
	datab => \I1|Equal0~0_combout\,
	datac => \I0|I0|MAR\(4),
	datad => \I0|I0|MAR\(5),
	combout => \I1|OUTPUT_PORT_ADDR[2]~2_combout\);

-- Location: LCCOMB_X42_Y22_N4
\I1|OUTPUT_PORT_ADDR[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|OUTPUT_PORT_ADDR[1]~1_combout\ = (\I0|I0|MAR\(4) & (\I0|I0|MAR\(5) & (\I0|I0|MAR\(1) & \I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(5),
	datac => \I0|I0|MAR\(1),
	datad => \I1|Equal0~0_combout\,
	combout => \I1|OUTPUT_PORT_ADDR[1]~1_combout\);

-- Location: LCCOMB_X42_Y22_N16
\I1|OUTPUT_PORT_ADDR[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|OUTPUT_PORT_ADDR[0]~0_combout\ = (\I0|I0|MAR\(4) & (\I0|I0|MAR\(0) & (\I0|I0|MAR\(5) & \I1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I0|MAR\(4),
	datab => \I0|I0|MAR\(0),
	datac => \I0|I0|MAR\(5),
	datad => \I1|Equal0~0_combout\,
	combout => \I1|OUTPUT_PORT_ADDR[0]~0_combout\);

-- Location: LCCOMB_X43_Y22_N4
\I1|PUERTOS|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~0_combout\ = (!\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & (!\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[0]~0_combout\ & !\I0|I1|writee~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	datad => \I0|I1|writee~0_combout\,
	combout => \I1|PUERTOS|Decoder0~0_combout\);

-- Location: LCCOMB_X47_Y4_N0
\I1|PUERTOS|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~1_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~0_combout\,
	combout => \I1|PUERTOS|Decoder0~1_combout\);

-- Location: FF_X47_Y4_N29
\I1|PUERTOS|RAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][0]~q\);

-- Location: FF_X47_Y4_N27
\I1|PUERTOS|RAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][1]~q\);

-- Location: LCCOMB_X47_Y4_N12
\I1|PUERTOS|RAM[0][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[0][2]~feeder_combout\);

-- Location: FF_X47_Y4_N13
\I1|PUERTOS|RAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][2]~q\);

-- Location: LCCOMB_X47_Y4_N6
\I1|PUERTOS|RAM[0][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[0][3]~feeder_combout\);

-- Location: FF_X47_Y4_N7
\I1|PUERTOS|RAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][3]~q\);

-- Location: FF_X47_Y4_N17
\I1|PUERTOS|RAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][4]~q\);

-- Location: LCCOMB_X47_Y4_N14
\I1|PUERTOS|RAM[0][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[0][5]~feeder_combout\);

-- Location: FF_X47_Y4_N15
\I1|PUERTOS|RAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][5]~q\);

-- Location: LCCOMB_X47_Y4_N8
\I1|PUERTOS|RAM[0][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[0][6]~feeder_combout\);

-- Location: FF_X47_Y4_N9
\I1|PUERTOS|RAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][6]~q\);

-- Location: LCCOMB_X47_Y4_N30
\I1|PUERTOS|RAM[0][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[0][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[0][7]~feeder_combout\);

-- Location: FF_X47_Y4_N31
\I1|PUERTOS|RAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[0][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[0][7]~q\);

-- Location: LCCOMB_X42_Y22_N0
\I1|PUERTOS|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~2_combout\ = (!\I0|I1|writee~0_combout\ & (!\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & \I1|OUTPUT_PORT_ADDR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|writee~0_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datad => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	combout => \I1|PUERTOS|Decoder0~2_combout\);

-- Location: LCCOMB_X30_Y4_N2
\I1|PUERTOS|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~3_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datac => \I1|PUERTOS|Decoder0~2_combout\,
	combout => \I1|PUERTOS|Decoder0~3_combout\);

-- Location: FF_X30_Y4_N25
\I1|PUERTOS|RAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][0]~q\);

-- Location: LCCOMB_X30_Y4_N18
\I1|PUERTOS|RAM[1][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[1][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[1][1]~feeder_combout\);

-- Location: FF_X30_Y4_N19
\I1|PUERTOS|RAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[1][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][1]~q\);

-- Location: LCCOMB_X30_Y4_N20
\I1|PUERTOS|RAM[1][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[1][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[1][2]~feeder_combout\);

-- Location: FF_X30_Y4_N21
\I1|PUERTOS|RAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[1][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][2]~q\);

-- Location: LCCOMB_X30_Y4_N14
\I1|PUERTOS|RAM[1][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[1][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[1][3]~feeder_combout\);

-- Location: FF_X30_Y4_N15
\I1|PUERTOS|RAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[1][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][3]~q\);

-- Location: FF_X30_Y4_N9
\I1|PUERTOS|RAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][4]~q\);

-- Location: LCCOMB_X30_Y4_N6
\I1|PUERTOS|RAM[1][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[1][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[1][5]~feeder_combout\);

-- Location: FF_X30_Y4_N7
\I1|PUERTOS|RAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[1][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][5]~q\);

-- Location: FF_X30_Y4_N17
\I1|PUERTOS|RAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][6]~q\);

-- Location: FF_X30_Y4_N11
\I1|PUERTOS|RAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[1][7]~q\);

-- Location: LCCOMB_X43_Y22_N6
\I1|PUERTOS|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~4_combout\ = (!\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & (\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[0]~0_combout\ & !\I0|I1|writee~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	datad => \I0|I1|writee~0_combout\,
	combout => \I1|PUERTOS|Decoder0~4_combout\);

-- Location: LCCOMB_X49_Y4_N4
\I1|PUERTOS|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~5_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~4_combout\,
	combout => \I1|PUERTOS|Decoder0~5_combout\);

-- Location: FF_X49_Y4_N17
\I1|PUERTOS|RAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][0]~q\);

-- Location: LCCOMB_X49_Y4_N22
\I1|PUERTOS|RAM[2][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[2][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[2][1]~feeder_combout\);

-- Location: FF_X49_Y4_N23
\I1|PUERTOS|RAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[2][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][1]~q\);

-- Location: FF_X49_Y4_N1
\I1|PUERTOS|RAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][2]~q\);

-- Location: LCCOMB_X49_Y4_N2
\I1|PUERTOS|RAM[2][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[2][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[2][3]~feeder_combout\);

-- Location: FF_X49_Y4_N3
\I1|PUERTOS|RAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[2][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][3]~q\);

-- Location: FF_X49_Y4_N21
\I1|PUERTOS|RAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][4]~q\);

-- Location: LCCOMB_X49_Y4_N18
\I1|PUERTOS|RAM[2][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[2][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[2][5]~feeder_combout\);

-- Location: FF_X49_Y4_N19
\I1|PUERTOS|RAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[2][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][5]~q\);

-- Location: FF_X49_Y4_N13
\I1|PUERTOS|RAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][6]~q\);

-- Location: LCCOMB_X49_Y4_N30
\I1|PUERTOS|RAM[2][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[2][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[2][7]~feeder_combout\);

-- Location: FF_X49_Y4_N31
\I1|PUERTOS|RAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[2][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[2][7]~q\);

-- Location: LCCOMB_X42_Y22_N2
\I1|PUERTOS|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~6_combout\ = (!\I0|I1|writee~0_combout\ & (\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & \I1|OUTPUT_PORT_ADDR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|writee~0_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datad => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	combout => \I1|PUERTOS|Decoder0~6_combout\);

-- Location: LCCOMB_X29_Y4_N20
\I1|PUERTOS|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~7_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~6_combout\,
	combout => \I1|PUERTOS|Decoder0~7_combout\);

-- Location: FF_X29_Y4_N17
\I1|PUERTOS|RAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][0]~q\);

-- Location: FF_X29_Y4_N3
\I1|PUERTOS|RAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][1]~q\);

-- Location: LCCOMB_X29_Y4_N12
\I1|PUERTOS|RAM[3][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[3][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[3][2]~feeder_combout\);

-- Location: FF_X29_Y4_N13
\I1|PUERTOS|RAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[3][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][2]~q\);

-- Location: LCCOMB_X29_Y4_N18
\I1|PUERTOS|RAM[3][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[3][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[3][3]~feeder_combout\);

-- Location: FF_X29_Y4_N19
\I1|PUERTOS|RAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[3][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][3]~q\);

-- Location: LCCOMB_X29_Y4_N0
\I1|PUERTOS|RAM[3][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[3][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[3][4]~feeder_combout\);

-- Location: FF_X29_Y4_N1
\I1|PUERTOS|RAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[3][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][4]~q\);

-- Location: LCCOMB_X29_Y4_N30
\I1|PUERTOS|RAM[3][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[3][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[3][5]~feeder_combout\);

-- Location: FF_X29_Y4_N31
\I1|PUERTOS|RAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[3][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][5]~q\);

-- Location: LCCOMB_X29_Y4_N28
\I1|PUERTOS|RAM[3][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[3][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[3][6]~feeder_combout\);

-- Location: FF_X29_Y4_N29
\I1|PUERTOS|RAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[3][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][6]~q\);

-- Location: FF_X29_Y4_N7
\I1|PUERTOS|RAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[3][7]~q\);

-- Location: LCCOMB_X29_Y23_N16
\I1|PUERTOS|RAM[4][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[4][0]~feeder_combout\);

-- Location: LCCOMB_X43_Y22_N0
\I1|PUERTOS|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~8_combout\ = (\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & (!\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[0]~0_combout\ & !\I0|I1|writee~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	datad => \I0|I1|writee~0_combout\,
	combout => \I1|PUERTOS|Decoder0~8_combout\);

-- Location: LCCOMB_X29_Y23_N22
\I1|PUERTOS|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~9_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~8_combout\,
	combout => \I1|PUERTOS|Decoder0~9_combout\);

-- Location: FF_X29_Y23_N17
\I1|PUERTOS|RAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][0]~q\);

-- Location: LCCOMB_X29_Y23_N6
\I1|PUERTOS|RAM[4][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[4][1]~feeder_combout\);

-- Location: FF_X29_Y23_N7
\I1|PUERTOS|RAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][1]~q\);

-- Location: LCCOMB_X29_Y23_N0
\I1|PUERTOS|RAM[4][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[4][2]~feeder_combout\);

-- Location: FF_X29_Y23_N1
\I1|PUERTOS|RAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][2]~q\);

-- Location: LCCOMB_X29_Y23_N30
\I1|PUERTOS|RAM[4][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[4][3]~feeder_combout\);

-- Location: FF_X29_Y23_N31
\I1|PUERTOS|RAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][3]~q\);

-- Location: LCCOMB_X29_Y23_N4
\I1|PUERTOS|RAM[4][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[4][4]~feeder_combout\);

-- Location: FF_X29_Y23_N5
\I1|PUERTOS|RAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][4]~q\);

-- Location: LCCOMB_X29_Y23_N26
\I1|PUERTOS|RAM[4][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[4][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[4][5]~feeder_combout\);

-- Location: FF_X29_Y23_N27
\I1|PUERTOS|RAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[4][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][5]~q\);

-- Location: FF_X29_Y23_N29
\I1|PUERTOS|RAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][6]~q\);

-- Location: FF_X29_Y23_N11
\I1|PUERTOS|RAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[4][7]~q\);

-- Location: LCCOMB_X43_Y22_N14
\I1|PUERTOS|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~10_combout\ = (\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & (!\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (\I1|OUTPUT_PORT_ADDR[0]~0_combout\ & !\I0|I1|writee~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	datad => \I0|I1|writee~0_combout\,
	combout => \I1|PUERTOS|Decoder0~10_combout\);

-- Location: LCCOMB_X31_Y4_N14
\I1|PUERTOS|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~11_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~10_combout\,
	combout => \I1|PUERTOS|Decoder0~11_combout\);

-- Location: FF_X31_Y4_N17
\I1|PUERTOS|RAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][0]~q\);

-- Location: FF_X31_Y4_N15
\I1|PUERTOS|RAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][1]~q\);

-- Location: FF_X31_Y4_N5
\I1|PUERTOS|RAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][2]~q\);

-- Location: LCCOMB_X31_Y4_N10
\I1|PUERTOS|RAM[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[5][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[5][3]~feeder_combout\);

-- Location: FF_X31_Y4_N11
\I1|PUERTOS|RAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[5][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][3]~q\);

-- Location: FF_X31_Y4_N13
\I1|PUERTOS|RAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][4]~q\);

-- Location: LCCOMB_X31_Y4_N22
\I1|PUERTOS|RAM[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[5][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[5][5]~feeder_combout\);

-- Location: FF_X31_Y4_N23
\I1|PUERTOS|RAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[5][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][5]~q\);

-- Location: LCCOMB_X31_Y4_N24
\I1|PUERTOS|RAM[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[5][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[5][6]~feeder_combout\);

-- Location: FF_X31_Y4_N25
\I1|PUERTOS|RAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[5][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][6]~q\);

-- Location: FF_X31_Y4_N27
\I1|PUERTOS|RAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[5][7]~q\);

-- Location: LCCOMB_X43_Y22_N8
\I1|PUERTOS|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~12_combout\ = (\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & (\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (!\I1|OUTPUT_PORT_ADDR[0]~0_combout\ & !\I0|I1|writee~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	datad => \I0|I1|writee~0_combout\,
	combout => \I1|PUERTOS|Decoder0~12_combout\);

-- Location: LCCOMB_X41_Y4_N20
\I1|PUERTOS|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~13_combout\ = (!\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~12_combout\,
	combout => \I1|PUERTOS|Decoder0~13_combout\);

-- Location: FF_X41_Y4_N9
\I1|PUERTOS|RAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][0]~q\);

-- Location: FF_X41_Y4_N15
\I1|PUERTOS|RAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][1]~q\);

-- Location: FF_X41_Y4_N29
\I1|PUERTOS|RAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][2]~q\);

-- Location: FF_X41_Y4_N7
\I1|PUERTOS|RAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][3]~q\);

-- Location: LCCOMB_X41_Y4_N4
\I1|PUERTOS|RAM[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[6][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[6][4]~feeder_combout\);

-- Location: FF_X41_Y4_N5
\I1|PUERTOS|RAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[6][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][4]~q\);

-- Location: LCCOMB_X41_Y4_N2
\I1|PUERTOS|RAM[6][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[6][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[6][5]~feeder_combout\);

-- Location: FF_X41_Y4_N3
\I1|PUERTOS|RAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[6][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][5]~q\);

-- Location: LCCOMB_X41_Y4_N16
\I1|PUERTOS|RAM[6][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[6][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[6][6]~feeder_combout\);

-- Location: FF_X41_Y4_N17
\I1|PUERTOS|RAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[6][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][6]~q\);

-- Location: LCCOMB_X41_Y4_N26
\I1|PUERTOS|RAM[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[6][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[6][7]~feeder_combout\);

-- Location: FF_X41_Y4_N27
\I1|PUERTOS|RAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[6][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[6][7]~q\);

-- Location: LCCOMB_X30_Y23_N8
\I1|PUERTOS|RAM[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[7][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[7][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y22_N28
\I1|PUERTOS|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~14_combout\ = (!\I0|I1|writee~0_combout\ & (\I1|OUTPUT_PORT_ADDR[1]~1_combout\ & (\I1|OUTPUT_PORT_ADDR[2]~2_combout\ & \I1|OUTPUT_PORT_ADDR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I0|I1|writee~0_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[1]~1_combout\,
	datac => \I1|OUTPUT_PORT_ADDR[2]~2_combout\,
	datad => \I1|OUTPUT_PORT_ADDR[0]~0_combout\,
	combout => \I1|PUERTOS|Decoder0~14_combout\);

-- Location: LCCOMB_X30_Y23_N26
\I1|PUERTOS|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~15_combout\ = (\I1|PUERTOS|Decoder0~14_combout\ & !\I1|OUTPUT_PORT_ADDR[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|PUERTOS|Decoder0~14_combout\,
	datad => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	combout => \I1|PUERTOS|Decoder0~15_combout\);

-- Location: FF_X30_Y23_N9
\I1|PUERTOS|RAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[7][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][0]~q\);

-- Location: FF_X30_Y23_N19
\I1|PUERTOS|RAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][1]~q\);

-- Location: LCCOMB_X30_Y23_N12
\I1|PUERTOS|RAM[7][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[7][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[7][2]~feeder_combout\);

-- Location: FF_X30_Y23_N13
\I1|PUERTOS|RAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[7][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][2]~q\);

-- Location: LCCOMB_X30_Y23_N14
\I1|PUERTOS|RAM[7][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[7][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[7][3]~feeder_combout\);

-- Location: FF_X30_Y23_N15
\I1|PUERTOS|RAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[7][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][3]~q\);

-- Location: LCCOMB_X30_Y23_N24
\I1|PUERTOS|RAM[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[7][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[7][4]~feeder_combout\);

-- Location: FF_X30_Y23_N25
\I1|PUERTOS|RAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[7][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][4]~q\);

-- Location: FF_X30_Y23_N3
\I1|PUERTOS|RAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][5]~q\);

-- Location: FF_X30_Y23_N5
\I1|PUERTOS|RAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][6]~q\);

-- Location: FF_X30_Y23_N11
\I1|PUERTOS|RAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[7][7]~q\);

-- Location: LCCOMB_X47_Y4_N24
\I1|PUERTOS|RAM[8][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[8][0]~feeder_combout\);

-- Location: LCCOMB_X47_Y4_N2
\I1|PUERTOS|Decoder0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~16_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~0_combout\,
	combout => \I1|PUERTOS|Decoder0~16_combout\);

-- Location: FF_X47_Y4_N25
\I1|PUERTOS|RAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][0]~q\);

-- Location: FF_X47_Y4_N19
\I1|PUERTOS|RAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][1]~q\);

-- Location: LCCOMB_X47_Y4_N4
\I1|PUERTOS|RAM[8][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[8][2]~feeder_combout\);

-- Location: FF_X47_Y4_N5
\I1|PUERTOS|RAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][2]~q\);

-- Location: LCCOMB_X47_Y4_N22
\I1|PUERTOS|RAM[8][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[8][3]~feeder_combout\);

-- Location: FF_X47_Y4_N23
\I1|PUERTOS|RAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][3]~q\);

-- Location: FF_X47_Y4_N21
\I1|PUERTOS|RAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][4]~q\);

-- Location: LCCOMB_X47_Y4_N10
\I1|PUERTOS|RAM[8][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[8][5]~feeder_combout\);

-- Location: FF_X47_Y4_N11
\I1|PUERTOS|RAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][5]~q\);

-- Location: LCCOMB_X50_Y4_N28
\I1|PUERTOS|RAM[8][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[8][6]~feeder_combout\);

-- Location: FF_X50_Y4_N29
\I1|PUERTOS|RAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][6]~q\);

-- Location: LCCOMB_X50_Y4_N6
\I1|PUERTOS|RAM[8][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[8][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[8][7]~feeder_combout\);

-- Location: FF_X50_Y4_N7
\I1|PUERTOS|RAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[8][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[8][7]~q\);

-- Location: LCCOMB_X30_Y4_N28
\I1|PUERTOS|Decoder0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~17_combout\ = (\I1|PUERTOS|Decoder0~2_combout\ & \I1|OUTPUT_PORT_ADDR[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|PUERTOS|Decoder0~2_combout\,
	datab => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	combout => \I1|PUERTOS|Decoder0~17_combout\);

-- Location: FF_X30_Y4_N13
\I1|PUERTOS|RAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][0]~q\);

-- Location: LCCOMB_X30_Y4_N26
\I1|PUERTOS|RAM[9][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[9][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[9][1]~feeder_combout\);

-- Location: FF_X30_Y4_N27
\I1|PUERTOS|RAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[9][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][1]~q\);

-- Location: LCCOMB_X30_Y4_N4
\I1|PUERTOS|RAM[9][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[9][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[9][2]~feeder_combout\);

-- Location: FF_X30_Y4_N5
\I1|PUERTOS|RAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[9][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][2]~q\);

-- Location: LCCOMB_X30_Y4_N30
\I1|PUERTOS|RAM[9][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[9][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[9][3]~feeder_combout\);

-- Location: FF_X30_Y4_N31
\I1|PUERTOS|RAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[9][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][3]~q\);

-- Location: FF_X30_Y4_N1
\I1|PUERTOS|RAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][4]~q\);

-- Location: LCCOMB_X34_Y4_N4
\I1|PUERTOS|RAM[9][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[9][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[9][5]~feeder_combout\);

-- Location: FF_X34_Y4_N5
\I1|PUERTOS|RAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[9][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][5]~q\);

-- Location: FF_X30_Y4_N23
\I1|PUERTOS|RAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][6]~q\);

-- Location: FF_X30_Y4_N29
\I1|PUERTOS|RAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[9][7]~q\);

-- Location: LCCOMB_X49_Y4_N6
\I1|PUERTOS|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~18_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~4_combout\,
	combout => \I1|PUERTOS|Decoder0~18_combout\);

-- Location: FF_X49_Y4_N29
\I1|PUERTOS|RAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][0]~q\);

-- Location: LCCOMB_X49_Y4_N10
\I1|PUERTOS|RAM[10][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[10][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[10][1]~feeder_combout\);

-- Location: FF_X49_Y4_N11
\I1|PUERTOS|RAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[10][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][1]~q\);

-- Location: FF_X49_Y4_N25
\I1|PUERTOS|RAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][2]~q\);

-- Location: LCCOMB_X49_Y4_N14
\I1|PUERTOS|RAM[10][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[10][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[10][3]~feeder_combout\);

-- Location: FF_X49_Y4_N15
\I1|PUERTOS|RAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[10][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][3]~q\);

-- Location: FF_X49_Y4_N9
\I1|PUERTOS|RAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][4]~q\);

-- Location: LCCOMB_X49_Y4_N26
\I1|PUERTOS|RAM[10][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[10][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[10][5]~feeder_combout\);

-- Location: FF_X49_Y4_N27
\I1|PUERTOS|RAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[10][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][5]~q\);

-- Location: LCCOMB_X50_Y4_N12
\I1|PUERTOS|RAM[10][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[10][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[10][6]~feeder_combout\);

-- Location: FF_X50_Y4_N13
\I1|PUERTOS|RAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[10][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][6]~q\);

-- Location: LCCOMB_X50_Y4_N18
\I1|PUERTOS|RAM[10][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[10][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[10][7]~feeder_combout\);

-- Location: FF_X50_Y4_N19
\I1|PUERTOS|RAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[10][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[10][7]~q\);

-- Location: LCCOMB_X29_Y4_N14
\I1|PUERTOS|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~19_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~6_combout\,
	combout => \I1|PUERTOS|Decoder0~19_combout\);

-- Location: FF_X29_Y4_N25
\I1|PUERTOS|RAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][0]~q\);

-- Location: FF_X29_Y4_N23
\I1|PUERTOS|RAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][1]~q\);

-- Location: LCCOMB_X29_Y4_N8
\I1|PUERTOS|RAM[11][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[11][2]~feeder_combout\);

-- Location: FF_X29_Y4_N9
\I1|PUERTOS|RAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][2]~q\);

-- Location: LCCOMB_X29_Y4_N26
\I1|PUERTOS|RAM[11][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[11][3]~feeder_combout\);

-- Location: FF_X29_Y4_N27
\I1|PUERTOS|RAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][3]~q\);

-- Location: LCCOMB_X29_Y4_N4
\I1|PUERTOS|RAM[11][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[11][4]~feeder_combout\);

-- Location: FF_X29_Y4_N5
\I1|PUERTOS|RAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][4]~q\);

-- Location: LCCOMB_X29_Y4_N10
\I1|PUERTOS|RAM[11][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[11][5]~feeder_combout\);

-- Location: FF_X29_Y4_N11
\I1|PUERTOS|RAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][5]~q\);

-- Location: LCCOMB_X38_Y4_N24
\I1|PUERTOS|RAM[11][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[11][6]~feeder_combout\);

-- Location: FF_X38_Y4_N25
\I1|PUERTOS|RAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][6]~q\);

-- Location: LCCOMB_X38_Y4_N18
\I1|PUERTOS|RAM[11][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[11][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[11][7]~feeder_combout\);

-- Location: FF_X38_Y4_N19
\I1|PUERTOS|RAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[11][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[11][7]~q\);

-- Location: LCCOMB_X29_Y23_N8
\I1|PUERTOS|RAM[12][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[12][0]~feeder_combout\);

-- Location: LCCOMB_X29_Y23_N20
\I1|PUERTOS|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~20_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~8_combout\,
	combout => \I1|PUERTOS|Decoder0~20_combout\);

-- Location: FF_X29_Y23_N9
\I1|PUERTOS|RAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][0]~q\);

-- Location: LCCOMB_X29_Y23_N18
\I1|PUERTOS|RAM[12][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[12][1]~feeder_combout\);

-- Location: FF_X29_Y23_N19
\I1|PUERTOS|RAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][1]~q\);

-- Location: LCCOMB_X29_Y23_N12
\I1|PUERTOS|RAM[12][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[12][2]~feeder_combout\);

-- Location: FF_X29_Y23_N13
\I1|PUERTOS|RAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][2]~q\);

-- Location: LCCOMB_X29_Y23_N2
\I1|PUERTOS|RAM[12][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[12][3]~feeder_combout\);

-- Location: FF_X29_Y23_N3
\I1|PUERTOS|RAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][3]~q\);

-- Location: LCCOMB_X29_Y23_N24
\I1|PUERTOS|RAM[12][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[12][4]~feeder_combout\);

-- Location: FF_X29_Y23_N25
\I1|PUERTOS|RAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][4]~q\);

-- Location: LCCOMB_X29_Y23_N14
\I1|PUERTOS|RAM[12][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[12][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[12][5]~feeder_combout\);

-- Location: FF_X29_Y23_N15
\I1|PUERTOS|RAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[12][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][5]~q\);

-- Location: FF_X29_Y23_N21
\I1|PUERTOS|RAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][6]~q\);

-- Location: FF_X29_Y23_N23
\I1|PUERTOS|RAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[12][7]~q\);

-- Location: LCCOMB_X31_Y4_N30
\I1|PUERTOS|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~21_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~10_combout\,
	combout => \I1|PUERTOS|Decoder0~21_combout\);

-- Location: FF_X31_Y4_N9
\I1|PUERTOS|RAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][0]~q\);

-- Location: LCCOMB_X34_Y4_N26
\I1|PUERTOS|RAM[13][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[13][1]~feeder_combout\ = \I0|I0|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux6~2_combout\,
	combout => \I1|PUERTOS|RAM[13][1]~feeder_combout\);

-- Location: FF_X34_Y4_N27
\I1|PUERTOS|RAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[13][1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][1]~q\);

-- Location: FF_X31_Y4_N31
\I1|PUERTOS|RAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][2]~q\);

-- Location: LCCOMB_X31_Y4_N28
\I1|PUERTOS|RAM[13][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[13][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[13][3]~feeder_combout\);

-- Location: FF_X31_Y4_N29
\I1|PUERTOS|RAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[13][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][3]~q\);

-- Location: FF_X31_Y4_N7
\I1|PUERTOS|RAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux3~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][4]~q\);

-- Location: LCCOMB_X34_Y4_N8
\I1|PUERTOS|RAM[13][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[13][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[13][5]~feeder_combout\);

-- Location: FF_X34_Y4_N9
\I1|PUERTOS|RAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[13][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][5]~q\);

-- Location: LCCOMB_X31_Y4_N20
\I1|PUERTOS|RAM[13][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[13][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[13][6]~feeder_combout\);

-- Location: FF_X31_Y4_N21
\I1|PUERTOS|RAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[13][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][6]~q\);

-- Location: FF_X34_Y4_N23
\I1|PUERTOS|RAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[13][7]~q\);

-- Location: LCCOMB_X41_Y4_N22
\I1|PUERTOS|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~22_combout\ = (\I1|OUTPUT_PORT_ADDR[3]~3_combout\ & \I1|PUERTOS|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	datad => \I1|PUERTOS|Decoder0~12_combout\,
	combout => \I1|PUERTOS|Decoder0~22_combout\);

-- Location: FF_X41_Y4_N1
\I1|PUERTOS|RAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux7~3_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][0]~q\);

-- Location: FF_X41_Y4_N19
\I1|PUERTOS|RAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][1]~q\);

-- Location: FF_X41_Y4_N25
\I1|PUERTOS|RAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux5~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][2]~q\);

-- Location: FF_X41_Y4_N31
\I1|PUERTOS|RAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux4~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][3]~q\);

-- Location: LCCOMB_X41_Y4_N12
\I1|PUERTOS|RAM[14][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[14][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[14][4]~feeder_combout\);

-- Location: FF_X41_Y4_N13
\I1|PUERTOS|RAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[14][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][4]~q\);

-- Location: LCCOMB_X41_Y4_N10
\I1|PUERTOS|RAM[14][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[14][5]~feeder_combout\ = \I0|I0|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux2~1_combout\,
	combout => \I1|PUERTOS|RAM[14][5]~feeder_combout\);

-- Location: FF_X41_Y4_N11
\I1|PUERTOS|RAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[14][5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][5]~q\);

-- Location: LCCOMB_X38_Y4_N4
\I1|PUERTOS|RAM[14][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[14][6]~feeder_combout\ = \I0|I0|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux1~1_combout\,
	combout => \I1|PUERTOS|RAM[14][6]~feeder_combout\);

-- Location: FF_X38_Y4_N5
\I1|PUERTOS|RAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[14][6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][6]~q\);

-- Location: LCCOMB_X38_Y4_N10
\I1|PUERTOS|RAM[14][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[14][7]~feeder_combout\ = \I0|I0|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux0~1_combout\,
	combout => \I1|PUERTOS|RAM[14][7]~feeder_combout\);

-- Location: FF_X38_Y4_N11
\I1|PUERTOS|RAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[14][7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[14][7]~q\);

-- Location: LCCOMB_X30_Y23_N20
\I1|PUERTOS|RAM[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[15][0]~feeder_combout\ = \I0|I0|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux7~3_combout\,
	combout => \I1|PUERTOS|RAM[15][0]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N0
\I1|PUERTOS|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|Decoder0~23_combout\ = (\I1|PUERTOS|Decoder0~14_combout\ & \I1|OUTPUT_PORT_ADDR[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \I1|PUERTOS|Decoder0~14_combout\,
	datad => \I1|OUTPUT_PORT_ADDR[3]~3_combout\,
	combout => \I1|PUERTOS|Decoder0~23_combout\);

-- Location: FF_X30_Y23_N21
\I1|PUERTOS|RAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[15][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][0]~q\);

-- Location: FF_X30_Y23_N7
\I1|PUERTOS|RAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux6~2_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][1]~q\);

-- Location: LCCOMB_X30_Y23_N16
\I1|PUERTOS|RAM[15][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[15][2]~feeder_combout\ = \I0|I0|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux5~1_combout\,
	combout => \I1|PUERTOS|RAM[15][2]~feeder_combout\);

-- Location: FF_X30_Y23_N17
\I1|PUERTOS|RAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[15][2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][2]~q\);

-- Location: LCCOMB_X30_Y23_N30
\I1|PUERTOS|RAM[15][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[15][3]~feeder_combout\ = \I0|I0|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux4~1_combout\,
	combout => \I1|PUERTOS|RAM[15][3]~feeder_combout\);

-- Location: FF_X30_Y23_N31
\I1|PUERTOS|RAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[15][3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][3]~q\);

-- Location: LCCOMB_X30_Y23_N28
\I1|PUERTOS|RAM[15][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \I1|PUERTOS|RAM[15][4]~feeder_combout\ = \I0|I0|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0|I0|Mux3~1_combout\,
	combout => \I1|PUERTOS|RAM[15][4]~feeder_combout\);

-- Location: FF_X30_Y23_N29
\I1|PUERTOS|RAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \I1|PUERTOS|RAM[15][4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][4]~q\);

-- Location: FF_X30_Y23_N23
\I1|PUERTOS|RAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux2~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][5]~q\);

-- Location: FF_X30_Y23_N1
\I1|PUERTOS|RAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux1~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][6]~q\);

-- Location: FF_X30_Y23_N27
\I1|PUERTOS|RAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \I0|I0|Mux0~1_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \I1|PUERTOS|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \I1|PUERTOS|RAM[15][7]~q\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_port_out_00(0) <= \port_out_00[0]~output_o\;

ww_port_out_00(1) <= \port_out_00[1]~output_o\;

ww_port_out_00(2) <= \port_out_00[2]~output_o\;

ww_port_out_00(3) <= \port_out_00[3]~output_o\;

ww_port_out_00(4) <= \port_out_00[4]~output_o\;

ww_port_out_00(5) <= \port_out_00[5]~output_o\;

ww_port_out_00(6) <= \port_out_00[6]~output_o\;

ww_port_out_00(7) <= \port_out_00[7]~output_o\;

ww_port_out_01(0) <= \port_out_01[0]~output_o\;

ww_port_out_01(1) <= \port_out_01[1]~output_o\;

ww_port_out_01(2) <= \port_out_01[2]~output_o\;

ww_port_out_01(3) <= \port_out_01[3]~output_o\;

ww_port_out_01(4) <= \port_out_01[4]~output_o\;

ww_port_out_01(5) <= \port_out_01[5]~output_o\;

ww_port_out_01(6) <= \port_out_01[6]~output_o\;

ww_port_out_01(7) <= \port_out_01[7]~output_o\;

ww_port_out_02(0) <= \port_out_02[0]~output_o\;

ww_port_out_02(1) <= \port_out_02[1]~output_o\;

ww_port_out_02(2) <= \port_out_02[2]~output_o\;

ww_port_out_02(3) <= \port_out_02[3]~output_o\;

ww_port_out_02(4) <= \port_out_02[4]~output_o\;

ww_port_out_02(5) <= \port_out_02[5]~output_o\;

ww_port_out_02(6) <= \port_out_02[6]~output_o\;

ww_port_out_02(7) <= \port_out_02[7]~output_o\;

ww_port_out_03(0) <= \port_out_03[0]~output_o\;

ww_port_out_03(1) <= \port_out_03[1]~output_o\;

ww_port_out_03(2) <= \port_out_03[2]~output_o\;

ww_port_out_03(3) <= \port_out_03[3]~output_o\;

ww_port_out_03(4) <= \port_out_03[4]~output_o\;

ww_port_out_03(5) <= \port_out_03[5]~output_o\;

ww_port_out_03(6) <= \port_out_03[6]~output_o\;

ww_port_out_03(7) <= \port_out_03[7]~output_o\;

ww_port_out_04(0) <= \port_out_04[0]~output_o\;

ww_port_out_04(1) <= \port_out_04[1]~output_o\;

ww_port_out_04(2) <= \port_out_04[2]~output_o\;

ww_port_out_04(3) <= \port_out_04[3]~output_o\;

ww_port_out_04(4) <= \port_out_04[4]~output_o\;

ww_port_out_04(5) <= \port_out_04[5]~output_o\;

ww_port_out_04(6) <= \port_out_04[6]~output_o\;

ww_port_out_04(7) <= \port_out_04[7]~output_o\;

ww_port_out_05(0) <= \port_out_05[0]~output_o\;

ww_port_out_05(1) <= \port_out_05[1]~output_o\;

ww_port_out_05(2) <= \port_out_05[2]~output_o\;

ww_port_out_05(3) <= \port_out_05[3]~output_o\;

ww_port_out_05(4) <= \port_out_05[4]~output_o\;

ww_port_out_05(5) <= \port_out_05[5]~output_o\;

ww_port_out_05(6) <= \port_out_05[6]~output_o\;

ww_port_out_05(7) <= \port_out_05[7]~output_o\;

ww_port_out_06(0) <= \port_out_06[0]~output_o\;

ww_port_out_06(1) <= \port_out_06[1]~output_o\;

ww_port_out_06(2) <= \port_out_06[2]~output_o\;

ww_port_out_06(3) <= \port_out_06[3]~output_o\;

ww_port_out_06(4) <= \port_out_06[4]~output_o\;

ww_port_out_06(5) <= \port_out_06[5]~output_o\;

ww_port_out_06(6) <= \port_out_06[6]~output_o\;

ww_port_out_06(7) <= \port_out_06[7]~output_o\;

ww_port_out_07(0) <= \port_out_07[0]~output_o\;

ww_port_out_07(1) <= \port_out_07[1]~output_o\;

ww_port_out_07(2) <= \port_out_07[2]~output_o\;

ww_port_out_07(3) <= \port_out_07[3]~output_o\;

ww_port_out_07(4) <= \port_out_07[4]~output_o\;

ww_port_out_07(5) <= \port_out_07[5]~output_o\;

ww_port_out_07(6) <= \port_out_07[6]~output_o\;

ww_port_out_07(7) <= \port_out_07[7]~output_o\;

ww_port_out_08(0) <= \port_out_08[0]~output_o\;

ww_port_out_08(1) <= \port_out_08[1]~output_o\;

ww_port_out_08(2) <= \port_out_08[2]~output_o\;

ww_port_out_08(3) <= \port_out_08[3]~output_o\;

ww_port_out_08(4) <= \port_out_08[4]~output_o\;

ww_port_out_08(5) <= \port_out_08[5]~output_o\;

ww_port_out_08(6) <= \port_out_08[6]~output_o\;

ww_port_out_08(7) <= \port_out_08[7]~output_o\;

ww_port_out_09(0) <= \port_out_09[0]~output_o\;

ww_port_out_09(1) <= \port_out_09[1]~output_o\;

ww_port_out_09(2) <= \port_out_09[2]~output_o\;

ww_port_out_09(3) <= \port_out_09[3]~output_o\;

ww_port_out_09(4) <= \port_out_09[4]~output_o\;

ww_port_out_09(5) <= \port_out_09[5]~output_o\;

ww_port_out_09(6) <= \port_out_09[6]~output_o\;

ww_port_out_09(7) <= \port_out_09[7]~output_o\;

ww_port_out_10(0) <= \port_out_10[0]~output_o\;

ww_port_out_10(1) <= \port_out_10[1]~output_o\;

ww_port_out_10(2) <= \port_out_10[2]~output_o\;

ww_port_out_10(3) <= \port_out_10[3]~output_o\;

ww_port_out_10(4) <= \port_out_10[4]~output_o\;

ww_port_out_10(5) <= \port_out_10[5]~output_o\;

ww_port_out_10(6) <= \port_out_10[6]~output_o\;

ww_port_out_10(7) <= \port_out_10[7]~output_o\;

ww_port_out_11(0) <= \port_out_11[0]~output_o\;

ww_port_out_11(1) <= \port_out_11[1]~output_o\;

ww_port_out_11(2) <= \port_out_11[2]~output_o\;

ww_port_out_11(3) <= \port_out_11[3]~output_o\;

ww_port_out_11(4) <= \port_out_11[4]~output_o\;

ww_port_out_11(5) <= \port_out_11[5]~output_o\;

ww_port_out_11(6) <= \port_out_11[6]~output_o\;

ww_port_out_11(7) <= \port_out_11[7]~output_o\;

ww_port_out_12(0) <= \port_out_12[0]~output_o\;

ww_port_out_12(1) <= \port_out_12[1]~output_o\;

ww_port_out_12(2) <= \port_out_12[2]~output_o\;

ww_port_out_12(3) <= \port_out_12[3]~output_o\;

ww_port_out_12(4) <= \port_out_12[4]~output_o\;

ww_port_out_12(5) <= \port_out_12[5]~output_o\;

ww_port_out_12(6) <= \port_out_12[6]~output_o\;

ww_port_out_12(7) <= \port_out_12[7]~output_o\;

ww_port_out_13(0) <= \port_out_13[0]~output_o\;

ww_port_out_13(1) <= \port_out_13[1]~output_o\;

ww_port_out_13(2) <= \port_out_13[2]~output_o\;

ww_port_out_13(3) <= \port_out_13[3]~output_o\;

ww_port_out_13(4) <= \port_out_13[4]~output_o\;

ww_port_out_13(5) <= \port_out_13[5]~output_o\;

ww_port_out_13(6) <= \port_out_13[6]~output_o\;

ww_port_out_13(7) <= \port_out_13[7]~output_o\;

ww_port_out_14(0) <= \port_out_14[0]~output_o\;

ww_port_out_14(1) <= \port_out_14[1]~output_o\;

ww_port_out_14(2) <= \port_out_14[2]~output_o\;

ww_port_out_14(3) <= \port_out_14[3]~output_o\;

ww_port_out_14(4) <= \port_out_14[4]~output_o\;

ww_port_out_14(5) <= \port_out_14[5]~output_o\;

ww_port_out_14(6) <= \port_out_14[6]~output_o\;

ww_port_out_14(7) <= \port_out_14[7]~output_o\;

ww_port_out_15(0) <= \port_out_15[0]~output_o\;

ww_port_out_15(1) <= \port_out_15[1]~output_o\;

ww_port_out_15(2) <= \port_out_15[2]~output_o\;

ww_port_out_15(3) <= \port_out_15[3]~output_o\;

ww_port_out_15(4) <= \port_out_15[4]~output_o\;

ww_port_out_15(5) <= \port_out_15[5]~output_o\;

ww_port_out_15(6) <= \port_out_15[6]~output_o\;

ww_port_out_15(7) <= \port_out_15[7]~output_o\;
END structure;


