{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 12:59:22 2004 " "Info: Processing started: Fri Mar 05 12:59:22 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off lib_compile_test -c lib_compile_test " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off lib_compile_test -c lib_compile_test" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_pack " "Info: Found design unit 1: wishbone_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" "wishbone_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\wishbone_pack.vhd" 54 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_pack " "Info: Found design unit 1: command_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" "command_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\command_pack.vhd" 6 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd 1 0 " "Info: Found 1 design units and 0 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_pack " "Info: Found design unit 1: general_pack" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" "general_pack" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\pack\\general_pack.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib_compile_test-beh " "Info: Found design unit 1: lib_compile_test-beh" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "lib_compile_test-beh" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 32 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lib_compile_test " "Info: Found entity 1: lib_compile_test" {  } { { "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" "lib_compile_test" "" { Text "h:\\public_html\\sc2mce\\system\\sys_fw\\cards\\library\\sys_param\\source\\rtl\\lib_compile_test.vhd" 25 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "0 " "Info: Inferred 0 megafunctions from design logic" {  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 12:59:26 2004 " "Info: Processing ended: Fri Mar 05 12:59:26 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "lib_compile_test.map.rpt " "Info: Writing report file lib_compile_test.map.rpt" {  } {  } 0 }
