/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_0z ? celloutsig_1_9z : celloutsig_1_5z[10]);
  assign celloutsig_0_15z = !(_00_ ? in_data[4] : celloutsig_0_5z[5]);
  assign celloutsig_0_22z = !(celloutsig_0_3z[2] ? celloutsig_0_1z : celloutsig_0_21z);
  assign celloutsig_0_32z = ~((celloutsig_0_3z[2] | celloutsig_0_11z[0]) & celloutsig_0_21z);
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_6z[2]) & celloutsig_1_13z);
  assign celloutsig_0_7z = ~((in_data[66] | celloutsig_0_6z[12]) & celloutsig_0_1z);
  assign celloutsig_0_0z = ~((in_data[8] | in_data[69]) & (in_data[40] | in_data[67]));
  assign celloutsig_0_34z = celloutsig_0_20z | celloutsig_0_9z;
  assign celloutsig_0_4z = in_data[7] | celloutsig_0_1z;
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[3:2], _00_, _01_[0] } = _13_;
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z[6:2], celloutsig_1_0z, celloutsig_1_7z[0], celloutsig_1_5z } >= { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z[12:3], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_35z = { celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_21z } && { celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_22z };
  assign celloutsig_1_19z = { celloutsig_1_7z[4:2], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_9z } && { in_data[164:161], celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_21z = { in_data[13], _01_[3:2], _00_, _01_[0], celloutsig_0_15z, celloutsig_0_8z } && { celloutsig_0_10z[9:8], celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_3z[2:1], celloutsig_0_4z } && celloutsig_0_16z[3:1];
  assign celloutsig_1_10z = ! { celloutsig_1_8z[8:6], celloutsig_1_0z };
  assign celloutsig_1_13z = ! in_data[128:114];
  assign celloutsig_1_6z = celloutsig_1_0z ? { celloutsig_1_3z, 2'h3 } : { celloutsig_1_5z[9:8], 1'h0 };
  assign { celloutsig_1_7z[6:2], celloutsig_1_7z[0] } = celloutsig_1_4z ? { in_data[123:119], 1'h1 } : { celloutsig_1_5z[6:4], 1'h0, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z[12:3] = celloutsig_1_0z ? { in_data[180], celloutsig_1_6z, celloutsig_1_4z, 1'h1, celloutsig_1_2z, celloutsig_1_6z } : { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z[6:2], 1'h0, celloutsig_1_7z[0] };
  assign celloutsig_1_5z = ~ in_data[126:116];
  assign celloutsig_0_8z = ~ celloutsig_0_5z[4:2];
  assign celloutsig_1_12z = & { celloutsig_1_7z[6:2], celloutsig_1_7z[0], celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_20z = & { celloutsig_0_10z[10:8], celloutsig_0_5z[11:4] };
  assign celloutsig_1_15z = | { celloutsig_1_8z[6], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_1z = | in_data[68:57];
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z } >> { celloutsig_0_6z[10:5], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[91:90], celloutsig_0_0z } ^ in_data[85:83];
  assign celloutsig_0_5z = { in_data[91:85], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } ^ { in_data[67:63], _01_[3:2], _00_, _01_[0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, _01_[3:2], _00_, _01_[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } ^ { celloutsig_0_5z[9:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } ^ celloutsig_0_5z[4:0];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 11'h000;
    else if (!clkin_data[32]) celloutsig_0_10z = { celloutsig_0_6z[1:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_12z = { celloutsig_0_5z[3:0], celloutsig_0_7z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_13z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_13z = celloutsig_0_12z[4:2];
  assign celloutsig_1_0z = ~((in_data[144] & in_data[122]) | (in_data[111] & in_data[107]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_0z) | (celloutsig_0_3z[2] & celloutsig_0_6z[12]));
  assign _01_[1] = _00_;
  assign celloutsig_1_7z[1] = celloutsig_1_0z;
  assign celloutsig_1_8z[2:0] = celloutsig_1_6z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
