Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5e41c5f2cd424ac79760eafb0f34802e --incr --debug typical --relax --mt 8 -L microblaze_v11_0_3 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_18 -L blk_mem_gen_v8_4_4 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_18 -L xlconcat_v2_1_3 -L iomodule_v3_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_bench_for_complete_system_behav xil_defaultlib.test_bench_for_complete_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.chu_io_map
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lmb_bram_if_cntlr_v4_0_18.lmb_bram_if_funcs
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package iomodule_v3_1_6.iomodule_funcs
Compiling package iomodule_v3_1_6.iomodule_vote_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_18.mdm_funcs
Compiling package microblaze_v11_0_3.microblaze_types
Compiling package microblaze_v11_0_3.microblaze_isa
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=2)\]
Compiling architecture bd_3914_dlmb_0_arch of entity xil_defaultlib.bd_3914_dlmb_0 [bd_3914_dlmb_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture bd_3914_dlmb_cntlr_0_arch of entity xil_defaultlib.bd_3914_dlmb_cntlr_0 [bd_3914_dlmb_cntlr_0_default]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture bd_3914_ilmb_0_arch of entity xil_defaultlib.bd_3914_ilmb_0 [bd_3914_ilmb_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_18.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture bd_3914_ilmb_cntlr_0_arch of entity xil_defaultlib.bd_3914_ilmb_cntlr_0 [bd_3914_ilmb_cntlr_0_default]
Compiling architecture imp of entity iomodule_v3_1_6.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity iomodule_v3_1_6.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity iomodule_v3_1_6.UART_Core [\UART_Core(c_target=non_rtl,c_vo...]
Compiling architecture imp of entity iomodule_v3_1_6.UART [\UART(c_target=non_rtl,c_vote_si...]
Compiling architecture vhdl_rtl of entity iomodule_v3_1_6.FIT_Module [\FIT_Module(c_target=non_rtl,c_v...]
Compiling architecture imp of entity iomodule_v3_1_6.PIT_Module [\PIT_Module(c_target=non_rtl,c_v...]
Compiling architecture imp of entity iomodule_v3_1_6.GPO_Module [\GPO_Module(c_vote_size=32,c_use...]
Compiling architecture imp of entity iomodule_v3_1_6.GPI_Module [\GPI_Module(c_use_gpi=0,c_gpi_si...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity iomodule_v3_1_6.MB_FDR [\MB_FDR(c_target=non_rtl)\]
Compiling architecture imp of entity iomodule_v3_1_6.intr_ctrl [\intr_ctrl(c_target=non_rtl,c_vo...]
Compiling architecture imp of entity iomodule_v3_1_6.Iomodule_core [\Iomodule_core(c_target=non_rtl,...]
Compiling architecture imp of entity iomodule_v3_1_6.iomodule [\iomodule(c_family="artix7",c_hi...]
Compiling architecture bd_3914_iomodule_0_0_arch of entity xil_defaultlib.bd_3914_iomodule_0_0 [bd_3914_iomodule_0_0_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.bd_3914_lmb_bram_I_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_18.MB_BSCANE2 [\MB_BSCANE2(c_target=artix7,jtag...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_18.MB_LUT1 [\MB_LUT1(c_target=artix7,init="1...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_18.MB_BUFG [\MB_BUFG(c_target=artix7)\]
Compiling architecture imp of entity mdm_v3_2_18.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_18.MB_FDC_1 [\MB_FDC_1(c_target=artix7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_18.MB_FDRE_1 [\MB_FDRE_1(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_18.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_18.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_18.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_18.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture imp of entity mdm_v3_2_18.JTAG_CONTROL [\JTAG_CONTROL(c_target=artix7,c_...]
Compiling architecture imp of entity mdm_v3_2_18.MDM_Core [\MDM_Core(c_target=artix7,c_jtag...]
Compiling architecture imp of entity mdm_v3_2_18.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture bd_3914_mdm_0_0_arch of entity xil_defaultlib.bd_3914_mdm_0_0 [bd_3914_mdm_0_0_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0001000001100000")...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_3.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_3.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_3.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_3.address_hit [\address_hit(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_3.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_3.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_3.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT5 [\MB_LUT5(c_target=artix7,init="0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT5 [\MB_LUT5(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7,init="0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDRSE [\MB_FDRSE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDSE [\MB_FDSE(c_target=artix7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.PreFetch_Buffer [\PreFetch_Buffer(c_instr_size=32...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_3.Decode [\Decode(c_data_size=32,c_instr_s...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_3.Register_File_Bit [\Register_File_Bit(c_target=arti...]
Compiling architecture imp of entity microblaze_v11_0_3.Register_File [\Register_File(c_data_size=32,c_...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_3.Operand_Select [\Operand_Select(c_data_size=32,c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7)(0,7)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_3.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_3.ALU [\ALU(c_data_size=32,c_area_optim...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010001110")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110010101010")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.Shift_Logic_Bit [\Shift_Logic_Bit(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_3.Shift_Logic_Module [\Shift_Logic_Module(c_use_pcmp_i...]
Compiling architecture imp of entity microblaze_v11_0_3.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000010000001110...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v11_0_3.MB_FD [\MB_FD(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.Result_Mux_Bit [\Result_Mux_Bit(c_target=artix7)...]
Compiling architecture imp of entity microblaze_v11_0_3.Result_Mux [\Result_Mux(c_data_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_3.Zero_Detect [\Zero_Detect(c_data_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_3.MSR_Reg_Bit [\MSR_Reg_Bit(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MSR_Reg [\MSR_Reg(c_target=artix7,c_data_...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_3.PC_Bit [\PC_Bit(c_target=artix7,c_use_sr...]
Compiling architecture imp of entity microblaze_v11_0_3.PC_Module [\PC_Module(c_data_size=32,c_addr...]
Compiling architecture imp of entity microblaze_v11_0_3.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_3.Data_Flow [\Data_Flow(c_data_size=32,c_inst...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100001110111100010...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000011110...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001010100010111100...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000101010001111100...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011001100000000...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT2 [\MB_LUT2(c_target=artix7,init="1...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000100010001000100...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_3.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_3.mux4_8 [\mux4_8(c_allow_lut6=true,c_targ...]
Compiling architecture imp of entity microblaze_v11_0_3.Byte_Doublet_Handle [\Byte_Doublet_Handle(c_data_size...]
Compiling architecture imp of entity microblaze_v11_0_3.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_3.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_3.MicroBlaze_Area [\MicroBlaze_Area(c_num_sync_ff_c...]
Compiling architecture imp of entity microblaze_v11_0_3.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_3.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_3.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture bd_3914_microblaze_i_0_arch of entity xil_defaultlib.bd_3914_microblaze_I_0 [bd_3914_microblaze_i_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_3914_rst_0_0_arch of entity xil_defaultlib.bd_3914_rst_0_0 [bd_3914_rst_0_0_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.bd_3914_xlconcat_0_0
Compiling architecture structure of entity xil_defaultlib.bd_3914 [bd_3914_default]
Compiling architecture cpu_arch of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture arch of entity xil_defaultlib.chu_mcs_bridge [chu_mcs_bridge_default]
Compiling architecture arch of entity xil_defaultlib.chu_mmio_controller [chu_mmio_controller_default]
Compiling architecture arch of entity xil_defaultlib.chu_timer [chu_timer_default]
Compiling architecture arch of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture arch of entity xil_defaultlib.fifo_ctrl [\fifo_ctrl(addr_width=6)\]
Compiling architecture arch of entity xil_defaultlib.reg_file [\reg_file(addr_width=6)\]
Compiling architecture reg_file_arch of entity xil_defaultlib.fifo [\fifo(addr_width=6)\]
Compiling architecture str_arch of entity xil_defaultlib.uart [\uart(fifo_w=6)\]
Compiling architecture arch of entity xil_defaultlib.chu_uart [\chu_uart(fifo_depth_bit=6)\]
Compiling architecture arch of entity xil_defaultlib.chu_gpo [\chu_gpo(w=16)\]
Compiling architecture arch of entity xil_defaultlib.chu_gpi [\chu_gpi(w=16)\]
Compiling architecture arch of entity xil_defaultlib.rotation_core [rotation_core_default]
Compiling architecture arch of entity xil_defaultlib.chu_rotation_core [chu_rotation_core_default]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_41="0010000110101111"...]
Compiling architecture xilinx of entity xil_defaultlib.xadc_fpro_basys3 [xadc_fpro_basys3_default]
Compiling architecture arch of entity xil_defaultlib.chu_xadc_basys3_core [chu_xadc_basys3_core_default]
Compiling architecture arch of entity xil_defaultlib.chu_io_pwm_core [\chu_io_pwm_core(r=10)\]
Compiling architecture arch of entity xil_defaultlib.debounce_fsm [debounce_fsm_default]
Compiling architecture arch of entity xil_defaultlib.debounce_counter [debounce_counter_default]
Compiling architecture arch of entity xil_defaultlib.chu_debounce_core [\chu_debounce_core(w=5)\]
Compiling architecture arch of entity xil_defaultlib.led_mux8 [led_mux8_default]
Compiling architecture arch of entity xil_defaultlib.chu_led_mux_core [chu_led_mux_core_default]
Compiling architecture arch of entity xil_defaultlib.spi [spi_default]
Compiling architecture arch of entity xil_defaultlib.chu_spi_core [\chu_spi_core(s=1)\]
Compiling architecture arch of entity xil_defaultlib.i2c_master [i2c_master_default]
Compiling architecture arch of entity xil_defaultlib.chu_i2c_core [chu_i2c_core_default]
Compiling architecture arch of entity xil_defaultlib.ps2tx [ps2tx_default]
Compiling architecture arch of entity xil_defaultlib.ps2rx [ps2rx_default]
Compiling architecture arch of entity xil_defaultlib.ps2_top [\ps2_top(w_size=6)\]
Compiling architecture arch of entity xil_defaultlib.chu_ps2_core [\chu_ps2_core(w_size=6)\]
Compiling architecture beh_arch of entity xil_defaultlib.sin_rom [sin_rom_default]
Compiling architecture arch of entity xil_defaultlib.ddfs [ddfs_default]
Compiling architecture arch of entity xil_defaultlib.ds_1bit_dac [ds_1bit_dac_default]
Compiling architecture arch of entity xil_defaultlib.chu_ddfs_core [chu_ddfs_core_default]
Compiling architecture arch of entity xil_defaultlib.adsr [adsr_default]
Compiling architecture arch of entity xil_defaultlib.chu_adsr_core [chu_adsr_core_default]
Compiling architecture arch of entity xil_defaultlib.mmio_sys_sampler_basys3 [mmio_sys_sampler_basys3_default]
Compiling architecture arch of entity xil_defaultlib.mcs_top_sampler_basys3 [mcs_top_sampler_basys3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench_for_complete_system
Built simulation snapshot test_bench_for_complete_system_behav
