
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Tue Dec  3 10:49:18 2024
// Netlist written on Tue Dec  3 10:49:25 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( RGB, external_osc, button, led, ext_osc_test, VSYNC, 
                        HSYNC );
  input  external_osc, button;
  output [5:0] RGB;
  output led, ext_osc_test, VSYNC, HSYNC;
  wire   \thirdblock.falling_counter_16__N_536[16] , 
         \thirdblock.falling_counter_16__N_536[15] , \thirdblock.n6025 , 
         \thirdblock.falling_counter[16] , \thirdblock.n3465 , 
         \thirdblock.falling_counter[15] , 
         \thirdblock.falling_counter_0__N_585 , 
         \thirdblock.falling_counter_0__N_586 , clk, \thirdblock.n5974 , 
         \thirdblock.fruit_3_col_9__N_474[3] , \col[3] , 
         \thirdblock.fruit_3_col_2__N_515 , 
         \thirdblock.fruit_3_col_9__N_474[2] , \col[2] , 
         \thirdblock.fruit_3_col[2] , \thirdblock.fruit_3_col[3] , 
         \thirdblock.fruit_3_col_4__N_503 , \thirdblock.n5968 , 
         \thirdblock.fruit_1_row_9__N_93[9] , \row[9] , 
         \thirdblock.fruit_1_row_8__N_100 , 
         \thirdblock.fruit_1_row_9__N_93[8] , \row[8] , 
         \thirdblock.fruit_1_row[8] , \thirdblock.fruit_1_row[9] , 
         \thirdblock.n5965 , \thirdblock.fruit_1_row_9__N_93[7] , \row[7] , 
         \thirdblock.fruit_1_row_6__N_112 , 
         \thirdblock.fruit_1_row_9__N_93[6] , \row[6] , 
         \thirdblock.fruit_1_row[6] , \thirdblock.fruit_1_row[7] , 
         \thirdblock.falling_counter_16__N_536[8] , 
         \thirdblock.falling_counter_16__N_536[7] , \thirdblock.n6013 , 
         \thirdblock.falling_counter[8] , \thirdblock.n3457 , 
         \thirdblock.falling_counter[7] , \thirdblock.n3459 , 
         \thirdblock.n5962 , \thirdblock.fruit_1_row_9__N_93[5] , \row[5] , 
         \thirdblock.fruit_1_row_4__N_124 , 
         \thirdblock.fruit_1_row_9__N_93[4] , \row[4] , 
         \thirdblock.fruit_1_row[4] , \thirdblock.fruit_1_row[5] , 
         \thirdblock.falling_counter_16__N_536[14] , 
         \thirdblock.falling_counter_16__N_536[13] , \thirdblock.n6022 , 
         \thirdblock.falling_counter[14] , \thirdblock.n3463 , 
         \thirdblock.falling_counter[13] , \thirdblock.n6040 , 
         \thirdblock.fruit_3_tl_row[2] , \thirdblock.n3480 , 
         \thirdblock.fruit_3_tl_row[1] , \thirdblock.n57[1] , 
         \thirdblock.n57[2] , \thirdblock.n3482 , \thirdblock.n5959 , 
         \thirdblock.fruit_1_row_9__N_93[3] , \row[3] , 
         \thirdblock.fruit_1_row_2__N_136 , 
         \thirdblock.fruit_1_row_9__N_93[2] , \row[2] , 
         \thirdblock.fruit_1_row[2] , \thirdblock.fruit_1_row[3] , 
         \thirdblock.n6031 , \thirdblock.fruit_2_tl_row[6] , 
         \thirdblock.n3547 , \thirdblock.fruit_2_tl_row[5] , 
         \thirdblock.n57_adj_643[5] , \thirdblock.n57_adj_643[6] , 
         \thirdblock.n3549 , \thirdblock.n5956 , 
         \thirdblock.fruit_1_row_9__N_93[1] , \row[1] , 
         \thirdblock.fruit_1_row_9__N_93[0] , \row[0] , 
         \thirdblock.fruit_1_row[1] , \thirdblock.n5923 , \thirdblock.n33 , 
         \thirdblock.fruit_3_tl_row[0] , \thirdblock.n57[0] , 
         \thirdblock.n6028 , \thirdblock.fruit_2_tl_row[4] , 
         \thirdblock.n3545 , \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.n57_adj_643[3] , \thirdblock.n57_adj_643[4] , 
         \thirdblock.n5953 , \thirdblock.fruit_1_col_9__N_145[9] , \col[9] , 
         \thirdblock.fruit_1_col_8__N_152 , 
         \thirdblock.fruit_1_col_9__N_145[8] , \col[8] , 
         \thirdblock.fruit_1_col[8] , \thirdblock.fruit_1_col[9] , 
         \thirdblock.n5875 , \thirdblock.fruit_2_tl_row[2] , 
         \thirdblock.n3543 , \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.n57_adj_643[1] , \thirdblock.n57_adj_643[2] , 
         \thirdblock.n5971 , \thirdblock.fruit_3_col_9__N_474[1] , \col[1] , 
         \thirdblock.fruit_3_col_9__N_474[0] , \col[0] , 
         \thirdblock.fruit_3_col[1] , \thirdblock.n5998 , 
         \thirdblock.fruit_3_row_8__N_430 , \thirdblock.fruit_3_row_8__N_429 , 
         \thirdblock.fruit_3_row_9__N_422[8] , \thirdblock.fruit_3_row[8] , 
         \thirdblock.fruit_3_row[9] , \thirdblock.n5995 , 
         \thirdblock.fruit_3_row_6__N_442 , \thirdblock.fruit_3_row_6__N_441 , 
         \thirdblock.fruit_3_row_9__N_422[6] , \thirdblock.fruit_3_row[6] , 
         \thirdblock.fruit_3_row[7] , \thirdblock.n5992 , 
         \thirdblock.fruit_3_row_9__N_422[5] , 
         \thirdblock.fruit_3_row_4__N_453 , 
         \thirdblock.fruit_3_row_9__N_422[4] , \thirdblock.fruit_3_row[4] , 
         \thirdblock.fruit_3_row[5] , \thirdblock.n5989 , 
         \thirdblock.fruit_3_row_9__N_422[3] , 
         \thirdblock.fruit_3_row_2__N_465 , 
         \thirdblock.fruit_3_row_9__N_422[2] , \thirdblock.fruit_3_row[2] , 
         \thirdblock.fruit_3_row[3] , \thirdblock.n5950 , 
         \thirdblock.fruit_1_col_9__N_145[7] , \col[7] , 
         \thirdblock.fruit_1_col_6__N_162 , \RGB_pad[4].vcc , \col[6] , 
         \thirdblock.fruit_1_col[6] , \thirdblock.fruit_1_col[7] , 
         \thirdblock.n5986 , \thirdblock.fruit_3_row_9__N_422[1] , 
         \thirdblock.fruit_3_row_9__N_422[0] , \thirdblock.fruit_3_row[1] , 
         \thirdblock.n5947 , \thirdblock.fruit_1_col_9__N_145[5] , \col[5] , 
         \thirdblock.fruit_1_col_4__N_174 , 
         \thirdblock.fruit_1_col_9__N_145[4] , \col[4] , 
         \thirdblock.fruit_1_col[4] , \thirdblock.fruit_1_col[5] , 
         \thirdblock.n5872 , \thirdblock.fruit_2_tl_row[0] , 
         \thirdblock.n57_adj_643[0] , \thirdblock.n6055 , \thirdblock.n3510 , 
         \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.fruit_1_tl_row_8__N_60[9] , \thirdblock.n5905 , 
         \thirdblock.fruit_2_row_9__N_257[9] , 
         \thirdblock.fruit_2_row_8__N_264 , 
         \thirdblock.fruit_2_row_9__N_257[8] , \thirdblock.fruit_2_row[8] , 
         \thirdblock.fruit_2_row[9] , 
         \thirdblock.falling_counter_16__N_536[12] , 
         \thirdblock.falling_counter_16__N_536[11] , \thirdblock.n6019 , 
         \thirdblock.falling_counter[12] , \thirdblock.n3461 , 
         \thirdblock.falling_counter[11] , 
         \thirdblock.falling_counter_16__N_536[6] , 
         \thirdblock.falling_counter_16__N_536[5] , \thirdblock.n6010 , 
         \thirdblock.falling_counter[6] , \thirdblock.n3455 , 
         \thirdblock.falling_counter[5] , 
         \thirdblock.falling_counter_16__N_536[4] , 
         \thirdblock.falling_counter_16__N_536[3] , \thirdblock.n6007 , 
         \thirdblock.falling_counter[4] , \thirdblock.n3453 , 
         \thirdblock.falling_counter[3] , 
         \thirdblock.falling_counter_16__N_536[0] , \thirdblock.n5866 , 
         \thirdblock.falling_counter[0] , \thirdblock.n3451 , 
         \thirdblock.n5902 , \thirdblock.fruit_2_row_9__N_257[7] , 
         \thirdblock.fruit_2_row_6__N_276 , 
         \thirdblock.fruit_2_row_9__N_257[6] , \thirdblock.fruit_2_row[6] , 
         \thirdblock.fruit_2_row[7] , 
         \thirdblock.falling_counter_16__N_536[10] , 
         \thirdblock.falling_counter_16__N_536[9] , \thirdblock.n6016 , 
         \thirdblock.falling_counter[10] , \thirdblock.falling_counter[9] , 
         \thirdblock.n6052 , \thirdblock.n3488 , 
         \thirdblock.fruit_3_tl_row[9] , \thirdblock.n57[9] , 
         \thirdblock.fruit_1_tl_row_8__N_60[8] , \thirdblock.n5920 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n3508 , 
         \thirdblock.fruit_1_tl_row[7] , \thirdblock.fruit_1_tl_row_0__N_80 , 
         \thirdblock.fruit_1_tl_row_0__N_81 , 
         \thirdblock.fruit_1_tl_row_8__N_60[7] , \thirdblock.n5899 , 
         \thirdblock.fruit_2_row_9__N_257[5] , 
         \thirdblock.fruit_2_row_4__N_288 , 
         \thirdblock.fruit_2_row_9__N_257[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , \thirdblock.n5944 , 
         \thirdblock.fruit_1_col_9__N_145[3] , 
         \thirdblock.fruit_1_col_2__N_186 , 
         \thirdblock.fruit_1_col_9__N_145[2] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_col[3] , \thirdblock.n5941 , 
         \thirdblock.fruit_1_col_9__N_145[1] , 
         \thirdblock.fruit_1_col_9__N_145[0] , \thirdblock.fruit_1_col[1] , 
         \thirdblock.fruit_1_tl_row_8__N_60[6] , \thirdblock.n5917 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.n3506 , 
         \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.fruit_1_tl_row_8__N_60[5] , \thirdblock.n5896 , 
         \thirdblock.fruit_2_row_9__N_257[3] , 
         \thirdblock.fruit_2_row_2__N_300 , 
         \thirdblock.fruit_2_row_9__N_257[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.n5914 , 
         \thirdblock.fruit_1_tl_row[4] , \thirdblock.n3504 , 
         \thirdblock.fruit_1_tl_row[3] , 
         \thirdblock.fruit_1_tl_row_8__N_60[3] , 
         \thirdblock.fruit_1_tl_row_8__N_60[4] , \thirdblock.n5890 , 
         \thirdblock.fruit_2_col_9__N_309[9] , 
         \thirdblock.fruit_2_col_8__N_316 , 
         \thirdblock.fruit_2_col_9__N_309[8] , \thirdblock.fruit_2_col[8] , 
         \thirdblock.fruit_2_col[9] , \thirdblock.n6049 , 
         \thirdblock.fruit_3_tl_row[8] , \thirdblock.n3486 , 
         \thirdblock.fruit_3_tl_row[7] , \thirdblock.n57[7] , 
         \thirdblock.n57[8] , \thirdblock.n5893 , 
         \thirdblock.fruit_2_row_9__N_257[1] , 
         \thirdblock.fruit_2_row_9__N_257[0] , \thirdblock.fruit_2_row[1] , 
         \thirdblock.n5887 , \thirdblock.fruit_2_col_6__N_327 , 
         \thirdblock.fruit_2_col_6__N_326 , \thirdblock.fruit_2_col[6] , 
         \thirdblock.fruit_2_col[7] , \thirdblock.n5983 , 
         \thirdblock.fruit_3_col_9__N_474[9] , 
         \thirdblock.fruit_3_col_8__N_481 , 
         \thirdblock.fruit_3_col_9__N_474[8] , \thirdblock.fruit_3_col[8] , 
         \thirdblock.fruit_3_col[9] , \thirdblock.n5980 , 
         \thirdblock.fruit_3_col_9__N_474[7] , 
         \thirdblock.fruit_3_col_6__N_491 , \thirdblock.fruit_3_col[6] , 
         \thirdblock.fruit_3_col[7] , \thirdblock.n5884 , 
         \thirdblock.fruit_2_col_9__N_309[5] , 
         \thirdblock.fruit_2_col_4__N_338 , 
         \thirdblock.fruit_2_col_9__N_309[4] , \thirdblock.fruit_2_col[4] , 
         \thirdblock.fruit_2_col[5] , \thirdblock.fruit_1_tl_row_8__N_60[1] , 
         \thirdblock.n5911 , \thirdblock.fruit_1_tl_row[2] , 
         \thirdblock.n3502 , \thirdblock.fruit_1_tl_row[1] , 
         \thirdblock.fruit_1_tl_row_8__N_60[2] , 
         \thirdblock.fruit_1_tl_row_8__N_60[0] , \thirdblock.n5908 , 
         \thirdblock.fruit_1_tl_row[0] , \thirdblock.n5881 , 
         \thirdblock.fruit_2_col_9__N_309[3] , 
         \thirdblock.fruit_2_col_2__N_350 , 
         \thirdblock.fruit_2_col_9__N_309[2] , \thirdblock.fruit_2_col[2] , 
         \thirdblock.fruit_2_col[3] , \thirdblock.n5977 , 
         \thirdblock.fruit_3_col_9__N_474[5] , 
         \thirdblock.fruit_3_col_9__N_474[4] , \thirdblock.fruit_3_col[4] , 
         \thirdblock.fruit_3_col[5] , \thirdblock.n5878 , 
         \thirdblock.fruit_2_col_9__N_309[1] , 
         \thirdblock.fruit_2_col_9__N_309[0] , \thirdblock.fruit_2_col[1] , 
         \thirdblock.falling_counter_16__N_536[2] , 
         \thirdblock.falling_counter_16__N_536[1] , \thirdblock.n5869 , 
         \thirdblock.falling_counter[2] , \thirdblock.falling_counter[1] , 
         \thirdblock.n6037 , \thirdblock.n3551 , 
         \thirdblock.fruit_2_tl_row[9] , \thirdblock.n57_adj_643[9] , 
         \thirdblock.n6046 , \thirdblock.fruit_3_tl_row[6] , 
         \thirdblock.n3484 , \thirdblock.fruit_3_tl_row[5] , 
         \thirdblock.n57[5] , \thirdblock.n57[6] , \thirdblock.n6034 , 
         \thirdblock.fruit_2_tl_row[8] , \thirdblock.fruit_2_tl_row[7] , 
         \thirdblock.n57_adj_643[7] , \thirdblock.n57_adj_643[8] , 
         \thirdblock.n6043 , \thirdblock.fruit_3_tl_row[4] , 
         \thirdblock.fruit_3_tl_row[3] , \thirdblock.n57[3] , 
         \thirdblock.n57[4] , \secondblock.row_9__N_1[9] , \secondblock.n5938 , 
         \secondblock.n3499 , col_0__N_50, row_0__N_30, 
         \secondblock.col_9__N_31[9] , \secondblock.n6004 , 
         \secondblock.n3477 , \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n5935 , \secondblock.n3497 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n5932 , \secondblock.n3495 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n5929 , \secondblock.n3493 , 
         \secondblock.row_9__N_1[2] , \secondblock.row_9__N_1[1] , 
         \secondblock.n5926 , \secondblock.n3491 , \secondblock.row_9__N_1[0] , 
         \secondblock.n5848 , \secondblock.col_9__N_31[8] , 
         \secondblock.col_9__N_31[7] , \secondblock.n6001 , 
         \secondblock.n3475 , \secondblock.col_9__N_31[6] , 
         \secondblock.col_9__N_31[5] , \secondblock.n5863 , 
         \secondblock.n3473 , \secondblock.col_9__N_31[4] , 
         \secondblock.col_9__N_31[3] , \secondblock.n5860 , 
         \secondblock.n3471 , \secondblock.col_9__N_31[2] , 
         \secondblock.col_9__N_31[1] , \secondblock.n5857 , 
         \secondblock.n3469 , \secondblock.col_9__N_31[0] , 
         \secondblock.n5854 , \thirdblock.fruit_2_tl_row_0__N_224 , 
         \thirdblock.fruit_2_tl_row_1__N_221 , \thirdblock.n1809 , 
         \thirdblock.fruit_2_tl_row_0__N_225 , 
         \thirdblock.fruit_2_tl_row_0__N_226 , 
         \thirdblock.fruit_2_tl_col_9__N_227[1] , 
         \thirdblock.fruit_2_tl_col_9__N_227[0] , \thirdblock.n1451[1] , 
         \thirdblock.n25 , \thirdblock.fruit_1_tl_col[1] , 
         \thirdblock.game_state[2] , \thirdblock.fruit_1_tl_col[0] , 
         \thirdblock.fruit_2_tl_col_0__N_244 , \thirdblock.fruit_2_tl_col[0] , 
         \thirdblock.fruit_2_tl_col[1] , \thirdblock.fruit_3_tl_row_1__N_383 , 
         \thirdblock.fruit_3_tl_row_0__N_385 , \thirdblock.n1822 , 
         \thirdblock.n1824 , \thirdblock.n2140 , \thirdblock.n2143 , 
         \thirdblock.fruit_3_tl_row_0__N_386 , 
         \thirdblock.fruit_3_tl_col_9__N_387[1] , 
         \thirdblock.fruit_3_tl_col_9__N_387[0] , \thirdblock.n1653[1] , 
         \thirdblock.n1480[1] , \thirdblock.n1478 , \thirdblock.game_state[1] , 
         \thirdblock.n1653[0] , \thirdblock.fruit_3_tl_col_0__N_404 , 
         \thirdblock.fruit_3_tl_col[0] , \thirdblock.fruit_3_tl_col[1] , 
         \thirdblock.fruit_2_tl_row_3__N_217 , 
         \thirdblock.fruit_2_tl_row_2__N_219 , \thirdblock.n3797 , 
         \thirdblock.n504 , \thirdblock.n3793 , 
         \thirdblock.fruit_2_tl_row_5__N_213 , 
         \thirdblock.fruit_2_tl_row_4__N_215 , \thirdblock.n5339 , 
         \thirdblock.n3795 , \thirdblock.fruit_2_tl_col_9__N_227[3] , 
         \thirdblock.fruit_2_tl_col_9__N_227[2] , \thirdblock.n3062 , 
         \thirdblock.n3057 , \thirdblock.fruit_1_tl_col[3] , 
         \thirdblock.fruit_1_tl_col[2] , \thirdblock.fruit_2_tl_col[2] , 
         \thirdblock.fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_9__N_227[5] , 
         \thirdblock.fruit_2_tl_col_9__N_227[4] , \thirdblock.n3060 , 
         \fruit_1_tl_col[5] , \thirdblock.fruit_1_tl_col[4] , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_2_tl_col_9__N_227[7] , 
         \thirdblock.fruit_2_tl_col_9__N_227[6] , 
         \thirdblock.fruit_1_tl_col[8] , \fruit_1_tl_col[7] , 
         \thirdblock.fruit_2_tl_col[7] , \thirdblock.fruit_2_tl_col[8] , 
         \thirdblock.fruit_3_tl_row_3__N_379 , 
         \thirdblock.fruit_3_tl_row_2__N_381 , \thirdblock.n5327 , 
         \thirdblock.n5357 , \thirdblock.fruit_3_tl_row_5__N_375 , 
         \thirdblock.fruit_3_tl_row_4__N_377 , \thirdblock.n5369 , 
         \thirdblock.n5321 , \thirdblock.fruit_3_tl_row_7__N_371 , 
         \thirdblock.fruit_3_tl_row_6__N_373 , \thirdblock.n5363 , 
         \thirdblock.n2125 , \thirdblock.fruit_3_tl_row_9__N_367 , 
         \thirdblock.fruit_3_tl_row_8__N_369 , \thirdblock.n5333 , 
         \thirdblock.n2119 , \thirdblock.fruit_3_tl_col_9__N_387[3] , 
         \thirdblock.fruit_3_tl_col_9__N_387[2] , \thirdblock.n1653[3] , 
         \thirdblock.n1653[2] , \thirdblock.fruit_3_tl_col[2] , 
         \thirdblock.fruit_3_tl_col[3] , 
         \thirdblock.fruit_3_tl_col_9__N_387[5] , 
         \thirdblock.fruit_3_tl_col_9__N_387[4] , \thirdblock.n1653[5] , 
         \thirdblock.n1480[4] , \thirdblock.n1653[4] , 
         \thirdblock.fruit_3_tl_col[4] , \thirdblock.fruit_3_tl_col[5] , 
         \thirdblock.fruit_3_tl_col_9__N_387[7] , 
         \thirdblock.fruit_3_tl_col_9__N_387[6] , \thirdblock.n1653[7] , 
         \thirdblock.n3107 , \thirdblock.fruit_3_tl_col[7] , 
         \thirdblock.fruit_3_tl_col[8] , 
         \thirdblock.fruit_1_tl_row_9__N_58[3] , 
         \thirdblock.fruit_1_tl_row_9__N_58[2] , \thirdblock.n1297 , 
         \thirdblock.fruit_1_tl_row_9__N_58[5] , 
         \thirdblock.fruit_1_tl_row_9__N_58[4] , 
         \thirdblock.fruit_1_tl_row_9__N_58[9] , 
         \thirdblock.fruit_1_tl_row_9__N_58[7] , 
         \thirdblock.fruit_1_tl_col_0__N_90 , 
         \thirdblock.fruit_1_tl_col_1__N_89 , n1358, 
         \thirdblock.fruit_1_tl_col_3__N_87 , 
         \thirdblock.fruit_1_tl_col_2__N_88 , n1607, 
         \thirdblock.fruit_1_tl_col_8__N_83 , 
         \thirdblock.fruit_1_tl_col_4__N_86 , n1605, fruit_1_tl_col_7__N_84, 
         fruit_1_tl_col_5__N_85, \thirdblock.fruit_3_type_2__N_405[1] , 
         \thirdblock.fruit_3_type_2__N_405[2] , \thirdblock.fruit_3_type[1] , 
         \thirdblock.fruit_3_type[0] , \thirdblock.fruit_3_type[2] , 
         \thirdblock.fruit_3_type_0__N_412 , 
         \thirdblock.fruit_3_type_1__N_410 , 
         \thirdblock.fruit_3_RGB_5__N_414[0] , 
         \thirdblock.fruit_3_RGB_5__N_414[1] , \thirdblock.n711[0] , 
         \thirdblock.grapefruitRGB_adj_644[0] , \thirdblock.n711[1] , 
         \thirdblock.grapefruitRGB_adj_644[1] , \thirdblock.fruit_3_RGB[1] , 
         \thirdblock.fruit_3_RGB[0] , \thirdblock.fruit_3_RGB_5__N_414[3] , 
         \thirdblock.fruit_3_RGB_5__N_414[2] , \thirdblock.n711[3] , 
         \thirdblock.grapefruitRGB_adj_644[3] , 
         \thirdblock.grapefruitRGB_adj_644[2] , \thirdblock.n711[2] , 
         \thirdblock.fruit_3_RGB[2] , \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3_RGB_5__N_414[5] , 
         \thirdblock.fruit_3_RGB_5__N_414[4] , 
         \thirdblock.grapefruitRGB_adj_644[5] , \thirdblock.n711[5] , 
         \thirdblock.n711[4] , \thirdblock.grapefruitRGB_adj_644[4] , 
         \thirdblock.fruit_3_RGB[4] , \thirdblock.fruit_3_RGB[5] , 
         \thirdblock.fruit_2_RGB_5__N_249[0] , 
         \thirdblock.fruit_2_RGB_5__N_249[1] , \thirdblock.cherryRGB[0] , 
         \thirdblock.n183[0] , \thirdblock.fruit_2_type_0__N_247[1] , 
         \thirdblock.cherryRGB[1] , \thirdblock.n183[1] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2_RGB_5__N_249[3] , 
         \thirdblock.fruit_2_RGB_5__N_249[2] , \thirdblock.cherryRGB[3] , 
         \thirdblock.n183[3] , \thirdblock.cherryRGB[2] , \thirdblock.n183[2] , 
         \thirdblock.fruit_2_RGB[2] , \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.fruit_2_RGB_5__N_249[5] , 
         \thirdblock.fruit_2_RGB_5__N_249[4] , \thirdblock.cherryRGB[5] , 
         \thirdblock.n183[5] , \thirdblock.cherryRGB[4] , \thirdblock.n183[4] , 
         \thirdblock.fruit_2_RGB[4] , \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.cherryRGB[0].sig_006.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[1].sig_001.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[0] , \thirdblock.fruit_1.cherryRGB[1] , 
         \thirdblock.fruit_1_RGB[1] , \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.cherryRGB[3].sig_003.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[2].sig_002.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[3] , \thirdblock.fruit_1.cherryRGB[2] , 
         \thirdblock.fruit_1_RGB[2] , \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.cherryRGB[5].sig_005.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[4].sig_004.FeedThruLUT , 
         \thirdblock.fruit_1.cherryRGB[5] , \thirdblock.fruit_1.cherryRGB[4] , 
         \thirdblock.fruit_1_RGB[4] , \thirdblock.fruit_1_RGB[5] , 
         \thirdblock.n5 , \thirdblock.n698 , \thirdblock.n29 , 
         \thirdblock.n631 , \thirdblock.n10_adj_619 , \thirdblock.n11 , 
         \thirdblock.n396 , \thirdblock.n220 , \thirdblock.game_state[0] , 
         \thirdblock.button_prev , button_c, \thirdblock.n21 , 
         \thirdblock.n23 , \thirdblock.n4258 , \thirdblock.n1935 , 
         \thirdblock.game_state_1__N_55 , \thirdblock.n16 , \thirdblock.n10 , 
         \thirdblock.n453 , \thirdblock.game_state_2__N_53 , 
         \thirdblock.n4257 , \thirdblock.n5318 , \thirdblock.n3_adj_642 , 
         \thirdblock.n5315 , \thirdblock.game_state_2__N_52 , 
         \thirdblock.n4789 , \thirdblock.n3800 , \thirdblock.n4471 , 
         \thirdblock.n296 , \thirdblock.n2100 , \thirdblock.n3_adj_640 , 
         \thirdblock.n2103 , \thirdblock.n2107 , 
         \thirdblock.fruit_2_type_2__N_245 , \thirdblock.fruit_2_type[2] , 
         \thirdblock.fruit_2_type_0__N_247[3] , \thirdblock.n509 , 
         \thirdblock.fruit_2_type_2__N_246 , \thirdblock.n444 , 
         \thirdblock.RGB_c_0_N_602 , \thirdblock.fruit_RGB_3__N_532[5] , 
         \thirdblock.RGB_c_0_N_601 , \thirdblock.n10_adj_623 , RGB_c_5, 
         \thirdblock.n10_adj_611 , \thirdblock.n457 , \thirdblock.n4473 , 
         \thirdblock.n1295 , RGB_c_2_N_595, \secondblock.n4245 , 
         \secondblock.VSYNC_c_N_604 , \secondblock.n10 , 
         \secondblock.VSYNC_c_N_605 , \thirdblock.RGB_c_2_N_596 , 
         \thirdblock.fruit_RGB[3] , RGB_c_3, 
         \thirdblock.fruit_RGB_3__N_532[3] , \thirdblock.get_col_2_0__N_366 , 
         \thirdblock.get_col_2[0] , \thirdblock.get_row_2_0__N_361 , 
         \thirdblock.get_row_2[0] , \thirdblock.n4037 , \thirdblock.n14 , 
         \thirdblock.n4794 , \thirdblock.n4475 , \thirdblock.n4509 , 
         \thirdblock.n4792 , \thirdblock.n4511 , 
         \thirdblock.game_state_0__N_57 , \thirdblock.n4_adj_641 , 
         \thirdblock.n14_adj_610 , \thirdblock.fruit_2_type[0] , 
         \thirdblock.n4 , \thirdblock.fruit_2_type_0__N_247[2] , 
         \thirdblock.n4783 , \thirdblock.n4_adj_639 , \thirdblock.n36 , 
         \thirdblock.n4036 , \thirdblock.n1807 , \thirdblock.n5351 , 
         \thirdblock.fruit_RGB_3__N_532[2] , \thirdblock.fruit_RGB[2] , 
         RGB_c_2, \thirdblock.n1164 , \thirdblock.fruit_RGB_3__N_532[1] , 
         RGB_c_1, \thirdblock.fruit_RGB_3__N_532[0] , RGB_c_0, 
         \thirdblock.n511 , \thirdblock.n6 , \thirdblock.n18 , 
         \thirdblock.n20 , \thirdblock.n16_adj_615 , \thirdblock.n4503 , 
         \thirdblock.n4048 , \thirdblock.get_col_3_0__N_531 , 
         \thirdblock.get_col_3[0] , \thirdblock.get_row_3_0__N_526 , 
         \thirdblock.get_row_3[0] , \thirdblock.fruit_RGB_3__N_532[4] , 
         RGB_c_4, \thirdblock.get_col_1_0__N_202 , \thirdblock.get_col_1[0] , 
         \thirdblock.get_row_1_0__N_197 , \thirdblock.get_row_1[0] , 
         \thirdblock.n4770 , \thirdblock.n2959 , 
         \thirdblock.fruit_2_type_0__N_247[0] , \thirdblock.n4210 , 
         \thirdblock.fruit_3_type_0__N_411 , 
         \thirdblock.fruit_3_type_0__N_413 , \thirdblock.n46 , 
         \thirdblock.n4782 , \thirdblock.n4785 , \thirdblock.n4038 , 
         \thirdblock.n4756 , \secondblock.HSYNC_c_N_603 , HSYNC_c, VSYNC_c, 
         \secondblock.n4 , n2923, \secondblock.n4015 , 
         \thirdblock.game_state_1__N_54 , \thirdblock.n3_adj_626 , 
         \thirdblock.n6_adj_616 , \thirdblock.n8 , \thirdblock.n6_adj_618 , 
         \thirdblock.game_state_2__N_51 , led_c, 
         \thirdblock.game_state_0__N_56 , \thirdblock.n3799 , 
         \button_c.sig_000.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col_9__N_227[8] , \fruit_1_tl_col[9] , 
         \thirdblock.fruit_2_tl_col[9] , \thirdblock.n3_adj_632 , 
         \thirdblock.get_col_1[1] , \thirdblock.get_col_1[2] , 
         \thirdblock.get_col_1[3] , \thirdblock.get_col_1[4] , 
         \thirdblock.get_row_1[1] , \thirdblock.get_row_1[2] , 
         \thirdblock.get_row_1[3] , \thirdblock.get_row_1[4] , 
         \thirdblock.get_col_3[1] , \thirdblock.get_col_3[2] , 
         \thirdblock.get_col_3[3] , \thirdblock.get_col_3[4] , 
         \thirdblock.get_row_3[1] , \thirdblock.get_row_3[2] , 
         \thirdblock.get_row_3[3] , \thirdblock.get_row_3[4] , 
         \thirdblock.get_col_2[1] , \thirdblock.get_col_2[2] , 
         \thirdblock.get_col_2[3] , \thirdblock.get_col_2[4] , 
         \thirdblock.get_row_2[1] , \thirdblock.get_row_2[2] , 
         \thirdblock.get_row_2[3] , \thirdblock.get_row_2[4] , 
         \thirdblock.n3_adj_627 , \thirdblock.blueberryRGB[4] , 
         \thirdblock.grapefruitRGB[4] , \thirdblock.blueberryRGB[5] , 
         \thirdblock.grapefruitRGB[5] , fruit_1_tl_col_9__N_82, 
         \thirdblock.blueberryRGB[2] , \thirdblock.grapefruitRGB[2] , 
         \thirdblock.blueberryRGB[3] , \thirdblock.grapefruitRGB[3] , 
         \thirdblock.blueberryRGB[0] , \thirdblock.grapefruitRGB[0] , 
         \thirdblock.blueberryRGB[1] , \thirdblock.grapefruitRGB[1] , 
         \thirdblock.fruit_2_tl_row_8__N_205 , 
         \thirdblock.fruit_2_tl_row_6__N_210 , 
         \thirdblock.fruit_3_tl_col_9__N_387[8] , 
         \thirdblock.fruit_3_tl_col[9] , \thirdblock.fruit_2_tl_row_7__N_208 , 
         \thirdblock.n5345 , \thirdblock.fruit_2_tl_row_9__N_203 , 
         \thirdblock.fruit_3.cherryRGB[4] , 
         \thirdblock.fruit_3.blueberryRGB[4] , 
         \thirdblock.fruit_3.cherryRGB[5] , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.cherryRGB[2] , 
         \thirdblock.fruit_3.blueberryRGB[2] , 
         \thirdblock.fruit_3.cherryRGB[3] , 
         \thirdblock.fruit_3.blueberryRGB[3] , 
         \thirdblock.fruit_3.cherryRGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.cherryRGB[1] , 
         \thirdblock.fruit_3.blueberryRGB[1] , \thirdblock.n3 , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[15] ), .D1(\thirdblock.n6025 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n3465 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3465 ), .CIN1(\thirdblock.n6025 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_536[15] ), 
    .F1(\thirdblock.falling_counter_16__N_536[16] ), 
    .COUT0(\thirdblock.n6025 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( .D1(\thirdblock.n5974 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_3_col_2__N_515 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_3_col_2__N_515 ), .CIN1(\thirdblock.n5974 ), 
    .F0(\thirdblock.fruit_3_col[2] ), .F1(\thirdblock.fruit_3_col[3] ), 
    .COUT1(\thirdblock.fruit_3_col_4__N_503 ), .COUT0(\thirdblock.n5974 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n5968 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_100 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_100 ), .CIN1(\thirdblock.n5968 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n5968 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n5965 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_112 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_112 ), .CIN1(\thirdblock.n5965 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_100 ), .COUT0(\thirdblock.n5965 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[7] ), .D1(\thirdblock.n6013 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n3457 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3457 ), .CIN1(\thirdblock.n6013 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_536[7] ), 
    .F1(\thirdblock.falling_counter_16__N_536[8] ), .COUT1(\thirdblock.n3459 ), 
    .COUT0(\thirdblock.n6013 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n5962 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_124 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_124 ), .CIN1(\thirdblock.n5962 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_112 ), .COUT0(\thirdblock.n5962 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[13] ), .D1(\thirdblock.n6022 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n3463 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3463 ), .CIN1(\thirdblock.n6022 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_536[13] ), 
    .F1(\thirdblock.falling_counter_16__N_536[14] ), 
    .COUT1(\thirdblock.n3465 ), .COUT0(\thirdblock.n6022 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( .D1(\thirdblock.n6040 ), 
    .B1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.n3480 ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), .CIN0(\thirdblock.n3480 ), 
    .CIN1(\thirdblock.n6040 ), .F0(\thirdblock.n57[1] ), 
    .F1(\thirdblock.n57[2] ), .COUT1(\thirdblock.n3482 ), 
    .COUT0(\thirdblock.n6040 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n5959 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_136 ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_136 ), .CIN1(\thirdblock.n5959 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_124 ), .COUT0(\thirdblock.n5959 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n6031 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.n3547 ), 
    .B0(\thirdblock.fruit_2_tl_row[5] ), .CIN0(\thirdblock.n3547 ), 
    .CIN1(\thirdblock.n6031 ), .F0(\thirdblock.n57_adj_643[5] ), 
    .F1(\thirdblock.n57_adj_643[6] ), .COUT1(\thirdblock.n3549 ), 
    .COUT0(\thirdblock.n6031 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n5956 ), 
    .C1(\thirdblock.fruit_1_row_9__N_93[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_1_row_9__N_93[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n5956 ), .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_136 ), .COUT0(\thirdblock.n5956 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n5923 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_3_tl_row[0] ), 
    .CIN1(\thirdblock.n5923 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n3480 ), .COUT0(\thirdblock.n5923 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n6028 ), 
    .B1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n3545 ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .CIN0(\thirdblock.n3545 ), 
    .CIN1(\thirdblock.n6028 ), .F0(\thirdblock.n57_adj_643[3] ), 
    .F1(\thirdblock.n57_adj_643[4] ), .COUT1(\thirdblock.n3547 ), 
    .COUT0(\thirdblock.n6028 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n5953 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_1_col_8__N_152 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_1_col_8__N_152 ), .CIN1(\thirdblock.n5953 ), 
    .F0(\thirdblock.fruit_1_col[8] ), .F1(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n5953 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( .D1(\thirdblock.n5875 ), 
    .B1(\thirdblock.fruit_2_tl_row[2] ), .D0(\thirdblock.n3543 ), 
    .B0(\thirdblock.fruit_2_tl_row[1] ), .CIN0(\thirdblock.n3543 ), 
    .CIN1(\thirdblock.n5875 ), .F0(\thirdblock.n57_adj_643[1] ), 
    .F1(\thirdblock.n57_adj_643[2] ), .COUT1(\thirdblock.n3545 ), 
    .COUT0(\thirdblock.n5875 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n5971 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n5971 ), .F1(\thirdblock.fruit_3_col[1] ), 
    .COUT1(\thirdblock.fruit_3_col_2__N_515 ), .COUT0(\thirdblock.n5971 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n5998 ), 
    .C1(\thirdblock.fruit_3_row_8__N_430 ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_3_row_8__N_429 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_3_row_8__N_429 ), .CIN1(\thirdblock.n5998 ), 
    .F0(\thirdblock.fruit_3_row[8] ), .F1(\thirdblock.fruit_3_row[9] ), 
    .COUT0(\thirdblock.n5998 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( .D1(\thirdblock.n5995 ), 
    .C1(\thirdblock.fruit_3_row_6__N_442 ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_3_row_6__N_441 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_3_row_6__N_441 ), .CIN1(\thirdblock.n5995 ), 
    .F0(\thirdblock.fruit_3_row[6] ), .F1(\thirdblock.fruit_3_row[7] ), 
    .COUT1(\thirdblock.fruit_3_row_8__N_429 ), .COUT0(\thirdblock.n5995 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n5992 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_3_row_4__N_453 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_3_row_4__N_453 ), .CIN1(\thirdblock.n5992 ), 
    .F0(\thirdblock.fruit_3_row[4] ), .F1(\thirdblock.fruit_3_row[5] ), 
    .COUT1(\thirdblock.fruit_3_row_6__N_441 ), .COUT0(\thirdblock.n5992 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n5989 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_3_row_2__N_465 ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_3_row_2__N_465 ), .CIN1(\thirdblock.n5989 ), 
    .F0(\thirdblock.fruit_3_row[2] ), .F1(\thirdblock.fruit_3_row[3] ), 
    .COUT1(\thirdblock.fruit_3_row_4__N_453 ), .COUT0(\thirdblock.n5989 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( .D1(\thirdblock.n5950 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_1_col_6__N_162 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_1_col_6__N_162 ), 
    .CIN1(\thirdblock.n5950 ), .F0(\thirdblock.fruit_1_col[6] ), 
    .F1(\thirdblock.fruit_1_col[7] ), 
    .COUT1(\thirdblock.fruit_1_col_8__N_152 ), .COUT0(\thirdblock.n5950 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n5986 ), 
    .C1(\thirdblock.fruit_3_row_9__N_422[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_3_row_9__N_422[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n5986 ), .F1(\thirdblock.fruit_3_row[1] ), 
    .COUT1(\thirdblock.fruit_3_row_2__N_465 ), .COUT0(\thirdblock.n5986 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n5947 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_1_col_4__N_174 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_1_col_4__N_174 ), .CIN1(\thirdblock.n5947 ), 
    .F0(\thirdblock.fruit_1_col[4] ), .F1(\thirdblock.fruit_1_col[5] ), 
    .COUT1(\thirdblock.fruit_1_col_6__N_162 ), .COUT0(\thirdblock.n5947 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n5872 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_2_tl_row[0] ), 
    .CIN1(\thirdblock.n5872 ), .F1(\thirdblock.n57_adj_643[0] ), 
    .COUT1(\thirdblock.n3543 ), .COUT0(\thirdblock.n5872 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n6055 ), 
    .D0(\thirdblock.n3510 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CIN0(\thirdblock.n3510 ), .CIN1(\thirdblock.n6055 ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[9] ), .COUT0(\thirdblock.n6055 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n5905 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_264 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_264 ), .CIN1(\thirdblock.n5905 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n5905 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[11] ), .D1(\thirdblock.n6019 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n3461 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3461 ), .CIN1(\thirdblock.n6019 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_536[11] ), 
    .F1(\thirdblock.falling_counter_16__N_536[12] ), 
    .COUT1(\thirdblock.n3463 ), .COUT0(\thirdblock.n6019 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[5] ), .D1(\thirdblock.n6010 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n3455 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3455 ), .CIN1(\thirdblock.n6010 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_536[5] ), 
    .F1(\thirdblock.falling_counter_16__N_536[6] ), .COUT1(\thirdblock.n3457 ), 
    .COUT0(\thirdblock.n6010 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[3] ), .D1(\thirdblock.n6007 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n3453 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3453 ), .CIN1(\thirdblock.n6007 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_536[3] ), 
    .F1(\thirdblock.falling_counter_16__N_536[4] ), .COUT1(\thirdblock.n3455 ), 
    .COUT0(\thirdblock.n6007 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[0] ), .D1(\thirdblock.n5866 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[4].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN1(\thirdblock.n5866 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_536[0] ), .COUT1(\thirdblock.n3451 ), 
    .COUT0(\thirdblock.n5866 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n5902 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_276 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_276 ), .CIN1(\thirdblock.n5902 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_264 ), .COUT0(\thirdblock.n5902 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[9] ), .D1(\thirdblock.n6016 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n3459 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3459 ), .CIN1(\thirdblock.n6016 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_536[9] ), 
    .F1(\thirdblock.falling_counter_16__N_536[10] ), 
    .COUT1(\thirdblock.n3461 ), .COUT0(\thirdblock.n6016 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( .D1(\thirdblock.n6052 ), 
    .D0(\thirdblock.n3488 ), .B0(\thirdblock.fruit_3_tl_row[9] ), 
    .CIN0(\thirdblock.n3488 ), .CIN1(\thirdblock.n6052 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n6052 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[8] ), .D1(\thirdblock.n5920 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n3508 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3508 ), .CIN1(\thirdblock.n5920 ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[8] ), .COUT1(\thirdblock.n3510 ), 
    .COUT0(\thirdblock.n5920 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n5899 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_288 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_288 ), .CIN1(\thirdblock.n5899 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_276 ), .COUT0(\thirdblock.n5899 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n5944 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_1_col_2__N_186 ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_1_col_2__N_186 ), .CIN1(\thirdblock.n5944 ), 
    .F0(\thirdblock.fruit_1_col[2] ), .F1(\thirdblock.fruit_1_col[3] ), 
    .COUT1(\thirdblock.fruit_1_col_4__N_174 ), .COUT0(\thirdblock.n5944 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n5941 ), 
    .C1(\thirdblock.fruit_1_col_9__N_145[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_1_col_9__N_145[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n5941 ), .F1(\thirdblock.fruit_1_col[1] ), 
    .COUT1(\thirdblock.fruit_1_col_2__N_186 ), .COUT0(\thirdblock.n5941 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[6] ), .D1(\thirdblock.n5917 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n3506 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3506 ), .CIN1(\thirdblock.n5917 ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[6] ), .COUT1(\thirdblock.n3508 ), 
    .COUT0(\thirdblock.n5917 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n5896 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_300 ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_300 ), .CIN1(\thirdblock.n5896 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_288 ), .COUT0(\thirdblock.n5896 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n5914 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n3504 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CIN0(\thirdblock.n3504 ), 
    .CIN1(\thirdblock.n5914 ), .F0(\thirdblock.fruit_1_tl_row_8__N_60[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[4] ), .COUT1(\thirdblock.n3506 ), 
    .COUT0(\thirdblock.n5914 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n5890 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_316 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_316 ), .CIN1(\thirdblock.n5890 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n5890 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n6049 ), 
    .B1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.n3486 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), .CIN0(\thirdblock.n3486 ), 
    .CIN1(\thirdblock.n6049 ), .F0(\thirdblock.n57[7] ), 
    .F1(\thirdblock.n57[8] ), .COUT1(\thirdblock.n3488 ), 
    .COUT0(\thirdblock.n6049 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( .D1(\thirdblock.n5893 ), 
    .C1(\thirdblock.fruit_2_row_9__N_257[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_2_row_9__N_257[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n5893 ), .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_300 ), .COUT0(\thirdblock.n5893 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n5887 ), 
    .C1(\thirdblock.fruit_2_col_6__N_327 ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_326 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_2_col_6__N_326 ), 
    .CIN1(\thirdblock.n5887 ), .F0(\thirdblock.fruit_2_col[6] ), 
    .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_316 ), .COUT0(\thirdblock.n5887 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n5983 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_3_col_8__N_481 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_3_col_8__N_481 ), .CIN1(\thirdblock.n5983 ), 
    .F0(\thirdblock.fruit_3_col[8] ), .F1(\thirdblock.fruit_3_col[9] ), 
    .COUT0(\thirdblock.n5983 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n5980 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_3_col_6__N_491 ), .C0(\RGB_pad[4].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_3_col_6__N_491 ), 
    .CIN1(\thirdblock.n5980 ), .F0(\thirdblock.fruit_3_col[6] ), 
    .F1(\thirdblock.fruit_3_col[7] ), 
    .COUT1(\thirdblock.fruit_3_col_8__N_481 ), .COUT0(\thirdblock.n5980 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n5884 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_338 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_338 ), .CIN1(\thirdblock.n5884 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_326 ), .COUT0(\thirdblock.n5884 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( 
    .DI0(\thirdblock.fruit_1_tl_row_8__N_60[1] ), .D1(\thirdblock.n5911 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n3502 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN0(\thirdblock.n3502 ), .CIN1(\thirdblock.n5911 ), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_60[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[2] ), .COUT1(\thirdblock.n3504 ), 
    .COUT0(\thirdblock.n5911 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_60[0] ), .D1(\thirdblock.n5908 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_81 ), .CLK(clk), 
    .CIN1(\thirdblock.n5908 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_60[0] ), .COUT1(\thirdblock.n3502 ), 
    .COUT0(\thirdblock.n5908 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( .D1(\thirdblock.n5881 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_350 ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_350 ), .CIN1(\thirdblock.n5881 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_338 ), .COUT0(\thirdblock.n5881 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n5977 ), 
    .C1(\thirdblock.fruit_3_col_9__N_474[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_3_col_4__N_503 ), 
    .C0(\thirdblock.fruit_3_col_9__N_474[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_3_col_4__N_503 ), .CIN1(\thirdblock.n5977 ), 
    .F0(\thirdblock.fruit_3_col[4] ), .F1(\thirdblock.fruit_3_col[5] ), 
    .COUT1(\thirdblock.fruit_3_col_6__N_491 ), .COUT0(\thirdblock.n5977 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( .D1(\thirdblock.n5878 ), 
    .C1(\thirdblock.fruit_2_col_9__N_309[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_2_col_9__N_309[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n5878 ), .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_350 ), .COUT0(\thirdblock.n5878 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( 
    .DI1(\thirdblock.falling_counter_16__N_536[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_536[1] ), .D1(\thirdblock.n5869 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n3451 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_585 ), 
    .LSR(\thirdblock.falling_counter_0__N_586 ), .CLK(clk), 
    .CIN0(\thirdblock.n3451 ), .CIN1(\thirdblock.n5869 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_536[1] ), 
    .F1(\thirdblock.falling_counter_16__N_536[2] ), .COUT1(\thirdblock.n3453 ), 
    .COUT0(\thirdblock.n5869 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n6037 ), 
    .D0(\thirdblock.n3551 ), .B0(\thirdblock.fruit_2_tl_row[9] ), 
    .CIN0(\thirdblock.n3551 ), .CIN1(\thirdblock.n6037 ), 
    .F0(\thirdblock.n57_adj_643[9] ), .COUT0(\thirdblock.n6037 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n6046 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.n3484 ), 
    .B0(\thirdblock.fruit_3_tl_row[5] ), .CIN0(\thirdblock.n3484 ), 
    .CIN1(\thirdblock.n6046 ), .F0(\thirdblock.n57[5] ), 
    .F1(\thirdblock.n57[6] ), .COUT1(\thirdblock.n3486 ), 
    .COUT0(\thirdblock.n6046 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n6034 ), 
    .B1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.n3549 ), 
    .B0(\thirdblock.fruit_2_tl_row[7] ), .CIN0(\thirdblock.n3549 ), 
    .CIN1(\thirdblock.n6034 ), .F0(\thirdblock.n57_adj_643[7] ), 
    .F1(\thirdblock.n57_adj_643[8] ), .COUT1(\thirdblock.n3551 ), 
    .COUT0(\thirdblock.n6034 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( .D1(\thirdblock.n6043 ), 
    .B1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.n3482 ), 
    .B0(\thirdblock.fruit_3_tl_row[3] ), .CIN0(\thirdblock.n3482 ), 
    .CIN1(\thirdblock.n6043 ), .F0(\thirdblock.n57[3] ), 
    .F1(\thirdblock.n57[4] ), .COUT1(\thirdblock.n3484 ), 
    .COUT0(\thirdblock.n6043 ));
  secondblock_SLICE_57 \secondblock.SLICE_57 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n5938 ), 
    .D0(\secondblock.n3499 ), .B0(\row[9] ), .CE(col_0__N_50), 
    .LSR(row_0__N_30), .CLK(clk), .CIN0(\secondblock.n3499 ), 
    .CIN1(\secondblock.n5938 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n5938 ));
  secondblock_SLICE_58 \secondblock.SLICE_58 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n6004 ), 
    .D0(\secondblock.n3477 ), .C0(\col[9] ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN0(\secondblock.n3477 ), .CIN1(\secondblock.n6004 ), .Q0(\col[9] ), 
    .F0(\secondblock.col_9__N_31[9] ), .COUT0(\secondblock.n6004 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n5935 ), .B1(\row[8] ), .D0(\secondblock.n3497 ), 
    .B0(\row[7] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3497 ), .CIN1(\secondblock.n5935 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\secondblock.row_9__N_1[7] ), 
    .F1(\secondblock.row_9__N_1[8] ), .COUT1(\secondblock.n3499 ), 
    .COUT0(\secondblock.n5935 ));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n5932 ), .B1(\row[6] ), .D0(\secondblock.n3495 ), 
    .B0(\row[5] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3495 ), .CIN1(\secondblock.n5932 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\secondblock.row_9__N_1[5] ), 
    .F1(\secondblock.row_9__N_1[6] ), .COUT1(\secondblock.n3497 ), 
    .COUT0(\secondblock.n5932 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n5929 ), .B1(\row[4] ), .D0(\secondblock.n3493 ), 
    .B0(\row[3] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3493 ), .CIN1(\secondblock.n5929 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\secondblock.row_9__N_1[3] ), 
    .F1(\secondblock.row_9__N_1[4] ), .COUT1(\secondblock.n3495 ), 
    .COUT0(\secondblock.n5929 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n5926 ), .B1(\row[2] ), .D0(\secondblock.n3491 ), 
    .B0(\row[1] ), .CE(col_0__N_50), .LSR(row_0__N_30), .CLK(clk), 
    .CIN0(\secondblock.n3491 ), .CIN1(\secondblock.n5926 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\secondblock.row_9__N_1[1] ), 
    .F1(\secondblock.row_9__N_1[2] ), .COUT1(\secondblock.n3493 ), 
    .COUT0(\secondblock.n5926 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n5848 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\row[0] ), .CE(col_0__N_50), .LSR(row_0__N_30), 
    .CLK(clk), .CIN1(\secondblock.n5848 ), .Q1(\row[0] ), 
    .F1(\secondblock.row_9__N_1[0] ), .COUT1(\secondblock.n3491 ), 
    .COUT0(\secondblock.n5848 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n6001 ), .C1(\col[8] ), .D0(\secondblock.n3475 ), 
    .C0(\col[7] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3475 ), 
    .CIN1(\secondblock.n6001 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\secondblock.col_9__N_31[7] ), .F1(\secondblock.col_9__N_31[8] ), 
    .COUT1(\secondblock.n3477 ), .COUT0(\secondblock.n6001 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n5863 ), .C1(\col[6] ), .D0(\secondblock.n3473 ), 
    .C0(\col[5] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3473 ), 
    .CIN1(\secondblock.n5863 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\secondblock.col_9__N_31[5] ), .F1(\secondblock.col_9__N_31[6] ), 
    .COUT1(\secondblock.n3475 ), .COUT0(\secondblock.n5863 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n5860 ), .C1(\col[4] ), .D0(\secondblock.n3471 ), 
    .C0(\col[3] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3471 ), 
    .CIN1(\secondblock.n5860 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\secondblock.col_9__N_31[3] ), .F1(\secondblock.col_9__N_31[4] ), 
    .COUT1(\secondblock.n3473 ), .COUT0(\secondblock.n5860 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n5857 ), .C1(\col[2] ), .D0(\secondblock.n3469 ), 
    .C0(\col[1] ), .LSR(col_0__N_50), .CLK(clk), .CIN0(\secondblock.n3469 ), 
    .CIN1(\secondblock.n5857 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\secondblock.col_9__N_31[1] ), .F1(\secondblock.col_9__N_31[2] ), 
    .COUT1(\secondblock.n3471 ), .COUT0(\secondblock.n5857 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n5854 ), 
    .C1(\col[0] ), .B1(\RGB_pad[4].vcc ), .LSR(col_0__N_50), .CLK(clk), 
    .CIN1(\secondblock.n5854 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n3469 ), 
    .COUT0(\secondblock.n5854 ));
  thirdblock_SLICE_69 \thirdblock.SLICE_69 ( 
    .DI1(\thirdblock.fruit_2_tl_row_0__N_224 ), 
    .DI0(\thirdblock.fruit_2_tl_row_1__N_221 ), 
    .D1(\thirdblock.n57_adj_643[0] ), .C1(\thirdblock.n1809 ), 
    .B1(\thirdblock.fruit_1_tl_row[0] ), .D0(\thirdblock.n1809 ), 
    .C0(\thirdblock.n57_adj_643[1] ), .B0(\thirdblock.fruit_1_tl_row[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_tl_row_1__N_221 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_224 ));
  thirdblock_SLICE_70 \thirdblock.SLICE_70 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[1] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[0] ), .D1(\thirdblock.n1451[1] ), 
    .C1(\thirdblock.n25 ), .B1(\thirdblock.fruit_1_tl_col[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n1451[1] ), .B0(\thirdblock.fruit_1_tl_col[0] ), 
    .A0(\thirdblock.n25 ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[0] ), 
    .Q1(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[0] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[1] ));
  thirdblock_SLICE_71 \thirdblock.SLICE_71 ( 
    .DI1(\thirdblock.fruit_3_tl_row_1__N_383 ), 
    .DI0(\thirdblock.fruit_3_tl_row_0__N_385 ), .D1(\thirdblock.n57[1] ), 
    .C1(\thirdblock.n1822 ), .B1(\thirdblock.n1824 ), .A1(\thirdblock.n2140 ), 
    .D0(\thirdblock.n2143 ), .C0(\thirdblock.n1824 ), .B0(\thirdblock.n1822 ), 
    .A0(\thirdblock.n57[0] ), .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[0] ), 
    .Q1(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_385 ), 
    .F1(\thirdblock.fruit_3_tl_row_1__N_383 ));
  thirdblock_SLICE_72 \thirdblock.SLICE_72 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[1] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[0] ), .D1(\thirdblock.n1653[1] ), 
    .C1(\thirdblock.n1480[1] ), .B1(\thirdblock.n1478 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n1478 ), .B0(\thirdblock.n1480[1] ), 
    .A0(\thirdblock.n1653[0] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[0] ), 
    .Q1(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[0] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[1] ));
  thirdblock_SLICE_79 \thirdblock.SLICE_79 ( 
    .DI1(\thirdblock.fruit_2_tl_row_3__N_217 ), 
    .DI0(\thirdblock.fruit_2_tl_row_2__N_219 ), .D1(\thirdblock.n3797 ), 
    .C1(\thirdblock.n1809 ), .B1(\thirdblock.n504 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n504 ), .B0(\thirdblock.n1809 ), .A0(\thirdblock.n3793 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[2] ), .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_2__N_219 ), 
    .F1(\thirdblock.fruit_2_tl_row_3__N_217 ));
  thirdblock_SLICE_81 \thirdblock.SLICE_81 ( 
    .DI1(\thirdblock.fruit_2_tl_row_5__N_213 ), 
    .DI0(\thirdblock.fruit_2_tl_row_4__N_215 ), 
    .D1(\thirdblock.game_state[2] ), .C1(\thirdblock.n504 ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.n5339 ), 
    .D0(\thirdblock.n3795 ), .C0(\thirdblock.n1809 ), .B0(\thirdblock.n504 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_row[4] ), 
    .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_4__N_215 ), 
    .F1(\thirdblock.fruit_2_tl_row_5__N_213 ));
  thirdblock_SLICE_86 \thirdblock.SLICE_86 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[3] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[2] ), .D1(\thirdblock.n3062 ), 
    .C1(\thirdblock.n3057 ), .B1(\thirdblock.fruit_1_tl_col[3] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n3057 ), 
    .C0(\thirdblock.n3062 ), .B0(\thirdblock.fruit_1_tl_col[2] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[2] ), 
    .Q1(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[2] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[3] ));
  thirdblock_SLICE_88 \thirdblock.SLICE_88 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[5] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[4] ), .D1(\thirdblock.n3060 ), 
    .C1(\fruit_1_tl_col[5] ), .B1(\thirdblock.n3057 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_1_tl_col[4] ), 
    .C0(\thirdblock.n3060 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n3057 ), .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[4] ), 
    .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[4] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[5] ));
  thirdblock_SLICE_90 \thirdblock.SLICE_90 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[7] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_227[6] ), .D1(\thirdblock.n1451[1] ), 
    .C1(\thirdblock.n25 ), .B1(\thirdblock.fruit_1_tl_col[8] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n3057 ), .B0(\fruit_1_tl_col[7] ), .A0(\thirdblock.n3062 ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[7] ), .Q1(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_227[6] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[7] ));
  thirdblock_SLICE_94 \thirdblock.SLICE_94 ( 
    .DI1(\thirdblock.fruit_3_tl_row_3__N_379 ), 
    .DI0(\thirdblock.fruit_3_tl_row_2__N_381 ), .D1(\thirdblock.n5327 ), 
    .C1(\thirdblock.n57[3] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n1822 ), .D0(\thirdblock.n5357 ), 
    .C0(\thirdblock.game_state[2] ), .B0(\thirdblock.n1822 ), 
    .A0(\thirdblock.n57[2] ), .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[2] ), 
    .Q1(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_tl_row_2__N_381 ), 
    .F1(\thirdblock.fruit_3_tl_row_3__N_379 ));
  thirdblock_SLICE_96 \thirdblock.SLICE_96 ( 
    .DI1(\thirdblock.fruit_3_tl_row_5__N_375 ), 
    .DI0(\thirdblock.fruit_3_tl_row_4__N_377 ), .D1(\thirdblock.n5369 ), 
    .C1(\thirdblock.n57[5] ), .B1(\thirdblock.n1822 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n57[4] ), 
    .C0(\thirdblock.n5321 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n1822 ), .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[4] ), 
    .Q1(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_tl_row_4__N_377 ), 
    .F1(\thirdblock.fruit_3_tl_row_5__N_375 ));
  thirdblock_SLICE_98 \thirdblock.SLICE_98 ( 
    .DI1(\thirdblock.fruit_3_tl_row_7__N_371 ), 
    .DI0(\thirdblock.fruit_3_tl_row_6__N_373 ), .D1(\thirdblock.n5363 ), 
    .C1(\thirdblock.n57[7] ), .B1(\thirdblock.n1822 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n2125 ), 
    .C0(\thirdblock.n57[6] ), .B0(\thirdblock.n1824 ), .A0(\thirdblock.n1822 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[6] ), .Q1(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_tl_row_6__N_373 ), 
    .F1(\thirdblock.fruit_3_tl_row_7__N_371 ));
  thirdblock_SLICE_100 \thirdblock.SLICE_100 ( 
    .DI1(\thirdblock.fruit_3_tl_row_9__N_367 ), 
    .DI0(\thirdblock.fruit_3_tl_row_8__N_369 ), .D1(\thirdblock.n5333 ), 
    .C1(\thirdblock.n57[9] ), .B1(\thirdblock.n1822 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n2119 ), 
    .C0(\thirdblock.n1824 ), .B0(\thirdblock.n57[8] ), .A0(\thirdblock.n1822 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_386 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[8] ), .Q1(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_369 ), 
    .F1(\thirdblock.fruit_3_tl_row_9__N_367 ));
  thirdblock_SLICE_103 \thirdblock.SLICE_103 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[3] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[2] ), .D1(\thirdblock.n1653[3] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.n1478 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n1478 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n1653[2] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[2] ), 
    .Q1(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[2] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[3] ));
  thirdblock_SLICE_105 \thirdblock.SLICE_105 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[5] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[4] ), .D1(\thirdblock.n1653[5] ), 
    .C1(\thirdblock.n1480[4] ), .B1(\thirdblock.n1478 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n1478 ), .B0(\thirdblock.n1480[4] ), 
    .A0(\thirdblock.n1653[4] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[4] ), 
    .Q1(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[4] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[5] ));
  thirdblock_SLICE_107 \thirdblock.SLICE_107 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[7] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_387[6] ), .D1(\thirdblock.n1653[7] ), 
    .C1(\thirdblock.n1480[1] ), .B1(\thirdblock.n1478 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n3107 ), 
    .C0(\thirdblock.n1478 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[7] ), 
    .Q1(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_387[6] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[7] ));
  thirdblock_SLICE_114 \thirdblock.SLICE_114 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[3] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_60[3] ), .C1(\thirdblock.n1297 ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.n1297 ), .A0(\thirdblock.fruit_1_tl_row_8__N_60[2] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[2] ), .Q1(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[2] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[3] ));
  thirdblock_SLICE_116 \thirdblock.SLICE_116 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[5] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_60[5] ), .C1(\thirdblock.n1297 ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.n1297 ), .A0(\thirdblock.fruit_1_tl_row_8__N_60[4] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[4] ), .Q1(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[4] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[5] ));
  thirdblock_SLICE_118 \thirdblock.SLICE_118 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_58[9] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), .D1(\thirdblock.n1297 ), 
    .C1(\thirdblock.fruit_1_tl_row_8__N_60[9] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_60[7] ), .C0(\thirdblock.n1297 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_80 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[7] ), .Q1(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_58[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_58[9] ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .DI1(\thirdblock.fruit_1_tl_col_0__N_90 ), 
    .DI0(\thirdblock.fruit_1_tl_col_1__N_89 ), .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.fruit_1_tl_col[0] ), .B1(\thirdblock.game_state[1] ), 
    .A1(n1358), .D0(\thirdblock.fruit_1_tl_col[1] ), 
    .C0(\thirdblock.game_state[2] ), .B0(n1358), 
    .A0(\thirdblock.game_state[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[1] ), .Q1(\thirdblock.fruit_1_tl_col[0] ), 
    .F0(\thirdblock.fruit_1_tl_col_1__N_89 ), 
    .F1(\thirdblock.fruit_1_tl_col_0__N_90 ));
  thirdblock_SLICE_122 \thirdblock.SLICE_122 ( 
    .DI1(\thirdblock.fruit_1_tl_col_3__N_87 ), 
    .DI0(\thirdblock.fruit_1_tl_col_2__N_88 ), .D1(n1607), .C1(n1358), 
    .B1(\thirdblock.fruit_1_tl_col[3] ), .D0(n1358), .C0(n1607), 
    .B0(\thirdblock.fruit_1_tl_col[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[2] ), .Q1(\thirdblock.fruit_1_tl_col[3] ), 
    .F0(\thirdblock.fruit_1_tl_col_2__N_88 ), 
    .F1(\thirdblock.fruit_1_tl_col_3__N_87 ));
  thirdblock_SLICE_124 \thirdblock.SLICE_124 ( 
    .DI1(\thirdblock.fruit_1_tl_col_8__N_83 ), 
    .DI0(\thirdblock.fruit_1_tl_col_4__N_86 ), 
    .D1(\thirdblock.fruit_1_tl_col[8] ), .C1(n1358), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.game_state[1] ), 
    .D0(n1605), .C0(\thirdblock.fruit_1_tl_col[4] ), .B0(n1358), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[4] ), .Q1(\thirdblock.fruit_1_tl_col[8] ), 
    .F0(\thirdblock.fruit_1_tl_col_4__N_86 ), 
    .F1(\thirdblock.fruit_1_tl_col_8__N_83 ));
  SLICE_125 SLICE_125( .DI1(fruit_1_tl_col_7__N_84), 
    .DI0(fruit_1_tl_col_5__N_85), .D1(n1607), .C1(n1358), 
    .B1(\fruit_1_tl_col[7] ), .D0(n1605), .C0(\fruit_1_tl_col[5] ), .B0(n1358), 
    .CLK(clk), .Q0(\fruit_1_tl_col[5] ), .Q1(\fruit_1_tl_col[7] ), 
    .F0(fruit_1_tl_col_5__N_85), .F1(fruit_1_tl_col_7__N_84));
  thirdblock_SLICE_131 \thirdblock.SLICE_131 ( 
    .DI1(\thirdblock.fruit_3_type_2__N_405[1] ), 
    .DI0(\thirdblock.fruit_3_type_2__N_405[2] ), 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.fruit_3_type[0] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[1] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .CE(\thirdblock.fruit_3_type_0__N_412 ), 
    .LSR(\thirdblock.fruit_3_type_1__N_410 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_type[2] ), .Q1(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.fruit_3_type_2__N_405[2] ), 
    .F1(\thirdblock.fruit_3_type_2__N_405[1] ));
  thirdblock_SLICE_134 \thirdblock.SLICE_134 ( 
    .DI1(\thirdblock.fruit_3_RGB_5__N_414[0] ), 
    .DI0(\thirdblock.fruit_3_RGB_5__N_414[1] ), .D1(\thirdblock.n711[0] ), 
    .C1(\thirdblock.grapefruitRGB_adj_644[0] ), 
    .B1(\thirdblock.fruit_3_type[1] ), .A1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.n711[1] ), .C0(\thirdblock.grapefruitRGB_adj_644[1] ), 
    .B0(\thirdblock.fruit_3_type[2] ), .A0(\thirdblock.fruit_3_type[1] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[1] ), 
    .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3_RGB_5__N_414[1] ), 
    .F1(\thirdblock.fruit_3_RGB_5__N_414[0] ));
  thirdblock_SLICE_135 \thirdblock.SLICE_135 ( 
    .DI1(\thirdblock.fruit_3_RGB_5__N_414[3] ), 
    .DI0(\thirdblock.fruit_3_RGB_5__N_414[2] ), .D1(\thirdblock.n711[3] ), 
    .C1(\thirdblock.grapefruitRGB_adj_644[3] ), 
    .B1(\thirdblock.fruit_3_type[1] ), .A1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.grapefruitRGB_adj_644[2] ), .C0(\thirdblock.n711[2] ), 
    .B0(\thirdblock.fruit_3_type[2] ), .A0(\thirdblock.fruit_3_type[1] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[2] ), 
    .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3_RGB_5__N_414[2] ), 
    .F1(\thirdblock.fruit_3_RGB_5__N_414[3] ));
  thirdblock_SLICE_137 \thirdblock.SLICE_137 ( 
    .DI1(\thirdblock.fruit_3_RGB_5__N_414[5] ), 
    .DI0(\thirdblock.fruit_3_RGB_5__N_414[4] ), 
    .D1(\thirdblock.grapefruitRGB_adj_644[5] ), .C1(\thirdblock.n711[5] ), 
    .B1(\thirdblock.fruit_3_type[2] ), .A1(\thirdblock.fruit_3_type[1] ), 
    .D0(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.n711[4] ), 
    .B0(\thirdblock.grapefruitRGB_adj_644[4] ), 
    .A0(\thirdblock.fruit_3_type[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[4] ), .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3_RGB_5__N_414[4] ), 
    .F1(\thirdblock.fruit_3_RGB_5__N_414[5] ));
  thirdblock_SLICE_140 \thirdblock.SLICE_140 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_249[0] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_249[1] ), .D1(\thirdblock.cherryRGB[0] ), 
    .C1(\thirdblock.n183[0] ), .B1(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .D0(\thirdblock.cherryRGB[1] ), .C0(\thirdblock.n183[1] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_249[1] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_249[0] ));
  thirdblock_SLICE_141 \thirdblock.SLICE_141 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_249[3] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_249[2] ), .D1(\thirdblock.cherryRGB[3] ), 
    .C1(\thirdblock.fruit_2_type_0__N_247[1] ), .B1(\thirdblock.n183[3] ), 
    .D0(\thirdblock.cherryRGB[2] ), .C0(\thirdblock.n183[2] ), 
    .B0(\thirdblock.fruit_2_type_0__N_247[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[2] ), .Q1(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_249[2] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_249[3] ));
  thirdblock_SLICE_143 \thirdblock.SLICE_143 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_249[5] ), 
    .DI0(\thirdblock.fruit_2_RGB_5__N_249[4] ), .D1(\thirdblock.cherryRGB[5] ), 
    .C1(\thirdblock.fruit_2_type_0__N_247[1] ), .B1(\thirdblock.n183[5] ), 
    .D0(\thirdblock.cherryRGB[4] ), .C0(\thirdblock.n183[4] ), 
    .B0(\thirdblock.fruit_2_type_0__N_247[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2_RGB_5__N_249[4] ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_249[5] ));
  thirdblock_fruit_1_SLICE_146 \thirdblock.fruit_1.SLICE_146 ( 
    .DI1(\thirdblock.fruit_1.cherryRGB[0].sig_006.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.cherryRGB[1].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.cherryRGB[0] ), 
    .D0(\thirdblock.fruit_1.cherryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.cherryRGB[1].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.cherryRGB[0].sig_006.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_147 \thirdblock.fruit_1.SLICE_147 ( 
    .DI1(\thirdblock.fruit_1.cherryRGB[3].sig_003.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.cherryRGB[2].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.cherryRGB[3] ), 
    .D0(\thirdblock.fruit_1.cherryRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[2] ), .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.cherryRGB[2].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.cherryRGB[3].sig_003.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_149 \thirdblock.fruit_1.SLICE_149 ( 
    .DI1(\thirdblock.fruit_1.cherryRGB[5].sig_005.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.cherryRGB[4].sig_004.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.cherryRGB[5] ), 
    .D0(\thirdblock.fruit_1.cherryRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.cherryRGB[4].sig_004.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.cherryRGB[5].sig_005.FeedThruLUT ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( .D1(\thirdblock.n5 ), 
    .C1(\thirdblock.n698 ), .B1(\thirdblock.n29 ), .A1(\thirdblock.n631 ), 
    .D0(\thirdblock.fruit_3_RGB[3] ), .C0(\thirdblock.n10_adj_619 ), 
    .B0(\thirdblock.fruit_3_RGB[5] ), .A0(\thirdblock.n11 ), 
    .F0(\thirdblock.n698 ), .F1(\thirdblock.n1478 ));
  thirdblock_SLICE_153 \thirdblock.SLICE_153 ( .D1(\thirdblock.n1822 ), 
    .C1(\thirdblock.n1824 ), .B1(\thirdblock.fruit_2_tl_row[3] ), 
    .A1(\thirdblock.fruit_1_tl_row[3] ), .D0(\thirdblock.n1478 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n631 ), 
    .A0(\thirdblock.n29 ), .F0(\thirdblock.n1824 ), .F1(\thirdblock.n5327 ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( .D1(\thirdblock.n504 ), 
    .C1(\thirdblock.n3057 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), .C0(\thirdblock.n504 ), 
    .B0(\thirdblock.n396 ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n3057 ), .F1(\thirdblock.n3062 ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n220 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.button_prev ), 
    .C0(button_c), .F0(\thirdblock.n220 ), .F1(\thirdblock.n21 ));
  thirdblock_SLICE_157 \thirdblock.SLICE_157 ( .D1(\thirdblock.n23 ), 
    .C1(\thirdblock.n4258 ), .B1(\thirdblock.n21 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n1935 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n4258 ), 
    .F1(\thirdblock.game_state_1__N_55 ));
  thirdblock_SLICE_158 \thirdblock.SLICE_158 ( .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.n16 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n10 ), .D0(\thirdblock.n453 ), .C0(\thirdblock.n1935 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n16 ), .F1(\thirdblock.game_state_2__N_53 ));
  thirdblock_SLICE_160 \thirdblock.SLICE_160 ( .D1(\thirdblock.n4257 ), 
    .C1(\thirdblock.n5318 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n220 ), .D0(\thirdblock.n220 ), 
    .C0(\thirdblock.n3_adj_642 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n5315 ), .F0(\thirdblock.n5318 ), 
    .F1(\thirdblock.game_state_2__N_52 ));
  thirdblock_SLICE_162 \thirdblock.SLICE_162 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n4789 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n220 ), .D0(\thirdblock.n5 ), .C0(\thirdblock.n698 ), 
    .B0(\thirdblock.n631 ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n4789 ), .F1(\thirdblock.n3800 ));
  thirdblock_SLICE_164 \thirdblock.SLICE_164 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n4471 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n504 ), 
    .C0(\thirdblock.n296 ), .A0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n4471 ), .F1(\thirdblock.fruit_2_tl_row_0__N_226 ));
  thirdblock_SLICE_166 \thirdblock.SLICE_166 ( .D1(\thirdblock.n453 ), 
    .C1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.n2100 ), 
    .B0(\thirdblock.n504 ), .A0(\thirdblock.n1809 ), .F0(\thirdblock.n3795 ), 
    .F1(\thirdblock.n3_adj_640 ));
  thirdblock_SLICE_167 \thirdblock.SLICE_167 ( 
    .D1(\thirdblock.fruit_1_tl_row[4] ), .C1(\thirdblock.n1809 ), 
    .B1(\thirdblock.n57_adj_643[4] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.n396 ), 
    .F0(\thirdblock.n1809 ), .F1(\thirdblock.n2100 ));
  thirdblock_SLICE_168 \thirdblock.SLICE_168 ( .D1(\thirdblock.n504 ), 
    .C1(\thirdblock.n2103 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n1809 ), .D0(\thirdblock.n57_adj_643[3] ), 
    .C0(\thirdblock.fruit_1_tl_row[3] ), .B0(\thirdblock.n1809 ), 
    .F0(\thirdblock.n2103 ), .F1(\thirdblock.n3797 ));
  thirdblock_SLICE_170 \thirdblock.SLICE_170 ( .D1(\thirdblock.n504 ), 
    .C1(\thirdblock.n2107 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n1809 ), .D0(\thirdblock.n1809 ), 
    .C0(\thirdblock.n57_adj_643[2] ), .B0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.n2107 ), .F1(\thirdblock.n3793 ));
  thirdblock_SLICE_172 \thirdblock.SLICE_172 ( 
    .DI1(\thirdblock.fruit_2_type_2__N_245 ), 
    .D1(\thirdblock.fruit_2_type[2] ), .C1(\thirdblock.game_state[0] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.fruit_2_type[2] ), 
    .B0(\thirdblock.fruit_2_type_0__N_247[3] ), .A0(\thirdblock.n509 ), 
    .LSR(\thirdblock.fruit_2_type_2__N_246 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type[2] ), .F0(\thirdblock.fruit_2_type_2__N_246 ), 
    .F1(\thirdblock.fruit_2_type_2__N_245 ));
  thirdblock_SLICE_173 \thirdblock.SLICE_173 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n444 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), .C0(\thirdblock.n396 ), 
    .F0(\thirdblock.n444 ), .F1(\thirdblock.n509 ));
  thirdblock_SLICE_174 \thirdblock.SLICE_174 ( 
    .D1(\thirdblock.fruit_3_RGB[3] ), .C1(\thirdblock.n10_adj_619 ), 
    .B1(\thirdblock.fruit_3_RGB[5] ), .D0(\thirdblock.fruit_3_RGB[4] ), 
    .C0(\thirdblock.fruit_3_RGB[1] ), .B0(\thirdblock.fruit_3_RGB[0] ), 
    .A0(\thirdblock.fruit_3_RGB[2] ), .F0(\thirdblock.n10_adj_619 ), 
    .F1(\thirdblock.RGB_c_0_N_602 ));
  thirdblock_SLICE_175 \thirdblock.SLICE_175 ( 
    .D1(\thirdblock.fruit_3_RGB[5] ), .C1(\thirdblock.fruit_RGB_3__N_532[5] ), 
    .B1(\thirdblock.RGB_c_0_N_601 ), .A1(\thirdblock.RGB_c_0_N_602 ), 
    .D0(\thirdblock.fruit_2_RGB[3] ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .B0(\thirdblock.n10_adj_623 ), .A0(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[5] ), .F1(RGB_c_5));
  thirdblock_SLICE_176 \thirdblock.SLICE_176 ( 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.n631 ), 
    .B1(\thirdblock.fruit_3_type[0] ), .A1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.fruit_1_RGB[3] ), .C0(\thirdblock.fruit_1_RGB[4] ), 
    .B0(\thirdblock.n10_adj_611 ), .A0(\thirdblock.RGB_c_0_N_602 ), 
    .F0(\thirdblock.n631 ), .F1(\thirdblock.n457 ));
  thirdblock_SLICE_177 \thirdblock.SLICE_177 ( .D1(\thirdblock.n296 ), 
    .C1(\thirdblock.n504 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n5 ), 
    .C0(\thirdblock.RGB_c_0_N_602 ), .B0(\thirdblock.n11 ), 
    .A0(\thirdblock.n631 ), .F0(\thirdblock.n504 ), .F1(\thirdblock.n3060 ));
  thirdblock_SLICE_178 \thirdblock.SLICE_178 ( .D1(\thirdblock.n3_adj_640 ), 
    .C1(\thirdblock.n4473 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .C0(\thirdblock.n1478 ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n4473 ), 
    .F1(\thirdblock.fruit_3_tl_col_0__N_404 ));
  thirdblock_SLICE_180 \thirdblock.SLICE_180 ( .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.n1297 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n396 ), 
    .C0(\thirdblock.n1295 ), .B0(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n1297 ), 
    .F1(\thirdblock.fruit_1_tl_row_0__N_81 ));
  secondblock_SLICE_182 \secondblock.SLICE_182 ( 
    .D1(\thirdblock.game_state[1] ), .C1(RGB_c_2_N_595), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.game_state[0] ), 
    .D0(row_0__N_30), .C0(\secondblock.n4245 ), .B0(\row[9] ), 
    .A0(\secondblock.VSYNC_c_N_604 ), .F0(RGB_c_2_N_595), 
    .F1(\thirdblock.RGB_c_0_N_601 ));
  secondblock_SLICE_183 \secondblock.SLICE_183 ( .D1(\row[2] ), .C1(\row[4] ), 
    .B1(\row[9] ), .D0(\row[6] ), .C0(\secondblock.n10 ), .B0(\row[8] ), 
    .A0(\row[9] ), .F0(row_0__N_30), .F1(\secondblock.VSYNC_c_N_605 ));
  thirdblock_SLICE_184 \thirdblock.SLICE_184 ( .D0(\thirdblock.RGB_c_2_N_596 ), 
    .C0(\thirdblock.fruit_RGB[3] ), .B0(RGB_c_2_N_595), .F0(RGB_c_3));
  thirdblock_SLICE_185 \thirdblock.SLICE_185 ( 
    .D1(\thirdblock.fruit_3_RGB[3] ), .C1(\thirdblock.fruit_RGB_3__N_532[3] ), 
    .B1(\thirdblock.fruit_3_RGB[5] ), .A1(\thirdblock.n10_adj_619 ), 
    .D0(\thirdblock.n10_adj_623 ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .B0(\thirdblock.fruit_2_RGB[3] ), .A0(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[3] ), .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_186 \thirdblock.SLICE_186 ( 
    .D1(\thirdblock.fruit_2_col[1] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[9] ), .C0(\thirdblock.fruit_2_col[7] ), 
    .B0(\thirdblock.fruit_2_col[8] ), .A0(\thirdblock.fruit_2_col[6] ), 
    .F0(\thirdblock.get_col_2_0__N_366 ), .F1(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_188 \thirdblock.SLICE_188 ( 
    .D1(\thirdblock.fruit_2_row[1] ), .C1(\thirdblock.get_row_2_0__N_361 ), 
    .D0(\thirdblock.fruit_2_row[9] ), .C0(\thirdblock.fruit_2_row[7] ), 
    .B0(\thirdblock.fruit_2_row[8] ), .A0(\thirdblock.fruit_2_row[6] ), 
    .F0(\thirdblock.get_row_2_0__N_361 ), .F1(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_190 \thirdblock.SLICE_190 ( 
    .D1(\thirdblock.fruit_3_tl_row[5] ), .C1(\thirdblock.n4037 ), 
    .A1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.fruit_3_tl_row[3] ), 
    .C0(\thirdblock.fruit_3_tl_row[4] ), .B0(\thirdblock.fruit_3_tl_row[2] ), 
    .A0(\thirdblock.fruit_3_tl_row[1] ), .F0(\thirdblock.n4037 ), 
    .F1(\thirdblock.n14 ));
  thirdblock_SLICE_192 \thirdblock.SLICE_192 ( 
    .D1(\thirdblock.fruit_3_tl_row[7] ), .D0(\thirdblock.fruit_3_tl_row[8] ), 
    .C0(\thirdblock.fruit_3_tl_row[7] ), .B0(\thirdblock.n14 ), 
    .F0(\thirdblock.n4794 ), .F1(\thirdblock.fruit_3_row_6__N_442 ));
  thirdblock_SLICE_193 \thirdblock.SLICE_193 ( .D1(\thirdblock.n4794 ), 
    .C1(\thirdblock.n4475 ), .B1(\thirdblock.n29 ), .A1(\thirdblock.n631 ), 
    .D0(\thirdblock.fruit_3_tl_row[9] ), .C0(\thirdblock.RGB_c_0_N_602 ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.n4475 ), .F1(\thirdblock.n4509 ));
  thirdblock_SLICE_194 \thirdblock.SLICE_194 ( .D1(\thirdblock.n4792 ), 
    .C1(\thirdblock.n4511 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n4509 ), .B0(\thirdblock.n453 ), .F0(\thirdblock.n4511 ), 
    .F1(\thirdblock.game_state_0__N_57 ));
  thirdblock_SLICE_195 \thirdblock.SLICE_195 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n453 ), .D0(\thirdblock.n396 ), 
    .C0(\thirdblock.n4_adj_641 ), .B0(\thirdblock.fruit_2_tl_row[8] ), 
    .A0(\thirdblock.fruit_2_tl_row[9] ), .F0(\thirdblock.n453 ), 
    .F1(\thirdblock.n3_adj_642 ));
  thirdblock_SLICE_196 \thirdblock.SLICE_196 ( .D1(\thirdblock.n296 ), 
    .B1(\thirdblock.game_state[1] ), .C0(\thirdblock.n296 ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n4792 ), 
    .F1(\thirdblock.n1451[1] ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.n296 ), .B1(\thirdblock.n453 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.fruit_1_tl_row[9] ), 
    .C0(\thirdblock.n14_adj_610 ), .B0(\thirdblock.fruit_1_tl_row[7] ), 
    .A0(\thirdblock.fruit_1_tl_row[8] ), .F0(\thirdblock.n296 ), 
    .F1(\thirdblock.n23 ));
  thirdblock_SLICE_198 \thirdblock.SLICE_198 ( 
    .D1(\thirdblock.fruit_2_type[2] ), .C1(\thirdblock.fruit_2_type[0] ), 
    .B1(\thirdblock.fruit_3_type[2] ), .A1(\thirdblock.fruit_3_type[0] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[3] ), 
    .C0(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .F0(\thirdblock.fruit_2_type[0] ), .F1(\thirdblock.n4 ));
  thirdblock_SLICE_200 \thirdblock.SLICE_200 ( .D1(\thirdblock.RGB_c_0_N_602 ), 
    .C1(\thirdblock.n5 ), .B1(\thirdblock.n11 ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[2] ), .C0(\thirdblock.n4 ), 
    .B0(\thirdblock.fruit_2_type_0__N_247[3] ), 
    .A0(\thirdblock.fruit_3_type[1] ), .F0(\thirdblock.n5 ), 
    .F1(\thirdblock.n4783 ));
  thirdblock_SLICE_201 \thirdblock.SLICE_201 ( .D1(\thirdblock.n631 ), 
    .C1(\thirdblock.n4_adj_639 ), .B1(\thirdblock.n29 ), .A1(\thirdblock.n11 ), 
    .D0(\thirdblock.n5 ), .C0(\thirdblock.fruit_3_RGB[5] ), 
    .B0(\thirdblock.n10_adj_619 ), .A0(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.n4_adj_639 ), .F1(\thirdblock.n36 ));
  thirdblock_SLICE_202 \thirdblock.SLICE_202 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n4036 ), 
    .B1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .C0(\thirdblock.fruit_1_tl_row[2] ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .A0(\thirdblock.fruit_1_tl_row[4] ), .F0(\thirdblock.n4036 ), 
    .F1(\thirdblock.n14_adj_610 ));
  thirdblock_SLICE_204 \thirdblock.SLICE_204 ( 
    .D1(\thirdblock.n57_adj_643[9] ), .C1(\thirdblock.n1807 ), 
    .B1(\thirdblock.n1809 ), .A1(\thirdblock.fruit_1_tl_row[9] ), 
    .C0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n1807 ), .F1(\thirdblock.n5351 ));
  thirdblock_SLICE_205 \thirdblock.SLICE_205 ( 
    .C1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.n1807 ), 
    .C0(\thirdblock.n1809 ), .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .A0(\thirdblock.n57_adj_643[5] ), .F0(\thirdblock.n5339 ), 
    .F1(\thirdblock.fruit_1_row_9__N_93[5] ));
  thirdblock_SLICE_206 \thirdblock.SLICE_206 ( 
    .D1(\thirdblock.fruit_1_RGB[3] ), .C1(\thirdblock.n10_adj_611 ), 
    .B1(\thirdblock.n11 ), .A1(\thirdblock.fruit_1_RGB[4] ), 
    .D0(\thirdblock.fruit_1_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.fruit_1_RGB[5] ), .A0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.n10_adj_611 ), .F1(\thirdblock.n396 ));
  thirdblock_SLICE_208 \thirdblock.SLICE_208 ( 
    .D1(\thirdblock.fruit_3_RGB[2] ), .C1(\thirdblock.fruit_RGB_3__N_532[2] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .D0(\thirdblock.fruit_2_RGB[2] ), 
    .C0(\thirdblock.n11 ), .B0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.fruit_RGB_3__N_532[2] ), .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_209 \thirdblock.SLICE_209 ( 
    .D1(\thirdblock.fruit_2_RGB[3] ), .C1(\thirdblock.n10_adj_623 ), 
    .A1(\thirdblock.fruit_2_RGB[5] ), .D0(\thirdblock.fruit_2_RGB[2] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.fruit_2_RGB[1] ), 
    .A0(\thirdblock.fruit_2_RGB[4] ), .F0(\thirdblock.n10_adj_623 ), 
    .F1(\thirdblock.n11 ));
  thirdblock_SLICE_211 \thirdblock.SLICE_211 ( .D1(\thirdblock.fruit_RGB[2] ), 
    .C1(\thirdblock.RGB_c_2_N_596 ), .B1(RGB_c_2_N_595), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.RGB_c_2_N_596 ), 
    .F1(RGB_c_2));
  thirdblock_SLICE_213 \thirdblock.SLICE_213 ( .D1(\thirdblock.n1295 ), 
    .C1(\thirdblock.n1164 ), .B1(\thirdblock.n1807 ), .A1(\thirdblock.n444 ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .B0(\thirdblock.game_state[2] ), .F0(\thirdblock.n1164 ), .F1(n1358));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( 
    .D1(\thirdblock.fruit_3_RGB[1] ), .C1(\thirdblock.fruit_RGB_3__N_532[1] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_2_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[1] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_532[1] ), 
    .F1(RGB_c_1));
  thirdblock_SLICE_216 \thirdblock.SLICE_216 ( 
    .D1(\thirdblock.fruit_3_RGB[0] ), .C1(\thirdblock.fruit_RGB_3__N_532[0] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_2_RGB[0] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_532[0] ), 
    .F1(RGB_c_0));
  thirdblock_SLICE_218 \thirdblock.SLICE_218 ( .D1(\thirdblock.n509 ), 
    .C1(\thirdblock.fruit_2_type[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_2_type_0__N_247[2] ), 
    .B0(\thirdblock.fruit_2_type_0__N_247[3] ), .A0(\thirdblock.n511 ), 
    .F0(\thirdblock.n6 ), .F1(\thirdblock.n511 ));
  thirdblock_SLICE_220 \thirdblock.SLICE_220 ( 
    .D1(\thirdblock.falling_counter[3] ), .C1(\thirdblock.n18 ), 
    .B1(\thirdblock.falling_counter[0] ), 
    .A1(\thirdblock.falling_counter[14] ), 
    .D0(\thirdblock.falling_counter[4] ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .B0(\thirdblock.falling_counter[13] ), 
    .A0(\thirdblock.falling_counter[1] ), .F0(\thirdblock.n18 ), 
    .F1(\thirdblock.n20 ));
  thirdblock_SLICE_222 \thirdblock.SLICE_222 ( 
    .D1(\thirdblock.falling_counter[9] ), 
    .C1(\thirdblock.falling_counter[10] ), 
    .B1(\thirdblock.falling_counter[5] ), 
    .A1(\thirdblock.falling_counter[16] ), 
    .D0(\thirdblock.falling_counter[2] ), 
    .B0(\thirdblock.falling_counter[12] ), .F0(\thirdblock.n16_adj_615 ), 
    .F1(\thirdblock.n4503 ));
  thirdblock_SLICE_223 \thirdblock.SLICE_223 ( .D1(\thirdblock.n4503 ), 
    .C1(\thirdblock.n4048 ), .B1(\thirdblock.falling_counter[7] ), 
    .A1(\thirdblock.falling_counter[15] ), 
    .D0(\thirdblock.falling_counter[6] ), .C0(\thirdblock.n20 ), 
    .B0(\thirdblock.n16_adj_615 ), .A0(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.n4048 ), .F1(\thirdblock.n33 ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( 
    .D1(\thirdblock.fruit_3_col[1] ), .C1(\thirdblock.get_col_3_0__N_531 ), 
    .D0(\thirdblock.fruit_3_col[9] ), .C0(\thirdblock.fruit_3_col[7] ), 
    .B0(\thirdblock.fruit_3_col[8] ), .A0(\thirdblock.fruit_3_col[6] ), 
    .F0(\thirdblock.get_col_3_0__N_531 ), .F1(\thirdblock.get_col_3[0] ));
  thirdblock_SLICE_228 \thirdblock.SLICE_228 ( 
    .D1(\thirdblock.fruit_3_row[1] ), .C1(\thirdblock.get_row_3_0__N_526 ), 
    .D0(\thirdblock.fruit_3_row[7] ), .C0(\thirdblock.fruit_3_row[6] ), 
    .B0(\thirdblock.fruit_3_row[9] ), .A0(\thirdblock.fruit_3_row[8] ), 
    .F0(\thirdblock.get_row_3_0__N_526 ), .F1(\thirdblock.get_row_3[0] ));
  thirdblock_SLICE_234 \thirdblock.SLICE_234 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_3__N_532[4] ), 
    .B1(\thirdblock.RGB_c_0_N_602 ), .A1(\thirdblock.RGB_c_0_N_601 ), 
    .D0(\thirdblock.fruit_1_RGB[4] ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.n11 ), .F0(\thirdblock.fruit_RGB_3__N_532[4] ), 
    .F1(RGB_c_4));
  thirdblock_SLICE_236 \thirdblock.SLICE_236 ( 
    .D1(\thirdblock.fruit_1_col[1] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.fruit_1_col[7] ), .C0(\thirdblock.fruit_1_col[6] ), 
    .B0(\thirdblock.fruit_1_col[9] ), .A0(\thirdblock.fruit_1_col[8] ), 
    .F0(\thirdblock.get_col_1_0__N_202 ), .F1(\thirdblock.get_col_1[0] ));
  thirdblock_SLICE_238 \thirdblock.SLICE_238 ( 
    .D1(\thirdblock.fruit_1_row[1] ), .C1(\thirdblock.get_row_1_0__N_197 ), 
    .D0(\thirdblock.fruit_1_row[7] ), .C0(\thirdblock.fruit_1_row[6] ), 
    .B0(\thirdblock.fruit_1_row[9] ), .A0(\thirdblock.fruit_1_row[8] ), 
    .F0(\thirdblock.get_row_1_0__N_197 ), .F1(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( .D1(\thirdblock.n631 ), 
    .C1(\thirdblock.n29 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n29 ), 
    .F1(\thirdblock.n1295 ));
  thirdblock_SLICE_241 \thirdblock.SLICE_241 ( .D1(\thirdblock.n698 ), 
    .C1(\thirdblock.n4770 ), .B1(\thirdblock.n631 ), .A1(\thirdblock.n29 ), 
    .D0(\thirdblock.fruit_3_tl_row[9] ), .C0(\thirdblock.n14 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), .A0(\thirdblock.fruit_3_tl_row[8] ), 
    .F0(\thirdblock.n4770 ), .F1(\thirdblock.n1935 ));
  thirdblock_SLICE_242 \thirdblock.SLICE_242 ( .D1(\thirdblock.n511 ), 
    .C1(\thirdblock.n2959 ), .B1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .F0(\thirdblock.n2959 ), 
    .F1(\thirdblock.n4210 ));
  thirdblock_SLICE_244 \thirdblock.SLICE_244 ( 
    .DI1(\thirdblock.fruit_3_type_0__N_411 ), 
    .D1(\thirdblock.fruit_3_type[1] ), .C1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.fruit_3_type[0] ), .C0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_3_type_0__N_412 ), 
    .LSR(\thirdblock.fruit_3_type_0__N_413 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n46 ), 
    .F1(\thirdblock.fruit_3_type_0__N_411 ));
  thirdblock_SLICE_245 \thirdblock.SLICE_245 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n4782 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n46 ), 
    .C0(\thirdblock.n4783 ), .B0(\thirdblock.n29 ), .A0(\thirdblock.n631 ), 
    .F0(\thirdblock.n4782 ), .F1(\thirdblock.fruit_3_type_0__N_413 ));
  thirdblock_SLICE_247 \thirdblock.SLICE_247 ( .D1(\thirdblock.game_state[1] ), 
    .B1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n36 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.fruit_3_type_0__N_412 ), 
    .F1(\thirdblock.n4257 ));
  thirdblock_SLICE_248 \thirdblock.SLICE_248 ( .D1(\thirdblock.n1935 ), 
    .C1(\thirdblock.n4785 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n296 ), 
    .C0(\thirdblock.game_state[0] ), .F0(\thirdblock.n4785 ), 
    .F1(\thirdblock.n5315 ));
  thirdblock_SLICE_250 \thirdblock.SLICE_250 ( 
    .D1(\thirdblock.fruit_2_tl_row[7] ), .C1(\thirdblock.n4038 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .A1(\thirdblock.fruit_2_tl_row[5] ), 
    .D0(\thirdblock.fruit_2_tl_row[4] ), .C0(\thirdblock.fruit_2_tl_row[3] ), 
    .B0(\thirdblock.fruit_2_tl_row[1] ), .A0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.n4038 ), .F1(\thirdblock.n4_adj_641 ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( .D1(\thirdblock.n1824 ), 
    .C1(\thirdblock.n1822 ), .B1(\thirdblock.fruit_2_tl_row[2] ), 
    .A1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n1478 ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n1822 ), 
    .F1(\thirdblock.n5357 ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( .D1(\thirdblock.n457 ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.n444 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n457 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n444 ), .F0(n1605), .F1(n1607));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( .D1(\thirdblock.n4471 ), 
    .C1(\thirdblock.n4756 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .C0(\thirdblock.game_state[2] ), .B0(\thirdblock.n396 ), 
    .F0(\thirdblock.n4756 ), .F1(\thirdblock.fruit_2_tl_col_0__N_244 ));
  secondblock_SLICE_258 \secondblock.SLICE_258 ( .D1(\col[7] ), 
    .C1(\secondblock.HSYNC_c_N_603 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(\col[4] ), .A0(\col[6] ), 
    .F0(\secondblock.HSYNC_c_N_603 ), .F1(HSYNC_c));
  secondblock_SLICE_261 \secondblock.SLICE_261 ( 
    .D1(\secondblock.VSYNC_c_N_605 ), .C1(\secondblock.VSYNC_c_N_604 ), 
    .B1(\row[1] ), .A1(\row[3] ), .D0(\row[5] ), .C0(\row[6] ), .B0(\row[7] ), 
    .A0(\row[8] ), .F0(\secondblock.VSYNC_c_N_604 ), .F1(VSYNC_c));
  secondblock_SLICE_262 \secondblock.SLICE_262 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\secondblock.n4 ), .F1(\secondblock.n4245 ));
  secondblock_SLICE_264 \secondblock.SLICE_264 ( .C1(n2923), .A1(row_0__N_30), 
    .D0(\secondblock.n4 ), .C0(\col[7] ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(n2923), .F1(col_0__N_50));
  secondblock_SLICE_266 \secondblock.SLICE_266 ( .D1(\row[5] ), 
    .C1(\secondblock.n4015 ), .B1(\row[7] ), .A1(\row[4] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\row[3] ), .A0(\row[2] ), .F0(\secondblock.n4015 ), 
    .F1(\secondblock.n10 ));
  thirdblock_SLICE_268 \thirdblock.SLICE_268 ( 
    .DI1(\thirdblock.game_state_1__N_54 ), .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.game_state_1__N_55 ), 
    .CLK(clk), .Q1(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_3_type_1__N_410 ), 
    .F1(\thirdblock.game_state_1__N_54 ));
  thirdblock_SLICE_269 \thirdblock.SLICE_269 ( .D1(\thirdblock.n1297 ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.n33 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.falling_counter_0__N_586 ), 
    .F1(\thirdblock.fruit_1_tl_row_0__N_80 ));
  thirdblock_SLICE_270 \thirdblock.SLICE_270 ( .DI1(\thirdblock.n3_adj_626 ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.game_state[2] ), 
    .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.fruit_2_type_0__N_247[2] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), .C0(\thirdblock.n511 ), 
    .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[2] ), .LSR(\thirdblock.n6_adj_616 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_type_0__N_247[2] ), 
    .F0(\thirdblock.n6_adj_616 ), .F1(\thirdblock.n3_adj_626 ));
  thirdblock_SLICE_271 \thirdblock.SLICE_271 ( .DI1(\thirdblock.n8 ), 
    .D1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), .C0(\thirdblock.n511 ), 
    .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[0] ), .LSR(\thirdblock.n4210 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .F0(\thirdblock.n6_adj_618 ), .F1(\thirdblock.n8 ));
  thirdblock_SLICE_274 \thirdblock.SLICE_274 ( 
    .DI1(\thirdblock.game_state_2__N_51 ), .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[2] ), 
    .CE(\thirdblock.game_state_2__N_52 ), 
    .LSR(\thirdblock.game_state_2__N_53 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.falling_counter_0__N_585 ), 
    .F1(\thirdblock.game_state_2__N_51 ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.n453 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[2] ), 
    .F0(led_c), .F1(\thirdblock.fruit_3_tl_row_0__N_386 ));
  thirdblock_SLICE_280 \thirdblock.SLICE_280 ( 
    .DI1(\thirdblock.game_state_0__N_56 ), .D1(\thirdblock.n3800 ), 
    .C1(\thirdblock.n3799 ), .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.button_prev ), .C0(button_c), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.game_state_0__N_57 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[0] ), .F0(\thirdblock.n3799 ), 
    .F1(\thirdblock.game_state_0__N_56 ));
  thirdblock_SLICE_281 \thirdblock.SLICE_281 ( 
    .DI1(\button_c.sig_000.FeedThruLUT ), .D1(button_c), 
    .D0(\thirdblock.button_prev ), .C0(button_c), 
    .A0(\thirdblock.game_state[1] ), .CLK(clk), .Q1(\thirdblock.button_prev ), 
    .F0(\thirdblock.n10 ), .F1(\button_c.sig_000.FeedThruLUT ));
  thirdblock_SLICE_289 \thirdblock.SLICE_289 ( 
    .D0(\thirdblock.fruit_3_tl_row[6] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[6] ));
  thirdblock_SLICE_290 \thirdblock.SLICE_290 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_227[8] ), .D1(\fruit_1_tl_col[9] ), 
    .C1(\thirdblock.n3057 ), .B1(\thirdblock.n3062 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_2_tl_col[9] ), 
    .C0(\fruit_1_tl_col[9] ), .B0(\thirdblock.n631 ), .A0(\thirdblock.n29 ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_244 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[9] ), .F0(\thirdblock.n3_adj_632 ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_227[8] ));
  thirdblock_SLICE_292 \thirdblock.SLICE_292 ( 
    .D1(\thirdblock.fruit_2_tl_col[7] ), .C1(\fruit_1_tl_col[7] ), 
    .B1(\thirdblock.n631 ), .A1(\thirdblock.n29 ), 
    .D0(\thirdblock.fruit_2_tl_col[8] ), .C0(\thirdblock.fruit_1_tl_col[8] ), 
    .B0(\thirdblock.n29 ), .A0(\thirdblock.n631 ), .F0(\thirdblock.n1653[7] ), 
    .F1(\thirdblock.n3107 ));
  thirdblock_SLICE_294 \thirdblock.SLICE_294 ( 
    .D1(\thirdblock.fruit_2_tl_col[4] ), .C1(\thirdblock.fruit_1_tl_col[4] ), 
    .B1(\thirdblock.n29 ), .A1(\thirdblock.n631 ), .D0(\thirdblock.n631 ), 
    .C0(\thirdblock.n29 ), .B0(\fruit_1_tl_col[5] ), 
    .A0(\thirdblock.fruit_2_tl_col[5] ), .F0(\thirdblock.n1653[5] ), 
    .F1(\thirdblock.n1653[4] ));
  thirdblock_SLICE_296 \thirdblock.SLICE_296 ( 
    .D1(\thirdblock.fruit_2_tl_col[2] ), .C1(\thirdblock.fruit_1_tl_col[2] ), 
    .B1(\thirdblock.n29 ), .A1(\thirdblock.n631 ), 
    .D0(\thirdblock.fruit_2_tl_col[3] ), .C0(\thirdblock.fruit_1_tl_col[3] ), 
    .B0(\thirdblock.n631 ), .A0(\thirdblock.n29 ), .F0(\thirdblock.n1653[3] ), 
    .F1(\thirdblock.n1653[2] ));
  thirdblock_SLICE_298 \thirdblock.SLICE_298 ( 
    .D1(\thirdblock.fruit_1_tl_col[0] ), .C1(\thirdblock.fruit_2_tl_col[0] ), 
    .B1(\thirdblock.n29 ), .A1(\thirdblock.n631 ), 
    .D0(\thirdblock.fruit_2_tl_col[1] ), .C0(\thirdblock.fruit_1_tl_col[1] ), 
    .B0(\thirdblock.n631 ), .A0(\thirdblock.n29 ), .F0(\thirdblock.n1653[1] ), 
    .F1(\thirdblock.n1653[0] ));
  thirdblock_SLICE_300 \thirdblock.SLICE_300 ( 
    .D1(\thirdblock.fruit_1_col[3] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.fruit_1_col[2] ), .B0(\thirdblock.get_col_1_0__N_202 ), 
    .F0(\thirdblock.get_col_1[1] ), .F1(\thirdblock.get_col_1[2] ));
  thirdblock_SLICE_302 \thirdblock.SLICE_302 ( 
    .D1(\thirdblock.fruit_1_col[5] ), .C1(\thirdblock.get_col_1_0__N_202 ), 
    .D0(\thirdblock.get_col_1_0__N_202 ), .C0(\thirdblock.fruit_1_col[4] ), 
    .F0(\thirdblock.get_col_1[3] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_304 \thirdblock.SLICE_304 ( 
    .D1(\thirdblock.get_row_1_0__N_197 ), .C1(\thirdblock.fruit_1_row[3] ), 
    .C0(\thirdblock.get_row_1_0__N_197 ), .A0(\thirdblock.fruit_1_row[2] ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_306 \thirdblock.SLICE_306 ( 
    .D1(\thirdblock.get_row_1_0__N_197 ), .C1(\thirdblock.fruit_1_row[5] ), 
    .D0(\thirdblock.fruit_1_row[4] ), .C0(\thirdblock.get_row_1_0__N_197 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_308 \thirdblock.SLICE_308 ( 
    .D1(\thirdblock.get_col_3_0__N_531 ), .C1(\thirdblock.fruit_3_col[3] ), 
    .D0(\thirdblock.fruit_3_col[2] ), .C0(\thirdblock.get_col_3_0__N_531 ), 
    .F0(\thirdblock.get_col_3[1] ), .F1(\thirdblock.get_col_3[2] ));
  thirdblock_SLICE_310 \thirdblock.SLICE_310 ( 
    .D1(\thirdblock.fruit_3_col[5] ), .B1(\thirdblock.get_col_3_0__N_531 ), 
    .D0(\thirdblock.fruit_3_col[4] ), .C0(\thirdblock.get_col_3_0__N_531 ), 
    .F0(\thirdblock.get_col_3[3] ), .F1(\thirdblock.get_col_3[4] ));
  thirdblock_SLICE_312 \thirdblock.SLICE_312 ( 
    .D1(\thirdblock.get_row_3_0__N_526 ), .C1(\thirdblock.fruit_3_row[3] ), 
    .C0(\thirdblock.get_row_3_0__N_526 ), .A0(\thirdblock.fruit_3_row[2] ), 
    .F0(\thirdblock.get_row_3[1] ), .F1(\thirdblock.get_row_3[2] ));
  thirdblock_SLICE_314 \thirdblock.SLICE_314 ( 
    .D1(\thirdblock.get_row_3_0__N_526 ), .C1(\thirdblock.fruit_3_row[5] ), 
    .D0(\thirdblock.fruit_3_row[4] ), .C0(\thirdblock.get_row_3_0__N_526 ), 
    .F0(\thirdblock.get_row_3[3] ), .F1(\thirdblock.get_row_3[4] ));
  thirdblock_SLICE_316 \thirdblock.SLICE_316 ( 
    .D1(\thirdblock.fruit_2_col[3] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[2] ), .B0(\thirdblock.get_col_2_0__N_366 ), 
    .F0(\thirdblock.get_col_2[1] ), .F1(\thirdblock.get_col_2[2] ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( 
    .D1(\thirdblock.fruit_2_col[5] ), .C1(\thirdblock.get_col_2_0__N_366 ), 
    .D0(\thirdblock.fruit_2_col[4] ), .B0(\thirdblock.get_col_2_0__N_366 ), 
    .F0(\thirdblock.get_col_2[3] ), .F1(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( 
    .D1(\thirdblock.fruit_2_row[3] ), .B1(\thirdblock.get_row_2_0__N_361 ), 
    .D0(\thirdblock.fruit_2_row[2] ), .C0(\thirdblock.get_row_2_0__N_361 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_322 \thirdblock.SLICE_322 ( 
    .D1(\thirdblock.fruit_2_row[5] ), .B1(\thirdblock.get_row_2_0__N_361 ), 
    .D0(\thirdblock.fruit_2_row[4] ), .C0(\thirdblock.get_row_2_0__N_361 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_324 \thirdblock.SLICE_324 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[2] ), 
    .F1(\thirdblock.fruit_2_row_9__N_257[5] ));
  thirdblock_SLICE_326 \thirdblock.SLICE_326 ( 
    .D0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[3] ));
  thirdblock_SLICE_327 \thirdblock.SLICE_327 ( 
    .D1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[2] ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[2] ));
  thirdblock_SLICE_329 \thirdblock.SLICE_329 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[4] ), 
    .F1(\thirdblock.fruit_1_row_9__N_93[6] ));
  thirdblock_SLICE_330 \thirdblock.SLICE_330 ( .D1(\fruit_1_tl_col[7] ), 
    .D0(\thirdblock.fruit_1_tl_col[1] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[1] ), 
    .F1(\thirdblock.fruit_1_col_9__N_145[7] ));
  thirdblock_SLICE_331 \thirdblock.SLICE_331 ( 
    .D0(\thirdblock.fruit_1_tl_col[0] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[0] ));
  thirdblock_SLICE_332 \thirdblock.SLICE_332 ( 
    .D0(\thirdblock.fruit_1_tl_col[3] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[3] ));
  thirdblock_SLICE_333 \thirdblock.SLICE_333 ( 
    .D1(\thirdblock.fruit_1_tl_col[4] ), .D0(\thirdblock.fruit_1_tl_col[2] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[2] ), 
    .F1(\thirdblock.fruit_1_col_9__N_145[4] ));
  thirdblock_SLICE_334 \thirdblock.SLICE_334 ( 
    .C0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[7] ));
  thirdblock_SLICE_336 \thirdblock.SLICE_336 ( 
    .D0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[9] ));
  thirdblock_SLICE_337 \thirdblock.SLICE_337 ( 
    .C0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[8] ));
  thirdblock_SLICE_340 \thirdblock.SLICE_340 ( 
    .C1(\thirdblock.fruit_2_tl_row[1] ), .D0(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[4] ), 
    .F1(\thirdblock.fruit_2_row_9__N_257[1] ));
  thirdblock_SLICE_341 \thirdblock.SLICE_341 ( 
    .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[7] ));
  thirdblock_SLICE_343 \thirdblock.SLICE_343 ( 
    .C0(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[6] ));
  thirdblock_SLICE_344 \thirdblock.SLICE_344 ( 
    .D0(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[3] ));
  thirdblock_SLICE_345 \thirdblock.SLICE_345 ( 
    .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[9] ));
  thirdblock_SLICE_346 \thirdblock.SLICE_346 ( 
    .C0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[8] ));
  thirdblock_SLICE_348 \thirdblock.SLICE_348 ( 
    .D0(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[5] ));
  thirdblock_SLICE_349 \thirdblock.SLICE_349 ( .D0(\fruit_1_tl_col[5] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[5] ));
  thirdblock_SLICE_351 \thirdblock.SLICE_351 ( 
    .D0(\thirdblock.fruit_3_tl_row[4] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[4] ));
  thirdblock_SLICE_353 \thirdblock.SLICE_353 ( .DI1(\thirdblock.n3_adj_627 ), 
    .D1(\thirdblock.fruit_2_type_0__N_247[3] ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n4471 ), .B0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.n6 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_0__N_247[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_225 ), .F1(\thirdblock.n3_adj_627 ));
  thirdblock_SLICE_354 \thirdblock.SLICE_354 ( 
    .D0(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[3] ));
  thirdblock_SLICE_355 \thirdblock.SLICE_355 ( 
    .D1(\thirdblock.fruit_3_tl_col[7] ), .D0(\thirdblock.fruit_3_tl_col[2] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[2] ), 
    .F1(\thirdblock.fruit_3_col_9__N_474[7] ));
  thirdblock_SLICE_356 \thirdblock.SLICE_356 ( 
    .D0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_row_8__N_430 ));
  thirdblock_SLICE_357 \thirdblock.SLICE_357 ( 
    .D1(\thirdblock.fruit_3_tl_row[1] ), .D0(\thirdblock.fruit_3_tl_row[8] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[8] ), 
    .F1(\thirdblock.fruit_3_row_9__N_422[1] ));
  thirdblock_SLICE_358 \thirdblock.SLICE_358 ( 
    .C1(\thirdblock.fruit_3_tl_col[4] ), .D0(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[1] ), 
    .F1(\thirdblock.fruit_3_col_9__N_474[4] ));
  thirdblock_SLICE_359 \thirdblock.SLICE_359 ( 
    .D1(\thirdblock.fruit_3_tl_col[8] ), .D0(\thirdblock.fruit_3_tl_col[0] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[0] ), 
    .F1(\thirdblock.fruit_3_col_9__N_474[8] ));
  thirdblock_SLICE_360 \thirdblock.SLICE_360 ( 
    .D1(\thirdblock.blueberryRGB[4] ), .C1(\thirdblock.grapefruitRGB[4] ), 
    .B1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .D0(\thirdblock.blueberryRGB[5] ), .C0(\thirdblock.grapefruitRGB[5] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[0] ), .F0(\thirdblock.n183[5] ), 
    .F1(\thirdblock.n183[4] ));
  thirdblock_SLICE_361 \thirdblock.SLICE_361 ( .DI1(fruit_1_tl_col_9__N_82), 
    .D1(\fruit_1_tl_col[9] ), .C1(n1358), .B1(n1607), .C0(\fruit_1_tl_col[9] ), 
    .CLK(clk), .Q1(\fruit_1_tl_col[9] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[9] ), .F1(fruit_1_tl_col_9__N_82));
  thirdblock_SLICE_363 \thirdblock.SLICE_363 ( 
    .D0(\thirdblock.fruit_1_tl_col[8] ), 
    .F0(\thirdblock.fruit_1_col_9__N_145[8] ));
  thirdblock_SLICE_364 \thirdblock.SLICE_364 ( 
    .D1(\thirdblock.blueberryRGB[2] ), .C1(\thirdblock.grapefruitRGB[2] ), 
    .B1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .D0(\thirdblock.blueberryRGB[3] ), .C0(\thirdblock.grapefruitRGB[3] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[0] ), .F0(\thirdblock.n183[3] ), 
    .F1(\thirdblock.n183[2] ));
  thirdblock_SLICE_366 \thirdblock.SLICE_366 ( 
    .D1(\thirdblock.blueberryRGB[0] ), .C1(\thirdblock.grapefruitRGB[0] ), 
    .B1(\thirdblock.fruit_2_type_0__N_247[0] ), 
    .D0(\thirdblock.blueberryRGB[1] ), .C0(\thirdblock.grapefruitRGB[1] ), 
    .A0(\thirdblock.fruit_2_type_0__N_247[0] ), .F0(\thirdblock.n183[1] ), 
    .F1(\thirdblock.n183[0] ));
  thirdblock_SLICE_367 \thirdblock.SLICE_367 ( .D1(\thirdblock.n453 ), 
    .B1(\thirdblock.game_state[2] ), .C0(\thirdblock.n453 ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n1480[4] ), 
    .F1(\thirdblock.n1480[1] ));
  thirdblock_SLICE_370 \thirdblock.SLICE_370 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_205 ), 
    .D1(\thirdblock.n57_adj_643[8] ), .C1(\thirdblock.n1809 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n1824 ), 
    .C0(\thirdblock.fruit_2_tl_row[8] ), .A0(\thirdblock.fruit_1_tl_row[8] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n2119 ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_205 ));
  thirdblock_SLICE_371 \thirdblock.SLICE_371 ( 
    .DI1(\thirdblock.fruit_2_tl_row_6__N_210 ), 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n1809 ), 
    .B1(\thirdblock.n57_adj_643[6] ), .D0(\thirdblock.n1824 ), 
    .C0(\thirdblock.fruit_1_tl_row[6] ), .B0(\thirdblock.fruit_2_tl_row[6] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_226 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), .F0(\thirdblock.n2125 ), 
    .F1(\thirdblock.fruit_2_tl_row_6__N_210 ));
  thirdblock_SLICE_372 \thirdblock.SLICE_372 ( 
    .D1(\thirdblock.fruit_1_tl_row[1] ), .D0(\thirdblock.n1824 ), 
    .C0(\thirdblock.fruit_1_tl_row[1] ), .B0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.n2140 ), .F1(\thirdblock.fruit_1_row_9__N_93[1] ));
  thirdblock_SLICE_373 \thirdblock.SLICE_373 ( 
    .D0(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[1] ));
  thirdblock_SLICE_375 \thirdblock.SLICE_375 ( 
    .D1(\thirdblock.fruit_2_tl_col[2] ), .D0(\thirdblock.fruit_2_tl_col[0] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[0] ), 
    .F1(\thirdblock.fruit_2_col_9__N_309[2] ));
  thirdblock_SLICE_377 \thirdblock.SLICE_377 ( 
    .D0(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[5] ));
  thirdblock_SLICE_379 \thirdblock.SLICE_379 ( 
    .D0(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[3] ));
  thirdblock_SLICE_381 \thirdblock.SLICE_381 ( .D1(\thirdblock.n1822 ), 
    .C1(\thirdblock.n1824 ), .B1(\thirdblock.fruit_1_tl_row[4] ), 
    .A1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n1824 ), 
    .C0(\thirdblock.fruit_2_tl_row[0] ), .B0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.n2143 ), .F1(\thirdblock.n5321 ));
  thirdblock_SLICE_384 \thirdblock.SLICE_384 ( .D1(\thirdblock.n1824 ), 
    .C1(\thirdblock.n1822 ), .B1(\thirdblock.fruit_1_tl_row[7] ), 
    .A1(\thirdblock.fruit_2_tl_row[7] ), .D0(\thirdblock.n1822 ), 
    .C0(\thirdblock.n1824 ), .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .A0(\thirdblock.fruit_2_tl_row[5] ), .F0(\thirdblock.n5369 ), 
    .F1(\thirdblock.n5363 ));
  thirdblock_SLICE_391 \thirdblock.SLICE_391 ( 
    .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[5] ));
  thirdblock_SLICE_392 \thirdblock.SLICE_392 ( 
    .D0(\thirdblock.fruit_2_tl_col[4] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[4] ));
  thirdblock_SLICE_394 \thirdblock.SLICE_394 ( 
    .C0(\thirdblock.fruit_3_tl_row[0] ), 
    .F0(\thirdblock.fruit_3_row_9__N_422[0] ));
  thirdblock_SLICE_396 \thirdblock.SLICE_396 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_387[8] ), .D1(\thirdblock.n1478 ), 
    .C1(\thirdblock.n3_adj_632 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.fruit_3_tl_col[9] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_404 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_tl_col[9] ), 
    .F0(\thirdblock.fruit_3_col_9__N_474[9] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_387[8] ));
  thirdblock_SLICE_398 \thirdblock.SLICE_398 ( 
    .DI1(\thirdblock.fruit_2_tl_row_7__N_208 ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.n5345 ), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.n504 ), 
    .D0(\thirdblock.fruit_1_tl_row[7] ), .C0(\thirdblock.n1809 ), 
    .B0(\thirdblock.n1807 ), .A0(\thirdblock.n57_adj_643[7] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[7] ), .F0(\thirdblock.n5345 ), 
    .F1(\thirdblock.fruit_2_tl_row_7__N_208 ));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( 
    .D0(\thirdblock.fruit_2_tl_col[7] ), 
    .F0(\thirdblock.fruit_2_col_6__N_327 ));
  thirdblock_SLICE_400 \thirdblock.SLICE_400 ( 
    .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_row_9__N_93[0] ));
  thirdblock_SLICE_401 \thirdblock.SLICE_401 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_203 ), 
    .D1(\thirdblock.game_state[2] ), .C1(\thirdblock.game_state[1] ), 
    .B1(\thirdblock.n504 ), .A1(\thirdblock.n5351 ), .D0(\thirdblock.n1824 ), 
    .C0(\thirdblock.n1822 ), .B0(\thirdblock.fruit_2_tl_row[9] ), 
    .A0(\thirdblock.fruit_1_tl_row[9] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_225 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[9] ), .F0(\thirdblock.n5333 ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_203 ));
  thirdblock_SLICE_403 \thirdblock.SLICE_403 ( 
    .D0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[0] ));
  thirdblock_SLICE_404 \thirdblock.SLICE_404 ( 
    .D0(\thirdblock.fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[9] ));
  thirdblock_SLICE_405 \thirdblock.SLICE_405 ( 
    .D0(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_col_9__N_309[8] ));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( 
    .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_row_9__N_257[3] ));
  thirdblock_fruit_3_SLICE_408 \thirdblock.fruit_3.SLICE_408 ( 
    .D1(\thirdblock.fruit_3.cherryRGB[4] ), .C1(\thirdblock.fruit_3_type[0] ), 
    .B1(\thirdblock.fruit_3.blueberryRGB[4] ), 
    .D0(\thirdblock.fruit_3.cherryRGB[5] ), 
    .C0(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n711[5] ), 
    .F1(\thirdblock.n711[4] ));
  thirdblock_fruit_3_SLICE_410 \thirdblock.fruit_3.SLICE_410 ( 
    .D1(\thirdblock.fruit_3.cherryRGB[2] ), 
    .C1(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .B1(\thirdblock.fruit_3_type[0] ), .D0(\thirdblock.fruit_3.cherryRGB[3] ), 
    .C0(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .A0(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n711[3] ), 
    .F1(\thirdblock.n711[2] ));
  thirdblock_fruit_3_SLICE_412 \thirdblock.fruit_3.SLICE_412 ( 
    .D1(\thirdblock.fruit_3.cherryRGB[0] ), 
    .C1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .B1(\thirdblock.fruit_3_type[0] ), .D0(\thirdblock.fruit_3.cherryRGB[1] ), 
    .C0(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .A0(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n711[1] ), 
    .F1(\thirdblock.n711[0] ));
  RGB_pad_4__SLICE_415 \RGB_pad[4].SLICE_415 ( .F0(\RGB_pad[4].vcc ));
  thirdblock_SLICE_416 \thirdblock.SLICE_416 ( .DI1(\thirdblock.n3 ), 
    .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.fruit_2_type_0__N_247[1] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n396 ), 
    .LSR(\thirdblock.n6_adj_618 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_0__N_247[1] ), .F0(\thirdblock.n25 ), 
    .F1(\thirdblock.n3 ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_4 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.grapefruitRGB_adj_644[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB_adj_644[4] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_5 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_5 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.grapefruitRGB_adj_644[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB_adj_644[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB_adj_644[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB_adj_644[0] ));
  thirdblock_fruit_3_cherry_get_col_3_0__I_0_6 
    \thirdblock.fruit_3.cherry.get_col_3_0__I_0_6 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.cherryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.cherryRGB[4] ));
  thirdblock_fruit_3_cherry_get_col_3_0__I_0 
    \thirdblock.fruit_3.cherry.get_col_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.cherryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.cherryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.cherryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.cherryRGB[0] ));
  thirdblock_fruit_3_blueberry_get_col_3_0__I_0_2 
    \thirdblock.fruit_3.blueberry.get_col_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_3_blueberry_get_col_3_0__I_0_3 
    \thirdblock.fruit_3.blueberry.get_col_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_5 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_5 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_4 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB[4] ));
  thirdblock_fruit_2_cherry_get_col_2_0__I_0_6 
    \thirdblock.fruit_2.cherry.get_col_2_0__I_0_6 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.cherryRGB[5] ), 
    .RDATA1(\thirdblock.cherryRGB[4] ));
  thirdblock_fruit_2_cherry_get_col_2_0__I_0 
    \thirdblock.fruit_2.cherry.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.cherryRGB[3] ), 
    .RDATA9(\thirdblock.cherryRGB[2] ), .RDATA5(\thirdblock.cherryRGB[1] ), 
    .RDATA1(\thirdblock.cherryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_col_2_0__I_0_3 
    \thirdblock.fruit_2.blueberry.get_col_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.blueberry.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.blueberryRGB[4] ));
  thirdblock_fruit_1_cherry_get_col_1_0__I_0 
    \thirdblock.fruit_1.cherry.get_col_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_1.cherryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.cherryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.cherryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.cherryRGB[0] ));
  thirdblock_fruit_1_cherry_get_col_1_0__I_0_2 
    \thirdblock.fruit_1.cherry.get_col_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_1[4] ), .RADDR8(\thirdblock.get_row_1[3] ), 
    .RADDR7(\thirdblock.get_row_1[2] ), .RADDR6(\thirdblock.get_row_1[1] ), 
    .RADDR5(\thirdblock.get_row_1[0] ), .RADDR4(\thirdblock.get_col_1[4] ), 
    .RADDR3(\thirdblock.get_col_1[3] ), .RADDR2(\thirdblock.get_col_1[2] ), 
    .RADDR1(\thirdblock.get_col_1[1] ), .RADDR0(\thirdblock.get_col_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_1.cherryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.cherryRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[4].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  button button_I( .PADDI(button_c), .button(button));
  led led_I( .PADDO(led_c), .led(led));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
endmodule

module thirdblock_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_63 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_92_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_92_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_58_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_44_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_65 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_64 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_67 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_66 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_70 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_92_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_44_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_44_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_44_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_92_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_44_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_44_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_632_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_69 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_68 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_92_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_92_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_57 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_58 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_59 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_60 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_631_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_69 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock/i896_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock/i893_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_2_tl_row_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_70 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock/mux_826_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \thirdblock/mux_826_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_71 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/i1190_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \thirdblock/i1193_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_72 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_829_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \thirdblock/mux_829_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_79 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \thirdblock/i2646_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40009 \thirdblock/i2642_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_81 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/n5339_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40011 \thirdblock/i2644_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xA2B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_86 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \thirdblock/i1_3_lut_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \thirdblock/i1_3_lut_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_88 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40014 \thirdblock/i1_3_lut_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/i1_3_lut_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_90 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock/mux_826_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \thirdblock/i1_3_lut_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_94 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/n5327_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/n5357_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFA11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \thirdblock/n5369_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \thirdblock/n5321_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \thirdblock/n5363_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \thirdblock/i1175_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \thirdblock/n5333_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/i1169_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_103 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \thirdblock/mux_829_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/mux_829_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xC505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_105 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_829_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \thirdblock/mux_829_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_107 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_829_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \thirdblock/mux_829_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \thirdblock/mux_356_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \thirdblock/mux_356_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \thirdblock/mux_356_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \thirdblock/mux_356_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_118 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \thirdblock/mux_356_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \thirdblock/mux_356_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \thirdblock/i1246_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \thirdblock/i1254_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_122 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 \thirdblock/i1_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \thirdblock/i1_3_lut_3_lut_adj_86 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_124 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40034 \thirdblock/i1248_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \thirdblock/i2147_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40036 i1249_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 i1250_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_5__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_131 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \thirdblock/i670_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \thirdblock/i677_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_2__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_3_type_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_134 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \thirdblock/mux_327_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \thirdblock/mux_327_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_135 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \thirdblock/mux_327_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \thirdblock/mux_327_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_137 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \thirdblock/mux_327_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \thirdblock/mux_327_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_140 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \thirdblock/mux_44_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/mux_44_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_141 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 \thirdblock/mux_44_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \thirdblock/mux_44_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_143 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 \thirdblock/mux_44_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \thirdblock/mux_44_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_146 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock.fruit_1.SLICE_146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \thirdblock.fruit_1.SLICE_146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/cherryRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/cherryRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_147 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock.fruit_1.SLICE_147_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \thirdblock.fruit_1.SLICE_147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/cherryRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/cherryRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_149 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock.fruit_1.SLICE_149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \thirdblock.fruit_1.SLICE_149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/cherryRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/cherryRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \thirdblock/i450_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \thirdblock.i111_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x2272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \thirdblock/n1824_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \thirdblock/i880_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x40F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \thirdblock/i2111_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \thirdblock/i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x9111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_156 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40056 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \thirdblock/i36_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40058 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \thirdblock/i1_3_lut_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40060 \thirdblock/i1_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \thirdblock/i22_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \thirdblock/i1_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \thirdblock/n5315_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \thirdblock/i2648_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \thirdblock/i3473_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_164 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock.i3632_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \thirdblock/i23_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x5011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_166 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \thirdblock/i1_2_lut_3_lut_adj_108 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \thirdblock/i2643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_167 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \thirdblock/i1149_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \thirdblock/i866_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/i2645_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \thirdblock/i1152_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/i2641_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \thirdblock/i1156_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_172 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40072 \thirdblock/i1_2_lut_3_lut_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \thirdblock/i1_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20074 \thirdblock/fruit_2_type_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20074 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_173 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40075 \thirdblock/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \thirdblock/i201_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_174 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \thirdblock/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \thirdblock/i4_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40079 \thirdblock/fruit_RGB_3__I_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \thirdblock.mux_24_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40081 \thirdblock.i214_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \thirdblock/i98_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40083 \thirdblock.i2109_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \thirdblock/i241_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_178 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \thirdblock/i3639_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \thirdblock/i3180_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40087 \thirdblock.i3627_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \thirdblock/i561_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0511") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \thirdblock.i922_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_183 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \secondblock/i3202_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \secondblock/i824_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_184 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40093 \thirdblock/fruit_RGB_3__I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40094 \thirdblock.fruit_RGB_3__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \thirdblock.mux_24_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_186 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_188 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \thirdblock/i3_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_190 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/i777_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \thirdblock/i3_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_192 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \thirdblock/i3433_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 \thirdblock/i54_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \thirdblock/i3182_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40104 \thirdblock/i3661_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \thirdblock/i56_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_195 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \thirdblock/i1_2_lut_adj_118 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \thirdblock/i2_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_196 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1873_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \thirdblock/i3453_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \thirdblock/i47_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \thirdblock/i762_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x44A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_198 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40112 \thirdblock/i1_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \thirdblock/fruit_2_type_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_200 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \thirdblock/i3463_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \thirdblock/i2_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 \thirdblock/i42_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \thirdblock.i1_2_lut_adj_102 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_202 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \thirdblock/i759_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \thirdblock/i3_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_204 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \thirdblock/n1809_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \thirdblock/i864_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_205 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/sub_228_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \thirdblock/n1809_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40124 \thirdblock/i64_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_208 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \thirdblock/fruit_RGB_3__I_54 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \thirdblock/mux_24_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_209 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \thirdblock/i5_3_lut_adj_98 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \thirdblock/i4_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_211 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \thirdblock/fruit_RGB_2__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \thirdblock/equal_27_i7_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \thirdblock/i2_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \thirdblock/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFF4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/fruit_RGB_3__I_73 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \thirdblock/mux_24_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/fruit_RGB_3__I_74 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40047 \thirdblock/mux_24_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_218 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/i931_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \thirdblock/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40135 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_222 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \thirdblock/i3209_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \thirdblock/i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40139 \thirdblock/i3651_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \thirdblock/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_226 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_3_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \thirdblock/i3_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_228 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_3_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/i3_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/fruit_RGB_3__I_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \thirdblock/mux_24_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_236 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/i3_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_238 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/i3_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_240 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \thirdblock/i559_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \thirdblock/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \thirdblock/i988_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \thirdblock/i3436_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_242 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40145 \thirdblock/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \thirdblock/i2003_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_244 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40147 \thirdblock/not_equal_99_i4_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \thirdblock/i1_4_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40150 \thirdblock/i3466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x2011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x2700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_247 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1_2_lut_adj_117 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \thirdblock/i1_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x0019") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_248 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40152 \thirdblock/game_state[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40153 \thirdblock/i3464_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40154 \thirdblock/i1_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \thirdblock/i3_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40156 \thirdblock/n1824_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \thirdblock/i878_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40158 \thirdblock/i2114_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \thirdblock/mux_812_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40160 \thirdblock/i3644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \thirdblock/i3445_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x4501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x30F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_258 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40162 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \secondblock/i29_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_262 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40166 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x4408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_264 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i654_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40169 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \secondblock/i2_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_268 ( input DI1, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40171 \thirdblock/i1203_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \thirdblock/i3659_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_269 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \thirdblock/i3636_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \thirdblock.i3656_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_270 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40175 \thirdblock/i1_2_lut_3_lut_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40176 \thirdblock/i1_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20074 \thirdblock/fruit_2_type_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_271 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40177 \thirdblock/i1_2_lut_3_lut_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40178 \thirdblock/i1_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20074 \thirdblock/fruit_2_type_FSM_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_274 ( input DI1, D1, C1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40179 \thirdblock/i1938_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \thirdblock/i3655_2_lut_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20074 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_276 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \thirdblock/i3641_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \thirdblock/led_c_I_0_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x0E05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_280 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40044 \thirdblock/i2649_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \thirdblock/i2647_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xE3EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_281 ( input DI1, D1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40048 \thirdblock.SLICE_281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \thirdblock/i1_2_lut_3_lut_adj_116 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/button_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_289 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_232_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_290 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40186 \thirdblock/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \thirdblock/i2142_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40188 \thirdblock/i2156_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \thirdblock/mux_827_i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40190 \thirdblock/mux_827_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \thirdblock/mux_827_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40190 \thirdblock/mux_827_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \thirdblock/mux_827_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40192 \thirdblock/mux_827_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \thirdblock/mux_827_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_300 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_302 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_1_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_304 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/fruit_1_row_2__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_306 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/fruit_1_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_308 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/fruit_3_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_3_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_310 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40195 \thirdblock/fruit_3_col_5__I_0 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_3_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_312 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/fruit_3_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \thirdblock/fruit_3_row_2__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_314 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40133 \thirdblock/fruit_3_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_3_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_316 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_318 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/fruit_2_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_320 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40195 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_322 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40195 \thirdblock/fruit_2_row_5__I_0 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/fruit_2_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_324 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_230_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_230_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_326 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_228_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_327 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_232_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_228_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_329 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_228_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \thirdblock/sub_228_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_330 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_229_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_229_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_331 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_229_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_332 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_229_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_333 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_229_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_229_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_334 ( input C0, output F0 );
  wire   GNDI;

  lut40196 \thirdblock/sub_228_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_336 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_228_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_337 ( input C0, output F0 );
  wire   GNDI;

  lut40196 \thirdblock/sub_228_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_340 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/sub_230_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_230_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_341 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_230_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_343 ( input C0, output F0 );
  wire   GNDI;

  lut40196 \thirdblock/sub_230_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_344 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_232_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_345 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_230_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_346 ( input C0, output F0 );
  wire   GNDI;

  lut40196 \thirdblock/sub_230_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_348 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_232_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_349 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_229_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_351 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_232_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_353 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40197 \thirdblock/i1_2_lut_3_lut_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 \thirdblock/i3648_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20074 \thirdblock/fruit_2_type_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x00F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_354 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_233_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_355 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_233_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_233_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_356 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/i19_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_357 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_232_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_232_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_358 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/sub_233_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_233_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_359 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_233_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_233_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_360 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \thirdblock/mux_43_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/mux_43_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_361 ( input DI1, D1, C1, B1, C0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40199 i1247_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \thirdblock/sub_229_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_363 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_229_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_364 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \thirdblock/mux_43_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/mux_43_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_366 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \thirdblock/mux_43_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/mux_43_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_367 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1_2_lut_adj_104 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \thirdblock/i1886_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_370 ( input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \thirdblock/i899_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \thirdblock/i1168_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_371 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40046 \thirdblock/i902_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \thirdblock/i1174_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_372 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_228_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \thirdblock/i1189_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_373 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_375 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/sub_231_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \thirdblock/sub_231_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_377 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_233_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_379 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 \thirdblock/n1824_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \thirdblock/i1192_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40203 \thirdblock/n1824_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \thirdblock/n1824_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_391 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_392 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_394 ( input C0, output F0 );
  wire   GNDI;

  lut40196 \thirdblock/sub_232_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_396 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40204 \thirdblock/mux_829_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \thirdblock/sub_233_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_398 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40205 \thirdblock/n5345_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40206 \thirdblock/n1809_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_399 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/i2157_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_400 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_228_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_401 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40207 \thirdblock/n5351_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \thirdblock/n1824_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x8A8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_403 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_230_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_404 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_405 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_231_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_406 ( input D0, output F0 );
  wire   GNDI;

  lut40185 \thirdblock/sub_230_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_408 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40046 \thirdblock/fruit_3/mux_319_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \thirdblock/fruit_3/mux_319_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_410 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40044 \thirdblock/fruit_3/mux_319_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/fruit_3/mux_319_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_412 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40044 \thirdblock/fruit_3/mux_319_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \thirdblock/fruit_3/mux_319_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_4__SLICE_415 ( output F0 );
  wire   GNDI;

  lut40209 \RGB_pad[4].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_416 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40210 \thirdblock/i1_2_lut_3_lut_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40211 \thirdblock.i1_2_lut_3_lut_adj_88 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20074 \thirdblock/fruit_2_type_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_5 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0212 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_5 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0212 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_3_cherry_get_col_3_0__I_0_6 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0213 \thirdblock/fruit_3/cherry/get_col_3_0__I_0_6 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0213 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_3_cherry_get_col_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0214 \thirdblock/fruit_3/cherry/get_col_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0214 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_3_blueberry_get_col_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0215 \thirdblock/fruit_3/blueberry/get_col_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0215 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_3_blueberry_get_col_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0216 \thirdblock/fruit_3/blueberry/get_col_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0216 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_5 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0217 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_5 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0217 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0218 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0218 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_cherry_get_col_2_0__I_0_6 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0219 \thirdblock/fruit_2/cherry/get_col_2_0__I_0_6 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0219 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_2_cherry_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0220 \thirdblock/fruit_2/cherry/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0220 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_2_blueberry_get_col_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0221 \thirdblock/fruit_2/blueberry/get_col_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0221 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0222 \thirdblock/fruit_2/blueberry/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0222 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_cherry_get_col_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0223 \thirdblock/fruit_1/cherry/get_col_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0223 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_1_cherry_get_col_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0224 \thirdblock/fruit_1/cherry/get_col_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0224 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module button ( output PADDI, input button );
  wire   GNDI;

  BB_B_B \button_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(button));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (button => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   VCCI;

  BB_B_B \led_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule
