#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021ce7f44e10 .scope module, "tb_link_top" "tb_link_top" 2 2;
 .timescale -9 -9;
v0000021ce7f9be90_0 .var "clk", 0 0;
v0000021ce7f9b7b0_0 .net "done", 0 0, v0000021ce802be90_0;  1 drivers
v0000021ce7f9b850_0 .var "rst", 0 0;
E_0000021ce7f2c030 .event anyedge, v0000021ce802be90_0;
S_0000021ce7f44fa0 .scope module, "dut" "link_top" 2 7, 3 1 0, S_0000021ce7f44e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v0000021ce7f9b350_0 .net "ack", 0 0, v0000021ce8026710_0;  1 drivers
v0000021ce7f9b3f0_0 .net "clk", 0 0, v0000021ce7f9be90_0;  1 drivers
v0000021ce7f9bcb0_0 .net "data", 7 0, v0000021ce7f362c0_0;  1 drivers
v0000021ce7f9b710_0 .net "done", 0 0, v0000021ce802be90_0;  alias, 1 drivers
v0000021ce7f9bd50_0 .net "last_byte", 7 0, v0000021ce7f9b490_0;  1 drivers
v0000021ce7f9b530_0 .net "req", 0 0, v0000021ce7f40700_0;  1 drivers
v0000021ce7f9b670_0 .net "rst", 0 0, v0000021ce7f9b850_0;  1 drivers
S_0000021ce7f40390 .scope module, "master_inst" "master_fsm" 3 11, 4 1 0, S_0000021ce7f44fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_0000021ce7f27070 .param/l "DONE_STATE" 1 4 25, C4<11>;
P_0000021ce7f270a8 .param/l "IDLE" 1 4 22, C4<00>;
P_0000021ce7f270e0 .param/l "NUM_BYTES" 0 4 10, +C4<00000000000000000000000000000100>;
P_0000021ce7f27118 .param/l "WAIT_ACK" 1 4 23, C4<01>;
P_0000021ce7f27150 .param/l "WAIT_ACK_LOW" 1 4 24, C4<10>;
v0000021ce7f45130_0 .net "ack", 0 0, v0000021ce8026710_0;  alias, 1 drivers
v0000021ce8026d30_0 .net "clk", 0 0, v0000021ce7f9be90_0;  alias, 1 drivers
v0000021ce7f362c0_0 .var "data", 7 0;
v0000021ce802be90_0 .var "done", 0 0;
v0000021ce7f40520_0 .var "idx_next", 1 0;
v0000021ce7f405c0_0 .var "idx_present", 1 0;
v0000021ce7f40660 .array "mem", 3 0, 7 0;
v0000021ce7f40700_0 .var "req", 0 0;
v0000021ce7f407a0_0 .net "rst", 0 0, v0000021ce7f9b850_0;  alias, 1 drivers
v0000021ce8026440_0 .var "state_next", 1 0;
v0000021ce80264e0_0 .var "state_present", 1 0;
E_0000021ce7f2bdf0/0 .event anyedge, v0000021ce80264e0_0, v0000021ce7f405c0_0, v0000021ce7f40700_0, v0000021ce7f362c0_0;
v0000021ce7f40660_0 .array/port v0000021ce7f40660, 0;
v0000021ce7f40660_1 .array/port v0000021ce7f40660, 1;
v0000021ce7f40660_2 .array/port v0000021ce7f40660, 2;
v0000021ce7f40660_3 .array/port v0000021ce7f40660, 3;
E_0000021ce7f2bdf0/1 .event anyedge, v0000021ce7f40660_0, v0000021ce7f40660_1, v0000021ce7f40660_2, v0000021ce7f40660_3;
E_0000021ce7f2bdf0/2 .event anyedge, v0000021ce7f45130_0;
E_0000021ce7f2bdf0 .event/or E_0000021ce7f2bdf0/0, E_0000021ce7f2bdf0/1, E_0000021ce7f2bdf0/2;
E_0000021ce7f2bab0 .event posedge, v0000021ce8026d30_0;
S_0000021ce8026580 .scope module, "slave_inst" "slave_fsm" 3 16, 5 1 0, S_0000021ce7f44fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
v0000021ce8026710_0 .var "ack", 0 0;
v0000021ce80267b0_0 .var "ack_cnt", 1 0;
v0000021ce8026850_0 .net "clk", 0 0, v0000021ce7f9be90_0;  alias, 1 drivers
v0000021ce7f9bc10_0 .net "data_in", 7 0, v0000021ce7f362c0_0;  alias, 1 drivers
v0000021ce7f9b490_0 .var "last_byte", 7 0;
v0000021ce7f9b170_0 .var "prev_req", 0 0;
v0000021ce7f9b8f0_0 .net "req", 0 0, v0000021ce7f40700_0;  alias, 1 drivers
v0000021ce7f9bad0_0 .net "rst", 0 0, v0000021ce7f9b850_0;  alias, 1 drivers
    .scope S_0000021ce7f40390;
T_0 ;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ce7f40660, 4, 0;
    %pushi/vec4 161, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ce7f40660, 4, 0;
    %pushi/vec4 162, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ce7f40660, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021ce7f40660, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000021ce7f40390;
T_1 ;
    %wait E_0000021ce7f2bab0;
    %load/vec4 v0000021ce7f407a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ce80264e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ce7f405c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ce7f40700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021ce7f362c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ce802be90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021ce8026440_0;
    %assign/vec4 v0000021ce80264e0_0, 0;
    %load/vec4 v0000021ce7f40520_0;
    %assign/vec4 v0000021ce7f405c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021ce7f40390;
T_2 ;
    %wait E_0000021ce7f2bdf0;
    %load/vec4 v0000021ce80264e0_0;
    %store/vec4 v0000021ce8026440_0, 0, 2;
    %load/vec4 v0000021ce7f405c0_0;
    %store/vec4 v0000021ce7f40520_0, 0, 2;
    %load/vec4 v0000021ce7f40700_0;
    %store/vec4 v0000021ce7f40700_0, 0, 1;
    %load/vec4 v0000021ce7f362c0_0;
    %store/vec4 v0000021ce7f362c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ce802be90_0, 0, 1;
    %load/vec4 v0000021ce80264e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000021ce7f405c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000021ce7f40660, 4;
    %store/vec4 v0000021ce7f362c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ce7f40700_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021ce8026440_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000021ce7f45130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ce7f40700_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021ce8026440_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000021ce7f45130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0000021ce7f405c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ce802be90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021ce8026440_0, 0, 2;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0000021ce7f405c0_0;
    %addi 1, 0, 2;
    %store/vec4 v0000021ce7f40520_0, 0, 2;
    %load/vec4 v0000021ce7f405c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000021ce7f40660, 4;
    %store/vec4 v0000021ce7f362c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ce7f40700_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021ce8026440_0, 0, 2;
T_2.10 ;
T_2.7 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021ce8026440_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021ce8026580;
T_3 ;
    %wait E_0000021ce7f2bab0;
    %load/vec4 v0000021ce7f9bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ce7f9b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ce8026710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ce80267b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021ce7f9b490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021ce7f9b8f0_0;
    %assign/vec4 v0000021ce7f9b170_0, 0;
    %load/vec4 v0000021ce7f9b8f0_0;
    %load/vec4 v0000021ce7f9b170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021ce7f9bc10_0;
    %assign/vec4 v0000021ce7f9b490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021ce8026710_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021ce80267b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000021ce8026710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021ce80267b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0000021ce80267b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000021ce80267b0_0, 0;
T_3.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0000021ce80267b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000021ce7f9b8f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021ce8026710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021ce80267b0_0, 0;
T_3.8 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021ce7f44e10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ce7f9be90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000021ce7f44e10;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000021ce7f9be90_0;
    %inv;
    %store/vec4 v0000021ce7f9be90_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021ce7f44e10;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021ce7f44e10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ce7f9b850_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ce7f9b850_0, 0, 1;
    %vpi_call 2 20 "$display", "time  clk  req   ack   ack_cnt    data     last_byte   done" {0 0 0};
    %vpi_call 2 21 "$monitor", "%0t   %b    %b    %b   %b         %02h     %02h        %b", $time, v0000021ce7f9be90_0, v0000021ce7f40700_0, v0000021ce8026710_0, v0000021ce80267b0_0, v0000021ce7f362c0_0, v0000021ce7f9b490_0, v0000021ce7f9b7b0_0 {0 0 0};
T_6.0 ;
    %load/vec4 v0000021ce7f9b7b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000021ce7f2c030;
    %jmp T_6.0;
T_6.1 ;
    %delay 10, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
