PASS:IMP-8-0-0-10:Confirm you placed the discrete synchronizer flops close to each other (distance <= 10um) for process without dedicated 2/3 stage synchronizer library cell like TSMC. Make sure no buffering on the Q->D path between sync flops for the sync_regs falling under same hierarchy. Please fine tune clock tree for hold fixing. Please don't change the VT of synchronizer flops. (Check the Note. Fill N/A for library has 2/3 stages dedicated library cell)
Warn Occurrence: 1
1: Warn: inst_data_path_top/inst_data_byte_macro/RD_CLK_GEN_0__inst_rd_slice_clk_gen/inst_rd_bit_clk_gen/inst_rst_n_clk2x_sync/inst_hic_dff_out: Waiver defined but no violation matched: Waived - mux required for test mode switching, CDC functionality verified by simulation[WAIVER]
Info Occurrence: 4
1: Info: inst_data_path_top/inst_data_byte_macro/WR_CLK_GEN_0__inst_wr_slice_clk_gen/inst_wr_bit_clk_gen/inst_rst_n_clk4x_sync/inst_hic_dff_out Group2: VIOLATION - Buffering detected: hic_dnt_mux2 on Q->D path: VIOLATION - Buffering detected: hic_dnt_mux2 on Q->D path. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-10.rpt: Synchronizer placement violation waived per design approval[WAIVER]
2: Info: inst_data_path_top/inst_data_byte_macro/WR_CLK_GEN_0__inst_wr_slice_clk_gen/inst_wr_bit_clk_gen/inst_rst_n_clk4x_sync/inst_hic_dff_out Group0: Stage reg0->reg1 distance=0.57um (compliant): distance=0.57um (compliant). In line 1, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-10.rpt: Synchronizer placement verified: distance within 10um threshold and no buffering on Q->D path
3: Info: inst_data_path_top/inst_data_byte_macro/WR_CLK_GEN_0__inst_wr_slice_clk_gen/inst_wr_bit_clk_gen/inst_rst_n_clk4x_sync/inst_hic_dff_out Group1: Stage reg1->reg2 distance=2.80um (compliant): distance=2.80um (compliant). In line 4, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-10.rpt: Synchronizer placement verified: distance within 10um threshold and no buffering on Q->D path
4: Info: inst_data_path_top/inst_data_byte_macro/WR_CLK_GEN_0__inst_wr_slice_clk_gen/inst_wr_bit_clk_gen/inst_rst_n_ctlr_clk4x_sync/inst_hic_dff_out Group3: Stage reg0->reg1 distance=0.87um (compliant): distance=0.87um (compliant). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-10.rpt: Synchronizer placement verified: distance within 10um threshold and no buffering on Q->D path
