 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_pipeline
Version: K-2015.06-SP2
Date   : Thu Dec  2 20:45:23 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: adder_select_17_bit_inst1/adder_select_16_bit_inst/b_in_p1_out_logic_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adder_select_17_bit_inst1/adder_select_16_bit_inst/s_out_p2_out_logic_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_select_16_bit_1
                     ZeroWireload          tcbn65gpluswc
  adder_select_16_bit_0
                     ZeroWireload          tcbn65gpluswc
  adder_select_17_bit
                     ZeroWireload          tcbn65gpluswc
  FIR_pipeline       ZeroWireload          tcbn65gpluswc
  adder_select_16_bit_2
                     ZeroWireload          tcbn65gpluswc
  adder_4_bit_5      ZeroWireload          tcbn65gpluswc
  adder_4_bit_4      ZeroWireload          tcbn65gpluswc
  adder_select_4_bit_2
                     ZeroWireload          tcbn65gpluswc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  adder_select_17_bit_inst1/adder_select_16_bit_inst/b_in_p1_out_logic_reg_2_/CP (DFKCNQD4)
                                                          0.00       0.00 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/b_in_p1_out_logic_reg_2_/Q (DFKCNQD4)
                                                          0.11       0.11 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/b_in[2] (adder_select_4_bit_2)
                                                          0.00       0.11 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/b_in[2] (adder_4_bit_5)
                                                          0.00       0.11 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U6/ZN (INVD0)
                                                          0.03       0.14 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U19/ZN (ND2D1)
                                                          0.03       0.17 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U20/ZN (INVD0)
                                                          0.04       0.21 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U14/ZN (NR2D0)
                                                          0.03       0.24 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U31/ZN (CKND2D1)
                                                          0.03       0.27 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U32/ZN (OAI21D1)
                                                          0.03       0.30 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/U1/ZN (NR2XD0)
                                                          0.03       0.34 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/adder_4_bit_inst1/s_out[3] (adder_4_bit_5)
                                                          0.00       0.34 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/U4/ZN (CKND2D1)
                                                          0.03       0.36 f
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/U17/ZN (ND2D1)
                                                          0.02       0.38 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/adder_select_4_bit_inst1/s_out[3] (adder_select_4_bit_2)
                                                          0.00       0.38 r
  adder_select_17_bit_inst1/adder_select_16_bit_inst/s_out_p2_out_logic_reg_7_/D (DFKCNQD1)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  adder_select_17_bit_inst1/adder_select_16_bit_inst/s_out_p2_out_logic_reg_7_/CP (DFKCNQD1)
                                                          0.00       0.50 r
  library setup time                                     -0.12       0.38
  data required time                                                 0.38
  --------------------------------------------------------------------------
  data required time                                                 0.38
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
