// Seed: 119797387
module module_0 (
    input id_0
);
  always id_1 <= |1;
  logic id_2;
  assign id_1 = 1;
  initial id_2 = 1'b0;
  type_0 id_3 (
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3((1)),
      .id_4(1'd0)
  );
endmodule
