m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
vjesd204b_altera_jesd204_161_zta4dmq
!s110 1576766103
!i10b 1
!s100 TXHK:;OnbmHePg>@g]S^R0
I5<ofFKSoBInOYn^IVnf0>0
VDg1SIo80bB@j0V0VzS_@n1
dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
w1522655930
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/sim/jesd204b_altera_jesd204_161_zta4dmq.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/sim/jesd204b_altera_jesd204_161_zta4dmq.v
L0 9
OL;L;10.6d;65
r1
!s85 0
31
!s108 1576766103.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/sim/jesd204b_altera_jesd204_161_zta4dmq.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/sim/jesd204b_altera_jesd204_161_zta4dmq.v|-work|jesd204b_altera_jesd204_161|
!i113 0
o-work jesd204b_altera_jesd204_161
tCvgOpt 0
