<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  lab13
Project Path         :  U:\Desktop\LAB13
Project Fitted on    :  Thu Apr 18 06:50:23 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'lab13' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.09 secs
Partition Time                  0.36 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                12
Total Logic Functions           241
  Total Output Pins             57
  Total Bidir I/O Pins          0
  Total Buried Nodes            184
Total Flip-Flops                145
  Total D Flip-Flops            145
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             992

Total Reserved Pins             0
Total Locked Pins               69
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      20
Total Unique Resets             6
Total Unique Presets            5

Fmax Logic Levels               7


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       67     27    -->    71
Logic Functions                   256      241     15    -->    94
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      482     94    -->    83
Logical Product Terms            1280      856    424    -->    66
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      241     15    -->    94

Control Product Terms:
  GLB Clock/Clock Enables          16       16      0    -->   100
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       10    246    -->     3
  Macrocell Clock Enables         256      132    124    -->    51
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        5    251    -->     1
  Macrocell Presets               256        5    251    -->     1

Global Routing Pool               356      201    155    -->    56
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..      189     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A     10    22    32      5/6      0   16      0              0       50       16
  GLB    B      4    28    32      5/6      0   15      0              1       59       15
  GLB    C      0    14    14      0/6      0   15      0              1       45       15
  GLB    D      7    23    30      0/6      0   15      0              1       59       15
-------------------------------------------------------------------------------------------
  GLB    E     11    21    32      4/6      0   15      0              1       53       15
  GLB    F      4    26    30      6/6      0   14      0              2       60       15
  GLB    G     19    12    31      3/6      0   15      0              1       50       15
  GLB    H     11    20    31      6/6      0   15      1              0       58       16
-------------------------------------------------------------------------------------------
  GLB    I     16    16    32      6/6      0   15      0              1       55       15
  GLB    J     15    17    32      0/6      0   15      0              1       50       15
  GLB    K      8    21    29      6/6      0   16      0              0       52       15
  GLB    L     14    19    33      6/6      0   15      0              1       56       15
-------------------------------------------------------------------------------------------
  GLB    M      2    30    32      6/6      0   14      0              2       57       15
  GLB    N     16    10    26      6/6      0   16      0              0       32       16
  GLB    O     10    22    32      3/6      0   15      0              1       52       15
  GLB    P      6    28    34      5/6      0   15      1              0       68       16
-------------------------------------------------------------------------------------------
TOTALS:       153   329   482     67/96     0  241      2             13      856      244

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         1      8      0      0      0
  GLB    B   1      0         4      0      0      1      1
  GLB    C   1      0         0     15      0      0      0
  GLB    D   1      0         0      6      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0     13      0      0      0
  GLB    F   1      0         0      4      0      0      0
  GLB    G   1      0         0     11      0      0      0
  GLB    H   1      0         0      7      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4     10      0      4      4
  GLB    J   1      0         0     13      0      0      0
  GLB    K   1      0         0     11      0      0      0
  GLB    L   1      0         0      5      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         1      4      0      0      0
  GLB    N   1      0         0      9      0      0      0
  GLB    O   1      0         0     10      0      0      0
  GLB    P   1      0         0      6      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Area
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>------------------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |<A href=#15>DIP_4_</A>|
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |<A href=#13>DIP_5_</A>|
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |<A href=#12>DIP_6_</A>|
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |<A href=#7>DIP_7_</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|<A href=#8>o_TOPRED_7_</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|<A href=#22>o_TOPRED_6_</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|<A href=#24>o_TOPRED_5_</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|<A href=#25>o_TOPRED_4_</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|<A href=#27>o_TOPRED_3_</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|<A href=#29>o_TOPRED_2_</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|<A href=#31>o_TOPRED_1_</A>|
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|<A href=#33>o_TOPRED_0_</A>|
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|<A href=#20>o_DIS4_6_</A>|
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|<A href=#67>o_DIS4_5_</A>|
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|<A href=#68>o_DIS4_4_</A>|
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|<A href=#69>o_DIS4_3_</A>|
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|<A href=#70>o_DIS4_2_</A>|
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|<A href=#71>o_DIS4_1_</A>|
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|<A href=#72>o_DIS4_0_</A>|
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |<A href=#28>i_S1_NC</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |<A href=#30>i_S1_NO</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |<A href=#32>i_S2_NC</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |<A href=#34>i_S2_NO</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|<A href=#26>o_LED_YELLOW_1_</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#6>o_LED_YELLOW_0_</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#16>DIP_3_</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#18>DIP_2_</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#19>DIP_1_</A>|
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |<A href=#21>DIP_0_</A>|
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|<A href=#54>o_DIS1_0_</A>|
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|<A href=#53>o_DIS1_1_</A>|
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|<A href=#52>o_DIS1_2_</A>|
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|<A href=#51>o_DIS1_3_</A>|
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|<A href=#50>o_DIS1_4_</A>|
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|<A href=#49>o_DIS1_5_</A>|
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|<A href=#11>o_DIS1_6_</A>|
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|<A href=#60>o_DIS2_0_</A>|
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|<A href=#59>o_DIS2_1_</A>|
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|<A href=#58>o_DIS2_2_</A>|
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|<A href=#57>o_DIS2_3_</A>|
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|<A href=#56>o_DIS2_4_</A>|
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|<A href=#55>o_DIS2_5_</A>|
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|<A href=#14>o_DIS2_6_</A>|
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|<A href=#48>o_BOTRED_0_</A>|
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|<A href=#47>o_BOTRED_1_</A>|
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|<A href=#46>o_BOTRED_2_</A>|
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|<A href=#45>o_BOTRED_3_</A>|
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|<A href=#44>o_BOTRED_4_</A>|
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|<A href=#43>o_BOTRED_5_</A>|
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|<A href=#42>o_BOTRED_6_</A>|
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|<A href=#10>o_BOTRED_7_</A>|
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|<A href=#66>o_DIS3_0_</A>|
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|<A href=#65>o_DIS3_1_</A>|
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|<A href=#64>o_DIS3_2_</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|<A href=#63>o_DIS3_3_</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|<A href=#62>o_DIS3_4_</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|<A href=#61>o_DIS3_5_</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|<A href=#17>o_DIS3_6_</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|<A href=#9>o_MIDRED_7_</A>|
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|<A href=#35>o_MIDRED_6_</A>|
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|<A href=#36>o_MIDRED_5_</A>|
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|<A href=#37>o_MIDRED_4_</A>|
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|<A href=#38>o_MIDRED_3_</A>|
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|<A href=#39>o_MIDRED_2_</A>|
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|<A href=#40>o_MIDRED_1_</A>|
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|<A href=#41>o_MIDRED_0_</A>|
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|<A href=#74>o_JUMBO_0_</A>|
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|<A href=#73>o_JUMBO_1_</A>|
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|<A href=#23>o_JUMBO_2_</A>|
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
------------------------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>--------------------------------------------------
  79   K  I/O   3  --------I-K--N--    Down <A name=21>DIP_0_</A>
  78   K  I/O   4  --C--F-------NO-    Down <A name=19>DIP_1_</A>
  77   K  I/O   5  --C-EF----K--N--    Down <A name=18>DIP_2_</A>
  76   K  I/O   5  A--D--G---K--N--    Down <A name=16>DIP_3_</A>
  23   E  I/O   4  A------H-J---N--    Down <A name=15>DIP_4_</A>
  24   E  I/O   4  A---E--------N-P    Down <A name=13>DIP_5_</A>
  25   E  I/O   4  ---------JK--NO-    Down <A name=12>DIP_6_</A>
  26   E  I/O   16 ABCDEFGHIJKLMNOP    Down <A name=7>DIP_7_</A>
  58   I  I/O   1  --------I-------    Down <A name=28>i_S1_NC</A>
  59   I  I/O   1  --------I-------    Down <A name=30>i_S1_NO</A>
  60   I  I/O   1  --------I-------    Down <A name=32>i_S2_NC</A>
  61   I  I/O   1  --------I-------    Down <A name=34>i_S2_NO</A>
--------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>----------------------------------------------------------------------------------------
 100   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#48>o_BOTRED_0_</A>
 101   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#47>o_BOTRED_1_</A>
 102   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#46>o_BOTRED_2_</A>
 103   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#45>o_BOTRED_3_</A>
 104   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#44>o_BOTRED_4_</A>
 105   N  1  1   1  1 COM                   ----------------  Fast   Down <A href=#43>o_BOTRED_5_</A>
 111   O  1  1   1  1 COM                   ----------------  Fast   Down <A href=#42>o_BOTRED_6_</A>
 112   O  1  1   1  1 COM                   ----------------  Fast   Down <A href=#10>o_BOTRED_7_</A>
  80   K  4  2   3  1 COM                   ----------------  Fast   Down <A href=#54>o_DIS1_0_</A>
  81   K  4  2   4  1 COM                   ----------------  Fast   Down <A href=#53>o_DIS1_1_</A>
  83   L  4  2   3  1 COM                   ----------------  Fast   Down <A href=#52>o_DIS1_2_</A>
  84   L  4  2   4  1 COM                   ----------------  Fast   Down <A href=#51>o_DIS1_3_</A>
  85   L  4  2   3  1 COM                   ----------------  Fast   Down <A href=#50>o_DIS1_4_</A>
  86   L  4  2   4  1 COM                   ----------------  Fast   Down <A href=#49>o_DIS1_5_</A>
  87   L  4  2   4  1 COM                   ----------------  Fast   Down <A href=#11>o_DIS1_6_</A>
  88   L  3  2   2  1 COM                   ----------------  Fast   Down <A href=#60>o_DIS2_0_</A>
  93   M  3  2   3  1 COM                   ----------------  Fast   Down <A href=#59>o_DIS2_1_</A>
  94   M  3  2   2  1 COM                   ----------------  Fast   Down <A href=#58>o_DIS2_2_</A>
  95   M  3  2   3  1 COM                   ----------------  Fast   Down <A href=#57>o_DIS2_3_</A>
  96   M  3  2   1  1 COM                   ----------------  Fast   Down <A href=#56>o_DIS2_4_</A>
  97   M  3  2   2  1 COM                   ----------------  Fast   Down <A href=#55>o_DIS2_5_</A>
  98   M  3  2   2  1 COM                   ----------------  Fast   Down <A href=#14>o_DIS2_6_</A>
 116   O  4  2   3  1 COM                   ----------------  Fast   Down <A href=#66>o_DIS3_0_</A>
 120   P  4  2   4  1 COM                   ----------------  Fast   Down <A href=#65>o_DIS3_1_</A>
 121   P  4  2   3  1 COM                   ----------------  Fast   Down <A href=#64>o_DIS3_2_</A>
 122   P  4  2   4  1 COM                   ----------------  Fast   Down <A href=#63>o_DIS3_3_</A>
 123   P  4  2   3  1 COM                   ----------------  Fast   Down <A href=#62>o_DIS3_4_</A>
 124   P  4  2   4  1 COM                   ----------------  Fast   Down <A href=#61>o_DIS3_5_</A>
 125   P  4  2   4  1 COM                   ----------------  Fast   Down <A href=#17>o_DIS3_6_</A>
  53   H  5  1   4  1 COM                   ----------------  Fast   Down <A href=#72>o_DIS4_0_</A>
  52   H  5  1   4  2 COM                   ----------------  Fast   Down <A href=#71>o_DIS4_1_</A>
  51   H  5  1   4  1 COM                   ----------------  Fast   Down <A href=#70>o_DIS4_2_</A>
  50   H  5  1   5  1 COM                   ----------------  Fast   Down <A href=#69>o_DIS4_3_</A>
  49   H  5  1   4  1 COM                   ----------------  Fast   Down <A href=#68>o_DIS4_4_</A>
  48   H  5  1   4  1 COM                   ----------------  Fast   Down <A href=#67>o_DIS4_5_</A>
  44   G  5  1   5  1 COM                   ----------------  Fast   Down <A href=#20>o_DIS4_6_</A>
 140   B  3  -   4  1 DFF  * * R         6  AB-D-F-----LM---  Fast   Down <A href=#74>o_JUMBO_0_</A>
 141   B  1  1   1  1 COM                   ----------------  Fast   Down <A href=#73>o_JUMBO_1_</A>
 142   B  2  1   1  1 COM                   ----------------  Fast   Down <A href=#23>o_JUMBO_2_</A>
  63   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down <A href=#6>o_LED_YELLOW_0_</A>
  62   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down <A href=#26>o_LED_YELLOW_1_</A>
 139   B  2  -   1  1 COM                   ----------------  Fast   Down <A href=#41>o_MIDRED_0_</A>
 138   B  2  -   1  1 COM                   ----------------  Fast   Down <A href=#40>o_MIDRED_1_</A>
 135   A  4  -   3  1 COM                   ----------------  Fast   Down <A href=#39>o_MIDRED_2_</A>
 134   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#38>o_MIDRED_3_</A>
 133   A  3  -   1  1 COM                   ----------------  Fast   Down <A href=#37>o_MIDRED_4_</A>
 132   A  4  -   2  1 COM                3  ---D-F----K-----  Fast   Down <A href=#36>o_MIDRED_5_</A>
 131   A  4  -   2  1 COM                2  ---D-F----------  Fast   Down <A href=#35>o_MIDRED_6_</A>
 130   A  5  -   3  1 COM                2  ---D-F----------  Fast   Down <A href=#9>o_MIDRED_7_</A>
  40   G  1  -   1  1 COM                   ----------------  Fast   Down <A href=#33>o_TOPRED_0_</A>
  39   G  1  -   1  1 COM                   ----------------  Fast   Down <A href=#31>o_TOPRED_1_</A>
  33   F  1  -   1  1 COM                   ----------------  Fast   Down <A href=#29>o_TOPRED_2_</A>
  32   F  5  1   1  1 DFF  *   S         12 ABCDEFG-I-KLM-O-  Fast   Down <A href=#27>o_TOPRED_3_</A>
  31   F  4  7   3  2 DFF      R            ----------------  Fast   Down <A href=#25>o_TOPRED_4_</A>
  30   F  4  7   3  2 DFF      R            ----------------  Fast   Down <A href=#24>o_TOPRED_5_</A>
  29   F 11  7  11  3 DFF      R            ----------------  Fast   Down <A href=#22>o_TOPRED_6_</A>
  28   F  3  7   2  2 DFF      R            ----------------  Fast   Down <A href=#8>o_TOPRED_7_</A>
----------------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>----------------------------------------------------------------------------------------
 5   I  2  -   4  1 DFF  * * R       4  -B-D-F-----L----  <A href=#85>LFTPB_Q</A>
12   D  6  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#159>N_100_i</A>
 4   E 11  -   8  2 COM              1  ----E-----------  <A href=#256>N_697</A>
 5   A 11  -   8  2 COM              1  --------------O-  <A href=#257>N_698</A>
 7   M 11  -   8  2 COM              1  ----E-----------  <A href=#105>N_746</A>
 7   H 11  -   8  2 COM              1  -------H--------  <A href=#107>N_748</A>
14   L  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#209>N_79</A>
15   K  3  -   2  1 COM              2  ---D-F----------  <A href=#211>N_80</A>
 3   A 11  -   8  2 COM              1  --------------O-  <A href=#146>N_803</A>
 7   L 11  -   8  2 COM              1  -------H--------  <A href=#148>N_804</A>
 7   B 11  -   8  2 COM              1  -B--------------  <A href=#150>N_805</A>
 6   J 11  -   8  2 COM              1  ------G---------  <A href=#152>N_806</A>
11   M 11  -   8  2 COM              1  --------I-------  <A href=#153>N_807</A>
 1   E 17  -  11  3 COM              2  ----------KL----  <A href=#77>N_84</A>
 3   O 17  -  11  3 COM              4  A----F----KL----  <A href=#78>N_85</A>
 3   H 17  -  11  3 COM              4  -----F----KLM---  <A href=#79>N_86</A>
 5   B 15  -  10  3 COM              3  ---D------KL----  <A href=#80>N_87</A>
 3   G 15  -  10  2 COM              2  -----------LM---  <A href=#81>N_88</A>
 2   I 17  -  11  3 COM              2  -----------LM---  <A href=#82>N_89</A>
 3   P 15  -  10  2 COM              2  -----------LM---  <A href=#83>N_90</A>
 4   I  2  -   4  2 DFF  * * R       6  AB-D-F-----LM---  <A href=#84>RGTPB_Q</A>
 3   I 12  1   3  2 DFF      R *     1  ----E-----------  <A href=#127>STEP1B_MEM_STEP1B_MEM_ram0__0_</A>
 7   O 12  1   3  1 DFF      R *     1  A---------------  <A href=#128>STEP1B_MEM_STEP1B_MEM_ram0__1_</A>
 0   C 12  1   3  1 DFF      R *     1  -----------L----  <A href=#129>STEP1B_MEM_STEP1B_MEM_ram0__2_</A>
 4   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#130>STEP1B_MEM_STEP1B_MEM_ram0__3_</A>
 5   H  8  -   2  1 DFF      R *     1  ---------J------  <A href=#131>STEP1B_MEM_STEP1B_MEM_ram0__4_</A>
14   A  8  -   2  1 DFF      R *     1  ------------M---  <A href=#132>STEP1B_MEM_STEP1B_MEM_ram0__5_</A>
 5   N  8  -   2  1 DFF      R *     1  ---------------P  <A href=#133>STEP1B_MEM_STEP1B_MEM_ram0__6_</A>
12   I 12  1   3  1 DFF      R *     1  ------------M---  <A href=#207>STEP1B_MEM_STEP1B_MEM_ram10__0_</A>
10   O 12  1   3  1 DFF      R *     1  --------------O-  <A href=#208>STEP1B_MEM_STEP1B_MEM_ram10__1_</A>
10   C 12  1   3  1 DFF      R *     1  -------H--------  <A href=#210>STEP1B_MEM_STEP1B_MEM_ram10__2_</A>
10   A 12  1   3  1 DFF      R *     1  -B--------------  <A href=#212>STEP1B_MEM_STEP1B_MEM_ram10__3_</A>
 9   J  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#213>STEP1B_MEM_STEP1B_MEM_ram10__4_</A>
13   E  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#214>STEP1B_MEM_STEP1B_MEM_ram10__5_</A>
10   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#215>STEP1B_MEM_STEP1B_MEM_ram10__6_</A>
 9   K 12  1   3  1 DFF      R *     1  ------------M---  <A href=#216>STEP1B_MEM_STEP1B_MEM_ram11__0_</A>
11   C 12  1   3  1 DFF      R *     1  --------------O-  <A href=#217>STEP1B_MEM_STEP1B_MEM_ram11__1_</A>
11   E 12  1   3  1 DFF      R *     1  -------H--------  <A href=#218>STEP1B_MEM_STEP1B_MEM_ram11__2_</A>
11   A 12  1   3  1 DFF      R *     1  -B--------------  <A href=#219>STEP1B_MEM_STEP1B_MEM_ram11__3_</A>
15   H  8  -   2  2 DFF      R *     2  ------G--J------  <A href=#220>STEP1B_MEM_STEP1B_MEM_ram11__4_</A>
12   P  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#221>STEP1B_MEM_STEP1B_MEM_ram11__5_</A>
12   N  8  -   2  1 DFF      R *     1  ---------------P  <A href=#222>STEP1B_MEM_STEP1B_MEM_ram11__6_</A>
13   I 12  1   3  1 DFF      R *     1  ------------M---  <A href=#223>STEP1B_MEM_STEP1B_MEM_ram12__0_</A>
11   O 12  1   3  1 DFF      R *     1  --------------O-  <A href=#224>STEP1B_MEM_STEP1B_MEM_ram12__1_</A>
12   C 12  1   3  1 DFF      R *     1  -------H--------  <A href=#225>STEP1B_MEM_STEP1B_MEM_ram12__2_</A>
13   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#226>STEP1B_MEM_STEP1B_MEM_ram12__3_</A>
13   N  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#227>STEP1B_MEM_STEP1B_MEM_ram12__4_</A>
14   N  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#228>STEP1B_MEM_STEP1B_MEM_ram12__5_</A>
11   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#229>STEP1B_MEM_STEP1B_MEM_ram12__6_</A>
14   I 12  1   3  1 DFF      R *     1  ------------M---  <A href=#230>STEP1B_MEM_STEP1B_MEM_ram13__0_</A>
12   O 12  1   3  1 DFF      R *     1  --------------O-  <A href=#231>STEP1B_MEM_STEP1B_MEM_ram13__1_</A>
13   C 12  1   3  1 DFF      R *     1  -------H--------  <A href=#232>STEP1B_MEM_STEP1B_MEM_ram13__2_</A>
12   A 12  1   3  1 DFF      R *     1  -B--------------  <A href=#233>STEP1B_MEM_STEP1B_MEM_ram13__3_</A>
12   J  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#234>STEP1B_MEM_STEP1B_MEM_ram13__4_</A>
15   N  8  -   2  2 DFF      R *     2  --------I----N--  <A href=#235>STEP1B_MEM_STEP1B_MEM_ram13__5_</A>
13   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#236>STEP1B_MEM_STEP1B_MEM_ram13__6_</A>
10   K 12  1   3  1 DFF      R *     1  ------------M---  <A href=#237>STEP1B_MEM_STEP1B_MEM_ram14__0_</A>
13   O 12  1   3  1 DFF      R *     1  --------------O-  <A href=#238>STEP1B_MEM_STEP1B_MEM_ram14__1_</A>
12   E 12  1   3  1 DFF      R *     1  -------H--------  <A href=#239>STEP1B_MEM_STEP1B_MEM_ram14__2_</A>
13   A 12  1   3  1 DFF      R *     1  -B--------------  <A href=#240>STEP1B_MEM_STEP1B_MEM_ram14__3_</A>
15   A  8  -   2  2 DFF      R *     2  ------G--J------  <A href=#241>STEP1B_MEM_STEP1B_MEM_ram14__4_</A>
14   E  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#242>STEP1B_MEM_STEP1B_MEM_ram14__5_</A>
14   K  8  -   2  1 DFF      R *     1  ---------------P  <A href=#243>STEP1B_MEM_STEP1B_MEM_ram14__6_</A>
11   K 12  1   3  1 DFF      R *     1  ------------M---  <A href=#244>STEP1B_MEM_STEP1B_MEM_ram15__0_</A>
14   O 12  1   3  1 DFF      R *     1  --------------O-  <A href=#245>STEP1B_MEM_STEP1B_MEM_ram15__1_</A>
14   C 12  1   3  1 DFF      R *     1  -------H--------  <A href=#246>STEP1B_MEM_STEP1B_MEM_ram15__2_</A>
14   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#247>STEP1B_MEM_STEP1B_MEM_ram15__3_</A>
14   J  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#248>STEP1B_MEM_STEP1B_MEM_ram15__4_</A>
15   P  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#249>STEP1B_MEM_STEP1B_MEM_ram15__5_</A>
 6   O  8  -   2  1 DFF      R *     1  ---------------P  <A href=#250>STEP1B_MEM_STEP1B_MEM_ram15__6_</A>
 6   I 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#135>STEP1B_MEM_STEP1B_MEM_ram1__0_</A>
 1   C 12  1   3  1 DFF      R *     1  A---------------  <A href=#136>STEP1B_MEM_STEP1B_MEM_ram1__1_</A>
 2   C 12  1   3  1 DFF      R *     1  -----------L----  <A href=#137>STEP1B_MEM_STEP1B_MEM_ram1__2_</A>
 5   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#138>STEP1B_MEM_STEP1B_MEM_ram1__3_</A>
 9   H  8  -   2  2 DFF      R *     1  ---------J------  <A href=#139>STEP1B_MEM_STEP1B_MEM_ram1__4_</A>
 7   P  8  -   2  2 DFF      R *     1  ------------M---  <A href=#140>STEP1B_MEM_STEP1B_MEM_ram1__5_</A>
 0   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#141>STEP1B_MEM_STEP1B_MEM_ram1__6_</A>
 7   I 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#142>STEP1B_MEM_STEP1B_MEM_ram2__0_</A>
 8   O 12  1   3  1 DFF      R *     1  A---------------  <A href=#143>STEP1B_MEM_STEP1B_MEM_ram2__1_</A>
 0   E 12  1   3  1 DFF      R *     1  -----------L----  <A href=#144>STEP1B_MEM_STEP1B_MEM_ram2__2_</A>
 6   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#145>STEP1B_MEM_STEP1B_MEM_ram2__3_</A>
11   H  8  -   2  1 DFF      R *     1  ---------J------  <A href=#147>STEP1B_MEM_STEP1B_MEM_ram2__4_</A>
 9   P  8  -   2  1 DFF      R *     1  ------------M---  <A href=#149>STEP1B_MEM_STEP1B_MEM_ram2__5_</A>
 5   K  8  -   2  1 DFF      R *     1  ---------------P  <A href=#151>STEP1B_MEM_STEP1B_MEM_ram2__6_</A>
 3   K 12  1   3  2 DFF      R *     1  ----E-----------  <A href=#154>STEP1B_MEM_STEP1B_MEM_ram3__0_</A>
 9   O 12  1   3  1 DFF      R *     1  A---------------  <A href=#155>STEP1B_MEM_STEP1B_MEM_ram3__1_</A>
 6   E 12  1   3  1 DFF      R *     1  -----------L----  <A href=#156>STEP1B_MEM_STEP1B_MEM_ram3__2_</A>
 7   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#157>STEP1B_MEM_STEP1B_MEM_ram3__3_</A>
 2   J  8  -   2  2 DFF      R *     1  ---------J------  <A href=#158>STEP1B_MEM_STEP1B_MEM_ram3__4_</A>
10   P  8  -   2  2 DFF      R *     1  ------------M---  <A href=#160>STEP1B_MEM_STEP1B_MEM_ram3__5_</A>
12   K  8  -   2  1 DFF      R *     1  ---------------P  <A href=#161>STEP1B_MEM_STEP1B_MEM_ram3__6_</A>
 8   I 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#162>STEP1B_MEM_STEP1B_MEM_ram4__0_</A>
 3   C 12  1   3  1 DFF      R *     1  A---------------  <A href=#163>STEP1B_MEM_STEP1B_MEM_ram4__1_</A>
 7   E 12  1   3  1 DFF      R *     1  -----------L----  <A href=#164>STEP1B_MEM_STEP1B_MEM_ram4__2_</A>
 8   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#165>STEP1B_MEM_STEP1B_MEM_ram4__3_</A>
 7   N  8  -   2  1 DFF      R *     1  ---------J------  <A href=#166>STEP1B_MEM_STEP1B_MEM_ram4__4_</A>
11   P  8  -   2  1 DFF      R *     1  ------------M---  <A href=#167>STEP1B_MEM_STEP1B_MEM_ram4__5_</A>
 3   J  8  -   2  2 DFF      R *     1  ---------------P  <A href=#168>STEP1B_MEM_STEP1B_MEM_ram4__6_</A>
 9   I 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#170>STEP1B_MEM_STEP1B_MEM_ram5__0_</A>
 4   C 12  1   3  1 DFF      R *     1  A---------------  <A href=#171>STEP1B_MEM_STEP1B_MEM_ram5__1_</A>
 6   K 12  1   3  1 DFF      R *     1  -----------L----  <A href=#172>STEP1B_MEM_STEP1B_MEM_ram5__2_</A>
 9   A 12  1   3  2 DFF      R *     1  -B--------------  <A href=#174>STEP1B_MEM_STEP1B_MEM_ram5__3_</A>
 9   N  8  -   2  1 DFF      R *     1  ---------J------  <A href=#175>STEP1B_MEM_STEP1B_MEM_ram5__4_</A>
10   N  8  -   2  1 DFF      R *     1  ------------M---  <A href=#176>STEP1B_MEM_STEP1B_MEM_ram5__5_</A>
 4   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#177>STEP1B_MEM_STEP1B_MEM_ram5__6_</A>
10   I 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#179>STEP1B_MEM_STEP1B_MEM_ram6__0_</A>
 5   C 12  1   3  1 DFF      R *     1  A---------------  <A href=#180>STEP1B_MEM_STEP1B_MEM_ram6__1_</A>
 8   E 12  1   3  1 DFF      R *     1  -----------L----  <A href=#181>STEP1B_MEM_STEP1B_MEM_ram6__2_</A>
 9   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#182>STEP1B_MEM_STEP1B_MEM_ram6__3_</A>
 5   J  8  -   2  1 DFF      R *     1  ---------J------  <A href=#183>STEP1B_MEM_STEP1B_MEM_ram6__4_</A>
11   N  8  -   2  1 DFF      R *     1  ------------M---  <A href=#184>STEP1B_MEM_STEP1B_MEM_ram6__5_</A>
 4   O  8  -   2  1 DFF      R *     1  ---------------P  <A href=#185>STEP1B_MEM_STEP1B_MEM_ram6__6_</A>
 7   K 12  1   3  1 DFF      R *     1  ----E-----------  <A href=#186>STEP1B_MEM_STEP1B_MEM_ram7__0_</A>
 6   C 12  1   3  1 DFF      R *     1  A---------------  <A href=#187>STEP1B_MEM_STEP1B_MEM_ram7__1_</A>
 9   E 12  1   3  1 DFF      R *     1  -----------L----  <A href=#188>STEP1B_MEM_STEP1B_MEM_ram7__2_</A>
10   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#189>STEP1B_MEM_STEP1B_MEM_ram7__3_</A>
12   H  8  -   2  1 DFF      R *     1  ---------J------  <A href=#190>STEP1B_MEM_STEP1B_MEM_ram7__4_</A>
 2   E  8  -   2  1 DFF      R *     1  ------------M---  <A href=#191>STEP1B_MEM_STEP1B_MEM_ram7__5_</A>
 7   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#192>STEP1B_MEM_STEP1B_MEM_ram7__6_</A>
 8   K 12  1   3  1 DFF      R *     1  ------------M---  <A href=#193>STEP1B_MEM_STEP1B_MEM_ram8__0_</A>
 7   C 12  1   3  1 DFF      R *     1  --------------O-  <A href=#194>STEP1B_MEM_STEP1B_MEM_ram8__1_</A>
10   E 12  1   3  1 DFF      R *     1  -------H--------  <A href=#195>STEP1B_MEM_STEP1B_MEM_ram8__2_</A>
11   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#196>STEP1B_MEM_STEP1B_MEM_ram8__3_</A>
13   H  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#197>STEP1B_MEM_STEP1B_MEM_ram8__4_</A>
 3   E  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#198>STEP1B_MEM_STEP1B_MEM_ram8__5_</A>
 8   J  8  -   2  1 DFF      R *     1  ---------------P  <A href=#199>STEP1B_MEM_STEP1B_MEM_ram8__6_</A>
11   I 12  1   3  1 DFF      R *     1  ------------M---  <A href=#200>STEP1B_MEM_STEP1B_MEM_ram9__0_</A>
 8   C 12  1   3  1 DFF      R *     1  --------------O-  <A href=#201>STEP1B_MEM_STEP1B_MEM_ram9__1_</A>
 9   C 12  1   3  1 DFF      R *     1  -------H--------  <A href=#202>STEP1B_MEM_STEP1B_MEM_ram9__2_</A>
12   G 12  1   3  1 DFF      R *     1  -B--------------  <A href=#203>STEP1B_MEM_STEP1B_MEM_ram9__3_</A>
14   H  8  -   2  1 DFF      R *     2  ------G--J------  <A href=#204>STEP1B_MEM_STEP1B_MEM_ram9__4_</A>
 5   E  8  -   2  1 DFF      R *     2  --------I----N--  <A href=#205>STEP1B_MEM_STEP1B_MEM_ram9__5_</A>
13   K  8  -   2  1 DFF      R *     1  ---------------P  <A href=#206>STEP1B_MEM_STEP1B_MEM_ram9__6_</A>
 3   B  3  1   2  1 DFF      R *     10 AB--E--HIJ-LM-OP  <A href=#86>STEP1B_oADDR_0_</A>
10   B  4  1   3  1 DFF      R *     10 AB--E--HIJ-LM-OP  <A href=#87>STEP1B_oADDR_1_</A>
 9   B  5  1   4  1 DFF      R *     10 AB--E--HIJ-LM-OP  <A href=#88>STEP1B_oADDR_2_</A>
12   M  6  1   6  2 DFF      R *     9  -B--E--HIJ-LM-OP  <A href=#89>STEP1B_oADDR_3_</A>
13   L  6  1   2  1 DFF    * R *     2  ---D-------L----  <A href=#113>STEP2_qPC_0_</A>
10   L  7  1   3  2 DFF    * R *     2  ---D-------L----  <A href=#114>STEP2_qPC_1_</A>
 6   D  8  1   4  2 DFF    * R *     1  ---D------------  <A href=#116>STEP2_qPC_2_</A>
 5   D  9  1   5  2 DFF    * R *     1  ---D------------  <A href=#118>STEP2_qPC_3_</A>
11   L  5  4   3  1 DFF      R *     1  -----------L----  <A href=#108>STEP3_qIR_0_</A>
 7   A  5  4   3  1 DFF      R *     1  ---D------------  <A href=#110>STEP3_qIR_1_</A>
13   M  5  4   2  2 DFF      R *     1  ---D------------  <A href=#111>STEP3_qIR_2_</A>
12   L  5  4   3  1 DFF      R *     1  ---D------------  <A href=#112>STEP3_qIR_3_</A>
 5   M  5  4   2  1 DFF      R *     10 A-CDEFG-I-KL--O-  <A href=#90>STEP3_qIR_4_</A>
10   M  5  4   2  1 DFF      R *     5  A--D-FG----L----  <A href=#92>STEP3_qIR_5_</A>
 5   L  5  4   3  1 DFF      R *     10 A-CDEFG-I-KL--O-  <A href=#95>STEP3_qIR_6_</A>
 4   D  7  5   6  2 DFF      R *     4  ---D-F--I-K-----  <A href=#91>STEP4B_qA_0_</A>
 5   F 11  6   7  2 DFF      R *     5  --CD-F----K---O-  <A href=#93>STEP4B_qA_1_</A>
 3   F 11  7   9  2 DFF      R *     5  --CDEF----K-----  <A href=#96>STEP4B_qA_2_</A>
 1   D 11  7   7  2 DFF      R *     5  A--D-FG---K-----  <A href=#97>STEP4B_qA_3_</A>
 0   D  5  -   5  1 COM              3  ---D-F----K-----  <A href=#109>STEP4B_uche_P_0_a2_3_</A>
 9   F  4  -   4  1 COM              3  ---D-F----K-----  <A href=#115>STEP4B_uche_P_i_o2_1_</A>
 0   K  4  -   4  1 COM              3  ---D-F----K-----  <A href=#117>STEP4B_uche_P_i_o2_2_</A>
11   D  4  -   4  1 COM              1  -----F----------  <A href=#251>STEP4B_uche_S_1_0_a2_1_1_</A>
10   F  9  1   2  1 DFF    * R *     2  ------GH--------  <A href=#100>STEP5B_oDATA_0_</A>
 2   D  9  1   2  1 DFF    * R *     2  ------GH--------  <A href=#101>STEP5B_oDATA_1_</A>
 7   D  9  1   2  1 DFF    * R *     2  ------GH--------  <A href=#103>STEP5B_oDATA_2_</A>
12   F  9  1   2  1 DFF    * R *     2  ------GH--------  <A href=#104>STEP5B_oDATA_3_</A>
10   D  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  <A href=#124>addrbus_0_2__n</A>
 9   D  7  -   4  1 COM              9  -B--E-GHI---MNOP  <A href=#120>addrbus_0_3__n</A>
 9   L  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  <A href=#75>addrbus_0__n</A>
 8   D  7  -   4  1 COM              11 AB--E-GH-J-LMNOP  <A href=#76>addrbus_1__n</A>
14   D  4  -   1  1 COM              3  ---D-F----K-----  <A href=#99>ipe</A>
13   D  6  -   2  1 COM              1  -B--------------  <A href=#258>o_JUMBO_0__0</A>
 3   M 12  -   8  2 COM              1  ----E-----------  <A href=#94>step1b_mem_1_ramout_15_0__un1_n</A>
 5   O 12  -   8  2 COM              1  --------------O-  <A href=#98>step1b_mem_1_ramout_15_1__un1_n</A>
 3   N 12  -   8  2 COM              1  --------I-------  <A href=#102>step1b_mem_1_ramout_15_5__un1_n</A>
 5   P 12  -   8  2 COM              1  ---------------P  <A href=#106>step1b_mem_1_ramout_15_6__un0_n</A>
 1   B 20  -  16  4 COM              1  -B--------------  <A href=#121>step1b_mem_3__n</A>
 1   J 20  -  16  4 COM              1  ------G---------  <A href=#123>step1b_mem_4__n</A>
13   P 20  -  16  4 COM              1  ---------------P  <A href=#125>step1b_mem_6__n</A>
 3   L 12  -   8  2 COM              1  -------H--------  <A href=#126>step1b_mem_ramout_15_2__un0_n</A>
 9   M 12  -   8  2 COM              1  --------I-------  <A href=#134>step1b_mem_ramout_15_5__un0_n</A>
11   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#252>step1b_un1_iaddr_0__n</A>
12   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#253>step1b_un1_iaddr_1__n</A>
13   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#254>step1b_un1_iaddr_2__n</A>
14   B  3  -   2  1 COM              11 A-C-E-GHIJK--NOP  <A href=#255>step1b_un1_iaddr_3__n</A>
 1   K 12  -  10  2 COM              1  -----F----------  <A href=#173>step4b_next_cf_0_n</A>
11   F  6  -   6  2 COM              1  -----F----------  <A href=#169>step4b_uche_c_0_1__n</A>
 7   F  6  -   5  1 COM              2  ---D-F----------  <A href=#178>step4b_uche_c_0_2__n</A>
13   F  5  -   4  1 COM              2  -----F----K-----  <A href=#122>step4b_uche_un42_c_1_n</A>
 3   D  7  -   7  2 COM              2  -----F----K-----  <A href=#119>step4b_uche_un47_c_3_n</A>
----------------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=85>LFTPB_Q.D</A> = 1 ; (1 pterm, 0 signal)
LFTPB_Q.C = !<A href=#34>i_S2_NO</A> ; (1 pterm, 1 signal)
LFTPB_Q.AR = !<A href=#32>i_S2_NC</A> ; (1 pterm, 1 signal)
LFTPB_Q.AP = !<A href=#34>i_S2_NO</A> ; (1 pterm, 1 signal)

<A name=159>N_100_i</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A>
    # <A href=#7>DIP_7_</A> ; (2 pterms, 6 signals)

<A name=256>N_697</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#179>STEP1B_MEM_STEP1B_MEM_ram6__0_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#170>STEP1B_MEM_STEP1B_MEM_ram5__0_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#154>STEP1B_MEM_STEP1B_MEM_ram3__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#162>STEP1B_MEM_STEP1B_MEM_ram4__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#142>STEP1B_MEM_STEP1B_MEM_ram2__0_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#135>STEP1B_MEM_STEP1B_MEM_ram1__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#127>STEP1B_MEM_STEP1B_MEM_ram0__0_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#186>STEP1B_MEM_STEP1B_MEM_ram7__0_.Q</A> ; (8 pterms, 11 signals)

<A name=257>N_698</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#180>STEP1B_MEM_STEP1B_MEM_ram6__1_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#171>STEP1B_MEM_STEP1B_MEM_ram5__1_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#155>STEP1B_MEM_STEP1B_MEM_ram3__1_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#163>STEP1B_MEM_STEP1B_MEM_ram4__1_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#143>STEP1B_MEM_STEP1B_MEM_ram2__1_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#136>STEP1B_MEM_STEP1B_MEM_ram1__1_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#128>STEP1B_MEM_STEP1B_MEM_ram0__1_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#187>STEP1B_MEM_STEP1B_MEM_ram7__1_.Q</A> ; (8 pterms, 11 signals)

<A name=105>N_746</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#237>STEP1B_MEM_STEP1B_MEM_ram14__0_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#230>STEP1B_MEM_STEP1B_MEM_ram13__0_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#216>STEP1B_MEM_STEP1B_MEM_ram11__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#223>STEP1B_MEM_STEP1B_MEM_ram12__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#207>STEP1B_MEM_STEP1B_MEM_ram10__0_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#200>STEP1B_MEM_STEP1B_MEM_ram9__0_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#193>STEP1B_MEM_STEP1B_MEM_ram8__0_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#244>STEP1B_MEM_STEP1B_MEM_ram15__0_.Q</A> ; (8 pterms, 11 signals)

<A name=107>N_748</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#239>STEP1B_MEM_STEP1B_MEM_ram14__2_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#232>STEP1B_MEM_STEP1B_MEM_ram13__2_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#218>STEP1B_MEM_STEP1B_MEM_ram11__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#225>STEP1B_MEM_STEP1B_MEM_ram12__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#210>STEP1B_MEM_STEP1B_MEM_ram10__2_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#202>STEP1B_MEM_STEP1B_MEM_ram9__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & <A href=#195>STEP1B_MEM_STEP1B_MEM_ram8__2_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & <A href=#246>STEP1B_MEM_STEP1B_MEM_ram15__2_.Q</A> ; (8 pterms, 11 signals)

<A name=209>N_79</A> = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A>
    # DIP_7_ & <A href=#85>LFTPB_Q.Q</A> ; (2 pterms, 3 signals)

<A name=211>N_80</A> = <A href=#77>N_84</A> & !<A href=#99>ipe</A>
    # <A href=#21>DIP_0_</A> & ipe ; (2 pterms, 3 signals)

<A name=146>N_803</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#124>addrbus_0_2__n</A>
       & <A href=#180>STEP1B_MEM_STEP1B_MEM_ram6__1_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#171>STEP1B_MEM_STEP1B_MEM_ram5__1_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#155>STEP1B_MEM_STEP1B_MEM_ram3__1_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#163>STEP1B_MEM_STEP1B_MEM_ram4__1_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#143>STEP1B_MEM_STEP1B_MEM_ram2__1_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#136>STEP1B_MEM_STEP1B_MEM_ram1__1_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#128>STEP1B_MEM_STEP1B_MEM_ram0__1_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & <A href=#187>STEP1B_MEM_STEP1B_MEM_ram7__1_.Q</A> ; (8 pterms, 11 signals)

<A name=148>N_804</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#124>addrbus_0_2__n</A>
       & <A href=#181>STEP1B_MEM_STEP1B_MEM_ram6__2_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#172>STEP1B_MEM_STEP1B_MEM_ram5__2_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#156>STEP1B_MEM_STEP1B_MEM_ram3__2_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#164>STEP1B_MEM_STEP1B_MEM_ram4__2_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#144>STEP1B_MEM_STEP1B_MEM_ram2__2_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#137>STEP1B_MEM_STEP1B_MEM_ram1__2_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#129>STEP1B_MEM_STEP1B_MEM_ram0__2_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & <A href=#188>STEP1B_MEM_STEP1B_MEM_ram7__2_.Q</A> ; (8 pterms, 11 signals)

<A name=150>N_805</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#124>addrbus_0_2__n</A>
       & <A href=#182>STEP1B_MEM_STEP1B_MEM_ram6__3_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#174>STEP1B_MEM_STEP1B_MEM_ram5__3_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#157>STEP1B_MEM_STEP1B_MEM_ram3__3_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#165>STEP1B_MEM_STEP1B_MEM_ram4__3_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#145>STEP1B_MEM_STEP1B_MEM_ram2__3_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#138>STEP1B_MEM_STEP1B_MEM_ram1__3_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#130>STEP1B_MEM_STEP1B_MEM_ram0__3_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & <A href=#189>STEP1B_MEM_STEP1B_MEM_ram7__3_.Q</A> ; (8 pterms, 11 signals)

<A name=152>N_806</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#124>addrbus_0_2__n</A>
       & <A href=#183>STEP1B_MEM_STEP1B_MEM_ram6__4_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#175>STEP1B_MEM_STEP1B_MEM_ram5__4_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#158>STEP1B_MEM_STEP1B_MEM_ram3__4_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#166>STEP1B_MEM_STEP1B_MEM_ram4__4_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#147>STEP1B_MEM_STEP1B_MEM_ram2__4_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#139>STEP1B_MEM_STEP1B_MEM_ram1__4_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#131>STEP1B_MEM_STEP1B_MEM_ram0__4_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & <A href=#190>STEP1B_MEM_STEP1B_MEM_ram7__4_.Q</A> ; (8 pterms, 11 signals)

<A name=153>N_807</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#124>addrbus_0_2__n</A>
       & <A href=#184>STEP1B_MEM_STEP1B_MEM_ram6__5_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#176>STEP1B_MEM_STEP1B_MEM_ram5__5_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#160>STEP1B_MEM_STEP1B_MEM_ram3__5_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_2__n
       & <A href=#167>STEP1B_MEM_STEP1B_MEM_ram4__5_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_2__n
       & <A href=#149>STEP1B_MEM_STEP1B_MEM_ram2__5_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#140>STEP1B_MEM_STEP1B_MEM_ram1__5_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_2__n
       & <A href=#132>STEP1B_MEM_STEP1B_MEM_ram0__5_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_2__n
       & <A href=#191>STEP1B_MEM_STEP1B_MEM_ram7__5_.Q</A> ; (8 pterms, 11 signals)

<A name=77>N_84</A> = !<A href=#7>DIP_7_</A> & <A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & <A href=#120>addrbus_0_3__n</A>
       & !<A href=#124>addrbus_0_2__n</A> & <A href=#186>STEP1B_MEM_STEP1B_MEM_ram7__0_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#179>STEP1B_MEM_STEP1B_MEM_ram6__0_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#170>STEP1B_MEM_STEP1B_MEM_ram5__0_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#162>STEP1B_MEM_STEP1B_MEM_ram4__0_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#154>STEP1B_MEM_STEP1B_MEM_ram3__0_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#142>STEP1B_MEM_STEP1B_MEM_ram2__0_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#135>STEP1B_MEM_STEP1B_MEM_ram1__0_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n
       & addrbus_0_2__n & <A href=#127>STEP1B_MEM_STEP1B_MEM_ram0__0_.Q</A>
    # DIP_7_ & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#105>N_746</A>
    # DIP_7_ & !STEP1B_oADDR_3_.Q & <A href=#256>N_697</A>
    # !DIP_7_ & <A href=#94>step1b_mem_1_ramout_15_0__un1_n</A> ; (11 pterms, 17 signals)

<A name=78>N_85</A> = <A href=#7>DIP_7_</A> & <A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#245>STEP1B_MEM_STEP1B_MEM_ram15__1_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#238>STEP1B_MEM_STEP1B_MEM_ram14__1_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#231>STEP1B_MEM_STEP1B_MEM_ram13__1_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#224>STEP1B_MEM_STEP1B_MEM_ram12__1_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#217>STEP1B_MEM_STEP1B_MEM_ram11__1_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#208>STEP1B_MEM_STEP1B_MEM_ram10__1_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#201>STEP1B_MEM_STEP1B_MEM_ram9__1_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#194>STEP1B_MEM_STEP1B_MEM_ram8__1_.Q</A>
    # !DIP_7_ & <A href=#120>addrbus_0_3__n</A> & <A href=#146>N_803</A>
    # !DIP_7_ & <A href=#98>step1b_mem_1_ramout_15_1__un1_n</A>
    # DIP_7_ & !STEP1B_oADDR_3_.Q & <A href=#257>N_698</A> ; (11 pterms, 17 signals)

<A name=79>N_86</A> = !<A href=#7>DIP_7_</A> & !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#120>addrbus_0_3__n</A>
       & !<A href=#124>addrbus_0_2__n</A> & <A href=#239>STEP1B_MEM_STEP1B_MEM_ram14__2_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#232>STEP1B_MEM_STEP1B_MEM_ram13__2_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#218>STEP1B_MEM_STEP1B_MEM_ram11__2_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#225>STEP1B_MEM_STEP1B_MEM_ram12__2_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#210>STEP1B_MEM_STEP1B_MEM_ram10__2_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#202>STEP1B_MEM_STEP1B_MEM_ram9__2_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#195>STEP1B_MEM_STEP1B_MEM_ram8__2_.Q</A>
    # DIP_7_ & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#107>N_748</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#246>STEP1B_MEM_STEP1B_MEM_ram15__2_.Q</A>
    # !DIP_7_ & addrbus_0_3__n & <A href=#148>N_804</A>
    # DIP_7_ & <A href=#126>step1b_mem_ramout_15_2__un0_n</A> ; (11 pterms, 17 signals)

<A name=80>N_87</A> = !<A href=#7>DIP_7_</A> & !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#120>addrbus_0_3__n</A>
       & !<A href=#124>addrbus_0_2__n</A> & <A href=#240>STEP1B_MEM_STEP1B_MEM_ram14__3_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#233>STEP1B_MEM_STEP1B_MEM_ram13__3_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#219>STEP1B_MEM_STEP1B_MEM_ram11__3_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#226>STEP1B_MEM_STEP1B_MEM_ram12__3_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#212>STEP1B_MEM_STEP1B_MEM_ram10__3_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#203>STEP1B_MEM_STEP1B_MEM_ram9__3_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#196>STEP1B_MEM_STEP1B_MEM_ram8__3_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#247>STEP1B_MEM_STEP1B_MEM_ram15__3_.Q</A>
    # !DIP_7_ & addrbus_0_3__n & <A href=#150>N_805</A>
    # DIP_7_ & <A href=#121>step1b_mem_3__n</A> ; (10 pterms, 15 signals)

<A name=81>N_88</A> = !<A href=#7>DIP_7_</A> & !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#120>addrbus_0_3__n</A>
       & !<A href=#124>addrbus_0_2__n</A> & <A href=#241>STEP1B_MEM_STEP1B_MEM_ram14__4_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#234>STEP1B_MEM_STEP1B_MEM_ram13__4_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#220>STEP1B_MEM_STEP1B_MEM_ram11__4_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#227>STEP1B_MEM_STEP1B_MEM_ram12__4_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#213>STEP1B_MEM_STEP1B_MEM_ram10__4_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#204>STEP1B_MEM_STEP1B_MEM_ram9__4_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#197>STEP1B_MEM_STEP1B_MEM_ram8__4_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#248>STEP1B_MEM_STEP1B_MEM_ram15__4_.Q</A>
    # !DIP_7_ & addrbus_0_3__n & <A href=#152>N_806</A>
    # DIP_7_ & <A href=#123>step1b_mem_4__n</A> ; (10 pterms, 15 signals)

<A name=82>N_89</A> = <A href=#7>DIP_7_</A> & !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#242>STEP1B_MEM_STEP1B_MEM_ram14__5_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#235>STEP1B_MEM_STEP1B_MEM_ram13__5_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#221>STEP1B_MEM_STEP1B_MEM_ram11__5_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#228>STEP1B_MEM_STEP1B_MEM_ram12__5_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#214>STEP1B_MEM_STEP1B_MEM_ram10__5_.Q</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#205>STEP1B_MEM_STEP1B_MEM_ram9__5_.Q</A>
    # DIP_7_ & !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#198>STEP1B_MEM_STEP1B_MEM_ram8__5_.Q</A>
    # !DIP_7_ & <A href=#120>addrbus_0_3__n</A> & <A href=#153>N_807</A>
    # DIP_7_ & STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#249>STEP1B_MEM_STEP1B_MEM_ram15__5_.Q</A>
    # !DIP_7_ & <A href=#102>step1b_mem_1_ramout_15_5__un1_n</A>
    # DIP_7_ & <A href=#134>step1b_mem_ramout_15_5__un0_n</A> ; (11 pterms, 17 signals)

<A name=83>N_90</A> = !<A href=#7>DIP_7_</A> & !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A> & !<A href=#120>addrbus_0_3__n</A>
       & !<A href=#124>addrbus_0_2__n</A> & <A href=#243>STEP1B_MEM_STEP1B_MEM_ram14__6_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#236>STEP1B_MEM_STEP1B_MEM_ram13__6_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#222>STEP1B_MEM_STEP1B_MEM_ram11__6_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#229>STEP1B_MEM_STEP1B_MEM_ram12__6_.Q</A>
    # !DIP_7_ & !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#215>STEP1B_MEM_STEP1B_MEM_ram10__6_.Q</A>
    # !DIP_7_ & addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#206>STEP1B_MEM_STEP1B_MEM_ram9__6_.Q</A>
    # !DIP_7_ & !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n
       & addrbus_0_2__n & <A href=#199>STEP1B_MEM_STEP1B_MEM_ram8__6_.Q</A>
    # !DIP_7_ & addrbus_0__n & addrbus_1__n & !addrbus_0_3__n
       & !addrbus_0_2__n & <A href=#250>STEP1B_MEM_STEP1B_MEM_ram15__6_.Q</A>
    # DIP_7_ & <A href=#125>step1b_mem_6__n</A>
    # !DIP_7_ & <A href=#106>step1b_mem_1_ramout_15_6__un0_n</A> ; (10 pterms, 15 signals)

<A name=84>RGTPB_Q.D</A> = 1 ; (1 pterm, 0 signal)
RGTPB_Q.C = !<A href=#30>i_S1_NO</A> ; (1 pterm, 1 signal)
RGTPB_Q.AR = !<A href=#28>i_S1_NC</A> ; (1 pterm, 1 signal)
RGTPB_Q.AP = !<A href=#30>i_S1_NO</A> ; (1 pterm, 1 signal)

<A name=127>STEP1B_MEM_STEP1B_MEM_ram0__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=128>STEP1B_MEM_STEP1B_MEM_ram0__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=129>STEP1B_MEM_STEP1B_MEM_ram0__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=130>STEP1B_MEM_STEP1B_MEM_ram0__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram0__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=131>STEP1B_MEM_STEP1B_MEM_ram0__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=132>STEP1B_MEM_STEP1B_MEM_ram0__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=133>STEP1B_MEM_STEP1B_MEM_ram0__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram0__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram0__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=207>STEP1B_MEM_STEP1B_MEM_ram10__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=208>STEP1B_MEM_STEP1B_MEM_ram10__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=210>STEP1B_MEM_STEP1B_MEM_ram10__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=212>STEP1B_MEM_STEP1B_MEM_ram10__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram10__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=213>STEP1B_MEM_STEP1B_MEM_ram10__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=214>STEP1B_MEM_STEP1B_MEM_ram10__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=215>STEP1B_MEM_STEP1B_MEM_ram10__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram10__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram10__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=216>STEP1B_MEM_STEP1B_MEM_ram11__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=217>STEP1B_MEM_STEP1B_MEM_ram11__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=218>STEP1B_MEM_STEP1B_MEM_ram11__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=219>STEP1B_MEM_STEP1B_MEM_ram11__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram11__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=220>STEP1B_MEM_STEP1B_MEM_ram11__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=221>STEP1B_MEM_STEP1B_MEM_ram11__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=222>STEP1B_MEM_STEP1B_MEM_ram11__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram11__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram11__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=223>STEP1B_MEM_STEP1B_MEM_ram12__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=224>STEP1B_MEM_STEP1B_MEM_ram12__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=225>STEP1B_MEM_STEP1B_MEM_ram12__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=226>STEP1B_MEM_STEP1B_MEM_ram12__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram12__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=227>STEP1B_MEM_STEP1B_MEM_ram12__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=228>STEP1B_MEM_STEP1B_MEM_ram12__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=229>STEP1B_MEM_STEP1B_MEM_ram12__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram12__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram12__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=230>STEP1B_MEM_STEP1B_MEM_ram13__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=231>STEP1B_MEM_STEP1B_MEM_ram13__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=232>STEP1B_MEM_STEP1B_MEM_ram13__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=233>STEP1B_MEM_STEP1B_MEM_ram13__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram13__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=234>STEP1B_MEM_STEP1B_MEM_ram13__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=235>STEP1B_MEM_STEP1B_MEM_ram13__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=236>STEP1B_MEM_STEP1B_MEM_ram13__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram13__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram13__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=237>STEP1B_MEM_STEP1B_MEM_ram14__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=238>STEP1B_MEM_STEP1B_MEM_ram14__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=239>STEP1B_MEM_STEP1B_MEM_ram14__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=240>STEP1B_MEM_STEP1B_MEM_ram14__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram14__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=241>STEP1B_MEM_STEP1B_MEM_ram14__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=242>STEP1B_MEM_STEP1B_MEM_ram14__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=243>STEP1B_MEM_STEP1B_MEM_ram14__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram14__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram14__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=244>STEP1B_MEM_STEP1B_MEM_ram15__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=245>STEP1B_MEM_STEP1B_MEM_ram15__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=246>STEP1B_MEM_STEP1B_MEM_ram15__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=247>STEP1B_MEM_STEP1B_MEM_ram15__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram15__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=248>STEP1B_MEM_STEP1B_MEM_ram15__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=249>STEP1B_MEM_STEP1B_MEM_ram15__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=250>STEP1B_MEM_STEP1B_MEM_ram15__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram15__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram15__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=135>STEP1B_MEM_STEP1B_MEM_ram1__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=136>STEP1B_MEM_STEP1B_MEM_ram1__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=137>STEP1B_MEM_STEP1B_MEM_ram1__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=138>STEP1B_MEM_STEP1B_MEM_ram1__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram1__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=139>STEP1B_MEM_STEP1B_MEM_ram1__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=140>STEP1B_MEM_STEP1B_MEM_ram1__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=141>STEP1B_MEM_STEP1B_MEM_ram1__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram1__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram1__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=142>STEP1B_MEM_STEP1B_MEM_ram2__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=143>STEP1B_MEM_STEP1B_MEM_ram2__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=144>STEP1B_MEM_STEP1B_MEM_ram2__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=145>STEP1B_MEM_STEP1B_MEM_ram2__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram2__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=147>STEP1B_MEM_STEP1B_MEM_ram2__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=149>STEP1B_MEM_STEP1B_MEM_ram2__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=151>STEP1B_MEM_STEP1B_MEM_ram2__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram2__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram2__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=154>STEP1B_MEM_STEP1B_MEM_ram3__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=155>STEP1B_MEM_STEP1B_MEM_ram3__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=156>STEP1B_MEM_STEP1B_MEM_ram3__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=157>STEP1B_MEM_STEP1B_MEM_ram3__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram3__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=158>STEP1B_MEM_STEP1B_MEM_ram3__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=160>STEP1B_MEM_STEP1B_MEM_ram3__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=161>STEP1B_MEM_STEP1B_MEM_ram3__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram3__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram3__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=162>STEP1B_MEM_STEP1B_MEM_ram4__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=163>STEP1B_MEM_STEP1B_MEM_ram4__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=164>STEP1B_MEM_STEP1B_MEM_ram4__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=165>STEP1B_MEM_STEP1B_MEM_ram4__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram4__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=166>STEP1B_MEM_STEP1B_MEM_ram4__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=167>STEP1B_MEM_STEP1B_MEM_ram4__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=168>STEP1B_MEM_STEP1B_MEM_ram4__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram4__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram4__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=170>STEP1B_MEM_STEP1B_MEM_ram5__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=171>STEP1B_MEM_STEP1B_MEM_ram5__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=172>STEP1B_MEM_STEP1B_MEM_ram5__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=174>STEP1B_MEM_STEP1B_MEM_ram5__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram5__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=175>STEP1B_MEM_STEP1B_MEM_ram5__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=176>STEP1B_MEM_STEP1B_MEM_ram5__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=177>STEP1B_MEM_STEP1B_MEM_ram5__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram5__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram5__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=179>STEP1B_MEM_STEP1B_MEM_ram6__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=180>STEP1B_MEM_STEP1B_MEM_ram6__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=181>STEP1B_MEM_STEP1B_MEM_ram6__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=182>STEP1B_MEM_STEP1B_MEM_ram6__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram6__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=183>STEP1B_MEM_STEP1B_MEM_ram6__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=184>STEP1B_MEM_STEP1B_MEM_ram6__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=185>STEP1B_MEM_STEP1B_MEM_ram6__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram6__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram6__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=186>STEP1B_MEM_STEP1B_MEM_ram7__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=187>STEP1B_MEM_STEP1B_MEM_ram7__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=188>STEP1B_MEM_STEP1B_MEM_ram7__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=189>STEP1B_MEM_STEP1B_MEM_ram7__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram7__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=190>STEP1B_MEM_STEP1B_MEM_ram7__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=191>STEP1B_MEM_STEP1B_MEM_ram7__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=192>STEP1B_MEM_STEP1B_MEM_ram7__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram7__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram7__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & <A href=#253>step1b_un1_iaddr_1__n</A> & <A href=#254>step1b_un1_iaddr_2__n</A>
       & !<A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=193>STEP1B_MEM_STEP1B_MEM_ram8__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__0_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=194>STEP1B_MEM_STEP1B_MEM_ram8__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__1_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=195>STEP1B_MEM_STEP1B_MEM_ram8__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__2_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=196>STEP1B_MEM_STEP1B_MEM_ram8__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram8__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__3_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=197>STEP1B_MEM_STEP1B_MEM_ram8__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__4_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=198>STEP1B_MEM_STEP1B_MEM_ram8__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__5_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=199>STEP1B_MEM_STEP1B_MEM_ram8__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram8__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram8__6_.CE = <A href=#159>N_100_i</A> & !<A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=200>STEP1B_MEM_STEP1B_MEM_ram9__0_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#21>DIP_0_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__0_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__0_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=201>STEP1B_MEM_STEP1B_MEM_ram9__1_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
    # DIP_7_ & <A href=#19>DIP_1_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__1_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__1_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=202>STEP1B_MEM_STEP1B_MEM_ram9__2_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#96>STEP4B_qA_2_.Q</A>
    # DIP_7_ & <A href=#18>DIP_2_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__2_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__2_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=203>STEP1B_MEM_STEP1B_MEM_ram9__3_.D</A> = !<A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> & <A href=#97>STEP4B_qA_3_.Q</A>
    # DIP_7_ & <A href=#16>DIP_3_</A> ; (2 pterms, 6 signals)
STEP1B_MEM_STEP1B_MEM_ram9__3_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__3_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=204>STEP1B_MEM_STEP1B_MEM_ram9__4_.D</A> = <A href=#7>DIP_7_</A> & <A href=#15>DIP_4_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__4_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__4_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=205>STEP1B_MEM_STEP1B_MEM_ram9__5_.D</A> = <A href=#7>DIP_7_</A> & <A href=#13>DIP_5_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__5_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__5_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=206>STEP1B_MEM_STEP1B_MEM_ram9__6_.D</A> = <A href=#7>DIP_7_</A> & <A href=#12>DIP_6_</A> ; (1 pterm, 2 signals)
STEP1B_MEM_STEP1B_MEM_ram9__6_.C = <A href=#209>N_79</A> ; (1 pterm, 1 signal)
STEP1B_MEM_STEP1B_MEM_ram9__6_.CE = <A href=#159>N_100_i</A> & <A href=#252>step1b_un1_iaddr_0__n</A>
       & !<A href=#253>step1b_un1_iaddr_1__n</A> & !<A href=#254>step1b_un1_iaddr_2__n</A>
       & <A href=#255>step1b_un1_iaddr_3__n</A> ; (1 pterm, 5 signals)

<A name=86>STEP1B_oADDR_0_.D</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> ; (1 pterm, 1 signal)
STEP1B_oADDR_0_.C = <A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP1B_oADDR_0_.CE = <A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=87>STEP1B_oADDR_1_.D</A> = <A href=#86>STEP1B_oADDR_0_.Q</A> & !<A href=#87>STEP1B_oADDR_1_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q ; (2 pterms, 2 signals)
STEP1B_oADDR_1_.C = <A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP1B_oADDR_1_.CE = <A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=88>STEP1B_oADDR_2_.D</A> = <A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & !<A href=#88>STEP1B_oADDR_2_.Q</A>
    # !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_2_.Q ; (3 pterms, 3 signals)
STEP1B_oADDR_2_.C = <A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP1B_oADDR_2_.CE = <A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=89>STEP1B_oADDR_3_.D</A> = <A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & !<A href=#89>STEP1B_oADDR_3_.Q</A>
    # !STEP1B_oADDR_2_.Q & STEP1B_oADDR_3_.Q
    # !STEP1B_oADDR_1_.Q & STEP1B_oADDR_3_.Q
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_3_.Q ; (4 pterms, 4 signals)
STEP1B_oADDR_3_.C = <A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP1B_oADDR_3_.CE = <A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=113>STEP2_qPC_0_.D</A> = !<A href=#113>STEP2_qPC_0_.Q</A> ; (1 pterm, 1 signal)
STEP2_qPC_0_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_0_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_0_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=114>STEP2_qPC_1_.D</A> = <A href=#113>STEP2_qPC_0_.Q</A> & !<A href=#114>STEP2_qPC_1_.Q</A>
    # !STEP2_qPC_0_.Q & STEP2_qPC_1_.Q ; (2 pterms, 2 signals)
STEP2_qPC_1_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_1_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_1_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=116>STEP2_qPC_2_.D</A> = <A href=#113>STEP2_qPC_0_.Q</A> & <A href=#114>STEP2_qPC_1_.Q</A> & !<A href=#116>STEP2_qPC_2_.Q</A>
    # !STEP2_qPC_1_.Q & STEP2_qPC_2_.Q
    # !STEP2_qPC_0_.Q & STEP2_qPC_2_.Q ; (3 pterms, 3 signals)
STEP2_qPC_2_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_2_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_2_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=118>STEP2_qPC_3_.D</A> = <A href=#113>STEP2_qPC_0_.Q</A> & <A href=#114>STEP2_qPC_1_.Q</A> & <A href=#116>STEP2_qPC_2_.Q</A>
       & !<A href=#118>STEP2_qPC_3_.Q</A>
    # !STEP2_qPC_2_.Q & STEP2_qPC_3_.Q
    # !STEP2_qPC_1_.Q & STEP2_qPC_3_.Q
    # !STEP2_qPC_0_.Q & STEP2_qPC_3_.Q ; (4 pterms, 4 signals)
STEP2_qPC_3_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_3_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)
STEP2_qPC_3_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=108>STEP3_qIR_0_.D</A> = <A href=#77>N_84</A> ; (1 pterm, 1 signal)
STEP3_qIR_0_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_0_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=110>STEP3_qIR_1_.D</A> = <A href=#78>N_85</A> ; (1 pterm, 1 signal)
STEP3_qIR_1_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_1_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=111>STEP3_qIR_2_.D</A> = <A href=#79>N_86</A> ; (1 pterm, 1 signal)
STEP3_qIR_2_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_2_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=112>STEP3_qIR_3_.D</A> = <A href=#80>N_87</A> ; (1 pterm, 1 signal)
STEP3_qIR_3_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_3_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=90>STEP3_qIR_4_.D</A> = <A href=#81>N_88</A> ; (1 pterm, 1 signal)
STEP3_qIR_4_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_4_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=92>STEP3_qIR_5_.D</A> = <A href=#82>N_89</A> ; (1 pterm, 1 signal)
STEP3_qIR_5_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_5_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=95>STEP3_qIR_6_.D</A> = <A href=#83>N_90</A> ; (1 pterm, 1 signal)
STEP3_qIR_6_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP3_qIR_6_.CE = <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ; (1 pterm, 2 signals)

<A name=91>STEP4B_qA_0_.D</A> = <A href=#36>o_MIDRED_5_</A> & !<A href=#91>STEP4B_qA_0_.Q</A> & <A href=#211>N_80</A>
    # <A href=#35>o_MIDRED_6_</A> & STEP4B_qA_0_.Q & !N_80
    # !o_MIDRED_6_ & STEP4B_qA_0_.Q & N_80
    # o_MIDRED_6_ & !STEP4B_qA_0_.Q & N_80 ; (4 pterms, 4 signals)
STEP4B_qA_0_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP4B_qA_0_.CE = !<A href=#9>o_MIDRED_7_</A> ; (1 pterm, 1 signal)

<A name=93>STEP4B_qA_1_.D</A> = !( !<A href=#35>o_MIDRED_6_</A> & !<A href=#36>o_MIDRED_5_</A> & !<A href=#93>STEP4B_qA_1_.Q</A>
    # !o_MIDRED_6_ & !<A href=#78>N_85</A> & !<A href=#99>ipe</A>
    # !<A href=#19>DIP_1_</A> & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & !<A href=#115>STEP4B_uche_P_i_o2_1_</A> & !<A href=#251>STEP4B_uche_S_1_0_a2_1_1_</A>
    # o_MIDRED_6_ & STEP4B_uche_P_i_o2_1_ & STEP4B_uche_S_1_0_a2_1_1_ ) ; (5 pterms, 8 signals)
STEP4B_qA_1_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP4B_qA_1_.CE = !<A href=#9>o_MIDRED_7_</A> ; (1 pterm, 1 signal)

<A name=96>STEP4B_qA_2_.D</A> = !( <A href=#35>o_MIDRED_6_</A> & <A href=#96>STEP4B_qA_2_.Q</A> & !<A href=#117>STEP4B_uche_P_i_o2_2_</A>
       & !<A href=#169>step4b_uche_c_0_1__n</A>
    # o_MIDRED_6_ & STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
       & step4b_uche_c_0_1__n
    # o_MIDRED_6_ & !STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
       & !step4b_uche_c_0_1__n
    # !o_MIDRED_6_ & !<A href=#79>N_86</A> & !<A href=#99>ipe</A>
    # !<A href=#18>DIP_2_</A> & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_
       & step4b_uche_c_0_1__n
    # !o_MIDRED_6_ & !<A href=#36>o_MIDRED_5_</A> & !STEP4B_qA_2_.Q ) ; (7 pterms, 8 signals)
STEP4B_qA_2_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP4B_qA_2_.CE = !<A href=#9>o_MIDRED_7_</A> ; (1 pterm, 1 signal)

<A name=97>STEP4B_qA_3_.D</A> = !( !<A href=#35>o_MIDRED_6_</A> & !<A href=#36>o_MIDRED_5_</A> & !<A href=#97>STEP4B_qA_3_.Q</A>
    # !o_MIDRED_6_ & !<A href=#80>N_87</A> & !<A href=#99>ipe</A>
    # !<A href=#16>DIP_3_</A> & !o_MIDRED_6_ & ipe
    # o_MIDRED_6_ & <A href=#109>STEP4B_uche_P_0_a2_3_</A> & !<A href=#178>step4b_uche_c_0_2__n</A>
    # o_MIDRED_6_ & !STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n ) ; (5 pterms, 8 signals)
STEP4B_qA_3_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP4B_qA_3_.CE = !<A href=#9>o_MIDRED_7_</A> ; (1 pterm, 1 signal)

<A name=109>STEP4B_uche_P_0_a2_3_.X1</A> = <A href=#36>o_MIDRED_5_</A> & !<A href=#80>N_87</A> & !<A href=#99>ipe</A>
    # !o_MIDRED_5_ & N_87 & !ipe
    # !<A href=#16>DIP_3_</A> & o_MIDRED_5_ & ipe
    # DIP_3_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)
STEP4B_uche_P_0_a2_3_.X2 = !<A href=#97>STEP4B_qA_3_.Q</A> ; (1 pterm, 1 signal)

<A name=115>STEP4B_uche_P_i_o2_1_</A> = <A href=#36>o_MIDRED_5_</A> & <A href=#78>N_85</A> & !<A href=#99>ipe</A>
    # <A href=#19>DIP_1_</A> & o_MIDRED_5_ & ipe
    # !o_MIDRED_5_ & !N_85 & !ipe
    # !DIP_1_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)

<A name=117>STEP4B_uche_P_i_o2_2_</A> = <A href=#36>o_MIDRED_5_</A> & <A href=#79>N_86</A> & !<A href=#99>ipe</A>
    # <A href=#18>DIP_2_</A> & o_MIDRED_5_ & ipe
    # !o_MIDRED_5_ & !N_86 & !ipe
    # !DIP_2_ & !o_MIDRED_5_ & ipe ; (4 pterms, 4 signals)

<A name=251>STEP4B_uche_S_1_0_a2_1_1_</A> = !<A href=#36>o_MIDRED_5_</A> & !<A href=#93>STEP4B_qA_1_.Q</A> & !<A href=#211>N_80</A>
    # <A href=#91>STEP4B_qA_0_.Q</A> & !STEP4B_qA_1_.Q & N_80
    # o_MIDRED_5_ & STEP4B_qA_1_.Q & !N_80
    # !STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & N_80 ; (4 pterms, 4 signals)

<A name=100>STEP5B_oDATA_0_.D</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#91>STEP4B_qA_0_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 4 signals)
STEP5B_oDATA_0_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP5B_oDATA_0_.CE = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#92>STEP3_qIR_5_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 5 signals)
STEP5B_oDATA_0_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=101>STEP5B_oDATA_1_.D</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#93>STEP4B_qA_1_.Q</A>
       & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 4 signals)
STEP5B_oDATA_1_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP5B_oDATA_1_.CE = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#92>STEP3_qIR_5_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 5 signals)
STEP5B_oDATA_1_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=103>STEP5B_oDATA_2_.D</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
       & <A href=#96>STEP4B_qA_2_.Q</A> ; (1 pterm, 4 signals)
STEP5B_oDATA_2_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP5B_oDATA_2_.CE = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#92>STEP3_qIR_5_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 5 signals)
STEP5B_oDATA_2_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=104>STEP5B_oDATA_3_.D</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A>
       & <A href=#97>STEP4B_qA_3_.Q</A> ; (1 pterm, 4 signals)
STEP5B_oDATA_3_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
STEP5B_oDATA_3_.CE = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A>
       & <A href=#92>STEP3_qIR_5_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 5 signals)
STEP5B_oDATA_3_.AR = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=124>addrbus_0_2__n</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & <A href=#111>STEP3_qIR_2_.Q</A>
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !<A href=#95>STEP3_qIR_6_.Q</A> & STEP3_qIR_2_.Q
    # o_TOPRED_3_.Q & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#116>STEP2_qPC_2_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_2_.Q ) ; (4 pterms, 7 signals)

<A name=120>addrbus_0_3__n</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & <A href=#112>STEP3_qIR_3_.Q</A>
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !<A href=#95>STEP3_qIR_6_.Q</A> & STEP3_qIR_3_.Q
    # o_TOPRED_3_.Q & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#118>STEP2_qPC_3_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_3_.Q ) ; (4 pterms, 7 signals)

<A name=75>addrbus_0__n</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & <A href=#108>STEP3_qIR_0_.Q</A>
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !<A href=#95>STEP3_qIR_6_.Q</A> & STEP3_qIR_0_.Q
    # o_TOPRED_3_.Q & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#113>STEP2_qPC_0_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_0_.Q ; (4 pterms, 7 signals)

<A name=76>addrbus_1__n</A> = !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & <A href=#110>STEP3_qIR_1_.Q</A>
    # !o_TOPRED_3_.Q & STEP3_qIR_5_.Q & !<A href=#95>STEP3_qIR_6_.Q</A> & STEP3_qIR_1_.Q
    # o_TOPRED_3_.Q & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#114>STEP2_qPC_1_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q & STEP3_qIR_1_.Q ; (4 pterms, 7 signals)

<A name=99>ipe</A> = !<A href=#27>o_TOPRED_3_.Q</A> & !<A href=#90>STEP3_qIR_4_.Q</A> & <A href=#92>STEP3_qIR_5_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 4 signals)

<A name=48>o_BOTRED_0_</A> = !<A href=#21>DIP_0_</A> ; (1 pterm, 1 signal)

<A name=47>o_BOTRED_1_</A> = !<A href=#19>DIP_1_</A> ; (1 pterm, 1 signal)

<A name=46>o_BOTRED_2_</A> = !<A href=#18>DIP_2_</A> ; (1 pterm, 1 signal)

<A name=45>o_BOTRED_3_</A> = !<A href=#16>DIP_3_</A> ; (1 pterm, 1 signal)

<A name=44>o_BOTRED_4_</A> = !<A href=#15>DIP_4_</A> ; (1 pterm, 1 signal)

<A name=43>o_BOTRED_5_</A> = !<A href=#13>DIP_5_</A> ; (1 pterm, 1 signal)

<A name=42>o_BOTRED_6_</A> = !<A href=#12>DIP_6_</A> ; (1 pterm, 1 signal)

<A name=10>o_BOTRED_7_</A> = !<A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=54>o_DIS1_0_</A> = <A href=#77>N_84</A> & <A href=#78>N_85</A> & <A href=#79>N_86</A> & !<A href=#80>N_87</A>
    # !N_84 & !N_85 & N_86 & N_87
    # !N_85 & !N_86 & !N_87 ; (3 pterms, 4 signals)

<A name=53>o_DIS1_1_</A> = <A href=#77>N_84</A> & !<A href=#78>N_85</A> & <A href=#79>N_86</A> & <A href=#80>N_87</A>
    # N_85 & !N_86 & !N_87
    # N_84 & !N_86 & !N_87
    # N_84 & N_85 & !N_87 ; (4 pterms, 4 signals)

<A name=52>o_DIS1_2_</A> = <A href=#77>N_84</A> & !<A href=#78>N_85</A> & !<A href=#79>N_86</A>
    # !N_85 & N_86 & !<A href=#80>N_87</A>
    # N_84 & !N_87 ; (3 pterms, 4 signals)

<A name=51>o_DIS1_3_</A> = !<A href=#77>N_84</A> & <A href=#78>N_85</A> & !<A href=#79>N_86</A> & <A href=#80>N_87</A>
    # N_84 & !N_85 & !N_86 & !N_87
    # !N_84 & !N_85 & N_86 & !N_87
    # N_84 & N_85 & N_86 ; (4 pterms, 4 signals)

<A name=50>o_DIS1_4_</A> = !<A href=#77>N_84</A> & <A href=#78>N_85</A> & !<A href=#79>N_86</A> & !<A href=#80>N_87</A>
    # N_85 & N_86 & N_87
    # !N_84 & N_86 & N_87 ; (3 pterms, 4 signals)

<A name=49>o_DIS1_5_</A> = <A href=#77>N_84</A> & !<A href=#78>N_85</A> & <A href=#79>N_86</A> & !<A href=#80>N_87</A>
    # !N_84 & N_85 & N_86
    # N_84 & N_85 & N_87
    # !N_84 & N_86 & N_87 ; (4 pterms, 4 signals)

<A name=11>o_DIS1_6_</A> = !<A href=#77>N_84</A> & !<A href=#78>N_85</A> & <A href=#79>N_86</A> & !<A href=#80>N_87</A>
    # N_84 & N_85 & !N_86 & N_87
    # N_84 & !N_85 & !N_86 & !N_87
    # N_84 & !N_85 & N_86 & N_87 ; (4 pterms, 4 signals)

<A name=60>o_DIS2_0_</A> = <A href=#81>N_88</A> & <A href=#82>N_89</A> & <A href=#83>N_90</A>
    # !N_89 & !N_90 ; (2 pterms, 3 signals)

<A name=59>o_DIS2_1_</A> = <A href=#81>N_88</A> & <A href=#82>N_89</A>
    # N_89 & !<A href=#83>N_90</A>
    # N_88 & !N_90 ; (3 pterms, 3 signals)

<A name=58>o_DIS2_2_</A> = <A href=#81>N_88</A>
    # !<A href=#82>N_89</A> & <A href=#83>N_90</A> ; (2 pterms, 3 signals)

<A name=57>o_DIS2_3_</A> = <A href=#81>N_88</A> & !<A href=#82>N_89</A> & !<A href=#83>N_90</A>
    # !N_88 & !N_89 & N_90
    # N_88 & N_89 & N_90 ; (3 pterms, 3 signals)

<A name=56>o_DIS2_4_</A> = !<A href=#81>N_88</A> & <A href=#82>N_89</A> & !<A href=#83>N_90</A> ; (1 pterm, 3 signals)

<A name=55>o_DIS2_5_</A> = <A href=#81>N_88</A> & !<A href=#82>N_89</A> & <A href=#83>N_90</A>
    # !N_88 & N_89 & N_90 ; (2 pterms, 3 signals)

<A name=14>o_DIS2_6_</A> = <A href=#81>N_88</A> & !<A href=#82>N_89</A> & !<A href=#83>N_90</A>
    # !N_88 & !N_89 & N_90 ; (2 pterms, 3 signals)

<A name=66>o_DIS3_0_</A> = <A href=#252>step1b_un1_iaddr_0__n</A> & <A href=#253>step1b_un1_iaddr_1__n</A>
       & <A href=#254>step1b_un1_iaddr_2__n</A> & !<A href=#255>step1b_un1_iaddr_3__n</A>
    # !step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

<A name=65>o_DIS3_1_</A> = <A href=#252>step1b_un1_iaddr_0__n</A> & !<A href=#253>step1b_un1_iaddr_1__n</A>
       & <A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A>
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_2__n & !step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

<A name=64>o_DIS3_2_</A> = <A href=#252>step1b_un1_iaddr_0__n</A> & !<A href=#253>step1b_un1_iaddr_1__n</A>
       & !<A href=#254>step1b_un1_iaddr_2__n</A>
    # !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & !<A href=#255>step1b_un1_iaddr_3__n</A>
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

<A name=63>o_DIS3_3_</A> = !<A href=#252>step1b_un1_iaddr_0__n</A> & <A href=#253>step1b_un1_iaddr_1__n</A>
       & !<A href=#254>step1b_un1_iaddr_2__n</A> & <A href=#255>step1b_un1_iaddr_3__n</A>
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n ; (4 pterms, 4 signals)

<A name=62>o_DIS3_4_</A> = !<A href=#252>step1b_un1_iaddr_0__n</A> & <A href=#253>step1b_un1_iaddr_1__n</A>
       & !<A href=#254>step1b_un1_iaddr_2__n</A> & !<A href=#255>step1b_un1_iaddr_3__n</A>
    # step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (3 pterms, 4 signals)

<A name=61>o_DIS3_5_</A> = <A href=#252>step1b_un1_iaddr_0__n</A> & !<A href=#253>step1b_un1_iaddr_1__n</A>
       & <A href=#254>step1b_un1_iaddr_2__n</A> & !<A href=#255>step1b_un1_iaddr_3__n</A>
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & step1b_un1_iaddr_3__n
    # !step1b_un1_iaddr_0__n & step1b_un1_iaddr_2__n & step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

<A name=17>o_DIS3_6_</A> = !<A href=#252>step1b_un1_iaddr_0__n</A> & !<A href=#253>step1b_un1_iaddr_1__n</A>
       & <A href=#254>step1b_un1_iaddr_2__n</A> & !<A href=#255>step1b_un1_iaddr_3__n</A>
    # step1b_un1_iaddr_0__n & step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & !step1b_un1_iaddr_2__n
       & !step1b_un1_iaddr_3__n
    # step1b_un1_iaddr_0__n & !step1b_un1_iaddr_1__n & step1b_un1_iaddr_2__n
       & step1b_un1_iaddr_3__n ; (4 pterms, 4 signals)

<A name=72>o_DIS4_0_</A> = <A href=#100>STEP5B_oDATA_0_.Q</A> & <A href=#101>STEP5B_oDATA_1_.Q</A> & <A href=#103>STEP5B_oDATA_2_.Q</A>
       & !<A href=#104>STEP5B_oDATA_3_.Q</A>
    # !STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q & !STEP5B_oDATA_3_.Q
    # <A href=#7>DIP_7_</A> ; (4 pterms, 5 signals)

<A name=71>o_DIS4_1_.X1</A> = <A href=#7>DIP_7_</A>
    # !DIP_7_ & <A href=#100>STEP5B_oDATA_0_.Q</A> & !<A href=#101>STEP5B_oDATA_1_.Q</A> & <A href=#103>STEP5B_oDATA_2_.Q</A>
    # !DIP_7_ & !STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !<A href=#104>STEP5B_oDATA_3_.Q</A> ; (3 pterms, 5 signals)
o_DIS4_1_.X2 = !<A href=#7>DIP_7_</A> & <A href=#100>STEP5B_oDATA_0_.Q</A> & !<A href=#104>STEP5B_oDATA_3_.Q</A> ; (1 pterm, 3 signals)

<A name=70>o_DIS4_2_</A> = <A href=#100>STEP5B_oDATA_0_.Q</A> & !<A href=#101>STEP5B_oDATA_1_.Q</A> & !<A href=#103>STEP5B_oDATA_2_.Q</A>
    # !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q & !<A href=#104>STEP5B_oDATA_3_.Q</A>
    # <A href=#7>DIP_7_</A>
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_3_.Q ; (4 pterms, 5 signals)

<A name=69>o_DIS4_3_</A> = !<A href=#100>STEP5B_oDATA_0_.Q</A> & <A href=#101>STEP5B_oDATA_1_.Q</A> & !<A href=#103>STEP5B_oDATA_2_.Q</A>
       & <A href=#104>STEP5B_oDATA_3_.Q</A>
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
    # <A href=#7>DIP_7_</A> ; (5 pterms, 5 signals)

<A name=68>o_DIS4_4_</A> = !<A href=#100>STEP5B_oDATA_0_.Q</A> & <A href=#101>STEP5B_oDATA_1_.Q</A> & !<A href=#103>STEP5B_oDATA_2_.Q</A>
       & !<A href=#104>STEP5B_oDATA_3_.Q</A>
    # STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q & STEP5B_oDATA_3_.Q
    # !STEP5B_oDATA_0_.Q & STEP5B_oDATA_2_.Q & STEP5B_oDATA_3_.Q
    # <A href=#7>DIP_7_</A> ; (4 pterms, 5 signals)

<A name=67>o_DIS4_5_.X1</A> = <A href=#7>DIP_7_</A>
    # !DIP_7_ & !<A href=#100>STEP5B_oDATA_0_.Q</A> & <A href=#103>STEP5B_oDATA_2_.Q</A>
    # !DIP_7_ & STEP5B_oDATA_0_.Q & <A href=#101>STEP5B_oDATA_1_.Q</A> & <A href=#104>STEP5B_oDATA_3_.Q</A> ; (3 pterms, 5 signals)
o_DIS4_5_.X2 = !<A href=#7>DIP_7_</A> & !<A href=#101>STEP5B_oDATA_1_.Q</A> & <A href=#103>STEP5B_oDATA_2_.Q</A>
       & !<A href=#104>STEP5B_oDATA_3_.Q</A> ; (1 pterm, 4 signals)

<A name=20>o_DIS4_6_</A> = !<A href=#100>STEP5B_oDATA_0_.Q</A> & !<A href=#101>STEP5B_oDATA_1_.Q</A> & <A href=#103>STEP5B_oDATA_2_.Q</A>
       & !<A href=#104>STEP5B_oDATA_3_.Q</A>
    # STEP5B_oDATA_0_.Q & STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & !STEP5B_oDATA_2_.Q
       & !STEP5B_oDATA_3_.Q
    # STEP5B_oDATA_0_.Q & !STEP5B_oDATA_1_.Q & STEP5B_oDATA_2_.Q
       & STEP5B_oDATA_3_.Q
    # <A href=#7>DIP_7_</A> ; (5 pterms, 5 signals)

<A name=74>o_JUMBO_0_.D</A> = 1 ; (1 pterm, 0 signal)
o_JUMBO_0_.C = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)
o_JUMBO_0_.AR = <A href=#258>o_JUMBO_0__0</A> ; (1 pterm, 1 signal)
o_JUMBO_0_.AP = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=258>o_JUMBO_0__0</A> = <A href=#7>DIP_7_</A> & !<A href=#27>o_TOPRED_3_.Q</A> & !<A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & !<A href=#95>STEP3_qIR_6_.Q</A>
    # !o_TOPRED_3_.Q & !<A href=#85>LFTPB_Q.Q</A> & !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q
       & !STEP3_qIR_6_.Q ; (2 pterms, 6 signals)

<A name=73>o_JUMBO_1_</A> = !<A href=#7>DIP_7_</A> ; (1 pterm, 1 signal)

<A name=23>o_JUMBO_2_</A> = !( !<A href=#7>DIP_7_</A> & <A href=#74>o_JUMBO_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=6>o_LED_YELLOW_0_.D</A> = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_0_.C = !<A href=#30>i_S1_NO</A> ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AR = !<A href=#30>i_S1_NO</A> ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AP = !<A href=#28>i_S1_NC</A> ; (1 pterm, 1 signal)

<A name=26>o_LED_YELLOW_1_.D</A> = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_1_.C = !<A href=#34>i_S2_NO</A> ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AR = !<A href=#34>i_S2_NO</A> ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AP = !<A href=#32>i_S2_NC</A> ; (1 pterm, 1 signal)

<A name=41>o_MIDRED_0_</A> = !( <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=40>o_MIDRED_1_</A> = !( <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=39>o_MIDRED_2_</A> = !<A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A> & !<A href=#95>STEP3_qIR_6_.Q</A>
    # STEP3_qIR_5_.Q & STEP3_qIR_6_.Q
    # <A href=#27>o_TOPRED_3_.Q</A> ; (3 pterms, 4 signals)

<A name=38>o_MIDRED_3_</A> = !( <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=37>o_MIDRED_4_</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#95>STEP3_qIR_6_.Q</A> ) ; (1 pterm, 3 signals)

<A name=36>o_MIDRED_5_</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & <A href=#92>STEP3_qIR_5_.Q</A>
       & !<A href=#95>STEP3_qIR_6_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & !STEP3_qIR_5_.Q & STEP3_qIR_6_.Q ) ; (2 pterms, 4 signals)

<A name=35>o_MIDRED_6_</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#90>STEP3_qIR_4_.Q</A> & !<A href=#92>STEP3_qIR_5_.Q</A>
       & !<A href=#95>STEP3_qIR_6_.Q</A>
    # !o_TOPRED_3_.Q & !STEP3_qIR_4_.Q & STEP3_qIR_6_.Q ) ; (2 pterms, 4 signals)

<A name=9>o_MIDRED_7_</A> = !( !<A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> & <A href=#92>STEP3_qIR_5_.Q</A>
       & !<A href=#95>STEP3_qIR_6_.Q</A>
    # !o_TOPRED_3_.Q & o_JUMBO_0_.Q & <A href=#90>STEP3_qIR_4_.Q</A> & !STEP3_qIR_6_.Q
    # !o_TOPRED_3_.Q & o_JUMBO_0_.Q & !STEP3_qIR_4_.Q & STEP3_qIR_6_.Q ) ; (3 pterms, 5 signals)

<A name=33>o_TOPRED_0_</A> = !<A href=#90>STEP3_qIR_4_.Q</A> ; (1 pterm, 1 signal)

<A name=31>o_TOPRED_1_</A> = !<A href=#92>STEP3_qIR_5_.Q</A> ; (1 pterm, 1 signal)

<A name=29>o_TOPRED_2_</A> = !<A href=#95>STEP3_qIR_6_.Q</A> ; (1 pterm, 1 signal)

<A name=27>o_TOPRED_3_.D</A> = !( <A href=#27>o_TOPRED_3_.Q</A> & <A href=#74>o_JUMBO_0_.Q</A> ) ; (1 pterm, 2 signals)
o_TOPRED_3_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)
o_TOPRED_3_.AP = !<A href=#7>DIP_7_</A> & <A href=#85>LFTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=25>o_TOPRED_4_.D</A> = !<A href=#173>step4b_next_cf_0_n</A> & !<A href=#178>step4b_uche_c_0_2__n</A>
    # step4b_next_cf_0_n & step4b_uche_c_0_2__n ; (2 pterms, 2 signals)
o_TOPRED_4_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=24>o_TOPRED_5_.D</A> = <A href=#109>STEP4B_uche_P_0_a2_3_</A> & !<A href=#178>step4b_uche_c_0_2__n</A>
    # !STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n ; (2 pterms, 2 signals)
o_TOPRED_5_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=22>o_TOPRED_6_.D</A> = !<A href=#96>STEP4B_qA_2_.Q</A> & !<A href=#117>STEP4B_uche_P_i_o2_2_</A>
       & !<A href=#169>step4b_uche_c_0_1__n</A>
    # STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_ & !step4b_uche_c_0_1__n
    # STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_2_ & step4b_uche_c_0_1__n
    # !STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_ & step4b_uche_c_0_1__n
    # <A href=#91>STEP4B_qA_0_.Q</A> & !<A href=#211>N_80</A>
    # !STEP4B_qA_0_.Q & N_80
    # !<A href=#109>STEP4B_uche_P_0_a2_3_</A> & !<A href=#178>step4b_uche_c_0_2__n</A>
    # STEP4B_uche_P_0_a2_3_ & step4b_uche_c_0_2__n
    # <A href=#115>STEP4B_uche_P_i_o2_1_</A> & !<A href=#251>STEP4B_uche_S_1_0_a2_1_1_</A>
    # !STEP4B_uche_P_i_o2_1_ & STEP4B_uche_S_1_0_a2_1_1_ ; (10 pterms, 9 signals)
o_TOPRED_6_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=8>o_TOPRED_7_.D</A> = <A href=#173>step4b_next_cf_0_n</A> ; (1 pterm, 1 signal)
o_TOPRED_7_.C = !<A href=#7>DIP_7_</A> & <A href=#84>RGTPB_Q.Q</A> ; (1 pterm, 2 signals)

<A name=94>step1b_mem_1_ramout_15_0__un1_n</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A>
       & !<A href=#120>addrbus_0_3__n</A> & !<A href=#124>addrbus_0_2__n</A> & <A href=#237>STEP1B_MEM_STEP1B_MEM_ram14__0_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#230>STEP1B_MEM_STEP1B_MEM_ram13__0_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#216>STEP1B_MEM_STEP1B_MEM_ram11__0_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#223>STEP1B_MEM_STEP1B_MEM_ram12__0_.Q</A>
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#207>STEP1B_MEM_STEP1B_MEM_ram10__0_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#200>STEP1B_MEM_STEP1B_MEM_ram9__0_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#193>STEP1B_MEM_STEP1B_MEM_ram8__0_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#244>STEP1B_MEM_STEP1B_MEM_ram15__0_.Q</A> ; (8 pterms, 12 signals)

<A name=98>step1b_mem_1_ramout_15_1__un1_n</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A>
       & !<A href=#120>addrbus_0_3__n</A> & !<A href=#124>addrbus_0_2__n</A> & <A href=#238>STEP1B_MEM_STEP1B_MEM_ram14__1_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#231>STEP1B_MEM_STEP1B_MEM_ram13__1_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#217>STEP1B_MEM_STEP1B_MEM_ram11__1_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#224>STEP1B_MEM_STEP1B_MEM_ram12__1_.Q</A>
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#208>STEP1B_MEM_STEP1B_MEM_ram10__1_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#201>STEP1B_MEM_STEP1B_MEM_ram9__1_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#194>STEP1B_MEM_STEP1B_MEM_ram8__1_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#245>STEP1B_MEM_STEP1B_MEM_ram15__1_.Q</A> ; (8 pterms, 12 signals)

<A name=102>step1b_mem_1_ramout_15_5__un1_n</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A>
       & !<A href=#120>addrbus_0_3__n</A> & !<A href=#124>addrbus_0_2__n</A> & <A href=#242>STEP1B_MEM_STEP1B_MEM_ram14__5_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#235>STEP1B_MEM_STEP1B_MEM_ram13__5_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#221>STEP1B_MEM_STEP1B_MEM_ram11__5_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#228>STEP1B_MEM_STEP1B_MEM_ram12__5_.Q</A>
    # !addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#214>STEP1B_MEM_STEP1B_MEM_ram10__5_.Q</A>
    # addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#205>STEP1B_MEM_STEP1B_MEM_ram9__5_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & !addrbus_0_3__n & addrbus_0_2__n
       & <A href=#198>STEP1B_MEM_STEP1B_MEM_ram8__5_.Q</A>
    # addrbus_0__n & addrbus_1__n & !addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#249>STEP1B_MEM_STEP1B_MEM_ram15__5_.Q</A> ; (8 pterms, 12 signals)

<A name=106>step1b_mem_1_ramout_15_6__un0_n</A> = !<A href=#75>addrbus_0__n</A> & <A href=#76>addrbus_1__n</A>
       & <A href=#120>addrbus_0_3__n</A> & !<A href=#124>addrbus_0_2__n</A> & <A href=#185>STEP1B_MEM_STEP1B_MEM_ram6__6_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#177>STEP1B_MEM_STEP1B_MEM_ram5__6_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#161>STEP1B_MEM_STEP1B_MEM_ram3__6_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#168>STEP1B_MEM_STEP1B_MEM_ram4__6_.Q</A>
    # !addrbus_0__n & addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#151>STEP1B_MEM_STEP1B_MEM_ram2__6_.Q</A>
    # addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#141>STEP1B_MEM_STEP1B_MEM_ram1__6_.Q</A>
    # !addrbus_0__n & !addrbus_1__n & addrbus_0_3__n & addrbus_0_2__n
       & <A href=#133>STEP1B_MEM_STEP1B_MEM_ram0__6_.Q</A>
    # addrbus_0__n & addrbus_1__n & addrbus_0_3__n & !addrbus_0_2__n
       & <A href=#192>STEP1B_MEM_STEP1B_MEM_ram7__6_.Q</A> ; (8 pterms, 12 signals)

<A name=121>step1b_mem_3__n</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#240>STEP1B_MEM_STEP1B_MEM_ram14__3_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#233>STEP1B_MEM_STEP1B_MEM_ram13__3_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#219>STEP1B_MEM_STEP1B_MEM_ram11__3_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#189>STEP1B_MEM_STEP1B_MEM_ram7__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#226>STEP1B_MEM_STEP1B_MEM_ram12__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#212>STEP1B_MEM_STEP1B_MEM_ram10__3_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#203>STEP1B_MEM_STEP1B_MEM_ram9__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#182>STEP1B_MEM_STEP1B_MEM_ram6__3_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#174>STEP1B_MEM_STEP1B_MEM_ram5__3_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#157>STEP1B_MEM_STEP1B_MEM_ram3__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#196>STEP1B_MEM_STEP1B_MEM_ram8__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#165>STEP1B_MEM_STEP1B_MEM_ram4__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#145>STEP1B_MEM_STEP1B_MEM_ram2__3_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#138>STEP1B_MEM_STEP1B_MEM_ram1__3_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#130>STEP1B_MEM_STEP1B_MEM_ram0__3_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#247>STEP1B_MEM_STEP1B_MEM_ram15__3_.Q</A> ; (16 pterms, 20 signals)

<A name=123>step1b_mem_4__n</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#241>STEP1B_MEM_STEP1B_MEM_ram14__4_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#234>STEP1B_MEM_STEP1B_MEM_ram13__4_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#220>STEP1B_MEM_STEP1B_MEM_ram11__4_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#190>STEP1B_MEM_STEP1B_MEM_ram7__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#227>STEP1B_MEM_STEP1B_MEM_ram12__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#213>STEP1B_MEM_STEP1B_MEM_ram10__4_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#204>STEP1B_MEM_STEP1B_MEM_ram9__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#183>STEP1B_MEM_STEP1B_MEM_ram6__4_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#175>STEP1B_MEM_STEP1B_MEM_ram5__4_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#158>STEP1B_MEM_STEP1B_MEM_ram3__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#197>STEP1B_MEM_STEP1B_MEM_ram8__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#166>STEP1B_MEM_STEP1B_MEM_ram4__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#147>STEP1B_MEM_STEP1B_MEM_ram2__4_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#139>STEP1B_MEM_STEP1B_MEM_ram1__4_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#131>STEP1B_MEM_STEP1B_MEM_ram0__4_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#248>STEP1B_MEM_STEP1B_MEM_ram15__4_.Q</A> ; (16 pterms, 20 signals)

<A name=125>step1b_mem_6__n</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
       & <A href=#89>STEP1B_oADDR_3_.Q</A> & <A href=#243>STEP1B_MEM_STEP1B_MEM_ram14__6_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#236>STEP1B_MEM_STEP1B_MEM_ram13__6_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#222>STEP1B_MEM_STEP1B_MEM_ram11__6_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#192>STEP1B_MEM_STEP1B_MEM_ram7__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#229>STEP1B_MEM_STEP1B_MEM_ram12__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#215>STEP1B_MEM_STEP1B_MEM_ram10__6_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#206>STEP1B_MEM_STEP1B_MEM_ram9__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#185>STEP1B_MEM_STEP1B_MEM_ram6__6_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#177>STEP1B_MEM_STEP1B_MEM_ram5__6_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#161>STEP1B_MEM_STEP1B_MEM_ram3__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#199>STEP1B_MEM_STEP1B_MEM_ram8__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#168>STEP1B_MEM_STEP1B_MEM_ram4__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#151>STEP1B_MEM_STEP1B_MEM_ram2__6_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#141>STEP1B_MEM_STEP1B_MEM_ram1__6_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#133>STEP1B_MEM_STEP1B_MEM_ram0__6_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & STEP1B_oADDR_3_.Q & <A href=#250>STEP1B_MEM_STEP1B_MEM_ram15__6_.Q</A> ; (16 pterms, 20 signals)

<A name=126>step1b_mem_ramout_15_2__un0_n</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A>
       & <A href=#88>STEP1B_oADDR_2_.Q</A> & !<A href=#89>STEP1B_oADDR_3_.Q</A>
       & <A href=#181>STEP1B_MEM_STEP1B_MEM_ram6__2_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#172>STEP1B_MEM_STEP1B_MEM_ram5__2_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#156>STEP1B_MEM_STEP1B_MEM_ram3__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#164>STEP1B_MEM_STEP1B_MEM_ram4__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#144>STEP1B_MEM_STEP1B_MEM_ram2__2_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#137>STEP1B_MEM_STEP1B_MEM_ram1__2_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#129>STEP1B_MEM_STEP1B_MEM_ram0__2_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#188>STEP1B_MEM_STEP1B_MEM_ram7__2_.Q</A> ; (8 pterms, 12 signals)

<A name=134>step1b_mem_ramout_15_5__un0_n</A> = !<A href=#86>STEP1B_oADDR_0_.Q</A> & <A href=#87>STEP1B_oADDR_1_.Q</A>
       & <A href=#88>STEP1B_oADDR_2_.Q</A> & !<A href=#89>STEP1B_oADDR_3_.Q</A>
       & <A href=#184>STEP1B_MEM_STEP1B_MEM_ram6__5_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#176>STEP1B_MEM_STEP1B_MEM_ram5__5_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#160>STEP1B_MEM_STEP1B_MEM_ram3__5_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#167>STEP1B_MEM_STEP1B_MEM_ram4__5_.Q</A>
    # !STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#149>STEP1B_MEM_STEP1B_MEM_ram2__5_.Q</A>
    # STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#140>STEP1B_MEM_STEP1B_MEM_ram1__5_.Q</A>
    # !STEP1B_oADDR_0_.Q & !STEP1B_oADDR_1_.Q & !STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#132>STEP1B_MEM_STEP1B_MEM_ram0__5_.Q</A>
    # STEP1B_oADDR_0_.Q & STEP1B_oADDR_1_.Q & STEP1B_oADDR_2_.Q
       & !STEP1B_oADDR_3_.Q & <A href=#191>STEP1B_MEM_STEP1B_MEM_ram7__5_.Q</A> ; (8 pterms, 12 signals)

<A name=252>step1b_un1_iaddr_0__n</A> = !<A href=#7>DIP_7_</A> & <A href=#75>addrbus_0__n</A>
    # DIP_7_ & <A href=#86>STEP1B_oADDR_0_.Q</A> ; (2 pterms, 3 signals)

<A name=253>step1b_un1_iaddr_1__n</A> = !<A href=#7>DIP_7_</A> & <A href=#76>addrbus_1__n</A>
    # DIP_7_ & <A href=#87>STEP1B_oADDR_1_.Q</A> ; (2 pterms, 3 signals)

<A name=254>step1b_un1_iaddr_2__n</A> = <A href=#7>DIP_7_</A> & <A href=#88>STEP1B_oADDR_2_.Q</A>
    # !DIP_7_ & !<A href=#124>addrbus_0_2__n</A> ; (2 pterms, 3 signals)

<A name=255>step1b_un1_iaddr_3__n</A> = <A href=#7>DIP_7_</A> & <A href=#89>STEP1B_oADDR_3_.Q</A>
    # !DIP_7_ & !<A href=#120>addrbus_0_3__n</A> ; (2 pterms, 3 signals)

<A name=173>step4b_next_cf_0_n</A> = !( <A href=#36>o_MIDRED_5_</A> & <A href=#80>N_87</A> & <A href=#97>STEP4B_qA_3_.Q</A> & !<A href=#99>ipe</A>
    # <A href=#16>DIP_3_</A> & o_MIDRED_5_ & STEP4B_qA_3_.Q & ipe
    # !o_MIDRED_5_ & !N_87 & STEP4B_qA_3_.Q & !ipe
    # !DIP_3_ & !o_MIDRED_5_ & STEP4B_qA_3_.Q & ipe
    # <A href=#93>STEP4B_qA_1_.Q</A> & <A href=#109>STEP4B_uche_P_0_a2_3_</A> & <A href=#115>STEP4B_uche_P_i_o2_1_</A>
       & <A href=#117>STEP4B_uche_P_i_o2_2_</A>
    # STEP4B_qA_1_.Q & <A href=#96>STEP4B_qA_2_.Q</A> & STEP4B_uche_P_0_a2_3_
       & STEP4B_uche_P_i_o2_1_
    # STEP4B_uche_P_0_a2_3_ & STEP4B_uche_P_i_o2_2_ & <A href=#122>step4b_uche_un42_c_1_n</A>
    # STEP4B_qA_2_.Q & STEP4B_uche_P_0_a2_3_ & step4b_uche_un42_c_1_n
    # STEP4B_qA_2_.Q & STEP4B_uche_P_0_a2_3_ & STEP4B_uche_P_i_o2_2_
    # STEP4B_uche_P_0_a2_3_ & <A href=#119>step4b_uche_un47_c_3_n</A> ) ; (10 pterms, 12 signals)

<A name=169>step4b_uche_c_0_1__n</A> = !( !<A href=#36>o_MIDRED_5_</A> & !<A href=#91>STEP4B_qA_0_.Q</A>
       & <A href=#115>STEP4B_uche_P_i_o2_1_</A> & !<A href=#211>N_80</A>
    # !o_MIDRED_5_ & !STEP4B_qA_0_.Q & <A href=#93>STEP4B_qA_1_.Q</A> & !N_80
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_uche_P_i_o2_1_ & N_80
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & N_80
    # STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
    # <A href=#122>step4b_uche_un42_c_1_n</A> ) ; (6 pterms, 6 signals)

<A name=178>step4b_uche_c_0_2__n</A> = !<A href=#96>STEP4B_qA_2_.Q</A> & !<A href=#117>STEP4B_uche_P_i_o2_2_</A>
       & !<A href=#119>step4b_uche_un47_c_3_n</A>
    # !<A href=#115>STEP4B_uche_P_i_o2_1_</A> & !STEP4B_uche_P_i_o2_2_
       & !step4b_uche_un47_c_3_n & !<A href=#122>step4b_uche_un42_c_1_n</A>
    # !<A href=#93>STEP4B_qA_1_.Q</A> & !STEP4B_uche_P_i_o2_2_ & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n
    # !STEP4B_qA_2_.Q & !STEP4B_uche_P_i_o2_1_ & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n
    # !STEP4B_qA_1_.Q & !STEP4B_qA_2_.Q & !step4b_uche_un47_c_3_n
       & !step4b_uche_un42_c_1_n ; (5 pterms, 6 signals)

<A name=122>step4b_uche_un42_c_1_n</A> = !<A href=#36>o_MIDRED_5_</A> & <A href=#91>STEP4B_qA_0_.Q</A> & <A href=#93>STEP4B_qA_1_.Q</A>
       & !<A href=#115>STEP4B_uche_P_i_o2_1_</A> & !<A href=#211>N_80</A>
    # !o_MIDRED_5_ & STEP4B_qA_0_.Q & !STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
       & !N_80
    # o_MIDRED_5_ & STEP4B_qA_0_.Q & STEP4B_qA_1_.Q & !STEP4B_uche_P_i_o2_1_
       & N_80
    # o_MIDRED_5_ & STEP4B_qA_0_.Q & !STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
       & N_80 ; (4 pterms, 5 signals)

<A name=119>step4b_uche_un47_c_3_n</A> = !( !<A href=#96>STEP4B_qA_2_.Q</A> & !<A href=#117>STEP4B_uche_P_i_o2_2_</A>
    # STEP4B_qA_2_.Q & STEP4B_uche_P_i_o2_2_
    # !<A href=#93>STEP4B_qA_1_.Q</A> & !<A href=#115>STEP4B_uche_P_i_o2_1_</A>
    # STEP4B_qA_1_.Q & STEP4B_uche_P_i_o2_1_
    # <A href=#91>STEP4B_qA_0_.Q</A> & !<A href=#211>N_80</A>
    # !STEP4B_qA_0_.Q & N_80
    # <A href=#36>o_MIDRED_5_</A> ) ; (7 pterms, 7 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


