<root><simulation><result_generated_time />2023-05-16 18:19:33<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 38, 'OX': 38, 'IY': 40, 'IX': 40, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 256}<im2col_enable />False<total_MAC_operation />3326976<total_data_size_element />{'W': 2304, 'I': 409600, 'O': 369664}<total_data_reuse />{'W': 1444, 'I': 8.1225, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/3</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [228, 1, 1], 'O': [76, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], [('OX', 2), ('OY', 2)]], [[], [('FY', 3)]], [], []]<I />[[], [[('OY', 19)], [('FY', 3), ('OX', 2), ('OY', 2)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 19)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19), ('FX', 3)], [], []]<I />[[('OX', 19), ('FX', 3)], [], []]<O />[[('OX', 19), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [76.0, 19, 1, 1], 'I': [2.85, 2.85, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [168, 12800, 12800], 'O': [152, 11552, 11552], 'O_partial': [152, 0, 0], 'O_final': [0, 11552, 11552]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.33, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.33, 0.0, 0.0], 'O': [0.3, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [168, 12800, 12800], 'O': [152, 11552, 11552], 'O_partial': [152, 0, 0], 'O_final': [0, 11552, 11552]}<total_unit_count />{'W': [228, 3, 1, 1], 'I': [228, 228, 1, 1], 'O': [228, 76, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [80, 80, 1, 1], 'O': [76, 76, 1, 1]}<duplicate_unit_count />{'W': [76.0, 1.0, 1.0, 1.0], 'I': [2.85, 2.85, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2304, 2304], [2304, 2304], [2304, 0]]<I />[[3326976, 1167360], [409600, 409600], [409600, 0]]<O />[[(739328, 1108992), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]<O_partial />[[(739328, 1108992), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[288, 288], [36, 36], [9, 0]]<I />[[415872, 145920], [6400, 6400], [1600, 0]]<O />[[(92416, 138624), (46208, 0)], [(0, 5776), (5776, 0)], [(0, 1444), (0, 0)]]<O_partial />[([92416, 138624], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [46208, 0]), ([0, 5776], [5776, 0]), ([0, 1444], [0, 0])]</mem_access_count_word><mac_count><active />3326976<idle />11615232</mac_count></basic_info><energy><total_energy />7860307.8<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[204.8, 1280.0, 2124.8]<O />[102.4, 1152.0, 1920.0]</mem_energy_breakdown><MAC_energy><active_MAC />7272769.5<idle_MAC />580761.6<total />7853531.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1459<utilization_without_data_loading />0.2227<utilization_spatial />0.2227<utilization_temporal_with_data_loading />0.6552<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />22272<latency_cycle_without_data_loading />14592<ideal_computing_cycle />14592<data_loading><load_cycle_total />7680<load_cycle_individual />{'W': [256, 256, 0], 'I': [6912, 6400, 0]}<load_cycle_combined />{'W': 512, 'I': 7168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-14336], [-14592, -14592], [-14592, -14592]], 'I': [[-14336], [-14592, -14592], [-14592, -14592]], 'O': [[-14592], [-14080, -8704], [-8704, -13056]]}<mem_stall_cycle_shared />{'W': [[-14336], [-14592, 0], [0, 0]], 'I': [[-14336], [-14592, 0], [0, 0]], 'O': [[-14592], [-14080, -8704], [-8704, -13056]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [168, 12800, 12800], 'O': [152, 11552, 11552], 'O_partial': [152, 0, 0], 'O_final': [0, 11552, 11552]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [13440, 12800, 12800], 'O': [11552, 11552, 11552]}<loop_cycles_each_level />{'W': [57, 57, 57], 'I': [57, 57, 57], 'O': [57, 57, 57]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.4], [1.3, 1.3], [1.3, 1.3]], 'I': [[8.0, 2.9], [235.8, 224.6], [224.6, 224.6]], 'O': [[8.0, 2.7], [202.7, 202.7], [202.7, 202.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.4], [1.3, 1.3], [1.3, 1.3]], 'I': [[8.0, 8.8], [707.4, 224.6], [224.6, 224.6]], 'O': [[8.0, 8.0], [608.0, 202.7], [202.7, 202.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [1.3, 1.3], [1.3, 0]], 'I': [[8.0, 2.9], [235.8, 224.6], [224.6, 0]], 'O': [[8.0, 2.7], [202.7, 202.7], [202.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [439.7, 428.5], [225.8, 202.7]], 'I': [[8.0, 2.9], [439.7, 428.5], [225.8, 202.7]], 'O': [[8.0, 2.7], [439.7, 428.5], [225.8, 202.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57], [57, 57, 1], [57, 57, 1]], 'I': [[1, 1, 57], [57, 57, 1], [57, 57, 1]], 'O': [[1, 1, 57], [57, 57, 1], [57, 57, 1]]}<trans_time_real />{'W': [[0, 1, 57], [[0, 57, 1], [0, 57, 1]], [[0, 57, 1], [0, 57, 1]]], 'I': [[0, 1, 57], [[3, 57, 1], [26, 57, 1]], [[25, 57, 1], [6, 57, 1]]], 'O': [[0, 1, 57], [[2, 57, 1], [23, 57, 1]], [[23, 57, 1], [6, 57, 1]]]}<single_stall_cycle />{'W': [[-1], [-57, -57], [-57, -57]], 'I': [[-1], [-54, -31], [-32, -51]], 'O': [[-1], [-55, -34], [-34, -51]]}<single_stall_count />{'W': [56, 0, 0], 'I': [56, 0, 0], 'O': [57, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [23, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [23, 23]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57, -57], [-34, -57]], 1: [[-57, -57], [-34, -34]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.3<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>