#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 07 00:35:53 2019
# Process ID: 1712
# Log file: F:/CPU/final_cpu/final_cpu/vivado.log
# Journal file: F:/CPU/final_cpu/final_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/CPU/final_cpu/final_cpu/final_cpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/final_cpu' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Administrator/Documents/Tencent Files/1090412645/FileRecv/final_cpu/cpu_4.xpr/cpu_1/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Documents/Tencent Files/1090412645/FileRecv/final_cpu/final_cpu/final_cpu.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Administrator/Documents/Tencent Files/1090412645/FileRecv/final_cpu/final_cpu/final_cpu.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Documents/Tencent Files/1090412645/FileRecv/final_cpu/final_cpu/final_cpu.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado1/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 746.844 ; gain = 176.449
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 746.844 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747979A
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1
launch_runs impl_1
[Thu Mar 07 00:38:10 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 00:40:02 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 00:51:03 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 00:51:03 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 00:53:47 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 00:56:06 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 00:57:46 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 00:57:46 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 01:00:30 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 01:03:36 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 01:03:36 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 01:06:16 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 01:22:23 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 01:22:23 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 01:25:10 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/data_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ex_16to32
INFO: [VRFC 10-311] analyzing module zero_ex_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/hex_to_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:8]
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-1315] redeclaration of ansi port LH is not allowed [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module three_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module choose_display
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pcenable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module pcenable
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/syscall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/CPU.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado1/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bac8c038943afbd6b21cadc4cc4c3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port GO [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux_2_5
Compiling module xil_defaultlib.mux_4_5
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_ex_16to32
Compiling module xil_defaultlib.zero_ex_16to32
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.hex_to_dec
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.choose_display
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.three_counter
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.pcenable
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 07 01:34:40 2019. For additional details about this file, please refer to the WebTalk help file at G:/vivado1/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 07 01:34:40 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 827.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 840.625 ; gain = 13.590
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 884.816 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 01:39:57 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 01:39:57 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 01:41:37 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 01:41:37 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 01:42:54 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 01:42:54 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 01:45:58 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
save_wave_config {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg
set_property xsim.view {{C:/Users/Administrator/Documents/Tencent Files/vivado/cpu_1/CPU_tb_behav.wcfg} F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 884.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/hex_to_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/data_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ex_16to32
INFO: [VRFC 10-311] analyzing module zero_ex_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/syscall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:8]
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pcenable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module pcenable
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module choose_display
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module three_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-1315] redeclaration of ansi port LH is not allowed [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado1/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bac8c038943afbd6b21cadc4cc4c3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port GO [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux_2_5
Compiling module xil_defaultlib.mux_4_5
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_ex_16to32
Compiling module xil_defaultlib.zero_ex_16to32
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.hex_to_dec
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.choose_display
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.three_counter
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.pcenable
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 07 01:49:51 2019. For additional details about this file, please refer to the WebTalk help file at G:/vivado1/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 07 01:49:51 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 884.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 884.816 ; gain = 0.000
add_wave {{/CPU_tb/CPU_test/RAM_instance/din}} {{/CPU_tb/CPU_test/RAM_instance/RAM_mode}} {{/CPU_tb/CPU_test/RAM_instance/WE}} {{/CPU_tb/CPU_test/RAM_instance/lh}} {{/CPU_tb/CPU_test/RAM_instance/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 884.816 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
save_wave_config {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/hex_to_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/data_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ex_16to32
INFO: [VRFC 10-311] analyzing module zero_ex_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/syscall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:8]
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pcenable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module pcenable
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module choose_display
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module three_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-1315] redeclaration of ansi port LH is not allowed [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado1/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bac8c038943afbd6b21cadc4cc4c3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port GO [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux_2_5
Compiling module xil_defaultlib.mux_4_5
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_ex_16to32
Compiling module xil_defaultlib.zero_ex_16to32
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.hex_to_dec
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.choose_display
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.three_counter
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.pcenable
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 07 02:24:53 2019. For additional details about this file, please refer to the WebTalk help file at G:/vivado1/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 07 02:24:53 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 915.949 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 915.949 ; gain = 0.000
save_wave_config {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 915.949 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/hex_to_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/data_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ex_16to32
INFO: [VRFC 10-311] analyzing module zero_ex_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/syscall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:8]
WARNING: [VRFC 10-756] identifier regs is used before its declaration [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RegFile.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pcenable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module pcenable
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module choose_display
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module three_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-1315] redeclaration of ansi port LH is not allowed [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/controller.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado1/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bac8c038943afbd6b21cadc4cc4c3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port GO [F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 12. Module mux_2_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux_4_5.v" Line 1. Module mux_4_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 15. Module three_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/CPU/final_cpu/final_cpu/final_cpu.srcs/sources_1/imports/CPU_mxh/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux_2_5
Compiling module xil_defaultlib.mux_4_5
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sign_ex_16to32
Compiling module xil_defaultlib.zero_ex_16to32
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.hex_to_dec
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.choose_display
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.three_counter
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.pcenable
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 07 02:29:30 2019. For additional details about this file, please refer to the WebTalk help file at G:/vivado1/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 07 02:29:30 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 915.949 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Administrator/Documents/Tencent
WARNING: [USF-XSim-17] WCFG file does not exist:Files/vivado/cpu_1/CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/CPU/final_cpu/final_cpu/final_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config F:/CPU/final_cpu/final_cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 915.949 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 02:30:21 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 02:30:21 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 02:30:50 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 02:30:50 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 02:33:47 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 02:38:22 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 02:38:22 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 02:40:33 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 02:40:33 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 02:43:58 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Thu Mar 07 02:48:53 2019] Launched synth_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/synth_1/runme.log
[Thu Mar 07 02:48:53 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 07 02:51:46 2019] Launched impl_1...
Run output will be captured here: F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/CPU/final_cpu/final_cpu/final_cpu.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292747979A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292747979A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 925.883 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 07 03:01:55 2019...
