In archive /home/grakoto/Documents/stage/Clocks/elec/slave/build/squarewavePIO/libsquarewave_lib.a:

squarewave.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.pio_irq_handler0 00000018  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.pio_irq_handler1 00000018  00000000  00000000  0000004c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.pio_irq_handler2 00000018  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.pio_irq_handler3 00000018  00000000  00000000  0000007c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.setup_sm_programm 00000134  00000000  00000000  00000098  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.setup_pin_direction14 0000001c  00000000  00000000  000001cc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.send_pulses 00000034  00000000  00000000  000001e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.start_all_sm 0000003c  00000000  00000000  0000021c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.stop_all_sm 00000034  00000000  00000000  00000258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.unload_program 00000044  00000000  00000000  0000028c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .rodata.CSWTCH.74 0000000c  00000000  00000000  000002d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .data.handlers 00000010  00000000  00000000  000002dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 15 .bss.sm_completed 00000001  00000000  00000000  000002ec  2**0
                  ALLOC
 16 .rodata.squarewave_irq_program 00000008  00000000  00000000  000002ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 17 .rodata.squarewave_irq_program_instructions 00000012  00000000  00000000  000002f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 18 .debug_info   000019e8  00000000  00000000  00000306  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 000004bb  00000000  00000000  00001cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00000724  00000000  00000000  000021a9  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_aranges 00000068  00000000  00000000  000028cd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 00000219  00000000  00000000  00002935  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_line   00000aca  00000000  00000000  00002b4e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_str    00001240  00000000  00000000  00003618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .comment      00000027  00000000  00000000  00004858  2**0
                  CONTENTS, READONLY
 26 .debug_frame  00000120  00000000  00000000  00004880  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .ARM.attributes 00000038  00000000  00000000  000049a0  2**0
                  CONTENTS, READONLY

stdlib.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setup_default_uart 0000002c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .rodata.__bi_24.0 00000008  00000000  00000000  00000060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .binary_info.__bi_ptr24 00000004  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  6 .debug_info   00000389  00000000  00000000  0000006c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000169  00000000  00000000  000003f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_aranges 00000020  00000000  00000000  0000055e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_rnglists 00000013  00000000  00000000  0000057e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_line   0000033e  00000000  00000000  00000591  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_str    000003fe  00000000  00000000  000008cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .comment      00000027  00000000  00000000  00000ccd  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00000028  00000000  00000000  00000cf4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .ARM.attributes 00000038  00000000  00000000  00000d1c  2**0
                  CONTENTS, READONLY

gpio.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.gpio_default_irq_handler 000001b4  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.gpio_get_pad 00000020  00000000  00000000  000001e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.gpio_set_function 0000003c  00000000  00000000  00000208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.gpio_get_function 00000014  00000000  00000000  00000244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.gpio_set_pulls 00000028  00000000  00000000  00000258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.gpio_set_irqover 00000020  00000000  00000000  00000280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.gpio_set_inover 00000020  00000000  00000000  000002a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.gpio_set_outover 00000020  00000000  00000000  000002c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.gpio_set_oeover 00000020  00000000  00000000  000002e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.gpio_set_input_hysteresis_enabled 00000020  00000000  00000000  00000300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.gpio_is_input_hysteresis_enabled 00000014  00000000  00000000  00000320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.gpio_set_slew_rate 0000001c  00000000  00000000  00000334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.gpio_get_slew_rate 00000014  00000000  00000000  00000350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.gpio_set_drive_strength 00000020  00000000  00000000  00000364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.gpio_get_drive_strength 00000014  00000000  00000000  00000384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.gpio_set_irq_enabled 00000050  00000000  00000000  00000398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.gpio_set_irq_enabled_with_callback 000000ac  00000000  00000000  000003e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.gpio_set_irq_callback 00000040  00000000  00000000  00000494  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.gpio_add_raw_irq_handler_with_order_priority_masked 00000044  00000000  00000000  000004d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.gpio_add_raw_irq_handler_with_order_priority_masked64 00000044  00000000  00000000  00000518  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.gpio_add_raw_irq_handler_masked 0000003c  00000000  00000000  0000055c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.gpio_add_raw_irq_handler_masked64 0000003c  00000000  00000000  00000598  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.gpio_remove_raw_irq_handler_masked 00000024  00000000  00000000  000005d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.gpio_remove_raw_irq_handler_masked64 00000028  00000000  00000000  000005f8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.gpio_set_dormant_irq_enabled 00000040  00000000  00000000  00000620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.gpio_acknowledge_irq 00000018  00000000  00000000  00000660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.gpio_debug_pins_init 0000006c  00000000  00000000  00000678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.gpio_set_input_enabled 00000020  00000000  00000000  000006e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.gpio_init 00000048  00000000  00000000  00000704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.gpio_deinit 00000040  00000000  00000000  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.gpio_init_mask 0000005c  00000000  00000000  0000078c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.gpio_set_function_masked 0000004c  00000000  00000000  000007e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.gpio_set_function_masked64 0000005c  00000000  00000000  00000834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .bss.raw_irq_mask 00000008  00000000  00000000  00000890  2**2
                  ALLOC
 37 .bss.callbacks 00000008  00000000  00000000  00000890  2**2
                  ALLOC
 38 .debug_info   000023e5  00000000  00000000  00000890  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 39 .debug_abbrev 0000054a  00000000  00000000  00002c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 40 .debug_loclists 0000194b  00000000  00000000  000031bf  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 41 .debug_aranges 00000120  00000000  00000000  00004b0a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 42 .debug_rnglists 00000641  00000000  00000000  00004c2a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 43 .debug_line   00001afe  00000000  00000000  0000526b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 44 .debug_str    00000d11  00000000  00000000  00006d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 45 .comment      00000027  00000000  00000000  00007a7a  2**0
                  CONTENTS, READONLY
 46 .debug_frame  0000039c  00000000  00000000  00007aa4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 47 .ARM.attributes 00000038  00000000  00000000  00007e40  2**0
                  CONTENTS, READONLY

platform.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.rp2350_chip_version 0000000c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .debug_info   00000111  00000000  00000000  00000040  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 00000077  00000000  00000000  00000151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_loclists 00000053  00000000  00000000  000001c8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 00000020  00000000  00000000  0000021b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_rnglists 00000013  00000000  00000000  0000023b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line   000001bb  00000000  00000000  0000024e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_str    00000205  00000000  00000000  00000409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .comment      00000027  00000000  00000000  0000060e  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000020  00000000  00000000  00000638  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000038  00000000  00000000  00000658  2**0
                  CONTENTS, READONLY

panic.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .rodata.panic.str1.4 00000012  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .text.panic   00000030  00000000  00000000  00000048  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .rodata.panic_unsupported.str1.4 0000000e  00000000  00000000  00000078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .text.panic_unsupported 0000000c  00000000  00000000  00000088  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .debug_info   000001be  00000000  00000000  00000094  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 0000012b  00000000  00000000  00000252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000028  00000000  00000000  0000037d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_rnglists 00000019  00000000  00000000  000003a5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line   000001ea  00000000  00000000  000003be  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_str    00000221  00000000  00000000  000005a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .comment      00000027  00000000  00000000  000007c9  2**0
                  CONTENTS, READONLY
 14 .debug_frame  0000004c  00000000  00000000  000007f0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000038  00000000  00000000  0000083c  2**0
                  CONTENTS, READONLY

claim.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.hw_claim_lock 00000024  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.hw_claim_unlock 00000014  00000000  00000000  00000058  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.hw_is_claimed 00000018  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.hw_claim_or_assert 00000058  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.hw_claim_unused_from_range 0000009c  00000000  00000000  000000dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.hw_claim_clear 00000050  00000000  00000000  00000178  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .debug_info   00000b64  00000000  00000000  000001c8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000035c  00000000  00000000  00000d2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 00000451  00000000  00000000  00001088  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000048  00000000  00000000  000014d9  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000104  00000000  00000000  00001521  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000007a6  00000000  00000000  00001625  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0000037e  00000000  00000000  00001dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000027  00000000  00000000  00002149  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000094  00000000  00000000  00002170  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000038  00000000  00000000  00002204  2**0
                  CONTENTS, READONLY

sync.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.next_striped_spin_lock_num 00000018  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .rodata.spin_lock_claim.str1.4 0000001f  00000000  00000000  0000004c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .text.spin_lock_claim 00000014  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.spin_lock_claim_mask 00000038  00000000  00000000  00000080  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.spin_lock_unclaim 0000001c  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .rodata.spin_lock_claim_unused.str1.4 0000001b  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .text.spin_lock_claim_unused 00000020  00000000  00000000  000000f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.spin_lock_is_claimed 0000000c  00000000  00000000  00000110  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .bss.claimed  00000004  00000000  00000000  0000011c  2**2
                  ALLOC
 12 .data.striped_spin_lock_num 00000001  00000000  00000000  0000011c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 13 .debug_info   0000044d  00000000  00000000  0000011d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000022d  00000000  00000000  0000056a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00000107  00000000  00000000  00000797  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000048  00000000  00000000  0000089e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000067  00000000  00000000  000008e6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000377  00000000  00000000  0000094d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00000329  00000000  00000000  00000cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000027  00000000  00000000  00000fed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000098  00000000  00000000  00001014  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .ARM.attributes 00000038  00000000  00000000  000010ac  2**0
                  CONTENTS, READONLY

sync_spin_lock.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.spinlock_set_extexclall 00000010  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.spin_locks_reset 00000018  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.spin_lock_init 00000010  00000000  00000000  0000005c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .preinit_array.ZZZZZ.01000 00000004  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  7 .bss._sw_spin_locks 00000020  00000000  00000000  00000070  2**2
                  ALLOC
  8 .debug_info   0000143a  00000000  00000000  00000070  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 0000026e  00000000  00000000  000014aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_loclists 000000a2  00000000  00000000  00001718  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000030  00000000  00000000  000017ba  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000043  00000000  00000000  000017ea  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00000304  00000000  00000000  0000182d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00000bca  00000000  00000000  00001b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000027  00000000  00000000  000026fb  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000040  00000000  00000000  00002724  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .ARM.attributes 00000038  00000000  00000000  00002764  2**0
                  CONTENTS, READONLY

irq.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_per_core_irq_priorities 00000040  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.irq_set_enabled 0000002c  00000000  00000000  00000074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.irq_is_enabled 00000020  00000000  00000000  000000a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.irq_set_mask_enabled 00000018  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.irq_set_mask_n_enabled 00000024  00000000  00000000  000000d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.irq_set_pending 00000018  00000000  00000000  000000fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.irq_has_handler 00000020  00000000  00000000  00000114  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.irq_has_shared_handler 00000020  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.irq_get_vtable_handler 00000010  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.irq_set_exclusive_handler 00000060  00000000  00000000  00000164  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.irq_get_exclusive_handler 00000060  00000000  00000000  000001c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.irq_add_shared_handler 000001e8  00000000  00000000  00000224  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.irq_remove_handler 000001fc  00000000  00000000  0000040c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.irq_set_priority 00000028  00000000  00000000  00000608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.irq_get_priority 0000001c  00000000  00000000  00000630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.irq_add_tail_to_free_list 000000bc  00000000  00000000  0000064c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .rodata.user_irq_claim.str1.4 0000001c  00000000  00000000  00000708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 20 .text.user_irq_claim 00000018  00000000  00000000  00000724  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.user_irq_unclaim 00000010  00000000  00000000  0000073c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .rodata.user_irq_claim_unused.str1.4 0000001b  00000000  00000000  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 23 .text.user_irq_claim_unused 00000028  00000000  00000000  00000768  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.user_irq_is_claimed 00000010  00000000  00000000  00000790  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .bss.irq_handler_chain_free_slot_head 00000001  00000000  00000000  000007a0  2**0
                  ALLOC
 26 .bss.user_irq_claimed 00000001  00000000  00000000  000007a0  2**0
                  ALLOC
 27 .preinit_array.ZZZZZ.01200 00000004  00000000  00000000  000007a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 28 .debug_info   000025c3  00000000  00000000  000007a4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_abbrev 00000631  00000000  00000000  00002d67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .debug_loclists 000010e3  00000000  00000000  00003398  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .debug_aranges 000000b8  00000000  00000000  0000447b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_rnglists 000003ea  00000000  00000000  00004533  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .debug_line   000016a1  00000000  00000000  0000491d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 34 .debug_str    00000c19  00000000  00000000  00005fbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 35 .comment      00000027  00000000  00000000  00006bd7  2**0
                  CONTENTS, READONLY
 36 .debug_frame  000001cc  00000000  00000000  00006c00  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .ARM.attributes 00000038  00000000  00000000  00006dcc  2**0
                  CONTENTS, READONLY

irq_handler_chain.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  2 .bss          00000000  00000000  00000000  0000007c  2**0
                  ALLOC
  3 .ARM.attributes 00000028  00000000  00000000  0000007c  2**0
                  CONTENTS, READONLY

sem.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.sem_init 00000020  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .time_critical.sem_available 00000008  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .time_critical.sem_acquire_blocking 00000074  00000000  00000000  0000005c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .time_critical.sem_acquire_block_until 00000064  00000000  00000000  000000d0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .time_critical.sem_acquire_timeout_ms 00000038  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .time_critical.sem_acquire_timeout_us 00000030  00000000  00000000  0000016c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .time_critical.sem_try_acquire 00000054  00000000  00000000  0000019c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .time_critical.sem_release 0000005c  00000000  00000000  000001f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .time_critical.sem_reset 00000058  00000000  00000000  0000024c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .debug_info   0000113d  00000000  00000000  000002a4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000387  00000000  00000000  000013e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000652  00000000  00000000  00001768  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  00001dba  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000172  00000000  00000000  00001e1a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000009b4  00000000  00000000  00001f8c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000004ec  00000000  00000000  00002940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000027  00000000  00000000  00002e2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000118  00000000  00000000  00002e54  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000038  00000000  00000000  00002f6c  2**0
                  CONTENTS, READONLY

lock_core.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.lock_init 0000000c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .debug_info   0000017b  00000000  00000000  00000040  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 0000011e  00000000  00000000  000001bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_loclists 00000017  00000000  00000000  000002d9  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 00000020  00000000  00000000  000002f0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_rnglists 00000013  00000000  00000000  00000310  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line   000001d7  00000000  00000000  00000323  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_str    00000226  00000000  00000000  000004fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .comment      00000027  00000000  00000000  00000720  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000020  00000000  00000000  00000748  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000038  00000000  00000000  00000768  2**0
                  CONTENTS, READONLY

mutex.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_mutex 0000004c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.mutex_init 0000001c  00000000  00000000  00000080  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.recursive_mutex_init 0000001c  00000000  00000000  0000009c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .time_critical.mutex_enter_blocking 00000080  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .time_critical.recursive_mutex_enter_blocking 0000008c  00000000  00000000  00000138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .time_critical.mutex_try_enter 00000050  00000000  00000000  000001c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .time_critical.recursive_mutex_try_enter 00000058  00000000  00000000  00000214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .time_critical.mutex_enter_block_until 00000070  00000000  00000000  0000026c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .time_critical.mutex_try_enter_block_until 0000006c  00000000  00000000  000002dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .time_critical.mutex_enter_timeout_ms 00000038  00000000  00000000  00000348  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .time_critical.mutex_enter_timeout_us 00000030  00000000  00000000  00000380  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .time_critical.recursive_mutex_enter_block_until 00000078  00000000  00000000  000003b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .time_critical.recursive_mutex_enter_timeout_ms 00000038  00000000  00000000  00000428  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .time_critical.recursive_mutex_enter_timeout_us 00000030  00000000  00000000  00000460  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .time_critical.mutex_exit 0000003c  00000000  00000000  00000490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .time_critical.recursive_mutex_exit 00000050  00000000  00000000  000004cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .preinit_array.01100 00000004  00000000  00000000  0000051c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 20 .debug_info   00001e27  00000000  00000000  00000520  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_abbrev 0000049b  00000000  00000000  00002347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000ae5  00000000  00000000  000027e2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_aranges 00000098  00000000  00000000  000032c7  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_rnglists 000002c1  00000000  00000000  0000335f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_line   000011bd  00000000  00000000  00003620  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_str    000008c5  00000000  00000000  000047dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .comment      00000027  00000000  00000000  000050a2  2**0
                  CONTENTS, READONLY
 28 .debug_frame  000001d0  00000000  00000000  000050cc  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .ARM.attributes 00000038  00000000  00000000  0000529c  2**0
                  CONTENTS, READONLY

critical_section.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.critical_section_init 0000001c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.critical_section_init_with_lock_num 00000010  00000000  00000000  00000050  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.critical_section_deinit 00000018  00000000  00000000  00000060  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .debug_info   00000371  00000000  00000000  00000078  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 0000023a  00000000  00000000  000003e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_loclists 0000008c  00000000  00000000  00000623  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000030  00000000  00000000  000006af  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_rnglists 0000003a  00000000  00000000  000006df  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line   00000320  00000000  00000000  00000719  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_str    000002ef  00000000  00000000  00000a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .comment      00000027  00000000  00000000  00000d28  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00000050  00000000  00000000  00000d50  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000038  00000000  00000000  00000da0  2**0
                  CONTENTS, READONLY

time.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.sleep_until_callback 0000003c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.alarm_pool_irq_handler 000002f0  00000000  00000000  00000070  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.runtime_init_default_alarm_pool 00000100  00000000  00000000  00000360  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.alarm_pool_init_default 00000008  00000000  00000000  00000460  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.alarm_pool_get_default 00000008  00000000  00000000  00000468  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.alarm_pool_create_on_timer 000000b4  00000000  00000000  00000470  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.alarm_pool_create_on_timer_with_unused_hardware_alarm 000000b4  00000000  00000000  00000524  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.alarm_pool_destroy 00000078  00000000  00000000  000005d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.alarm_pool_add_alarm_at 000000dc  00000000  00000000  00000650  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.alarm_pool_add_alarm_at_force_in_context 000000c8  00000000  00000000  0000072c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.alarm_pool_cancel_alarm 00000080  00000000  00000000  000007f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.alarm_pool_timer_alarm_num 00000004  00000000  00000000  00000874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.alarm_pool_core_num 00000004  00000000  00000000  00000878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.sleep_until 000000bc  00000000  00000000  0000087c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.sleep_us 00000030  00000000  00000000  00000938  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.sleep_ms 0000002c  00000000  00000000  00000968  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.best_effort_wfe_or_timeout 000000bc  00000000  00000000  00000994  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.alarm_pool_add_repeating_timer_us 00000120  00000000  00000000  00000a50  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.cancel_repeating_timer 0000009c  00000000  00000000  00000b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.alarm_pool_timer_for_timer_num 00000018  00000000  00000000  00000c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.alarm_pool_get_default_timer 00000008  00000000  00000000  00000c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.alarm_pool_remaining_alarm_time_us 000000b0  00000000  00000000  00000c2c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.alarm_pool_remaining_alarm_time_ms 000000d8  00000000  00000000  00000cdc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.remaining_alarm_time_us 000000a8  00000000  00000000  00000db4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.remaining_alarm_time_ms 000000d4  00000000  00000000  00000e5c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .preinit_array.11000 00000004  00000000  00000000  00000f30  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 29 .bss.pools    00000020  00000000  00000000  00000f34  2**2
                  ALLOC
 30 .bss.sleep_notifier 00000004  00000000  00000000  00000f34  2**2
                  ALLOC
 31 .data.default_alarm_pool 00000018  00000000  00000000  00000f34  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 32 .bss.default_alarm_pool_entries 00000180  00000000  00000000  00000f50  2**3
                  ALLOC
 33 .rodata.at_the_end_of_time 00000008  00000000  00000000  00000f50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 34 .rodata.nil_time 00000008  00000000  00000000  00000f58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 35 .debug_info   00004bf9  00000000  00000000  00000f60  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 36 .debug_abbrev 0000065c  00000000  00000000  00005b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 37 .debug_loclists 000029e5  00000000  00000000  000061b5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 38 .debug_aranges 000000e0  00000000  00000000  00008b9a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 39 .debug_rnglists 000007a7  00000000  00000000  00008c7a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 40 .debug_line   00002ca3  00000000  00000000  00009421  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 41 .debug_str    000012d2  00000000  00000000  0000c0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 42 .comment      00000027  00000000  00000000  0000d396  2**0
                  CONTENTS, READONLY
 43 .debug_frame  0000035c  00000000  00000000  0000d3c0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 44 .ARM.attributes 00000038  00000000  00000000  0000d71c  2**0
                  CONTENTS, READONLY

timeout_helper.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.check_single_timeout_us 00000028  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.check_per_iteration_timeout_us 00000054  00000000  00000000  0000005c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.init_single_timeout_until 00000010  00000000  00000000  000000b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.init_per_iteration_timeout_us 00000038  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .debug_info   00000688  00000000  00000000  000000f8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 000002a6  00000000  00000000  00000780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_loclists 000003b8  00000000  00000000  00000a26  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00000038  00000000  00000000  00000dde  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00000067  00000000  00000000  00000e16  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_line   00000442  00000000  00000000  00000e7d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_str    000003fb  00000000  00000000  000012bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .comment      00000027  00000000  00000000  000016ba  2**0
                  CONTENTS, READONLY
 15 .debug_frame  0000006c  00000000  00000000  000016e4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .ARM.attributes 00000038  00000000  00000000  00001750  2**0
                  CONTENTS, READONLY

timer.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.hardware_alarm_irq_handler 000000c4  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .rodata.timer_hardware_alarm_claim.str1.4 00000022  00000000  00000000  000000f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .text.timer_hardware_alarm_claim 00000024  00000000  00000000  0000011c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.hardware_alarm_claim 00000014  00000000  00000000  00000140  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.timer_hardware_alarm_unclaim 00000018  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.hardware_alarm_unclaim 0000000c  00000000  00000000  0000016c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.timer_hardware_alarm_is_claimed 00000018  00000000  00000000  00000178  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.hardware_alarm_is_claimed 0000000c  00000000  00000000  00000190  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .rodata.timer_hardware_alarm_claim_unused.str1.4 00000014  00000000  00000000  0000019c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .text.timer_hardware_alarm_claim_unused 0000002c  00000000  00000000  000001b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.hardware_alarm_claim_unused 00000020  00000000  00000000  000001dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.timer_time_us_64 00000010  00000000  00000000  000001fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.timer_busy_wait_us_32 00000074  00000000  00000000  0000020c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.timer_busy_wait_us 00000058  00000000  00000000  00000280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.timer_busy_wait_ms 00000078  00000000  00000000  000002d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.timer_busy_wait_until 0000001c  00000000  00000000  00000350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.time_us_64 00000014  00000000  00000000  0000036c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.busy_wait_us_32 00000074  00000000  00000000  00000380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.busy_wait_us 00000064  00000000  00000000  000003f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.busy_wait_ms 00000088  00000000  00000000  00000458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.busy_wait_until 00000024  00000000  00000000  000004e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.timer_hardware_alarm_set_callback 000000b4  00000000  00000000  00000504  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.hardware_alarm_set_callback 00000098  00000000  00000000  000005b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.timer_hardware_alarm_set_target 000000e8  00000000  00000000  00000650  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.hardware_alarm_set_target 000000c8  00000000  00000000  00000738  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.timer_hardware_alarm_cancel 00000058  00000000  00000000  00000800  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text.hardware_alarm_cancel 00000050  00000000  00000000  00000858  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text.timer_hardware_alarm_force_irq 00000058  00000000  00000000  000008a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text.hardware_alarm_force_irq 00000050  00000000  00000000  00000900  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .bss.claimed  00000002  00000000  00000000  00000950  2**2
                  ALLOC
 33 .bss.timer_callbacks_pending 00000002  00000000  00000000  00000950  2**2
                  ALLOC
 34 .bss.target_hi 00000020  00000000  00000000  00000950  2**2
                  ALLOC
 35 .bss.alarm_callbacks 00000020  00000000  00000000  00000950  2**2
                  ALLOC
 36 .debug_info   00003082  00000000  00000000  00000950  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .debug_abbrev 000004f9  00000000  00000000  000039d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 38 .debug_loclists 00001a37  00000000  00000000  00003ecb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 39 .debug_aranges 000000f0  00000000  00000000  00005902  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 40 .debug_rnglists 00000499  00000000  00000000  000059f2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 41 .debug_line   00001ce9  00000000  00000000  00005e8b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 42 .debug_str    00000b88  00000000  00000000  00007b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 43 .comment      00000027  00000000  00000000  000086fc  2**0
                  CONTENTS, READONLY
 44 .debug_frame  000002d4  00000000  00000000  00008724  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 45 .ARM.attributes 00000038  00000000  00000000  000089f8  2**0
                  CONTENTS, READONLY

datetime.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.pico_localtime_r 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.pico_mktime 00000004  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.timespec_to_ms 00000048  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.ms_to_timespec 00000020  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.timespec_to_us 00000058  00000000  00000000  000000a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.us_to_timespec 00000020  00000000  00000000  000000fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .debug_info   00000356  00000000  00000000  0000011c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000155  00000000  00000000  00000472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 00000131  00000000  00000000  000005c7  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000048  00000000  00000000  000006f8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000031  00000000  00000000  00000740  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00000267  00000000  00000000  00000771  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000002b8  00000000  00000000  000009d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000027  00000000  00000000  00000c90  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000098  00000000  00000000  00000cb8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000038  00000000  00000000  00000d50  2**0
                  CONTENTS, READONLY

pheap.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.ph_merge_nodes 0000004c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata.ph_dump_node.str1.4 00000015  00000000  00000000  00000080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .text.ph_dump_node 000000b4  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.ph_create 0000005c  00000000  00000000  0000014c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.ph_post_alloc_init 00000044  00000000  00000000  000001a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.ph_clear 00000034  00000000  00000000  000001ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.ph_destroy 00000014  00000000  00000000  00000220  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.ph_merge_two_pass 0000007c  00000000  00000000  00000234  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.ph_remove_any_head 000000f8  00000000  00000000  000002b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.ph_remove_head 000000f8  00000000  00000000  000003a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.ph_remove_and_free_node 0000007c  00000000  00000000  000004a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .rodata.ph_dump.str1.4 0000000f  00000000  00000000  0000051c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .text.ph_dump 0000040c  00000000  00000000  0000052c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .debug_info   00001ea4  00000000  00000000  00000938  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000321  00000000  00000000  000027dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00001465  00000000  00000000  00002afd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00000070  00000000  00000000  00003f62  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 0000045d  00000000  00000000  00003fd2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_line   000012a0  00000000  00000000  0000442f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_str    00000400  00000000  00000000  000056cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000027  00000000  00000000  00005acf  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000001b4  00000000  00000000  00005af8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .ARM.attributes 00000038  00000000  00000000  00005cac  2**0
                  CONTENTS, READONLY

queue.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.queue_init_with_spinlock 00000024  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.queue_free 00000008  00000000  00000000  00000058  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.queue_try_add 00000074  00000000  00000000  00000060  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.queue_try_remove 00000080  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.queue_try_peek 00000068  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.queue_add_blocking 0000007c  00000000  00000000  000001bc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.queue_remove_blocking 0000008c  00000000  00000000  00000238  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.queue_peek_blocking 00000070  00000000  00000000  000002c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .debug_info   000015fc  00000000  00000000  00000334  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00000309  00000000  00000000  00001930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 0000082d  00000000  00000000  00001c39  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000058  00000000  00000000  00002466  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001e8  00000000  00000000  000024be  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00000c72  00000000  00000000  000026a6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00000460  00000000  00000000  00003318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000027  00000000  00000000  00003778  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000000e4  00000000  00000000  000037a0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 20 .ARM.attributes 00000038  00000000  00000000  00003884  2**0
                  CONTENTS, READONLY

uart.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.uart_init 00000104  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.uart_deinit 0000001c  00000000  00000000  00000138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.uart_set_baudrate 0000009c  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.uart_set_format 00000070  00000000  00000000  000001f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.uart_set_fifo_enabled 00000058  00000000  00000000  00000260  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.uart_set_break 00000054  00000000  00000000  000002b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.uart_set_translate_crlf 0000002c  00000000  00000000  0000030c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.uart_is_readable_within_us 0000002c  00000000  00000000  00000338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss.uart_char_to_line_feed 00000004  00000000  00000000  00000364  2**2
                  ALLOC
 12 .debug_info   00001982  00000000  00000000  00000364  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000367  00000000  00000000  00001ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000c8f  00000000  00000000  0000204d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000058  00000000  00000000  00002cdc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000241  00000000  00000000  00002d34  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000dde  00000000  00000000  00002f75  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00000e58  00000000  00000000  00003d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000027  00000000  00000000  00004bab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000fc  00000000  00000000  00004bd4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000038  00000000  00000000  00004cd0  2**0
                  CONTENTS, READONLY

clocks.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.clocks_irq_handler 00000090  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.clock_stop 00000028  00000000  00000000  000000c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.clock_configure 000000f0  00000000  00000000  000000ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.clock_configure_int_divider 000000d4  00000000  00000000  000001dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.clock_configure_undivided 000000d0  00000000  00000000  000002b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.clock_get_hz 0000000c  00000000  00000000  00000380  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.clock_set_reported_hz 0000000c  00000000  00000000  0000038c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.frequency_count_khz 00000054  00000000  00000000  00000398  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.clocks_enable_resus 00000034  00000000  00000000  000003ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.clock_gpio_init_int_frac16 00000044  00000000  00000000  00000420  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.clock_configure_gpin 00000110  00000000  00000000  00000464  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.set_sys_clock_48mhz 000000bc  00000000  00000000  00000574  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.set_sys_clock_pll 00000184  00000000  00000000  00000630  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.check_sys_clock_hz 00000154  00000000  00000000  000007b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.check_sys_clock_khz 0000019c  00000000  00000000  00000908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .rodata.CSWTCH.25 0000002c  00000000  00000000  00000aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 19 .rodata.gpin0_src 0000000a  00000000  00000000  00000ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 20 .bss._resus_callback 00000004  00000000  00000000  00000adc  2**2
                  ALLOC
 21 .bss.configured_freq 00000028  00000000  00000000  00000adc  2**2
                  ALLOC
 22 .debug_info   00002871  00000000  00000000  00000adc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_abbrev 000004d5  00000000  00000000  0000334d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loclists 000020df  00000000  00000000  00003822  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_aranges 00000090  00000000  00000000  00005901  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_rnglists 00000600  00000000  00000000  00005991  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_line   00001d66  00000000  00000000  00005f91  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_str    00000b48  00000000  00000000  00007cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .comment      00000027  00000000  00000000  0000883f  2**0
                  CONTENTS, READONLY
 30 .debug_frame  000001f0  00000000  00000000  00008868  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .ARM.attributes 00000038  00000000  00000000  00008a58  2**0
                  CONTENTS, READONLY

pll.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.pll_init 0000008c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.pll_deinit 00000008  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .debug_info   000004ef  00000000  00000000  000000c8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_abbrev 000001a8  00000000  00000000  000005b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_loclists 000001b7  00000000  00000000  0000075f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_aranges 00000028  00000000  00000000  00000916  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_rnglists 00000059  00000000  00000000  0000093e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_line   0000042b  00000000  00000000  00000997  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_str    000004a0  00000000  00000000  00000dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .comment      00000027  00000000  00000000  00001262  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00000044  00000000  00000000  0000128c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .ARM.attributes 00000038  00000000  00000000  000012d0  2**0
                  CONTENTS, READONLY

vreg.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.vreg_set_voltage 00000044  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.vreg_get_voltage 00000010  00000000  00000000  00000078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.vreg_disable_voltage_limit 00000010  00000000  00000000  00000088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .debug_info   00000591  00000000  00000000  00000098  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 000001a5  00000000  00000000  00000629  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_loclists 000000d9  00000000  00000000  000007ce  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000030  00000000  00000000  000008a7  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_rnglists 0000004c  00000000  00000000  000008d7  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line   00000345  00000000  00000000  00000923  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_str    00000717  00000000  00000000  00000c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .comment      00000027  00000000  00000000  0000137f  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00000040  00000000  00000000  000013a8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000038  00000000  00000000  000013e8  2**0
                  CONTENTS, READONLY

watchdog.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.watchdog_start_tick 00000008  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.watchdog_update 00000014  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.watchdog_get_time_remaining_ms 00000010  00000000  00000000  00000050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text._watchdog_enable 00000074  00000000  00000000  00000060  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.watchdog_enable 0000007c  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.watchdog_disable 00000010  00000000  00000000  00000150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.watchdog_reboot 00000098  00000000  00000000  00000160  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.watchdog_caused_reboot 00000058  00000000  00000000  000001f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.watchdog_enable_caused_reboot 0000001c  00000000  00000000  00000250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .bss.load_value 00000004  00000000  00000000  0000026c  2**2
                  ALLOC
 13 .debug_info   00000b80  00000000  00000000  0000026c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000034b  00000000  00000000  00000dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00000533  00000000  00000000  00001137  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000060  00000000  00000000  0000166a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000001cc  00000000  00000000  000016ca  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000917  00000000  00000000  00001896  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00000717  00000000  00000000  000021ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000027  00000000  00000000  000028c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000f0  00000000  00000000  000028ec  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .ARM.attributes 00000038  00000000  00000000  000029dc  2**0
                  CONTENTS, READONLY

ticks.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tick_start 00000018  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.tick_stop 00000014  00000000  00000000  0000004c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.tick_is_running 00000014  00000000  00000000  00000060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .debug_info   00000254  00000000  00000000  00000074  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000146  00000000  00000000  000002c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_loclists 0000008b  00000000  00000000  0000040e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000030  00000000  00000000  00000499  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_rnglists 0000002b  00000000  00000000  000004c9  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line   0000029a  00000000  00000000  000004f4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_str    000002cd  00000000  00000000  0000078e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .comment      00000027  00000000  00000000  00000a5b  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00000040  00000000  00000000  00000a84  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000038  00000000  00000000  00000ac4  2**0
                  CONTENTS, READONLY

bootrom.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.rom_reboot.constprop.0.isra.0 00000034  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.rom_func_lookup 00000018  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.rom_data_lookup 00000008  00000000  00000000  00000080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.rom_funcs_lookup 00000044  00000000  00000000  00000088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.rom_reset_usb_boot 0000001c  00000000  00000000  000000cc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.rom_reset_usb_boot_extra 0000001c  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.rom_get_boot_random 00000048  00000000  00000000  00000104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.rom_add_flash_runtime_partition 00000070  00000000  00000000  0000014c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .debug_info   000008e4  00000000  00000000  000001bc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000036a  00000000  00000000  00000aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 0000049b  00000000  00000000  00000e0a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000058  00000000  00000000  000012a5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000009d  00000000  00000000  000012fd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000005f2  00000000  00000000  0000139a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000006a9  00000000  00000000  0000198c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000027  00000000  00000000  00002035  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000000fc  00000000  00000000  0000205c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 20 .ARM.attributes 00000038  00000000  00000000  00002158  2**0
                  CONTENTS, READONLY

bootrom_lock.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_bootrom_locking_enable 00000014  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .preinit_array.01010 00000004  00000000  00000000  00000048  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  5 .debug_info   000001ac  00000000  00000000  0000004c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_abbrev 000000fb  00000000  00000000  000001f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_loclists 00000028  00000000  00000000  000002f3  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_aranges 00000020  00000000  00000000  0000031b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_rnglists 00000013  00000000  00000000  0000033b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_line   000002ff  00000000  00000000  0000034e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_str    000002b5  00000000  00000000  0000064d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .comment      00000027  00000000  00000000  00000902  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00000020  00000000  00000000  0000092c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .ARM.attributes 00000038  00000000  00000000  0000094c  2**0
                  CONTENTS, READONLY

boot_lock.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_boot_locks_reset 0000001c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.boot_locks_reset 0000001c  00000000  00000000  00000050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.boot_lock_init 00000014  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .preinit_array.01000 00000004  00000000  00000000  00000080  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  7 .debug_info   000002fe  00000000  00000000  00000084  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 000001de  00000000  00000000  00000382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_loclists 00000078  00000000  00000000  00000560  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00000030  00000000  00000000  000005d8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 0000004f  00000000  00000000  00000608  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_line   00000387  00000000  00000000  00000657  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_str    00000293  00000000  00000000  000009de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .comment      00000027  00000000  00000000  00000c71  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00000040  00000000  00000000  00000c98  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .ARM.attributes 00000038  00000000  00000000  00000cd8  2**0
                  CONTENTS, READONLY

flash.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.default_core_init_deinit 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.default_enter_safe_zone_timeout_ms 0000001c  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.default_exit_safe_zone_timeout_ms 00000018  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.get_flash_safety_helper 00000008  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.flash_safe_execute_core_init 00000018  00000000  00000000  00000074  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.flash_safe_execute_core_deinit 00000018  00000000  00000000  0000008c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.flash_safe_execute 00000030  00000000  00000000  000000a4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .bss.irq_state 00000008  00000000  00000000  000000d4  2**2
                  ALLOC
 11 .data.default_flash_safety_helper 0000000c  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 12 .debug_info   000005c6  00000000  00000000  000000e0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000026d  00000000  00000000  000006a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000018c  00000000  00000000  00000913  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000050  00000000  00000000  00000a9f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000004f  00000000  00000000  00000aef  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000003e8  00000000  00000000  00000b3e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00000866  00000000  00000000  00000f26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000027  00000000  00000000  0000178c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000bc  00000000  00000000  000017b4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000038  00000000  00000000  00001870  2**0
                  CONTENTS, READONLY

xosc.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.xosc_init 00000030  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.xosc_disable 00000020  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.xosc_dormant 00000018  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .debug_info   00000199  00000000  00000000  0000009c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000109  00000000  00000000  00000235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_loclists 00000048  00000000  00000000  0000033e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_aranges 00000030  00000000  00000000  00000386  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_rnglists 0000002b  00000000  00000000  000003b6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line   000002bc  00000000  00000000  000003e1  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_str    00000246  00000000  00000000  0000069d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .comment      00000027  00000000  00000000  000008e3  2**0
                  CONTENTS, READONLY
 14 .debug_frame  0000004c  00000000  00000000  0000090c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000038  00000000  00000000  00000958  2**0
                  CONTENTS, READONLY

divider.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .bss.hw_divider_results 00000010  00000000  00000000  00000038  2**3
                  ALLOC
  4 .debug_info   000000ab  00000000  00000000  00000038  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 00000063  00000000  00000000  000000e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_aranges 00000018  00000000  00000000  00000146  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_line   000000f6  00000000  00000000  0000015e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_str    000001e2  00000000  00000000  00000254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .comment      00000027  00000000  00000000  00000436  2**0
                  CONTENTS, READONLY
 10 .ARM.attributes 00000038  00000000  00000000  0000045d  2**0
                  CONTENTS, READONLY

runtime.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.first_per_core_initializer 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata.hard_assertion_failure.str1.4 0000000c  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .text.hard_assertion_failure 0000000c  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.runtime_run_initializers 00000020  00000000  00000000  00000050  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.runtime_run_per_core_initializers 00000020  00000000  00000000  00000070  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .preinit_array.YYYYY 00000004  00000000  00000000  00000090  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  9 .debug_info   0000020e  00000000  00000000  00000094  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000182  00000000  00000000  000002a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 0000007e  00000000  00000000  00000424  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000038  00000000  00000000  000004a2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000003d  00000000  00000000  000004da  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00000280  00000000  00000000  00000517  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000002a7  00000000  00000000  00000797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000027  00000000  00000000  00000a3e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000070  00000000  00000000  00000a68  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000038  00000000  00000000  00000ad8  2**0
                  CONTENTS, READONLY

runtime_init.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_early_resets 00000034  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.runtime_init_usb_power_down 0000001c  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.runtime_init_per_core_enable_coprocessors 0000001c  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.runtime_init_post_clock_resets 00000020  00000000  00000000  000000a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.runtime_init_bootrom_reset 00000014  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.runtime_init_per_core_bootrom_reset 00000014  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.runtime_init_spin_locks_reset 00000004  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.runtime_init_install_ram_vector_table 00000020  00000000  00000000  000000ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .preinit_array.10080 00000004  00000000  00000000  0000010c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 12 .ram_vector_table 00000110  00000000  00000000  00000110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .preinit_array.01000 00000004  00000000  00000000  00000220  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 14 .preinit_array.00600 00000004  00000000  00000000  00000224  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 15 .preinit_array.00500 00000004  00000000  00000000  00000228  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 16 .preinit_array.ZZZZZ.00200 00000004  00000000  00000000  0000022c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 17 .preinit_array.00101 00000004  00000000  00000000  00000230  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 18 .preinit_array.00100 00000004  00000000  00000000  00000234  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 19 .preinit_array.ZZZZZ.00051 00000004  00000000  00000000  00000238  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 20 .preinit_array.00050 00000004  00000000  00000000  0000023c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 21 .debug_info   00001bb5  00000000  00000000  00000240  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_abbrev 000002dd  00000000  00000000  00001df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loclists 0000010a  00000000  00000000  000020d2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_aranges 00000058  00000000  00000000  000021dc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_rnglists 00000070  00000000  00000000  00002234  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_line   00000527  00000000  00000000  000022a4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_str    000011e1  00000000  00000000  000027cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .comment      00000027  00000000  00000000  000039ac  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000000bc  00000000  00000000  000039d4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .ARM.attributes 00000038  00000000  00000000  00003a90  2**0
                  CONTENTS, READONLY

runtime_init_clocks.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_clocks 000000dc  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .debug_info   000007b0  00000000  00000000  00000110  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 0000029d  00000000  00000000  000008c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_loclists 00000074  00000000  00000000  00000b5d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 00000020  00000000  00000000  00000bd1  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_rnglists 0000002c  00000000  00000000  00000bf1  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line   000004bd  00000000  00000000  00000c1d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_str    000004e8  00000000  00000000  000010da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .comment      00000027  00000000  00000000  000015c2  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000034  00000000  00000000  000015ec  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000038  00000000  00000000  00001620  2**0
                  CONTENTS, READONLY

runtime_init_stack_guard.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.runtime_init_per_core_install_stack_guard 00000008  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .debug_info   000000bb  00000000  00000000  0000003c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 00000080  00000000  00000000  000000f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_loclists 00000025  00000000  00000000  00000177  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 00000020  00000000  00000000  0000019c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_rnglists 00000013  00000000  00000000  000001bc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line   000000ca  00000000  00000000  000001cf  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_str    0000020e  00000000  00000000  00000299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .comment      00000027  00000000  00000000  000004a7  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000020  00000000  00000000  000004d0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000038  00000000  00000000  000004f0  2**0
                  CONTENTS, READONLY

bit_ops_aeabi.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__rev   00000006  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.__revll 0000000c  00000000  00000000  0000003a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.ctzdi   00000018  00000000  00000000  00000046  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .debug_line   00000075  00000000  00000000  0000005e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_line_str 0000008c  00000000  00000000  000000d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_info   00000023  00000000  00000000  0000015f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00000012  00000000  00000000  00000182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00000030  00000000  00000000  00000198  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_str    00000098  00000000  00000000  000001c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000001f  00000000  00000000  00000260  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000028  00000000  00000000  0000027f  2**0
                  CONTENTS, READONLY

divider_compiler.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.div_s32s32 00000010  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.divmod_s32s32 00000024  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.div_u32u32 00000010  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.divmod_u32u32 00000018  00000000  00000000  00000078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.div_s64s64 00000030  00000000  00000000  00000090  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.divmod_s64s64_rem 00000044  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.divmod_s64s64 00000030  00000000  00000000  00000104  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.div_u64u64 00000018  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.divmod_u64u64_rem 00000028  00000000  00000000  0000014c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.divmod_u64u64 00000018  00000000  00000000  00000174  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.div_s32s32_unsafe 00000010  00000000  00000000  0000018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.divmod_s32s32_rem_unsafe 00000028  00000000  00000000  0000019c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.divmod_s32s32_unsafe 00000024  00000000  00000000  000001c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.div_u32u32_unsafe 00000010  00000000  00000000  000001e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.divmod_u32u32_rem_unsafe 00000018  00000000  00000000  000001f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.divmod_u32u32_unsafe 00000018  00000000  00000000  00000210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.div_s64s64_unsafe 00000030  00000000  00000000  00000228  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.divmod_s64s64_rem_unsafe 00000044  00000000  00000000  00000258  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.div_u64u64_unsafe 00000018  00000000  00000000  0000029c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.divmod_u64u64_rem_unsafe 00000028  00000000  00000000  000002b4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .debug_info   00000c9e  00000000  00000000  000002dc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_abbrev 000001e2  00000000  00000000  00000f7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_loclists 00000a6e  00000000  00000000  0000115c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_aranges 000000b8  00000000  00000000  00001bca  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_rnglists 00000196  00000000  00000000  00001c82  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_line   00000735  00000000  00000000  00001e18  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_str    00000473  00000000  00000000  0000254d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .comment      00000027  00000000  00000000  000029c0  2**0
                  CONTENTS, READONLY
 31 .debug_frame  000001bc  00000000  00000000  000029e8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .ARM.attributes 00000038  00000000  00000000  00002ba4  2**0
                  CONTENTS, READONLY

double_math.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.dpow_1  00000264  00000000  00000000  00000038  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.dpow_int2 00000134  00000000  00000000  0000029c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.dpowint_0 00000144  00000000  00000000  000003d0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.dpow_0  00000150  00000000  00000000  00000514  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__wrap_ldexp 00000044  00000000  00000000  00000664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.__wrap_copysign 0000000c  00000000  00000000  000006a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.__wrap_trunc 0000004c  00000000  00000000  000006b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.__wrap_round 0000007c  00000000  00000000  00000700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.__wrap_floor 0000007c  00000000  00000000  0000077c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.__wrap_ceil 0000007c  00000000  00000000  000007f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.__wrap_asin 00000060  00000000  00000000  00000874  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__wrap_acos 0000005c  00000000  00000000  000008d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__wrap_atan 00000044  00000000  00000000  00000930  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.__wrap_sinh 00000048  00000000  00000000  00000974  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.__wrap_cosh 00000048  00000000  00000000  000009bc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.__wrap_tanh 0000005c  00000000  00000000  00000a04  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.__wrap_asinh 0000009c  00000000  00000000  00000a60  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.__wrap_acosh 0000008c  00000000  00000000  00000b00  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.__wrap_atanh 00000054  00000000  00000000  00000b8c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.__wrap_exp2 000000bc  00000000  00000000  00000be0  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.__wrap_log2 00000020  00000000  00000000  00000ca0  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.__wrap_exp10 00000010  00000000  00000000  00000cc0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.__wrap_log10 00000020  00000000  00000000  00000cd0  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.__wrap_expm1 00000014  00000000  00000000  00000cf0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.__wrap_log1p 00000018  00000000  00000000  00000d04  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.__wrap_powint 000000a4  00000000  00000000  00000d1c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text.__wrap_pow 000002cc  00000000  00000000  00000dc0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text.__wrap_hypot 00000174  00000000  00000000  0000108c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text.__wrap_cbrt 000000c8  00000000  00000000  00001200  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .text.__wrap_fmod 00000124  00000000  00000000  000012c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .text.__wrap_remquo 000001dc  00000000  00000000  000013ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text.__wrap_drem 00000010  00000000  00000000  000015c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .text.__wrap_remainder 00000010  00000000  00000000  000015d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 36 .debug_info   00003d43  00000000  00000000  000015e8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .debug_abbrev 0000033e  00000000  00000000  0000532b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 38 .debug_loclists 00003eff  00000000  00000000  00005669  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 39 .debug_aranges 00000120  00000000  00000000  00009568  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 40 .debug_rnglists 000005d7  00000000  00000000  00009688  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 41 .debug_line   00002baa  00000000  00000000  00009c5f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 42 .debug_str    000004f6  00000000  00000000  0000c809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 43 .comment      00000027  00000000  00000000  0000ccff  2**0
                  CONTENTS, READONLY
 44 .debug_frame  00000510  00000000  00000000  0000cd28  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 45 .ARM.attributes 00000038  00000000  00000000  0000d238  2**0
                  CONTENTS, READONLY

double_aeabi_dcp.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__rp2350_dcp_engaged_state_save_restore 0000003a  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.__wrap___aeabi_dadd 00000028  00000000  00000000  00000070  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.__wrap___aeabi_dsub 00000028  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap___aeabi_drsub 00000028  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__wrap___aeabi_dmul 0000004c  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.ddiv_fast 0000006c  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.__wrap___aeabi_ddiv 0000009c  00000000  00000000  000001a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.sqrt_fast 00000074  00000000  00000000  0000023c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.__wrap_sqrt 00000098  00000000  00000000  000002b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.dclassify 00000018  00000000  00000000  00000348  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__wrap___aeabi_d2f 0000001c  00000000  00000000  00000360  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__wrap___aeabi_i2d 00000024  00000000  00000000  0000037c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__wrap___aeabi_ui2d 00000024  00000000  00000000  000003a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.double2fix_z 00000030  00000000  00000000  000003c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.double2ufix 00000030  00000000  00000000  000003f4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.double2fix 00000034  00000000  00000000  00000424  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.double2int 00000054  00000000  00000000  00000458  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.__wrap___aeabi_d2iz 00000024  00000000  00000000  000004ac  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.__wrap___aeabi_d2uiz 00000024  00000000  00000000  000004d0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.double2int_r 00000024  00000000  00000000  000004f4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.double2uint_r 00000024  00000000  00000000  00000518  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.__wrap___aeabi_dcmpun 00000024  00000000  00000000  0000053c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.__wrap___aeabi_dcmp 00000074  00000000  00000000  00000560  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.__wrap___aeabi_dcmpeq 00000024  00000000  00000000  000005d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.__wrap___aeabi_dcmplt 00000028  00000000  00000000  000005f8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.__wrap___aeabi_dcmple 00000028  00000000  00000000  00000620  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text.__wrap___aeabi_dcmpge 00000028  00000000  00000000  00000648  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text.__wrap___aeabi_dcmpgt 00000028  00000000  00000000  00000670  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .debug_line   0000028f  00000000  00000000  00000698  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_line_str 0000008e  00000000  00000000  00000927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 33 .debug_info   00000023  00000000  00000000  000009b5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 34 .debug_abbrev 00000012  00000000  00000000  000009d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 35 .debug_aranges 000000f8  00000000  00000000  000009f0  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 36 .debug_str    0000009a  00000000  00000000  00000ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 37 .debug_rnglists 000000b7  00000000  00000000  00000b82  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 38 .ARM.attributes 00000028  00000000  00000000  00000c39  2**0
                  CONTENTS, READONLY

double_fma_dcp.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__rp2350_dcp_engaged_state_save_restore_copy 0000003a  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.__wrap___dfma 000004f4  00000000  00000000  0000006e  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.fma_fast 0000006a  00000000  00000000  00000562  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .debug_line   000001f1  00000000  00000000  000005cc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_line_str 0000008c  00000000  00000000  000007bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_info   00000023  00000000  00000000  00000849  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00000012  00000000  00000000  0000086c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00000030  00000000  00000000  00000880  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_str    00000098  00000000  00000000  000008b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000020  00000000  00000000  00000948  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .ARM.attributes 00000028  00000000  00000000  00000968  2**0
                  CONTENTS, READONLY

double_sci_m33.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.rtwopi  000000a0  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.drrcore 00000064  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.__wrap_tan 0000000c  00000000  00000000  00000138  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap_sin_cos 00000434  00000000  00000000  00000144  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.dpack   00000058  00000000  00000000  00000578  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.dreduce 0000007a  00000000  00000000  000005d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.exptab  000001fc  00000000  00000000  0000064c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.__wrap_exp 00000148  00000000  00000000  00000848  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.__wrap_log 00000358  00000000  00000000  00000990  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.trigtab 00000200  00000000  00000000  00000ce8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.__wrap_atan2 00000320  00000000  00000000  00000ee8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .debug_line   000004a7  00000000  00000000  00001208  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 0000008c  00000000  00000000  000016af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00000023  00000000  00000000  0000173b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000012  00000000  00000000  0000175e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00000058  00000000  00000000  00001770  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00000098  00000000  00000000  000017c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00000041  00000000  00000000  00001860  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000028  00000000  00000000  000018a1  2**0
                  CONTENTS, READONLY

double_conv_m33.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__wrap_conv_tod 0000020c  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.conv_dtoi64 0000004a  00000000  00000000  00000240  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.conv_dtofix64 0000004a  00000000  00000000  0000028a  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap_conv_dtoi64_z 000000a0  00000000  00000000  000002d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.__wrap_conv_dtoui64 00000072  00000000  00000000  00000374  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .debug_line   000001ca  00000000  00000000  000003e6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line_str 0000008d  00000000  00000000  000005b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_info   00000023  00000000  00000000  0000063d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00000012  00000000  00000000  00000660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000040  00000000  00000000  00000678  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_str    00000099  00000000  00000000  000006b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000002d  00000000  00000000  00000751  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000028  00000000  00000000  0000077e  2**0
                  CONTENTS, READONLY

float_math.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.fpow_int2 000000dc  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.fpowint_0 00000100  00000000  00000000  00000110  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.fpow_0  000000e8  00000000  00000000  00000210  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap_ldexpf 0000002c  00000000  00000000  000002f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.__wrap_copysignf 00000008  00000000  00000000  00000324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.__wrap_truncf 00000024  00000000  00000000  0000032c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.__wrap_roundf 00000038  00000000  00000000  00000350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.__wrap_floorf 00000048  00000000  00000000  00000388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.__wrap_ceilf 00000048  00000000  00000000  000003d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.__wrap_asinf 00000064  00000000  00000000  00000418  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__wrap_acosf 00000064  00000000  00000000  0000047c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__wrap_atanf 00000028  00000000  00000000  000004e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__wrap_sinhf 00000044  00000000  00000000  00000508  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.__wrap_coshf 00000044  00000000  00000000  0000054c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.__wrap_tanhf 00000044  00000000  00000000  00000590  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.__wrap_asinhf 000000b0  00000000  00000000  000005d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.__wrap_acoshf 00000078  00000000  00000000  00000684  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.__wrap_atanhf 00000038  00000000  00000000  000006fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.__wrap_exp2f 00000028  00000000  00000000  00000738  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.__wrap_log2f 0000001c  00000000  00000000  00000760  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.__wrap_exp10f 00000028  00000000  00000000  00000780  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.__wrap_log10f 0000001c  00000000  00000000  000007a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.__wrap_expm1f 0000001c  00000000  00000000  000007c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.__wrap_log1pf 0000001c  00000000  00000000  000007e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.__wrap_fmaf 0000003c  00000000  00000000  000007fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.__wrap_powintf 000000a8  00000000  00000000  00000838  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text.__wrap_powf 000001ec  00000000  00000000  000008e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text.__wrap_hypotf 0000010c  00000000  00000000  00000acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.__wrap_cbrtf 00000098  00000000  00000000  00000bd8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .text.__wrap_fmodf 000000b4  00000000  00000000  00000c70  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .text.__wrap_remquof 00000118  00000000  00000000  00000d24  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text.__wrap_dremf 00000008  00000000  00000000  00000e3c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .text.__wrap_remainderf 00000008  00000000  00000000  00000e44  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 36 .debug_info   00003964  00000000  00000000  00000e4c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .debug_abbrev 00000379  00000000  00000000  000047b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 38 .debug_loclists 000034ed  00000000  00000000  00004b29  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 39 .debug_aranges 00000120  00000000  00000000  00008016  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 40 .debug_rnglists 0000041e  00000000  00000000  00008136  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 41 .debug_line   000024c3  00000000  00000000  00008554  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 42 .debug_str    000004c1  00000000  00000000  0000aa17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 43 .comment      00000027  00000000  00000000  0000aed8  2**0
                  CONTENTS, READONLY
 44 .debug_frame  00000404  00000000  00000000  0000af00  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 45 .ARM.attributes 00000038  00000000  00000000  0000b304  2**0
                  CONTENTS, READONLY

float_conv32_vfp.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.int2float 0000000e  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.uint2float 0000000e  00000000  00000000  00000042  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.float2int 0000000e  00000000  00000000  00000050  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.float2int_z 0000000e  00000000  00000000  0000005e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.float2uint 0000000e  00000000  00000000  0000006c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.float2fix_z 00000018  00000000  00000000  0000007a  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.float2fix 0000002c  00000000  00000000  00000092  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.float2ufix 00000018  00000000  00000000  000000be  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .debug_line   000000e1  00000000  00000000  000000d6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_line_str 0000008d  00000000  00000000  000001b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00000023  00000000  00000000  00000244  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000012  00000000  00000000  00000267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000058  00000000  00000000  00000280  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00000099  00000000  00000000  000002d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000003d  00000000  00000000  00000371  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000028  00000000  00000000  000003ae  2**0
                  CONTENTS, READONLY

float_common_m33.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__wrap_conv_tof 000001d4  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.conv_ftoi64 00000024  00000000  00000000  00000208  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.conv_ftof64 00000028  00000000  00000000  0000022c  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap_conv_ftoi64z 0000008a  00000000  00000000  00000254  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.__wrap_conv_ftoui64 00000068  00000000  00000000  000002de  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .debug_line   0000019e  00000000  00000000  00000346  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_line_str 0000008d  00000000  00000000  000004e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_info   00000023  00000000  00000000  00000571  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00000012  00000000  00000000  00000594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000040  00000000  00000000  000005a8  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_str    00000099  00000000  00000000  000005e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000002d  00000000  00000000  00000681  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .ARM.attributes 00000028  00000000  00000000  000006ae  2**0
                  CONTENTS, READONLY

float_sci_m33_vfp.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.frrcore_v 00000054  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.__wrap_expf 0000015c  00000000  00000000  00000088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.__wrap_logf 00000188  00000000  00000000  000001e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.__wrap_fsin_fcos 00000388  00000000  00000000  00000370  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__wrap_tanf 0000005c  00000000  00000000  000006f8  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.__wrap_atan2f 000002cc  00000000  00000000  00000754  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .debug_line   00000263  00000000  00000000  00000a20  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 0000008e  00000000  00000000  00000c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00000023  00000000  00000000  00000d11  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00000012  00000000  00000000  00000d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000048  00000000  00000000  00000d48  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0000009a  00000000  00000000  00000d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000035  00000000  00000000  00000e2a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .ARM.attributes 00000028  00000000  00000000  00000e5f  2**0
                  CONTENTS, READONLY

malloc.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .rodata.__wrap_malloc.str1.4 0000000e  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .text.__wrap_malloc 00000024  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.__wrap_calloc 0000002c  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__wrap_realloc 00000024  00000000  00000000  00000094  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__wrap_free 00000004  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .debug_info   000003e4  00000000  00000000  000000bc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 000001b9  00000000  00000000  000004a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_loclists 0000014b  00000000  00000000  00000659  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000038  00000000  00000000  000007a4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000049  00000000  00000000  000007dc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00000259  00000000  00000000  00000825  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00000259  00000000  00000000  00000a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000027  00000000  00000000  00000cd7  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000006c  00000000  00000000  00000d00  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .ARM.attributes 00000038  00000000  00000000  00000d6c  2**0
                  CONTENTS, READONLY

atomic.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.__atomic_test_and_set_c 00000048  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.__atomic_is_lock_free 00000018  00000000  00000000  0000007c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.__atomic_load 00000040  00000000  00000000  00000094  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__atomic_store 00000040  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__atomic_compare_exchange 00000070  00000000  00000000  00000114  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.__atomic_exchange 0000004c  00000000  00000000  00000184  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.__atomic_load_8 00000038  00000000  00000000  000001d0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.__atomic_store_8 00000040  00000000  00000000  00000208  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.__atomic_compare_exchange_8 00000060  00000000  00000000  00000248  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.__atomic_exchange_8 00000040  00000000  00000000  000002a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__atomic_fetch_add_8 00000040  00000000  00000000  000002e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__atomic_fetch_sub_8 00000040  00000000  00000000  00000328  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__atomic_fetch_and_8 00000048  00000000  00000000  00000368  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.__atomic_fetch_or_8 00000048  00000000  00000000  000003b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.__atomic_fetch_xor_8 00000048  00000000  00000000  000003f8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .debug_info   0000261b  00000000  00000000  00000440  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 0000032a  00000000  00000000  00002a5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00000f87  00000000  00000000  00002d85  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_aranges 00000090  00000000  00000000  00003d0c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 00000283  00000000  00000000  00003d9c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_line   000010bb  00000000  00000000  0000401f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_str    000004b7  00000000  00000000  000050da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .comment      00000027  00000000  00000000  00005591  2**0
                  CONTENTS, READONLY
 26 .debug_frame  000001bc  00000000  00000000  000055b8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .ARM.attributes 00000038  00000000  00000000  00005774  2**0
                  CONTENTS, READONLY

new_delete.cpp.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text._Znwj   00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text._Znaj   00000004  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text._ZdlPv  00000004  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._ZdaPv  00000004  00000000  00000000  00000040  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZdlPvj 00000004  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZdaPvj 00000004  00000000  00000000  00000048  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .debug_info   000006ff  00000000  00000000  0000004c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000217  00000000  00000000  0000074b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 00000080  00000000  00000000  00000962  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000048  00000000  00000000  000009e2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000031  00000000  00000000  00000a2a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000001be  00000000  00000000  00000a5b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000003a0  00000000  00000000  00000c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000027  00000000  00000000  00000fb9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000070  00000000  00000000  00000fe0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000038  00000000  00000000  00001050  2**0
                  CONTENTS, READONLY

standard_binary_info.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .binary_info.keep.__bi_ptr84 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  4 .rodata.str1.4 00000044  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .rodata.__bi_84 0000000c  00000000  00000000  0000007c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  6 .binary_info.keep.__bi_ptr78 00000004  00000000  00000000  00000088  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  7 .rodata.__bi_78 0000000c  00000000  00000000  0000008c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  8 .binary_info.keep.__bi_ptr54 00000004  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  9 .rodata.__bi_54 0000000c  00000000  00000000  0000009c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 10 .binary_info.keep.__bi_ptr48 00000004  00000000  00000000  000000a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 11 .rodata.__bi_48 0000000c  00000000  00000000  000000ac  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 12 .binary_info.keep.__bi_ptr42 00000004  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 13 .rodata.__bi_42 0000000c  00000000  00000000  000000bc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 14 .binary_info.keep.__bi_ptr34 00000004  00000000  00000000  000000c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 15 .rodata.__bi_34 0000000c  00000000  00000000  000000cc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 16 .binary_info.keep.__bi_ptr26 00000004  00000000  00000000  000000d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 17 .rodata.__bi_26 0000000c  00000000  00000000  000000dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 18 .debug_info   00000288  00000000  00000000  000000e8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 000000b8  00000000  00000000  00000370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00000018  00000000  00000000  00000428  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00000163  00000000  00000000  00000440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    000003f7  00000000  00000000  000005a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000027  00000000  00000000  0000099a  2**0
                  CONTENTS, READONLY
 24 .ARM.attributes 00000038  00000000  00000000  000009c1  2**0
                  CONTENTS, READONLY

printf.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text._out_buffer 00000008  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text._out_null 00000004  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text._out_rev 0000009c  00000000  00000000  00000040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text._ntoa_format 000002a4  00000000  00000000  000000dc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._out_char 00000008  00000000  00000000  00000380  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._out_fct 0000000c  00000000  00000000  00000388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text._etoa   00000460  00000000  00000000  00000398  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .rodata._ftoa.str1.4 00000015  00000000  00000000  000007f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .text._ftoa   000003f4  00000000  00000000  00000810  2**3
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._vsnprintf 000009e8  00000000  00000000  00000c04  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__wrap_sprintf 0000002c  00000000  00000000  000015ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__wrap_snprintf 0000002c  00000000  00000000  00001618  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__wrap_vsnprintf 00000024  00000000  00000000  00001644  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.vfctprintf 00000028  00000000  00000000  00001668  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.weak_raw_printf 00000048  00000000  00000000  00001690  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.weak_raw_vprintf 00000030  00000000  00000000  000016d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .rodata.pow10.0 00000050  00000000  00000000  00001708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 20 .bss.lazy_vsnprintf 00000004  00000000  00000000  00001758  2**2
                  ALLOC
 21 .debug_info   00002075  00000000  00000000  00001758  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_abbrev 00000540  00000000  00000000  000037cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loclists 0000290d  00000000  00000000  00003d0d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_aranges 00000090  00000000  00000000  0000661a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_rnglists 000002bf  00000000  00000000  000066aa  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_line   00001948  00000000  00000000  00006969  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_str    000004a3  00000000  00000000  000082b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .comment      00000027  00000000  00000000  00008754  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000002d4  00000000  00000000  0000877c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .ARM.attributes 00000038  00000000  00000000  00008a50  2**0
                  CONTENTS, READONLY

crt0.S.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .vectors      00000124  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .binary_info_header 00000014  00000000  00000000  00000158  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  5 .embedded_block 00000014  00000000  00000000  0000016c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  6 .reset        000000a0  00000000  00000000  00000180  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .stack        00000800  00000000  00000000  00000220  2**5
                  CONTENTS, READONLY
  8 .heap         00000800  00000000  00000000  00000a20  2**2
                  CONTENTS, READONLY
  9 .embedded_end_block 00000014  00000000  00000000  00001220  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 10 .debug_line   000000a1  00000000  00000000  00001234  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_line_str 00000080  00000000  00000000  000012d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_info   00000023  00000000  00000000  00001355  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000012  00000000  00000000  00001378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000028  00000000  00000000  00001390  2**3
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0000008c  00000000  00000000  000013b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000001b  00000000  00000000  00001444  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .ARM.attributes 00000028  00000000  00000000  0000145f  2**0
                  CONTENTS, READONLY

newlib_interface.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text._exit   00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text._sbrk   0000002c  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text._gettimeofday 00000034  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.settimeofday 0000005c  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._times  00000020  00000000  00000000  000000f4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._getpid 00000004  00000000  00000000  00000114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text._kill   00000008  00000000  00000000  00000118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text._read   0000001c  00000000  00000000  00000120  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._write  00000020  00000000  00000000  0000013c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._open   0000000c  00000000  00000000  0000015c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text._close  00000008  00000000  00000000  00000168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text._lseek  00000008  00000000  00000000  00000170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text._fstat  00000008  00000000  00000000  00000178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text._isatty 0000000c  00000000  00000000  00000180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.exit    00000008  00000000  00000000  0000018c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .rodata.__assert_func.str1.4 00000043  00000000  00000000  00000194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 19 .text.__assert_func 00000034  00000000  00000000  000001d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.runtime_init 00000024  00000000  00000000  0000020c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .bss.heap_end.0 00000004  00000000  00000000  00000230  2**2
                  ALLOC
 22 .bss.epoch_time_us_since_boot 00000008  00000000  00000000  00000230  2**3
                  ALLOC
 23 .debug_info   00000bdf  00000000  00000000  00000230  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_abbrev 00000375  00000000  00000000  00000e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_loclists 00000408  00000000  00000000  00001184  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_aranges 000000a0  00000000  00000000  0000158c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_rnglists 000000af  00000000  00000000  0000162c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_line   00000764  00000000  00000000  000016db  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_str    0000089f  00000000  00000000  00001e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .comment      00000027  00000000  00000000  000026de  2**0
                  CONTENTS, READONLY
 31 .debug_frame  00000180  00000000  00000000  00002708  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .ARM.attributes 00000038  00000000  00000000  00002888  2**0
                  CONTENTS, READONLY

stdio.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.stdio_out_chars_no_crlf 00000008  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.stdio_out_chars_crlf 000000ac  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.stdio_buffered_printer 00000060  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.stdout_serialize_begin 00000038  00000000  00000000  00000148  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.stdout_serialize_end 0000000c  00000000  00000000  00000180  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.stdio_put_string 000000f0  00000000  00000000  0000018c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.stdio_get_until 0000007c  00000000  00000000  0000027c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.stdio_putchar_raw 00000084  00000000  00000000  000002f8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.stdio_puts_raw 0000003c  00000000  00000000  0000037c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.stdio_set_driver_enabled 00000030  00000000  00000000  000003b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.stdio_flush 00000024  00000000  00000000  000003e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.stdio_init_all 00000004  00000000  00000000  0000040c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.stdio_deinit_all 00000030  00000000  00000000  00000410  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.stdio_getchar_timeout_us 0000008c  00000000  00000000  00000440  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.stdio_filter_driver 0000000c  00000000  00000000  000004cc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.stdio_set_translate_crlf 0000000c  00000000  00000000  000004d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.stdio_set_chars_available_callback 0000002c  00000000  00000000  000004e4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.__wrap_getchar 00000070  00000000  00000000  00000510  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.__wrap_putchar 00000084  00000000  00000000  00000580  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.__wrap_puts 0000003c  00000000  00000000  00000604  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.__wrap_vprintf 000000c8  00000000  00000000  00000640  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.__wrap_printf 0000001c  00000000  00000000  00000708  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .rodata.crlf_str.0 00000002  00000000  00000000  00000724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 26 .mutex_array  00000008  00000000  00000000  00000728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 27 .bss.filter   00000004  00000000  00000000  00000730  2**2
                  ALLOC
 28 .bss.drivers  00000004  00000000  00000000  00000730  2**2
                  ALLOC
 29 .debug_info   00001bcd  00000000  00000000  00000730  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .debug_abbrev 0000060a  00000000  00000000  000022fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 31 .debug_loclists 00000aec  00000000  00000000  00002907  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_aranges 000000c8  00000000  00000000  000033f3  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .debug_rnglists 000002f8  00000000  00000000  000034bb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 34 .debug_line   000013c7  00000000  00000000  000037b3  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 35 .debug_str    00000c3e  00000000  00000000  00004b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 36 .comment      00000027  00000000  00000000  000057b8  2**0
                  CONTENTS, READONLY
 37 .debug_frame  000002e8  00000000  00000000  000057e0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 38 .ARM.attributes 00000038  00000000  00000000  00005ac8  2**0
                  CONTENTS, READONLY

reset_interface.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.resetd_init 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.resetd_reset 0000000c  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.resetd_open 00000028  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.resetd_xfer_cb 00000004  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.resetd_control_xfer_cb 00000050  00000000  00000000  00000070  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.tud_descriptor_bos_cb 00000008  00000000  00000000  000000c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.tud_vendor_control_xfer_cb 00000028  00000000  00000000  000000c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.usbd_app_driver_get_cb 00000010  00000000  00000000  000000f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.tud_cdc_line_coding_cb 00000018  00000000  00000000  00000100  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .rodata._resetd_driver 00000020  00000000  00000000  00000118  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 13 .rodata.desc_ms_os_20 000000a6  00000000  00000000  00000138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .rodata.desc_bos 00000021  00000000  00000000  000001e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .bss.itf_num  00000001  00000000  00000000  00000201  2**0
                  ALLOC
 16 .debug_info   00000ae2  00000000  00000000  00000201  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 000003b3  00000000  00000000  00000ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00000256  00000000  00000000  00001096  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00000060  00000000  00000000  000012ec  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00000043  00000000  00000000  0000134c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00000461  00000000  00000000  0000138f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_str    00000f4d  00000000  00000000  000017f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000027  00000000  00000000  0000273d  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000000b0  00000000  00000000  00002764  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .ARM.attributes 00000038  00000000  00000000  00002814  2**0
                  CONTENTS, READONLY

stdio_usb.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.stdio_usb_set_chars_available_callback 00000014  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.timer_task 00000070  00000000  00000000  00000048  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.usb_irq 0000000c  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.stdio_usb_in_chars 00000088  00000000  00000000  000000c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.stdio_usb_out_flush 00000054  00000000  00000000  0000014c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.stdio_usb_out_chars 000000f4  00000000  00000000  000001a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.low_priority_worker_irq 000000d8  00000000  00000000  00000294  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.stdio_usb_init 000000e8  00000000  00000000  0000036c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.stdio_usb_deinit 00000074  00000000  00000000  00000454  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.stdio_usb_connected 00000008  00000000  00000000  000004c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .rodata.str1.4 00000013  00000000  00000000  000004d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .rodata.__bi_197.0 0000000c  00000000  00000000  000004e4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 15 .bss.last_avail_time.1 00000008  00000000  00000000  000004f0  2**3
                  ALLOC
 16 .binary_info.__bi_ptr197 00000004  00000000  00000000  000004f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 17 .data.stdio_usb 00000018  00000000  00000000  000004f4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 18 .bss.low_priority_irq_num 00000001  00000000  00000000  0000050c  2**0
                  ALLOC
 19 .bss.one_shot_timer_pending 00000001  00000000  00000000  0000050c  2**0
                  ALLOC
 20 .bss.one_shot_timer_crit_sec 00000008  00000000  00000000  0000050c  2**2
                  ALLOC
 21 .bss.chars_available_param 00000004  00000000  00000000  0000050c  2**2
                  ALLOC
 22 .bss.chars_available_callback 00000004  00000000  00000000  0000050c  2**2
                  ALLOC
 23 .bss.stdio_usb_mutex 00000008  00000000  00000000  0000050c  2**2
                  ALLOC
 24 .debug_info   00001f4b  00000000  00000000  0000050c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_abbrev 000005f4  00000000  00000000  00002457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_loclists 000006ae  00000000  00000000  00002a4b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_aranges 00000068  00000000  00000000  000030f9  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_rnglists 00000241  00000000  00000000  00003161  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_line   00001025  00000000  00000000  000033a2  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .debug_str    00001003  00000000  00000000  000043c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 31 .comment      00000027  00000000  00000000  000053ca  2**0
                  CONTENTS, READONLY
 32 .debug_frame  00000150  00000000  00000000  000053f4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .ARM.attributes 00000038  00000000  00000000  00005544  2**0
                  CONTENTS, READONLY

stdio_usb_descriptors.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tud_descriptor_device_cb 00000008  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.tud_descriptor_configuration_cb 00000008  00000000  00000000  0000003c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tud_descriptor_string_cb 00000070  00000000  00000000  00000044  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .bss.desc_str.0 00000028  00000000  00000000  000000b4  2**2
                  ALLOC
  7 .rodata.str1.4 0000002a  00000000  00000000  000000b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata.usbd_desc_str 00000018  00000000  00000000  000000e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  9 .bss.usbd_serial_str 00000011  00000000  00000000  000000f8  2**2
                  ALLOC
 10 .rodata.usbd_desc_cfg 00000054  00000000  00000000  000000f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .rodata.usbd_desc_device 00000012  00000000  00000000  0000014c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .debug_info   00000713  00000000  00000000  0000015e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000016c  00000000  00000000  00000871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000000fb  00000000  00000000  000009dd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000030  00000000  00000000  00000ad8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000002e  00000000  00000000  00000b08  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000317  00000000  00000000  00000b36  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00001106  00000000  00000000  00000e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000027  00000000  00000000  00001f53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000004c  00000000  00000000  00001f7c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000038  00000000  00000000  00001fc8  2**0
                  CONTENTS, READONLY

unique_id.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.startup._retrieve_unique_id_on_boot 00000030  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .init_array   00000004  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  5 .text.pico_get_unique_board_id 00000010  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.pico_get_unique_board_id_string 00000184  00000000  00000000  00000078  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .bss.retrieved_id 00000008  00000000  00000000  000001fc  2**2
                  ALLOC
  8 .debug_info   0000029f  00000000  00000000  000001fc  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 000001b2  00000000  00000000  0000049b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_loclists 0000038d  00000000  00000000  0000064d  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000030  00000000  00000000  000009da  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000000b1  00000000  00000000  00000a0a  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_line   00000653  00000000  00000000  00000abb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0000029a  00000000  00000000  0000110e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000027  00000000  00000000  000013a8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000004c  00000000  00000000  000013d0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .ARM.attributes 00000038  00000000  00000000  0000141c  2**0
                  CONTENTS, READONLY

flash.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .time_critical.flash_init_boot2_copyout 00000034  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .time_critical.flash_enable_xip_via_boot2 00000008  00000000  00000000  00000068  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .time_critical.flash_rp2350_save_qmi_cs1 00000014  00000000  00000000  00000070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .time_critical.flash_devinfo_ptr 00000014  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .time_critical.flash_cs_force 00000018  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .time_critical.flash_flush_cache 00000020  00000000  00000000  000000b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .time_critical.flash_devinfo_get_cs_size 00000018  00000000  00000000  000000d0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .time_critical.flash_rp2350_restore_qmi_cs1 00000030  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .time_critical.flash_range_erase 000000b0  00000000  00000000  00000118  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .time_critical.flash_range_program 000000b0  00000000  00000000  000001c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .time_critical.flash_do_cmd 00000108  00000000  00000000  00000278  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.flash_get_unique_id 00000040  00000000  00000000  00000380  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.flash_devinfo_set_cs_size 0000002c  00000000  00000000  000003c0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.flash_devinfo_get_d8h_erase_supported 00000010  00000000  00000000  000003ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.flash_devinfo_set_d8h_erase_supported 0000001c  00000000  00000000  000003fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.flash_devinfo_get_cs_gpio 00000010  00000000  00000000  00000418  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.flash_devinfo_set_cs_gpio 00000018  00000000  00000000  00000428  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .bss.boot2_copyout_valid 00000001  00000000  00000000  00000440  2**0
                  ALLOC
 21 .bss.boot2_copyout 00000100  00000000  00000000  00000440  2**2
                  ALLOC
 22 .debug_info   000012f0  00000000  00000000  00000440  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_abbrev 0000047d  00000000  00000000  00001730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loclists 0000084e  00000000  00000000  00001bad  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_aranges 000000a8  00000000  00000000  000023fb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_rnglists 0000018f  00000000  00000000  000024a3  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_line   00000d10  00000000  00000000  00002632  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_str    0000087b  00000000  00000000  00003342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .comment      00000027  00000000  00000000  00003bbd  2**0
                  CONTENTS, READONLY
 30 .debug_frame  000001f4  00000000  00000000  00003be4  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .ARM.attributes 00000038  00000000  00000000  00003dd8  2**0
                  CONTENTS, READONLY

xip_cache.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .time_critical.xip_cache_maintain 00000020  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .time_critical.xip_cache_invalidate_all 00000010  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .time_critical.xip_cache_invalidate_range 00000008  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .time_critical.xip_cache_clean_all 00000010  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .time_critical.xip_cache_clean_range 00000008  00000000  00000000  0000007c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .time_critical.xip_cache_pin_range 00000008  00000000  00000000  00000084  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .debug_info   00000348  00000000  00000000  0000008c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000154  00000000  00000000  000003d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 00000134  00000000  00000000  00000528  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000048  00000000  00000000  0000065c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000031  00000000  00000000  000006a4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000002ad  00000000  00000000  000006d5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00000346  00000000  00000000  00000982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000027  00000000  00000000  00000cc8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000070  00000000  00000000  00000cf0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .ARM.attributes 00000038  00000000  00000000  00000d60  2**0
                  CONTENTS, READONLY

dcd_rp2040.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .time_critical.reset_non_control_endpoints 00000064  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .time_critical.hw_handle_buff_status 00000094  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .rodata.str1.4 00000014  00000000  00000000  0000012c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .time_critical.dcd_rp2040_irq 00000510  00000000  00000000  00000140  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.dcd_init 00000090  00000000  00000000  00000650  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.dcd_deinit 00000038  00000000  00000000  000006e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.dcd_int_enable 00000008  00000000  00000000  00000718  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.dcd_int_disable 00000008  00000000  00000000  00000720  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.dcd_set_address 00000010  00000000  00000000  00000728  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.dcd_remote_wakeup 00000018  00000000  00000000  00000738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.dcd_disconnect 00000010  00000000  00000000  00000750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.dcd_connect 00000010  00000000  00000000  00000760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.dcd_sof_enable 0000001c  00000000  00000000  00000770  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.dcd_edpt0_status_complete 0000001c  00000000  00000000  0000078c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.dcd_edpt_open 00000108  00000000  00000000  000007a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.dcd_edpt_iso_alloc 000000c0  00000000  00000000  000008b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.dcd_edpt_iso_activate 00000054  00000000  00000000  00000970  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.dcd_edpt_close_all 00000004  00000000  00000000  000009c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.dcd_edpt_xfer 00000028  00000000  00000000  000009c8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.dcd_edpt_stall 0000002c  00000000  00000000  000009f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.dcd_edpt_clear_stall 0000002c  00000000  00000000  00000a1c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .time_critical.dcd_int_handler 00000004  00000000  00000000  00000a48  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .bss._sof_enable 00000001  00000000  00000000  00000a4c  2**0
                  ALLOC
 26 .bss.hw_endpoints 00000400  00000000  00000000  00000a4c  2**2
                  ALLOC
 27 .bss.next_buffer_ptr 00000004  00000000  00000000  00000a4c  2**2
                  ALLOC
 28 .debug_info   00002cf9  00000000  00000000  00000a4c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_abbrev 0000061b  00000000  00000000  00003745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .debug_loclists 00001e88  00000000  00000000  00003d60  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .debug_aranges 000000c0  00000000  00000000  00005be8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_rnglists 000004bd  00000000  00000000  00005ca8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .debug_line   00001d36  00000000  00000000  00006165  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 34 .debug_str    000013c1  00000000  00000000  00007e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 35 .comment      00000027  00000000  00000000  0000925c  2**0
                  CONTENTS, READONLY
 36 .debug_frame  000001e8  00000000  00000000  00009284  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .ARM.attributes 00000038  00000000  00000000  0000946c  2**0
                  CONTENTS, READONLY

rp2040_usb.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .time_critical.prepare_ep_buffer 000000d0  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .time_critical.sync_ep_buffer 000000b8  00000000  00000000  00000104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .time_critical._hw_endpoint_xfer_sync 0000002c  00000000  00000000  000001bc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .time_critical.e15_is_bulkin_ep 00000028  00000000  00000000  000001e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .time_critical.e15_is_critical_frame_period 00000028  00000000  00000000  00000210  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.rp2040_usb_init 00000040  00000000  00000000  00000238  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .time_critical.hw_endpoint_reset_transfer 0000000c  00000000  00000000  00000278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .rodata.str1.4 00000048  00000000  00000000  00000284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .time_critical._hw_endpoint_buffer_control_update32 00000044  00000000  00000000  000002cc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .time_critical.hw_endpoint_start_next_buffer 00000064  00000000  00000000  00000310  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.hw_endpoint_xfer_start 00000040  00000000  00000000  00000374  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .time_critical.hw_endpoint_xfer_continue 0000003c  00000000  00000000  000003b4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .bss.e15_last_sof 00000004  00000000  00000000  000003f0  2**2
                  ALLOC
 16 .debug_info   0000123f  00000000  00000000  000003f0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000487  00000000  00000000  0000162f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 000006cf  00000000  00000000  00001ab6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00000070  00000000  00000000  00002185  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 000000fb  00000000  00000000  000021f5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00000b53  00000000  00000000  000022f0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_str    00000bb8  00000000  00000000  00002e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000027  00000000  00000000  000039fb  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000014c  00000000  00000000  00003a24  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .ARM.attributes 00000038  00000000  00000000  00003b70  2**0
                  CONTENTS, READONLY

usbd.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tud_vendor_control_xfer_cb 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.configuration_reset 0000008c  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tud_event_hook_cb 00000004  00000000  00000000  000000c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.tud_sof_cb 00000004  00000000  00000000  000000c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.tud_descriptor_bos_cb 00000004  00000000  00000000  000000cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.tud_descriptor_device_qualifier_cb 00000004  00000000  00000000  000000d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.tud_descriptor_other_speed_configuration_cb 00000004  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.tud_mount_cb 00000004  00000000  00000000  000000d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.tud_umount_cb 00000004  00000000  00000000  000000dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.tud_suspend_cb 00000004  00000000  00000000  000000e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.tud_resume_cb 00000004  00000000  00000000  000000e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.dcd_deinit 00000004  00000000  00000000  000000e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.dcd_connect 00000004  00000000  00000000  000000ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.dcd_disconnect 00000004  00000000  00000000  000000f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.dcd_dcache_clean 00000004  00000000  00000000  000000f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.dcd_dcache_invalidate 00000004  00000000  00000000  000000f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.dcd_dcache_clean_invalidate 00000004  00000000  00000000  000000fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.tud_speed_get 0000000c  00000000  00000000  00000100  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.tud_connected 00000010  00000000  00000000  0000010c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.tud_mounted 00000010  00000000  00000000  0000011c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.tud_suspended 00000010  00000000  00000000  0000012c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text.tud_remote_wakeup 00000034  00000000  00000000  0000013c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text.tud_disconnect 00000014  00000000  00000000  00000170  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text.tud_connect 00000014  00000000  00000000  00000184  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.tud_sof_cb_enable 00000048  00000000  00000000  00000198  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.tud_inited 00000010  00000000  00000000  000001e0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text.tud_rhport_init 000000f8  00000000  00000000  000001f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text.tud_deinit 00000090  00000000  00000000  000002e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text.tud_task_event_ready 00000028  00000000  00000000  00000378  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .text.tud_task_ext 00000784  00000000  00000000  000003a0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .time_critical.tinyusb 00000224  00000000  00000000  00000b24  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text.usbd_int_set 00000018  00000000  00000000  00000d48  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .text.usbd_open_edpt_pair 0000009c  00000000  00000000  00000d60  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 36 .text.usbd_defer_func 00000074  00000000  00000000  00000dfc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 37 .text.usbd_edpt_open 00000044  00000000  00000000  00000e70  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 38 .text.usbd_edpt_claim 00000024  00000000  00000000  00000eb4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 39 .text.usbd_edpt_release 00000024  00000000  00000000  00000ed8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 40 .text.usbd_edpt_xfer 00000070  00000000  00000000  00000efc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 41 .text.usbd_edpt_xfer_fifo 00000070  00000000  00000000  00000f6c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 42 .text.usbd_edpt_busy 0000001c  00000000  00000000  00000fdc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 43 .text.usbd_edpt_stall 0000003c  00000000  00000000  00000ff8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 44 .text.usbd_edpt_clear_stall 0000003c  00000000  00000000  00001034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 45 .text.usbd_edpt_stalled 0000001c  00000000  00000000  00001070  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 46 .text.usbd_edpt_close 00000004  00000000  00000000  0000108c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.usbd_sof_enable 00000054  00000000  00000000  00001090  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 48 .text.usbd_edpt_iso_alloc 00000024  00000000  00000000  000010e4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 49 .text.usbd_edpt_iso_activate 0000007c  00000000  00000000  00001108  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 50 .bss._usbd_mutex 00000004  00000000  00000000  00001184  2**2
                  ALLOC
 51 .bss._ubsd_mutexdef 00000008  00000000  00000000  00001184  2**2
                  ALLOC
 52 .bss._usbd_q  00000004  00000000  00000000  00001184  2**2
                  ALLOC
 53 .data._usbd_qdef 0000001c  00000000  00000000  00001184  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
 54 .bss._usbd_qdef_buf 000000c0  00000000  00000000  000011a0  2**2
                  ALLOC
 55 .data._usbd_rhport 00000001  00000000  00000000  000011a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 56 .bss._app_driver_count 00000001  00000000  00000000  000011a1  2**0
                  ALLOC
 57 .bss._app_driver 00000004  00000000  00000000  000011a4  2**2
                  ALLOC
 58 .rodata._usbd_driver 00000040  00000000  00000000  000011a4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 59 .bss._usbd_queued_setup 00000001  00000000  00000000  000011e4  2**0
                  ALLOC
 60 .bss._usbd_dev 00000054  00000000  00000000  000011e4  2**2
                  ALLOC
 61 .debug_info   00004b46  00000000  00000000  000011e4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 62 .debug_abbrev 00000835  00000000  00000000  00005d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 63 .debug_loclists 0000216c  00000000  00000000  0000655f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 64 .debug_aranges 00000190  00000000  00000000  000086cb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 65 .debug_rnglists 000005fd  00000000  00000000  0000885b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 66 .debug_line   000025cd  00000000  00000000  00008e58  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 67 .debug_str    00001c53  00000000  00000000  0000b425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 68 .comment      00000027  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 69 .debug_frame  0000042c  00000000  00000000  0000d0a0  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 70 .ARM.attributes 00000038  00000000  00000000  0000d4cc  2**0
                  CONTENTS, READONLY

usbd_control.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.dcd_edpt0_status_complete 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.tud_control_status 00000034  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tud_control_xfer 000000ac  00000000  00000000  0000006c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.usbd_control_reset 00000014  00000000  00000000  00000118  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.usbd_control_set_complete_callback 0000000c  00000000  00000000  0000012c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.usbd_control_set_request 0000001c  00000000  00000000  00000138  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.usbd_control_xfer_cb 000000fc  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .bss._ctrl_epbuf 00000040  00000000  00000000  00000250  2**2
                  ALLOC
 11 .bss._ctrl_xfer 00000014  00000000  00000000  00000250  2**2
                  ALLOC
 12 .debug_info   00000bf3  00000000  00000000  00000250  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003de  00000000  00000000  00000e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000497  00000000  00000000  00001221  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000050  00000000  00000000  000016b8  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007f  00000000  00000000  00001708  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000618  00000000  00000000  00001787  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000007ef  00000000  00000000  00001d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000027  00000000  00000000  0000258e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  000025b8  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .ARM.attributes 00000038  00000000  00000000  00002680  2**0
                  CONTENTS, READONLY

audio_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000067  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b7  00000000  00000000  00000145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002fc  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  00000323  2**0
                  CONTENTS, READONLY

cdc_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text._prep_out_transaction.isra.0 00000074  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.tud_cdc_configure_fifo 00000010  00000000  00000000  000000a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tud_cdc_n_ready 00000034  00000000  00000000  000000b8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.tud_cdc_n_connected 0000002c  00000000  00000000  000000ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.tud_cdc_n_get_line_state 00000010  00000000  00000000  00000118  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.tud_cdc_n_get_line_coding 0000001c  00000000  00000000  00000128  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.tud_cdc_n_set_wanted_char 00000010  00000000  00000000  00000144  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.tud_cdc_n_available 00000018  00000000  00000000  00000154  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.tud_cdc_n_read 0000008c  00000000  00000000  0000016c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.tud_cdc_n_peek 00000018  00000000  00000000  000001f8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.tud_cdc_n_read_flush 00000080  00000000  00000000  00000210  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.tud_cdc_n_write_flush 0000008c  00000000  00000000  00000290  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.tud_cdc_n_write 00000044  00000000  00000000  0000031c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.tud_cdc_n_write_available 00000018  00000000  00000000  00000360  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.tud_cdc_n_write_clear 00000014  00000000  00000000  00000378  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.cdcd_init 00000070  00000000  00000000  0000038c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.cdcd_deinit 0000002c  00000000  00000000  000003fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.cdcd_reset 0000004c  00000000  00000000  00000428  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.cdcd_open 000000bc  00000000  00000000  00000474  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.cdcd_control_xfer_cb 000000c0  00000000  00000000  00000530  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text.cdcd_xfer_cb 000000fc  00000000  00000000  000005f0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .bss._cdcd_fifo_cfg 00000001  00000000  00000000  000006ec  2**2
                  ALLOC
 25 .bss._cdcd_epbuf 00000080  00000000  00000000  000006ec  2**2
                  ALLOC
 26 .bss._cdcd_itf 000000c8  00000000  00000000  000006f0  2**3
                  ALLOC
 27 .debug_info   0000212f  00000000  00000000  000006f0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_abbrev 00000596  00000000  00000000  0000281f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .debug_loclists 00000e31  00000000  00000000  00002db5  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .debug_aranges 000000c0  00000000  00000000  00003be6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .debug_rnglists 000001d8  00000000  00000000  00003ca6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_line   00000f6d  00000000  00000000  00003e7e  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .debug_str    0000186c  00000000  00000000  00004deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 34 .comment      00000027  00000000  00000000  00006657  2**0
                  CONTENTS, READONLY
 35 .debug_frame  00000270  00000000  00000000  00006680  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 36 .ARM.attributes 00000038  00000000  00000000  000068f0  2**0
                  CONTENTS, READONLY

dfu_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000063  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b3  00000000  00000000  00000141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002f4  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  0000031b  2**0
                  CONTENTS, READONLY

dfu_rt_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000066  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b6  00000000  00000000  00000144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002fa  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  00000321  2**0
                  CONTENTS, READONLY

hid_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000063  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b3  00000000  00000000  00000141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002f4  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  0000031b  2**0
                  CONTENTS, READONLY

midi_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000065  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b5  00000000  00000000  00000143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002f8  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  0000031f  2**0
                  CONTENTS, READONLY

msc_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000063  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b3  00000000  00000000  00000141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002f4  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  0000031b  2**0
                  CONTENTS, READONLY

ecm_rndis_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000069  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b9  00000000  00000000  00000147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  00000300  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  00000327  2**0
                  CONTENTS, READONLY

ncm_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000063  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b3  00000000  00000000  00000141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002f4  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  0000031b  2**0
                  CONTENTS, READONLY

usbtmc_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000069  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b9  00000000  00000000  00000147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  00000300  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  00000327  2**0
                  CONTENTS, READONLY

vendor_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tud_vendor_n_mounted 0000001c  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.tud_vendor_n_available 00000014  00000000  00000000  00000050  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tud_vendor_n_peek 00000010  00000000  00000000  00000064  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.tud_vendor_n_read 00000014  00000000  00000000  00000074  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.tud_vendor_n_read_flush 00000024  00000000  00000000  00000088  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.tud_vendor_n_write 00000018  00000000  00000000  000000ac  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.tud_vendor_n_write_flush 00000010  00000000  00000000  000000c4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.tud_vendor_n_write_available 00000010  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.vendord_init 0000005c  00000000  00000000  000000e4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.vendord_deinit 0000001c  00000000  00000000  00000140  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.vendord_reset 00000024  00000000  00000000  0000015c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.vendord_open 00000104  00000000  00000000  00000180  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.vendord_xfer_cb 00000088  00000000  00000000  00000284  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .bss._vendord_epbuf 00000080  00000000  00000000  0000030c  2**2
                  ALLOC
 17 .bss._vendord_itf 0000024c  00000000  00000000  0000030c  2**2
                  ALLOC
 18 .debug_info   00001752  00000000  00000000  0000030c  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 000004da  00000000  00000000  00001a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0000070c  00000000  00000000  00001f38  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 21 .debug_aranges 00000080  00000000  00000000  00002644  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 00000119  00000000  00000000  000026c4  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_line   0000099a  00000000  00000000  000027dd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 24 .debug_str    00000f4e  00000000  00000000  00003177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .comment      00000027  00000000  00000000  000040c5  2**0
                  CONTENTS, READONLY
 26 .debug_frame  00000140  00000000  00000000  000040ec  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .ARM.attributes 00000038  00000000  00000000  0000422c  2**0
                  CONTENTS, READONLY

video_device.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .debug_info   0000006c  00000000  00000000  00000034  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000026  00000000  00000000  000000a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000018  00000000  00000000  000000c6  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  6 .debug_line   00000067  00000000  00000000  000000de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str    000001b7  00000000  00000000  00000145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .comment      00000027  00000000  00000000  000002fc  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 00000038  00000000  00000000  00000323  2**0
                  CONTENTS, READONLY

tusb.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tusb_time_delay_ms_api 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.tusb_rhport_init 00000060  00000000  00000000  00000038  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.tusb_inited 00000004  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.tusb_int_handler 00000018  00000000  00000000  0000009c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.tu_desc_find 00000018  00000000  00000000  000000b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.tu_desc_find2 00000028  00000000  00000000  000000cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.tu_desc_find3 00000040  00000000  00000000  000000f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.tu_edpt_claim 00000054  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.tu_edpt_release 00000038  00000000  00000000  00000188  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.tu_edpt_validate 00000064  00000000  00000000  000001c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.tu_edpt_bind_driver 00000058  00000000  00000000  00000224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.tu_desc_get_interface_total_len 00000058  00000000  00000000  0000027c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.tu_edpt_stream_init 00000058  00000000  00000000  000002d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.tu_edpt_stream_deinit 00000004  00000000  00000000  0000032c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.tu_edpt_stream_write_zlp_if_needed 00000068  00000000  00000000  00000330  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.tu_edpt_stream_write_xfer 00000070  00000000  00000000  00000398  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text.tu_edpt_stream_write 000000a0  00000000  00000000  00000408  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text.tu_edpt_stream_write_available 0000002c  00000000  00000000  000004a8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.tu_edpt_stream_read_xfer 000000d0  00000000  00000000  000004d4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text.tu_edpt_stream_read 000000c4  00000000  00000000  000005a4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .bss._tusb_rhport_role 00000002  00000000  00000000  00000668  2**2
                  ALLOC
 24 .debug_info   0000206c  00000000  00000000  00000668  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_abbrev 0000056e  00000000  00000000  000026d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_loclists 00000e7b  00000000  00000000  00002c42  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_aranges 000000b8  00000000  00000000  00003abd  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_rnglists 0000024e  00000000  00000000  00003b75  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 29 .debug_line   00001243  00000000  00000000  00003dc3  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 30 .debug_str    00000f36  00000000  00000000  00005006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 31 .comment      00000027  00000000  00000000  00005f3c  2**0
                  CONTENTS, READONLY
 32 .debug_frame  00000214  00000000  00000000  00005f64  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 33 .ARM.attributes 00000038  00000000  00000000  00006178  2**0
                  CONTENTS, READONLY

tusb_fifo.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.tu_fifo_config 00000060  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.tu_fifo_count 00000020  00000000  00000000  00000094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.tu_fifo_empty 00000014  00000000  00000000  000000b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.tu_fifo_full 00000024  00000000  00000000  000000c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.tu_fifo_remaining 00000024  00000000  00000000  000000ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.tu_fifo_overflowed 00000024  00000000  00000000  00000110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.tu_fifo_correct_read_pointer 0000004c  00000000  00000000  00000134  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.tu_fifo_read 00000094  00000000  00000000  00000180  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.tu_fifo_read_n 000000d8  00000000  00000000  00000214  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.tu_fifo_peek 0000006c  00000000  00000000  000002ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.tu_fifo_peek_n 000000ac  00000000  00000000  00000358  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.tu_fifo_write 000000a0  00000000  00000000  00000404  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.tu_fifo_write_n 00000158  00000000  00000000  000004a4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.tu_fifo_clear 00000038  00000000  00000000  000005fc  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.tu_fifo_set_overwritable 0000003c  00000000  00000000  00000634  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text.tu_fifo_advance_write_pointer 00000020  00000000  00000000  00000670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.tu_fifo_advance_read_pointer 00000020  00000000  00000000  00000690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.tu_fifo_get_read_info 000000c0  00000000  00000000  000006b0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text.tu_fifo_get_write_info 00000070  00000000  00000000  00000770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .debug_info   00002866  00000000  00000000  000007e0  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 23 .debug_abbrev 0000043a  00000000  00000000  00003046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loclists 00001bcb  00000000  00000000  00003480  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 25 .debug_aranges 000000b0  00000000  00000000  0000504b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 26 .debug_rnglists 00000305  00000000  00000000  000050fb  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 27 .debug_line   00001836  00000000  00000000  00005400  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 28 .debug_str    0000061f  00000000  00000000  00006c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .comment      00000027  00000000  00000000  00007255  2**0
                  CONTENTS, READONLY
 30 .debug_frame  00000204  00000000  00000000  0000727c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 31 .ARM.attributes 00000038  00000000  00000000  00007480  2**0
                  CONTENTS, READONLY

rp2040_usb_device_enumeration.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.rp2040_usb_device_enumeration_fix 00000004  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .debug_info   0000008d  00000000  00000000  00000038  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev 00000043  00000000  00000000  000000c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_aranges 00000020  00000000  00000000  00000108  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  7 .debug_rnglists 00000013  00000000  00000000  00000128  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  8 .debug_line   0000012d  00000000  00000000  0000013b  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
  9 .debug_str    0000020a  00000000  00000000  00000268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .comment      00000027  00000000  00000000  00000472  2**0
                  CONTENTS, READONLY
 11 .debug_frame  00000020  00000000  00000000  0000049c  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 12 .ARM.attributes 00000038  00000000  00000000  000004bc  2**0
                  CONTENTS, READONLY

pio.c.o:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .rodata.pio_sm_claim.str1.4 00000062  00000000  00000000  00000034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .text.pio_sm_claim 00000040  00000000  00000000  00000098  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.pio_claim_sm_mask 00000094  00000000  00000000  000000d8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.pio_sm_unclaim 0000001c  00000000  00000000  0000016c  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .rodata.pio_claim_unused_sm.str1.4 00000024  00000000  00000000  00000188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .text.pio_claim_unused_sm 00000038  00000000  00000000  000001ac  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.pio_sm_is_claimed 0000001c  00000000  00000000  000001e4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.pio_set_gpio_base 00000044  00000000  00000000  00000200  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.pio_can_add_program 000000a4  00000000  00000000  00000244  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.pio_can_add_program_at_offset 00000068  00000000  00000000  000002e8  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.pio_add_program 000000f8  00000000  00000000  00000350  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.pio_add_program_at_offset 000000a4  00000000  00000000  00000448  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.pio_remove_program 00000038  00000000  00000000  000004ec  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.pio_clear_instruction_memory 00000034  00000000  00000000  00000524  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.pio_sm_set_pins 00000064  00000000  00000000  00000558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.pio_sm_set_pins64 00000064  00000000  00000000  000005bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.pio_sm_set_pins_with_mask 00000068  00000000  00000000  00000620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.pio_sm_set_pins_with_mask64 00000068  00000000  00000000  00000688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.pio_sm_set_pindirs_with_mask 0000006c  00000000  00000000  000006f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.pio_sm_set_pindirs_with_mask64 00000068  00000000  00000000  0000075c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.pio_sm_set_consecutive_pindirs 0000008c  00000000  00000000  000007c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.pio_sm_init 000000a8  00000000  00000000  00000850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.pio_sm_drain_tx_fifo 0000003c  00000000  00000000  000008f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.pio_claim_free_sm_and_add_program_for_gpio_range 0000017c  00000000  00000000  00000934  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text.pio_claim_free_sm_and_add_program 00000014  00000000  00000000  00000ab0  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text.pio_remove_program_and_unclaim_sm 0000004c  00000000  00000000  00000ac4  2**2
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .bss._used_instruction_space 0000000c  00000000  00000000  00000b10  2**2
                  ALLOC
 30 .bss.claimed  00000002  00000000  00000000  00000b10  2**2
                  ALLOC
 31 .debug_info   000034cc  00000000  00000000  00000b10  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 32 .debug_abbrev 00000575  00000000  00000000  00003fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 33 .debug_loclists 0000202e  00000000  00000000  00004551  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 34 .debug_aranges 000000d8  00000000  00000000  0000657f  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 35 .debug_rnglists 0000060c  00000000  00000000  00006657  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 36 .debug_line   00001d3a  00000000  00000000  00006c63  2**0
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 37 .debug_str    0000119b  00000000  00000000  0000899d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 38 .comment      00000027  00000000  00000000  00009b38  2**0
                  CONTENTS, READONLY
 39 .debug_frame  00000304  00000000  00000000  00009b60  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING, OCTETS
 40 .ARM.attributes 00000038  00000000  00000000  00009e64  2**0
                  CONTENTS, READONLY
In archive /home/grakoto/Documents/stage/Clocks/elec/slave/build/squarewavePIO/libsquarewave_lib.a:

squarewave.c.o:     file format elf32-littlearm


Disassembly of section .text.pio_irq_handler0:

00000000 <pio_irq_handler0>:
   0:	2101      	movs	r1, #1
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <pio_irq_handler0+0x10>)
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <pio_irq_handler0+0x14>)
   6:	6319      	str	r1, [r3, #48]	@ 0x30
   8:	7813      	ldrb	r3, [r2, #0]
   a:	430b      	orrs	r3, r1
   c:	7013      	strb	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	50200000 	.word	0x50200000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.pio_irq_handler1:

00000000 <pio_irq_handler1>:
   0:	2102      	movs	r1, #2
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <pio_irq_handler1+0x10>)
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <pio_irq_handler1+0x14>)
   6:	6319      	str	r1, [r3, #48]	@ 0x30
   8:	7813      	ldrb	r3, [r2, #0]
   a:	430b      	orrs	r3, r1
   c:	7013      	strb	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	50200000 	.word	0x50200000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.pio_irq_handler2:

00000000 <pio_irq_handler2>:
   0:	2104      	movs	r1, #4
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <pio_irq_handler2+0x10>)
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <pio_irq_handler2+0x14>)
   6:	6319      	str	r1, [r3, #48]	@ 0x30
   8:	7813      	ldrb	r3, [r2, #0]
   a:	430b      	orrs	r3, r1
   c:	7013      	strb	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	50200000 	.word	0x50200000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.pio_irq_handler3:

00000000 <pio_irq_handler3>:
   0:	2108      	movs	r1, #8
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <pio_irq_handler3+0x10>)
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <pio_irq_handler3+0x14>)
   6:	6319      	str	r1, [r3, #48]	@ 0x30
   8:	7813      	ldrb	r3, [r2, #0]
   a:	430b      	orrs	r3, r1
   c:	7013      	strb	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	50200000 	.word	0x50200000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.setup_sm_programm:

00000000 <setup_sm_programm>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b02 	vpush	{d8}
   8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
   c:	270a      	movs	r7, #10
   e:	4604      	mov	r4, r0
  10:	460d      	mov	r5, r1
  12:	4693      	mov	fp, r2
  14:	ed9f 8b40 	vldr	d8, [pc, #256]	@ 118 <setup_sm_programm+0x118>
  18:	f8df 9114 	ldr.w	r9, [pc, #276]	@ 130 <setup_sm_programm+0x130>
  1c:	b08d      	sub	sp, #52	@ 0x34
  1e:	465b      	mov	r3, fp
  20:	462a      	mov	r2, r5
  22:	4621      	mov	r1, r4
  24:	483e      	ldr	r0, [pc, #248]	@ (120 <setup_sm_programm+0x120>)
  26:	f8d9 a000 	ldr.w	sl, [r9]
  2a:	f7ff fffe 	bl	0 <pio_claim_free_sm_and_add_program>
  2e:	b970      	cbnz	r0, 4e <setup_sm_programm+0x4e>
  30:	3601      	adds	r6, #1
  32:	f7ff fffe 	bl	0 <hard_assertion_failure>
  36:	2e03      	cmp	r6, #3
  38:	4b3a      	ldr	r3, [pc, #232]	@ (124 <setup_sm_programm+0x124>)
  3a:	d067      	beq.n	10c <setup_sm_programm+0x10c>
  3c:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
  40:	f109 0904 	add.w	r9, r9, #4
  44:	3404      	adds	r4, #4
  46:	3504      	adds	r5, #4
  48:	f10b 0b04 	add.w	fp, fp, #4
  4c:	e7e7      	b.n	1e <setup_sm_programm+0x1e>
  4e:	f04f 0801 	mov.w	r8, #1
  52:	6821      	ldr	r1, [r4, #0]
  54:	4638      	mov	r0, r7
  56:	f101 412f 	add.w	r1, r1, #2936012800	@ 0xaf000000
  5a:	f501 0160 	add.w	r1, r1, #14680064	@ 0xe00000
  5e:	0d09      	lsrs	r1, r1, #20
  60:	3106      	adds	r1, #6
  62:	b2c9      	uxtb	r1, r1
  64:	f7ff fffe 	bl	0 <gpio_set_function>
  68:	f8cd 8000 	str.w	r8, [sp]
  6c:	463a      	mov	r2, r7
  6e:	4643      	mov	r3, r8
  70:	6829      	ldr	r1, [r5, #0]
  72:	6820      	ldr	r0, [r4, #0]
  74:	f7ff fffe 	bl	0 <pio_sm_set_consecutive_pindirs>
  78:	2300      	movs	r3, #0
  7a:	017f      	lsls	r7, r7, #5
  7c:	9307      	str	r3, [sp, #28]
  7e:	f047 6380 	orr.w	r3, r7, #67108864	@ 0x4000000
  82:	9303      	str	r3, [sp, #12]
  84:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
  88:	ed8d 8b04 	vstr	d8, [sp, #16]
  8c:	f8db 2000 	ldr.w	r2, [fp]
  90:	9306      	str	r3, [sp, #24]
  92:	f102 0e08 	add.w	lr, r2, #8
  96:	f10d 0c20 	add.w	ip, sp, #32
  9a:	af04      	add	r7, sp, #16
  9c:	1cd3      	adds	r3, r2, #3
  9e:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
  a2:	ea4e 1ec3 	orr.w	lr, lr, r3, lsl #7
  a6:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
  aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  ae:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
  b2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
  b6:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
  ba:	9b03      	ldr	r3, [sp, #12]
  bc:	491a      	ldr	r1, [pc, #104]	@ (128 <setup_sm_programm+0x128>)
  be:	f8db 2000 	ldr.w	r2, [fp]
  c2:	9307      	str	r3, [sp, #28]
  c4:	9106      	str	r1, [sp, #24]
  c6:	463b      	mov	r3, r7
  c8:	6829      	ldr	r1, [r5, #0]
  ca:	6820      	ldr	r0, [r4, #0]
  cc:	f7ff fffe 	bl	0 <pio_sm_init>
  d0:	682b      	ldr	r3, [r5, #0]
  d2:	6822      	ldr	r2, [r4, #0]
  d4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  d8:	4814      	ldr	r0, [pc, #80]	@ (12c <setup_sm_programm+0x12c>)
  da:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  de:	f106 0710 	add.w	r7, r6, #16
  e2:	f8c2 00c8 	str.w	r0, [r2, #200]	@ 0xc8
  e6:	4651      	mov	r1, sl
  e8:	4638      	mov	r0, r7
  ea:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  ee:	4641      	mov	r1, r8
  f0:	4638      	mov	r0, r7
  f2:	f7ff fffe 	bl	0 <irq_set_enabled>
  f6:	6822      	ldr	r2, [r4, #0]
  f8:	782b      	ldrb	r3, [r5, #0]
  fa:	3601      	adds	r6, #1
  fc:	fa08 f303 	lsl.w	r3, r8, r3
 100:	f502 5205 	add.w	r2, r2, #8512	@ 0x2140
 104:	2e03      	cmp	r6, #3
 106:	6313      	str	r3, [r2, #48]	@ 0x30
 108:	4b06      	ldr	r3, [pc, #24]	@ (124 <setup_sm_programm+0x124>)
 10a:	d197      	bne.n	3c <setup_sm_programm+0x3c>
 10c:	b00d      	add	sp, #52	@ 0x34
 10e:	ecbd 8b02 	vpop	{d8}
 112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 116:	bf00      	nop
 118:	00010000 	.word	0x00010000
 11c:	0001f000 	.word	0x0001f000
	...
 128:	400c0000 	.word	0x400c0000
 12c:	493e0000 	.word	0x493e0000
 130:	00000000 	.word	0x00000000

Disassembly of section .text.setup_pin_direction14:

00000000 <setup_pin_direction14>:
   0:	b508      	push	{r3, lr}
   2:	200e      	movs	r0, #14
   4:	f7ff fffe 	bl	0 <gpio_init>
   8:	230e      	movs	r3, #14
   a:	f04f 0201 	mov.w	r2, #1
   e:	ec42 3044 	mcrr	0, 4, r3, r2, cr4
  12:	f04f 0200 	mov.w	r2, #0
  16:	ec42 3040 	mcrr	0, 4, r3, r2, cr0
  1a:	bd08      	pop	{r3, pc}

Disassembly of section .text.send_pulses:

00000000 <send_pulses>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	2601      	movs	r6, #1
   4:	f1a1 0e04 	sub.w	lr, r1, #4
   8:	f1a0 0c04 	sub.w	ip, r0, #4
   c:	f100 050c 	add.w	r5, r0, #12
  10:	f85e 4f04 	ldr.w	r4, [lr, #4]!
  14:	f85c 1f04 	ldr.w	r1, [ip, #4]!
  18:	f104 0010 	add.w	r0, r4, #16
  1c:	fa06 f000 	lsl.w	r0, r6, r0
  20:	684b      	ldr	r3, [r1, #4]
  22:	4203      	tst	r3, r0
  24:	d1fc      	bne.n	20 <send_pulses+0x20>
  26:	3404      	adds	r4, #4
  28:	4565      	cmp	r5, ip
  2a:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
  2e:	d1ef      	bne.n	10 <send_pulses+0x10>
  30:	bd70      	pop	{r4, r5, r6, pc}
  32:	bf00      	nop

Disassembly of section .text.start_all_sm:

00000000 <start_all_sm>:
   0:	2201      	movs	r2, #1
   2:	b430      	push	{r4, r5}
   4:	e9d1 3400 	ldrd	r3, r4, [r1]
   8:	fa02 f404 	lsl.w	r4, r2, r4
   c:	fa02 f303 	lsl.w	r3, r2, r3
  10:	4323      	orrs	r3, r4
  12:	e9d1 4502 	ldrd	r4, r5, [r1, #8]
  16:	fa02 f104 	lsl.w	r1, r2, r4
  1a:	430b      	orrs	r3, r1
  1c:	40aa      	lsls	r2, r5
  1e:	4313      	orrs	r3, r2
  20:	021a      	lsls	r2, r3, #8
  22:	6800      	ldr	r0, [r0, #0]
  24:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
  28:	f003 030f 	and.w	r3, r3, #15
  2c:	4313      	orrs	r3, r2
  2e:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
  32:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
  36:	6003      	str	r3, [r0, #0]
  38:	bc30      	pop	{r4, r5}
  3a:	4770      	bx	lr

Disassembly of section .text.stop_all_sm:

00000000 <stop_all_sm>:
   0:	2201      	movs	r2, #1
   2:	b470      	push	{r4, r5, r6}
   4:	680b      	ldr	r3, [r1, #0]
   6:	684c      	ldr	r4, [r1, #4]
   8:	6805      	ldr	r5, [r0, #0]
   a:	fa02 f404 	lsl.w	r4, r2, r4
   e:	fa02 f303 	lsl.w	r3, r2, r3
  12:	4323      	orrs	r3, r4
  14:	e9d1 4602 	ldrd	r4, r6, [r1, #8]
  18:	fa02 f104 	lsl.w	r1, r2, r4
  1c:	6828      	ldr	r0, [r5, #0]
  1e:	40b2      	lsls	r2, r6
  20:	430b      	orrs	r3, r1
  22:	4313      	orrs	r3, r2
  24:	ea20 0303 	bic.w	r3, r0, r3
  28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
  2c:	602b      	str	r3, [r5, #0]
  2e:	bc70      	pop	{r4, r5, r6}
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.unload_program:

00000000 <unload_program>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	f04f 0a01 	mov.w	sl, #1
   8:	f8df 9034 	ldr.w	r9, [pc, #52]	@ 40 <unload_program+0x40>
   c:	1f0f      	subs	r7, r1, #4
   e:	1f16      	subs	r6, r2, #4
  10:	1f05      	subs	r5, r0, #4
  12:	f100 080c 	add.w	r8, r0, #12
  16:	f857 2f04 	ldr.w	r2, [r7, #4]!
  1a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  1e:	b2d4      	uxtb	r4, r2
  20:	f501 5c45 	add.w	ip, r1, #12608	@ 0x3140
  24:	fa0a f404 	lsl.w	r4, sl, r4
  28:	f856 3f04 	ldr.w	r3, [r6, #4]!
  2c:	4648      	mov	r0, r9
  2e:	f8cc 4030 	str.w	r4, [ip, #48]	@ 0x30
  32:	f7ff fffe 	bl	0 <pio_remove_program_and_unclaim_sm>
  36:	4545      	cmp	r5, r8
  38:	d1ed      	bne.n	16 <unload_program+0x16>
  3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  3e:	bf00      	nop
  40:	00000000 	.word	0x00000000

stdlib.c.o:     file format elf32-littlearm


Disassembly of section .text.setup_default_uart:

00000000 <setup_default_uart>:
   0:	b508      	push	{r3, lr}
   2:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
   6:	4807      	ldr	r0, [pc, #28]	@ (24 <setup_default_uart+0x24>)
   8:	f7ff fffe 	bl	0 <uart_init>
   c:	2102      	movs	r1, #2
   e:	2000      	movs	r0, #0
  10:	f7ff fffe 	bl	0 <gpio_set_function>
  14:	2102      	movs	r1, #2
  16:	2001      	movs	r0, #1
  18:	f7ff fffe 	bl	0 <gpio_set_function>
  1c:	4b02      	ldr	r3, [pc, #8]	@ (28 <setup_default_uart+0x28>)
  1e:	781b      	ldrb	r3, [r3, #0]
  20:	bd08      	pop	{r3, pc}
  22:	bf00      	nop
  24:	40070000 	.word	0x40070000
  28:	00000000 	.word	0x00000000

gpio.c.o:     file format elf32-littlearm


Disassembly of section .text.gpio_default_irq_handler:

00000000 <gpio_default_irq_handler>:
   0:	f04f 4050 	mov.w	r0, #3489660928	@ 0xd0000000
   4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8:	4965      	ldr	r1, [pc, #404]	@ (1a0 <gpio_default_irq_handler+0x1a0>)
   a:	f8d0 a000 	ldr.w	sl, [r0]
   e:	4a65      	ldr	r2, [pc, #404]	@ (1a4 <gpio_default_irq_handler+0x1a4>)
  10:	4b65      	ldr	r3, [pc, #404]	@ (1a8 <gpio_default_irq_handler+0x1a8>)
  12:	f851 702a 	ldr.w	r7, [r1, sl, lsl #2]
  16:	f1ba 0f00 	cmp.w	sl, #0
  1a:	bf0c      	ite	eq
  1c:	4690      	moveq	r8, r2
  1e:	4698      	movne	r8, r3
  20:	b34f      	cbz	r7, 76 <gpio_default_irq_handler+0x76>
  22:	2600      	movs	r6, #0
  24:	f8df b184 	ldr.w	fp, [pc, #388]	@ 1ac <gpio_default_irq_handler+0x1ac>
  28:	f8df 9184 	ldr.w	r9, [pc, #388]	@ 1b0 <gpio_default_irq_handler+0x1b0>
  2c:	08f3      	lsrs	r3, r6, #3
  2e:	330c      	adds	r3, #12
  30:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  34:	4635      	mov	r5, r6
  36:	3608      	adds	r6, #8
  38:	b1cc      	cbz	r4, 6e <gpio_default_irq_handler+0x6e>
  3a:	f014 010f 	ands.w	r1, r4, #15
  3e:	d010      	beq.n	62 <gpio_default_irq_handler+0x62>
  40:	f85b 202a 	ldr.w	r2, [fp, sl, lsl #2]
  44:	f005 0307 	and.w	r3, r5, #7
  48:	40ea      	lsrs	r2, r5
  4a:	08e8      	lsrs	r0, r5, #3
  4c:	009b      	lsls	r3, r3, #2
  4e:	07d2      	lsls	r2, r2, #31
  50:	fa01 f303 	lsl.w	r3, r1, r3
  54:	f100 0c8c 	add.w	ip, r0, #140	@ 0x8c
  58:	d403      	bmi.n	62 <gpio_default_irq_handler+0x62>
  5a:	4628      	mov	r0, r5
  5c:	f849 302c 	str.w	r3, [r9, ip, lsl #2]
  60:	47b8      	blx	r7
  62:	0924      	lsrs	r4, r4, #4
  64:	f105 0501 	add.w	r5, r5, #1
  68:	d001      	beq.n	6e <gpio_default_irq_handler+0x6e>
  6a:	42b5      	cmp	r5, r6
  6c:	d3e5      	bcc.n	3a <gpio_default_irq_handler+0x3a>
  6e:	2e20      	cmp	r6, #32
  70:	d1dc      	bne.n	2c <gpio_default_irq_handler+0x2c>
  72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  76:	484d      	ldr	r0, [pc, #308]	@ (1ac <gpio_default_irq_handler+0x1ac>)
  78:	08f9      	lsrs	r1, r7, #3
  7a:	f101 030c 	add.w	r3, r1, #12
  7e:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
  82:	463a      	mov	r2, r7
  84:	3708      	adds	r7, #8
  86:	2b00      	cmp	r3, #0
  88:	d071      	beq.n	16e <gpio_default_irq_handler+0x16e>
  8a:	f013 050f 	ands.w	r5, r3, #15
  8e:	d008      	beq.n	a2 <gpio_default_irq_handler+0xa2>
  90:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
  94:	40d4      	lsrs	r4, r2
  96:	07e4      	lsls	r4, r4, #31
  98:	d403      	bmi.n	a2 <gpio_default_irq_handler+0xa2>
  9a:	4c45      	ldr	r4, [pc, #276]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
  9c:	318c      	adds	r1, #140	@ 0x8c
  9e:	f844 5021 	str.w	r5, [r4, r1, lsl #2]
  a2:	0919      	lsrs	r1, r3, #4
  a4:	d063      	beq.n	16e <gpio_default_irq_handler+0x16e>
  a6:	f011 010f 	ands.w	r1, r1, #15
  aa:	d00b      	beq.n	c4 <gpio_default_irq_handler+0xc4>
  ac:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
  b0:	1c55      	adds	r5, r2, #1
  b2:	40ec      	lsrs	r4, r5
  b4:	07e6      	lsls	r6, r4, #31
  b6:	d405      	bmi.n	c4 <gpio_default_irq_handler+0xc4>
  b8:	08ec      	lsrs	r4, r5, #3
  ba:	4d3d      	ldr	r5, [pc, #244]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
  bc:	0109      	lsls	r1, r1, #4
  be:	348c      	adds	r4, #140	@ 0x8c
  c0:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  c4:	0a19      	lsrs	r1, r3, #8
  c6:	d052      	beq.n	16e <gpio_default_irq_handler+0x16e>
  c8:	f011 010f 	ands.w	r1, r1, #15
  cc:	d00b      	beq.n	e6 <gpio_default_irq_handler+0xe6>
  ce:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
  d2:	1c95      	adds	r5, r2, #2
  d4:	40ec      	lsrs	r4, r5
  d6:	07e4      	lsls	r4, r4, #31
  d8:	d405      	bmi.n	e6 <gpio_default_irq_handler+0xe6>
  da:	08ec      	lsrs	r4, r5, #3
  dc:	4d34      	ldr	r5, [pc, #208]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
  de:	0209      	lsls	r1, r1, #8
  e0:	348c      	adds	r4, #140	@ 0x8c
  e2:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  e6:	0b19      	lsrs	r1, r3, #12
  e8:	d041      	beq.n	16e <gpio_default_irq_handler+0x16e>
  ea:	f011 010f 	ands.w	r1, r1, #15
  ee:	d005      	beq.n	fc <gpio_default_irq_handler+0xfc>
  f0:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
  f4:	1cd5      	adds	r5, r2, #3
  f6:	40ec      	lsrs	r4, r5
  f8:	07e6      	lsls	r6, r4, #31
  fa:	d53c      	bpl.n	176 <gpio_default_irq_handler+0x176>
  fc:	0c19      	lsrs	r1, r3, #16
  fe:	d036      	beq.n	16e <gpio_default_irq_handler+0x16e>
 100:	f011 010f 	ands.w	r1, r1, #15
 104:	d006      	beq.n	114 <gpio_default_irq_handler+0x114>
 106:	4c29      	ldr	r4, [pc, #164]	@ (1ac <gpio_default_irq_handler+0x1ac>)
 108:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 10c:	1d14      	adds	r4, r2, #4
 10e:	40e5      	lsrs	r5, r4
 110:	07ed      	lsls	r5, r5, #31
 112:	d537      	bpl.n	184 <gpio_default_irq_handler+0x184>
 114:	0d19      	lsrs	r1, r3, #20
 116:	d02a      	beq.n	16e <gpio_default_irq_handler+0x16e>
 118:	f011 010f 	ands.w	r1, r1, #15
 11c:	d006      	beq.n	12c <gpio_default_irq_handler+0x12c>
 11e:	4c23      	ldr	r4, [pc, #140]	@ (1ac <gpio_default_irq_handler+0x1ac>)
 120:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 124:	1d54      	adds	r4, r2, #5
 126:	40e5      	lsrs	r5, r4
 128:	07ee      	lsls	r6, r5, #31
 12a:	d532      	bpl.n	192 <gpio_default_irq_handler+0x192>
 12c:	0e19      	lsrs	r1, r3, #24
 12e:	d01e      	beq.n	16e <gpio_default_irq_handler+0x16e>
 130:	f011 010f 	ands.w	r1, r1, #15
 134:	d00c      	beq.n	150 <gpio_default_irq_handler+0x150>
 136:	4c1d      	ldr	r4, [pc, #116]	@ (1ac <gpio_default_irq_handler+0x1ac>)
 138:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 13c:	1d94      	adds	r4, r2, #6
 13e:	40e5      	lsrs	r5, r4
 140:	07ed      	lsls	r5, r5, #31
 142:	d405      	bmi.n	150 <gpio_default_irq_handler+0x150>
 144:	4d1a      	ldr	r5, [pc, #104]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
 146:	08e4      	lsrs	r4, r4, #3
 148:	0609      	lsls	r1, r1, #24
 14a:	348c      	adds	r4, #140	@ 0x8c
 14c:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
 150:	0f1b      	lsrs	r3, r3, #28
 152:	f102 0207 	add.w	r2, r2, #7
 156:	d00a      	beq.n	16e <gpio_default_irq_handler+0x16e>
 158:	f850 102a 	ldr.w	r1, [r0, sl, lsl #2]
 15c:	40d1      	lsrs	r1, r2
 15e:	07c9      	lsls	r1, r1, #31
 160:	d405      	bmi.n	16e <gpio_default_irq_handler+0x16e>
 162:	4913      	ldr	r1, [pc, #76]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
 164:	08d2      	lsrs	r2, r2, #3
 166:	071b      	lsls	r3, r3, #28
 168:	328c      	adds	r2, #140	@ 0x8c
 16a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 16e:	2f20      	cmp	r7, #32
 170:	d182      	bne.n	78 <gpio_default_irq_handler+0x78>
 172:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 176:	08ec      	lsrs	r4, r5, #3
 178:	4d0d      	ldr	r5, [pc, #52]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
 17a:	0309      	lsls	r1, r1, #12
 17c:	348c      	adds	r4, #140	@ 0x8c
 17e:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
 182:	e7bb      	b.n	fc <gpio_default_irq_handler+0xfc>
 184:	4d0a      	ldr	r5, [pc, #40]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
 186:	08e4      	lsrs	r4, r4, #3
 188:	0409      	lsls	r1, r1, #16
 18a:	348c      	adds	r4, #140	@ 0x8c
 18c:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
 190:	e7c0      	b.n	114 <gpio_default_irq_handler+0x114>
 192:	4d07      	ldr	r5, [pc, #28]	@ (1b0 <gpio_default_irq_handler+0x1b0>)
 194:	08e4      	lsrs	r4, r4, #3
 196:	0509      	lsls	r1, r1, #20
 198:	348c      	adds	r4, #140	@ 0x8c
 19a:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
 19e:	e7c5      	b.n	12c <gpio_default_irq_handler+0x12c>
 1a0:	00000000 	.word	0x00000000
 1a4:	40028248 	.word	0x40028248
 1a8:	40028290 	.word	0x40028290
 1ac:	00000000 	.word	0x00000000
 1b0:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_get_pad:

00000000 <gpio_get_pad>:
   0:	2140      	movs	r1, #64	@ 0x40
   2:	4b05      	ldr	r3, [pc, #20]	@ (18 <gpio_get_pad+0x18>)
   4:	ea4f 0c80 	mov.w	ip, r0, lsl #2
   8:	4a04      	ldr	r2, [pc, #16]	@ (1c <gpio_get_pad+0x1c>)
   a:	4463      	add	r3, ip
   c:	6019      	str	r1, [r3, #0]
   e:	f852 0030 	ldr.w	r0, [r2, r0, lsl #3]
  12:	f3c0 4040 	ubfx	r0, r0, #17, #1
  16:	4770      	bx	lr
  18:	4003a004 	.word	0x4003a004
  1c:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_set_function:

00000000 <gpio_set_function>:
   0:	b410      	push	{r4}
   2:	f44f 7480 	mov.w	r4, #256	@ 0x100
   6:	4b0c      	ldr	r3, [pc, #48]	@ (38 <gpio_set_function+0x38>)
   8:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
   c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  10:	00c0      	lsls	r0, r0, #3
  12:	f082 0240 	eor.w	r2, r2, #64	@ 0x40
  16:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
  1a:	f503 5c80 	add.w	ip, r3, #4096	@ 0x1000
  1e:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
  22:	f500 3020 	add.w	r0, r0, #163840	@ 0x28000
  26:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  2a:	f8cc 2000 	str.w	r2, [ip]
  2e:	6041      	str	r1, [r0, #4]
  30:	601c      	str	r4, [r3, #0]
  32:	f85d 4b04 	ldr.w	r4, [sp], #4
  36:	4770      	bx	lr
  38:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_get_function:

00000000 <gpio_get_function>:
   0:	00c0      	lsls	r0, r0, #3
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	f500 3020 	add.w	r0, r0, #163840	@ 0x28000
   a:	6840      	ldr	r0, [r0, #4]
   c:	f000 001f 	and.w	r0, r0, #31
  10:	4770      	bx	lr
  12:	bf00      	nop

Disassembly of section .text.gpio_set_pulls:

00000000 <gpio_set_pulls>:
   0:	b410      	push	{r4}
   2:	4c08      	ldr	r4, [pc, #32]	@ (24 <gpio_set_pulls+0x24>)
   4:	00c9      	lsls	r1, r1, #3
   6:	ea41 0182 	orr.w	r1, r1, r2, lsl #2
   a:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
   e:	eb04 0380 	add.w	r3, r4, r0, lsl #2
  12:	4051      	eors	r1, r2
  14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  18:	f001 010c 	and.w	r1, r1, #12
  1c:	f85d 4b04 	ldr.w	r4, [sp], #4
  20:	6019      	str	r1, [r3, #0]
  22:	4770      	bx	lr
  24:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_set_irqover:

00000000 <gpio_set_irqover>:
   0:	00c0      	lsls	r0, r0, #3
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	3004      	adds	r0, #4
   8:	f500 3320 	add.w	r3, r0, #163840	@ 0x28000
   c:	681b      	ldr	r3, [r3, #0]
   e:	f500 3024 	add.w	r0, r0, #167936	@ 0x29000
  12:	ea83 7301 	eor.w	r3, r3, r1, lsl #28
  16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
  1a:	6003      	str	r3, [r0, #0]
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.gpio_set_inover:

00000000 <gpio_set_inover>:
   0:	00c0      	lsls	r0, r0, #3
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	3004      	adds	r0, #4
   8:	f500 3320 	add.w	r3, r0, #163840	@ 0x28000
   c:	681b      	ldr	r3, [r3, #0]
   e:	f500 3024 	add.w	r0, r0, #167936	@ 0x29000
  12:	ea83 4301 	eor.w	r3, r3, r1, lsl #16
  16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
  1a:	6003      	str	r3, [r0, #0]
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.gpio_set_outover:

00000000 <gpio_set_outover>:
   0:	00c0      	lsls	r0, r0, #3
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	3004      	adds	r0, #4
   8:	f500 3320 	add.w	r3, r0, #163840	@ 0x28000
   c:	681b      	ldr	r3, [r3, #0]
   e:	f500 3024 	add.w	r0, r0, #167936	@ 0x29000
  12:	ea83 3301 	eor.w	r3, r3, r1, lsl #12
  16:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
  1a:	6003      	str	r3, [r0, #0]
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.gpio_set_oeover:

00000000 <gpio_set_oeover>:
   0:	00c0      	lsls	r0, r0, #3
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	3004      	adds	r0, #4
   8:	f500 3320 	add.w	r3, r0, #163840	@ 0x28000
   c:	681b      	ldr	r3, [r3, #0]
   e:	f500 3024 	add.w	r0, r0, #167936	@ 0x29000
  12:	ea83 3381 	eor.w	r3, r3, r1, lsl #14
  16:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  1a:	6003      	str	r3, [r0, #0]
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .text.gpio_set_input_hysteresis_enabled:

00000000 <gpio_set_input_hysteresis_enabled>:
   0:	4b06      	ldr	r3, [pc, #24]	@ (1c <gpio_set_input_hysteresis_enabled+0x1c>)
   2:	2202      	movs	r2, #2
   4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
   8:	b119      	cbz	r1, 12 <gpio_set_input_hysteresis_enabled+0x12>
   a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
   e:	601a      	str	r2, [r3, #0]
  10:	4770      	bx	lr
  12:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  16:	601a      	str	r2, [r3, #0]
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_is_input_hysteresis_enabled:

00000000 <gpio_is_input_hysteresis_enabled>:
   0:	0080      	lsls	r0, r0, #2
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	f500 3060 	add.w	r0, r0, #229376	@ 0x38000
   a:	6840      	ldr	r0, [r0, #4]
   c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  10:	4770      	bx	lr
  12:	bf00      	nop

Disassembly of section .text.gpio_set_slew_rate:

00000000 <gpio_set_slew_rate>:
   0:	4b05      	ldr	r3, [pc, #20]	@ (18 <gpio_set_slew_rate+0x18>)
   2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
   6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
   a:	4051      	eors	r1, r2
   c:	f001 0101 	and.w	r1, r1, #1
  10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  14:	6019      	str	r1, [r3, #0]
  16:	4770      	bx	lr
  18:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_get_slew_rate:

00000000 <gpio_get_slew_rate>:
   0:	0080      	lsls	r0, r0, #2
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	f500 3060 	add.w	r0, r0, #229376	@ 0x38000
   a:	6840      	ldr	r0, [r0, #4]
   c:	f000 0001 	and.w	r0, r0, #1
  10:	4770      	bx	lr
  12:	bf00      	nop

Disassembly of section .text.gpio_set_drive_strength:

00000000 <gpio_set_drive_strength>:
   0:	4b06      	ldr	r3, [pc, #24]	@ (1c <gpio_set_drive_strength+0x1c>)
   2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
   6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
   a:	ea82 1201 	eor.w	r2, r2, r1, lsl #4
   e:	f002 0230 	and.w	r2, r2, #48	@ 0x30
  12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  16:	601a      	str	r2, [r3, #0]
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_get_drive_strength:

00000000 <gpio_get_drive_strength>:
   0:	0080      	lsls	r0, r0, #2
   2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   6:	f500 3060 	add.w	r0, r0, #229376	@ 0x38000
   a:	6840      	ldr	r0, [r0, #4]
   c:	f3c0 1001 	ubfx	r0, r0, #4, #2
  10:	4770      	bx	lr
  12:	bf00      	nop

Disassembly of section .text.gpio_set_irq_enabled:

00000000 <gpio_set_irq_enabled>:
   0:	b470      	push	{r4, r5, r6}
   2:	f04f 4650 	mov.w	r6, #3489660928	@ 0xd0000000
   6:	4b0f      	ldr	r3, [pc, #60]	@ (44 <gpio_set_irq_enabled+0x44>)
   8:	6836      	ldr	r6, [r6, #0]
   a:	4d0f      	ldr	r5, [pc, #60]	@ (48 <gpio_set_irq_enabled+0x48>)
   c:	f000 0c07 	and.w	ip, r0, #7
  10:	2e00      	cmp	r6, #0
  12:	bf18      	it	ne
  14:	462b      	movne	r3, r5
  16:	08c0      	lsrs	r0, r0, #3
  18:	4c0c      	ldr	r4, [pc, #48]	@ (4c <gpio_set_irq_enabled+0x4c>)
  1a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
  1e:	fa01 f10c 	lsl.w	r1, r1, ip
  22:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  26:	308c      	adds	r0, #140	@ 0x8c
  28:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  2c:	b122      	cbz	r2, 38 <gpio_set_irq_enabled+0x38>
  2e:	bc70      	pop	{r4, r5, r6}
  30:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
  34:	6019      	str	r1, [r3, #0]
  36:	4770      	bx	lr
  38:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  3c:	6019      	str	r1, [r3, #0]
  3e:	bc70      	pop	{r4, r5, r6}
  40:	4770      	bx	lr
  42:	bf00      	nop
  44:	40028248 	.word	0x40028248
  48:	40028290 	.word	0x40028290
  4c:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_set_irq_enabled_with_callback:

00000000 <gpio_set_irq_enabled_with_callback>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	f04f 4950 	mov.w	r9, #3489660928	@ 0xd0000000
   8:	4616      	mov	r6, r2
   a:	f8df 809c 	ldr.w	r8, [pc, #156]	@ a8 <gpio_set_irq_enabled_with_callback+0xa8>
   e:	f8d9 2000 	ldr.w	r2, [r9]
  12:	461f      	mov	r7, r3
  14:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
  18:	4604      	mov	r4, r0
  1a:	460d      	mov	r5, r1
  1c:	b083      	sub	sp, #12
  1e:	b353      	cbz	r3, 76 <gpio_set_irq_enabled_with_callback+0x76>
  20:	2f00      	cmp	r7, #0
  22:	d034      	beq.n	8e <gpio_set_irq_enabled_with_callback+0x8e>
  24:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
  28:	f848 7022 	str.w	r7, [r8, r2, lsl #2]
  2c:	681a      	ldr	r2, [r3, #0]
  2e:	491b      	ldr	r1, [pc, #108]	@ (9c <gpio_set_irq_enabled_with_callback+0x9c>)
  30:	4b1b      	ldr	r3, [pc, #108]	@ (a0 <gpio_set_irq_enabled_with_callback+0xa0>)
  32:	2a00      	cmp	r2, #0
  34:	bf18      	it	ne
  36:	460b      	movne	r3, r1
  38:	08e2      	lsrs	r2, r4, #3
  3a:	f004 0407 	and.w	r4, r4, #7
  3e:	00a4      	lsls	r4, r4, #2
  40:	fa05 f404 	lsl.w	r4, r5, r4
  44:	f5a1 7124 	sub.w	r1, r1, #656	@ 0x290
  48:	f102 008c 	add.w	r0, r2, #140	@ 0x8c
  4c:	f841 4020 	str.w	r4, [r1, r0, lsl #2]
  50:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  54:	b14e      	cbz	r6, 6a <gpio_set_irq_enabled_with_callback+0x6a>
  56:	2101      	movs	r1, #1
  58:	2015      	movs	r0, #21
  5a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
  5e:	601c      	str	r4, [r3, #0]
  60:	b003      	add	sp, #12
  62:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  66:	f7ff bffe 	b.w	0 <irq_set_enabled>
  6a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  6e:	601c      	str	r4, [r3, #0]
  70:	b003      	add	sp, #12
  72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  76:	2f00      	cmp	r7, #0
  78:	d0d9      	beq.n	2e <gpio_set_irq_enabled_with_callback+0x2e>
  7a:	f848 7022 	str.w	r7, [r8, r2, lsl #2]
  7e:	2015      	movs	r0, #21
  80:	461a      	mov	r2, r3
  82:	4908      	ldr	r1, [pc, #32]	@ (a4 <gpio_set_irq_enabled_with_callback+0xa4>)
  84:	f7ff fffe 	bl	0 <irq_add_shared_handler>
  88:	f8d9 2000 	ldr.w	r2, [r9]
  8c:	e7cf      	b.n	2e <gpio_set_irq_enabled_with_callback+0x2e>
  8e:	2015      	movs	r0, #21
  90:	4904      	ldr	r1, [pc, #16]	@ (a4 <gpio_set_irq_enabled_with_callback+0xa4>)
  92:	9201      	str	r2, [sp, #4]
  94:	f7ff fffe 	bl	0 <irq_remove_handler>
  98:	9a01      	ldr	r2, [sp, #4]
  9a:	e7c3      	b.n	24 <gpio_set_irq_enabled_with_callback+0x24>
  9c:	40028290 	.word	0x40028290
  a0:	40028248 	.word	0x40028248
	...

Disassembly of section .text.gpio_set_irq_callback:

00000000 <gpio_set_irq_callback>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	b570      	push	{r4, r5, r6, lr}
   6:	4d0c      	ldr	r5, [pc, #48]	@ (38 <gpio_set_irq_callback+0x38>)
   8:	681e      	ldr	r6, [r3, #0]
   a:	4604      	mov	r4, r0
   c:	f855 2026 	ldr.w	r2, [r5, r6, lsl #2]
  10:	b11a      	cbz	r2, 1a <gpio_set_irq_callback+0x1a>
  12:	b160      	cbz	r0, 2e <gpio_set_irq_callback+0x2e>
  14:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
  18:	bd70      	pop	{r4, r5, r6, pc}
  1a:	2800      	cmp	r0, #0
  1c:	d0fc      	beq.n	18 <gpio_set_irq_callback+0x18>
  1e:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
  22:	2015      	movs	r0, #21
  24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  28:	4904      	ldr	r1, [pc, #16]	@ (3c <gpio_set_irq_callback+0x3c>)
  2a:	f7ff bffe 	b.w	0 <irq_add_shared_handler>
  2e:	2015      	movs	r0, #21
  30:	4902      	ldr	r1, [pc, #8]	@ (3c <gpio_set_irq_callback+0x3c>)
  32:	f7ff fffe 	bl	0 <irq_remove_handler>
  36:	e7ed      	b.n	14 <gpio_set_irq_callback+0x14>
	...

Disassembly of section .text.gpio_add_raw_irq_handler_with_order_priority_masked:

00000000 <gpio_add_raw_irq_handler_with_order_priority_masked>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f04f 4850 	mov.w	r8, #3489660928	@ 0xd0000000
   8:	4f0d      	ldr	r7, [pc, #52]	@ (40 <gpio_add_raw_irq_handler_with_order_priority_masked+0x40>)
   a:	f8d8 3000 	ldr.w	r3, [r8]
   e:	4616      	mov	r6, r2
  10:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
  14:	4604      	mov	r4, r0
  16:	4202      	tst	r2, r0
  18:	460d      	mov	r5, r1
  1a:	d109      	bne.n	30 <gpio_add_raw_irq_handler_with_order_priority_masked+0x30>
  1c:	4314      	orrs	r4, r2
  1e:	4629      	mov	r1, r5
  20:	4632      	mov	r2, r6
  22:	f847 4023 	str.w	r4, [r7, r3, lsl #2]
  26:	2015      	movs	r0, #21
  28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  2c:	f7ff bffe 	b.w	0 <irq_add_shared_handler>
  30:	f7ff fffe 	bl	0 <hard_assertion_failure>
  34:	f8d8 3000 	ldr.w	r3, [r8]
  38:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
  3c:	e7ee      	b.n	1c <gpio_add_raw_irq_handler_with_order_priority_masked+0x1c>
  3e:	bf00      	nop
  40:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_add_raw_irq_handler_with_order_priority_masked64:

00000000 <gpio_add_raw_irq_handler_with_order_priority_masked64>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	f04f 4950 	mov.w	r9, #3489660928	@ 0xd0000000
   8:	4605      	mov	r5, r0
   a:	f8df 8034 	ldr.w	r8, [pc, #52]	@ 40 <gpio_add_raw_irq_handler_with_order_priority_masked64+0x40>
   e:	f8d9 0000 	ldr.w	r0, [r9]
  12:	4616      	mov	r6, r2
  14:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
  18:	461f      	mov	r7, r3
  1a:	422c      	tst	r4, r5
  1c:	d109      	bne.n	32 <gpio_add_raw_irq_handler_with_order_priority_masked64+0x32>
  1e:	432c      	orrs	r4, r5
  20:	f848 4020 	str.w	r4, [r8, r0, lsl #2]
  24:	463a      	mov	r2, r7
  26:	4631      	mov	r1, r6
  28:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  2c:	2015      	movs	r0, #21
  2e:	f7ff bffe 	b.w	0 <irq_add_shared_handler>
  32:	f7ff fffe 	bl	0 <hard_assertion_failure>
  36:	f8d9 0000 	ldr.w	r0, [r9]
  3a:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
  3e:	e7ee      	b.n	1e <gpio_add_raw_irq_handler_with_order_priority_masked64+0x1e>
  40:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_add_raw_irq_handler_masked:

00000000 <gpio_add_raw_irq_handler_masked>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f04f 4750 	mov.w	r7, #3489660928	@ 0xd0000000
   6:	4e0c      	ldr	r6, [pc, #48]	@ (38 <gpio_add_raw_irq_handler_masked+0x38>)
   8:	683b      	ldr	r3, [r7, #0]
   a:	4604      	mov	r4, r0
   c:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
  10:	460d      	mov	r5, r1
  12:	4210      	tst	r0, r2
  14:	d109      	bne.n	2a <gpio_add_raw_irq_handler_masked+0x2a>
  16:	4314      	orrs	r4, r2
  18:	4629      	mov	r1, r5
  1a:	f846 4023 	str.w	r4, [r6, r3, lsl #2]
  1e:	2280      	movs	r2, #128	@ 0x80
  20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  24:	2015      	movs	r0, #21
  26:	f7ff bffe 	b.w	0 <irq_add_shared_handler>
  2a:	f7ff fffe 	bl	0 <hard_assertion_failure>
  2e:	683b      	ldr	r3, [r7, #0]
  30:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
  34:	e7ef      	b.n	16 <gpio_add_raw_irq_handler_masked+0x16>
  36:	bf00      	nop
  38:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_add_raw_irq_handler_masked64:

00000000 <gpio_add_raw_irq_handler_masked64>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f04f 4750 	mov.w	r7, #3489660928	@ 0xd0000000
   6:	4604      	mov	r4, r0
   8:	4e0b      	ldr	r6, [pc, #44]	@ (38 <gpio_add_raw_irq_handler_masked64+0x38>)
   a:	6838      	ldr	r0, [r7, #0]
   c:	4615      	mov	r5, r2
   e:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
  12:	4223      	tst	r3, r4
  14:	d109      	bne.n	2a <gpio_add_raw_irq_handler_masked64+0x2a>
  16:	4323      	orrs	r3, r4
  18:	f846 3020 	str.w	r3, [r6, r0, lsl #2]
  1c:	4629      	mov	r1, r5
  1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  22:	2280      	movs	r2, #128	@ 0x80
  24:	2015      	movs	r0, #21
  26:	f7ff bffe 	b.w	0 <irq_add_shared_handler>
  2a:	f7ff fffe 	bl	0 <hard_assertion_failure>
  2e:	6838      	ldr	r0, [r7, #0]
  30:	f856 3020 	ldr.w	r3, [r6, r0, lsl #2]
  34:	e7ef      	b.n	16 <gpio_add_raw_irq_handler_masked64+0x16>
  36:	bf00      	nop
  38:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_remove_raw_irq_handler_masked:

00000000 <gpio_remove_raw_irq_handler_masked>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	2015      	movs	r0, #21
   6:	f7ff fffe 	bl	0 <irq_remove_handler>
   a:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   e:	4a04      	ldr	r2, [pc, #16]	@ (20 <gpio_remove_raw_irq_handler_masked+0x20>)
  10:	6819      	ldr	r1, [r3, #0]
  12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
  16:	ea23 0304 	bic.w	r3, r3, r4
  1a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  1e:	bd10      	pop	{r4, pc}
  20:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_remove_raw_irq_handler_masked64:

00000000 <gpio_remove_raw_irq_handler_masked64>:
   0:	4611      	mov	r1, r2
   2:	b510      	push	{r4, lr}
   4:	4604      	mov	r4, r0
   6:	2015      	movs	r0, #21
   8:	f7ff fffe 	bl	0 <irq_remove_handler>
   c:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
  10:	4a04      	ldr	r2, [pc, #16]	@ (24 <gpio_remove_raw_irq_handler_masked64+0x24>)
  12:	6819      	ldr	r1, [r3, #0]
  14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
  18:	ea23 0304 	bic.w	r3, r3, r4
  1c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  20:	bd10      	pop	{r4, pc}
  22:	bf00      	nop
  24:	00000000 	.word	0x00000000

Disassembly of section .text.gpio_set_dormant_irq_enabled:

00000000 <gpio_set_dormant_irq_enabled>:
   0:	f000 0c07 	and.w	ip, r0, #7
   4:	4b0c      	ldr	r3, [pc, #48]	@ (38 <gpio_set_dormant_irq_enabled+0x38>)
   6:	b410      	push	{r4}
   8:	08c0      	lsrs	r0, r0, #3
   a:	4c0c      	ldr	r4, [pc, #48]	@ (3c <gpio_set_dormant_irq_enabled+0x3c>)
   c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
  10:	fa01 f10c 	lsl.w	r1, r1, ip
  14:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  18:	308c      	adds	r0, #140	@ 0x8c
  1a:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  1e:	b12a      	cbz	r2, 2c <gpio_set_dormant_irq_enabled+0x2c>
  20:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
  24:	f85d 4b04 	ldr.w	r4, [sp], #4
  28:	6019      	str	r1, [r3, #0]
  2a:	4770      	bx	lr
  2c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  30:	f85d 4b04 	ldr.w	r4, [sp], #4
  34:	6019      	str	r1, [r3, #0]
  36:	4770      	bx	lr
  38:	400282d8 	.word	0x400282d8
  3c:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_acknowledge_irq:

00000000 <gpio_acknowledge_irq>:
   0:	f000 0307 	and.w	r3, r0, #7
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <gpio_acknowledge_irq+0x14>)
   6:	08c0      	lsrs	r0, r0, #3
   8:	009b      	lsls	r3, r3, #2
   a:	4099      	lsls	r1, r3
   c:	308c      	adds	r0, #140	@ 0x8c
   e:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
  12:	4770      	bx	lr
  14:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_debug_pins_init:

00000000 <gpio_debug_pins_init>:
   0:	2300      	movs	r3, #0
   2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   6:	f44f 1160 	mov.w	r1, #3670016	@ 0x380000
   a:	2705      	movs	r7, #5
   c:	f44f 7680 	mov.w	r6, #256	@ 0x100
  10:	461c      	mov	r4, r3
  12:	4a14      	ldr	r2, [pc, #80]	@ (64 <gpio_debug_pins_init+0x64>)
  14:	4d14      	ldr	r5, [pc, #80]	@ (68 <gpio_debug_pins_init+0x68>)
  16:	07c8      	lsls	r0, r1, #31
  18:	d514      	bpl.n	44 <gpio_debug_pins_init+0x44>
  1a:	ec44 3044 	mcrr	0, 4, r3, r4, cr4
  1e:	ec44 3040 	mcrr	0, 4, r3, r4, cr0
  22:	6810      	ldr	r0, [r2, #0]
  24:	f502 5880 	add.w	r8, r2, #4096	@ 0x1000
  28:	f080 0040 	eor.w	r0, r0, #64	@ 0x40
  2c:	eb05 0ec3 	add.w	lr, r5, r3, lsl #3
  30:	f502 5c40 	add.w	ip, r2, #12288	@ 0x3000
  34:	f000 00c0 	and.w	r0, r0, #192	@ 0xc0
  38:	f8c8 0000 	str.w	r0, [r8]
  3c:	f8ce 7004 	str.w	r7, [lr, #4]
  40:	f8cc 6000 	str.w	r6, [ip]
  44:	3301      	adds	r3, #1
  46:	2b1e      	cmp	r3, #30
  48:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4c:	f102 0204 	add.w	r2, r2, #4
  50:	d1e1      	bne.n	16 <gpio_debug_pins_init+0x16>
  52:	ee10 3014 	mrc	0, 0, r3, cr0, cr4, {0}
  56:	43db      	mvns	r3, r3
  58:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
  5c:	ee20 3014 	mia	acc0, r4, r3
  60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  64:	40038004 	.word	0x40038004
  68:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_set_input_enabled:

00000000 <gpio_set_input_enabled>:
   0:	4b06      	ldr	r3, [pc, #24]	@ (1c <gpio_set_input_enabled+0x1c>)
   2:	2240      	movs	r2, #64	@ 0x40
   4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
   8:	b119      	cbz	r1, 12 <gpio_set_input_enabled+0x12>
   a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
   e:	601a      	str	r2, [r3, #0]
  10:	4770      	bx	lr
  12:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  16:	601a      	str	r2, [r3, #0]
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_init:

00000000 <gpio_init>:
   0:	b430      	push	{r4, r5}
   2:	f04f 0300 	mov.w	r3, #0
   6:	ec43 0044 	mcrr	0, 4, r0, r3, cr4
   a:	ec43 0040 	mcrr	0, 4, r0, r3, cr0
   e:	2505      	movs	r5, #5
  10:	f44f 7480 	mov.w	r4, #256	@ 0x100
  14:	4b0b      	ldr	r3, [pc, #44]	@ (44 <gpio_init+0x44>)
  16:	00c2      	lsls	r2, r0, #3
  18:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  1c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  20:	f081 0140 	eor.w	r1, r1, #64	@ 0x40
  24:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
  28:	f503 3320 	add.w	r3, r3, #163840	@ 0x28000
  2c:	f001 02c0 	and.w	r2, r1, #192	@ 0xc0
  30:	f500 5180 	add.w	r1, r0, #4096	@ 0x1000
  34:	f500 5040 	add.w	r0, r0, #12288	@ 0x3000
  38:	600a      	str	r2, [r1, #0]
  3a:	605d      	str	r5, [r3, #4]
  3c:	6004      	str	r4, [r0, #0]
  3e:	bc30      	pop	{r4, r5}
  40:	4770      	bx	lr
  42:	bf00      	nop
  44:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_deinit:

00000000 <gpio_deinit>:
   0:	b410      	push	{r4}
   2:	f44f 7180 	mov.w	r1, #256	@ 0x100
   6:	241f      	movs	r4, #31
   8:	4b0c      	ldr	r3, [pc, #48]	@ (3c <gpio_deinit+0x3c>)
   a:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
   e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  12:	00c0      	lsls	r0, r0, #3
  14:	f082 0240 	eor.w	r2, r2, #64	@ 0x40
  18:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
  1c:	f503 5c80 	add.w	ip, r3, #4096	@ 0x1000
  20:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
  24:	f500 3020 	add.w	r0, r0, #163840	@ 0x28000
  28:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  2c:	f8cc 2000 	str.w	r2, [ip]
  30:	6044      	str	r4, [r0, #4]
  32:	f85d 4b04 	ldr.w	r4, [sp], #4
  36:	6019      	str	r1, [r3, #0]
  38:	4770      	bx	lr
  3a:	bf00      	nop
  3c:	40038004 	.word	0x40038004

Disassembly of section .text.gpio_init_mask:

00000000 <gpio_init_mask>:
   0:	2300      	movs	r3, #0
   2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   6:	2705      	movs	r7, #5
   8:	f44f 7680 	mov.w	r6, #256	@ 0x100
   c:	461c      	mov	r4, r3
   e:	4a11      	ldr	r2, [pc, #68]	@ (54 <gpio_init_mask+0x54>)
  10:	4d11      	ldr	r5, [pc, #68]	@ (58 <gpio_init_mask+0x58>)
  12:	07c1      	lsls	r1, r0, #31
  14:	d514      	bpl.n	40 <gpio_init_mask+0x40>
  16:	ec44 3044 	mcrr	0, 4, r3, r4, cr4
  1a:	ec44 3040 	mcrr	0, 4, r3, r4, cr0
  1e:	6811      	ldr	r1, [r2, #0]
  20:	f502 5880 	add.w	r8, r2, #4096	@ 0x1000
  24:	f081 0140 	eor.w	r1, r1, #64	@ 0x40
  28:	eb05 0ec3 	add.w	lr, r5, r3, lsl #3
  2c:	f502 5c40 	add.w	ip, r2, #12288	@ 0x3000
  30:	f001 01c0 	and.w	r1, r1, #192	@ 0xc0
  34:	f8c8 1000 	str.w	r1, [r8]
  38:	f8ce 7004 	str.w	r7, [lr, #4]
  3c:	f8cc 6000 	str.w	r6, [ip]
  40:	3301      	adds	r3, #1
  42:	2b1e      	cmp	r3, #30
  44:	ea4f 0050 	mov.w	r0, r0, lsr #1
  48:	f102 0204 	add.w	r2, r2, #4
  4c:	d1e1      	bne.n	12 <gpio_init_mask+0x12>
  4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  52:	bf00      	nop
  54:	40038004 	.word	0x40038004
  58:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_set_function_masked:

00000000 <gpio_set_function_masked>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	2300      	movs	r3, #0
   4:	f44f 7780 	mov.w	r7, #256	@ 0x100
   8:	460d      	mov	r5, r1
   a:	4a0e      	ldr	r2, [pc, #56]	@ (44 <gpio_set_function_masked+0x44>)
   c:	4e0e      	ldr	r6, [pc, #56]	@ (48 <gpio_set_function_masked+0x48>)
   e:	f010 0f01 	tst.w	r0, #1
  12:	ea4f 0050 	mov.w	r0, r0, lsr #1
  16:	d00f      	beq.n	38 <gpio_set_function_masked+0x38>
  18:	6811      	ldr	r1, [r2, #0]
  1a:	f502 5480 	add.w	r4, r2, #4096	@ 0x1000
  1e:	f081 0140 	eor.w	r1, r1, #64	@ 0x40
  22:	eb06 0ec3 	add.w	lr, r6, r3, lsl #3
  26:	f502 5c40 	add.w	ip, r2, #12288	@ 0x3000
  2a:	f001 01c0 	and.w	r1, r1, #192	@ 0xc0
  2e:	6021      	str	r1, [r4, #0]
  30:	f8ce 5004 	str.w	r5, [lr, #4]
  34:	f8cc 7000 	str.w	r7, [ip]
  38:	3301      	adds	r3, #1
  3a:	2b1e      	cmp	r3, #30
  3c:	f102 0204 	add.w	r2, r2, #4
  40:	d1e5      	bne.n	e <gpio_set_function_masked+0xe>
  42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  44:	40038004 	.word	0x40038004
  48:	40028000 	.word	0x40028000

Disassembly of section .text.gpio_set_function_masked64:

00000000 <gpio_set_function_masked64>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	2300      	movs	r3, #0
   6:	f44f 7780 	mov.w	r7, #256	@ 0x100
   a:	4615      	mov	r5, r2
   c:	4c11      	ldr	r4, [pc, #68]	@ (54 <gpio_set_function_masked64+0x54>)
   e:	4e12      	ldr	r6, [pc, #72]	@ (58 <gpio_set_function_masked64+0x58>)
  10:	ea4f 0c50 	mov.w	ip, r0, lsr #1
  14:	f010 0f01 	tst.w	r0, #1
  18:	ea4c 70c1 	orr.w	r0, ip, r1, lsl #31
  1c:	ea4f 0151 	mov.w	r1, r1, lsr #1
  20:	d010      	beq.n	44 <gpio_set_function_masked64+0x44>
  22:	6822      	ldr	r2, [r4, #0]
  24:	f504 5880 	add.w	r8, r4, #4096	@ 0x1000
  28:	f082 0240 	eor.w	r2, r2, #64	@ 0x40
  2c:	eb06 0ec3 	add.w	lr, r6, r3, lsl #3
  30:	f504 5c40 	add.w	ip, r4, #12288	@ 0x3000
  34:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
  38:	f8c8 2000 	str.w	r2, [r8]
  3c:	f8ce 5004 	str.w	r5, [lr, #4]
  40:	f8cc 7000 	str.w	r7, [ip]
  44:	3301      	adds	r3, #1
  46:	2b1e      	cmp	r3, #30
  48:	f104 0404 	add.w	r4, r4, #4
  4c:	d1e0      	bne.n	10 <gpio_set_function_masked64+0x10>
  4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  52:	bf00      	nop
  54:	40038004 	.word	0x40038004
  58:	40028000 	.word	0x40028000

platform.c.o:     file format elf32-littlearm


Disassembly of section .text.rp2350_chip_version:

00000000 <rp2350_chip_version>:
   0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
   4:	6818      	ldr	r0, [r3, #0]
   6:	0f00      	lsrs	r0, r0, #28
   8:	4770      	bx	lr
   a:	bf00      	nop

panic.c.o:     file format elf32-littlearm


Disassembly of section .text.panic:

00000000 <panic>:
   0:	b40f      	push	{r0, r1, r2, r3}
   2:	b500      	push	{lr}
   4:	b083      	sub	sp, #12
   6:	9c04      	ldr	r4, [sp, #16]
   8:	4807      	ldr	r0, [pc, #28]	@ (28 <panic+0x28>)
   a:	f7ff fffe 	bl	0 <puts>
   e:	b13c      	cbz	r4, 20 <panic+0x20>
  10:	a905      	add	r1, sp, #20
  12:	4620      	mov	r0, r4
  14:	9101      	str	r1, [sp, #4]
  16:	f7ff fffe 	bl	0 <weak_raw_vprintf>
  1a:	4804      	ldr	r0, [pc, #16]	@ (2c <panic+0x2c>)
  1c:	f7ff fffe 	bl	0 <puts>
  20:	2001      	movs	r0, #1
  22:	f7ff fffe 	bl	0 <_exit>
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000
  2c:	00000010 	.word	0x00000010

Disassembly of section .text.panic_unsupported:

00000000 <panic_unsupported>:
   0:	b508      	push	{r3, lr}
   2:	4801      	ldr	r0, [pc, #4]	@ (8 <panic_unsupported+0x8>)
   4:	f7ff fffe 	bl	0 <panic_unsupported>
   8:	00000000 	.word	0x00000000

claim.c.o:     file format elf32-littlearm


Disassembly of section .text.hw_claim_lock:

00000000 <hw_claim_lock>:
   0:	f3ef 8010 	mrs	r0, PRIMASK
   4:	b672      	cpsid	i
   6:	4b06      	ldr	r3, [pc, #24]	@ (20 <hw_claim_lock+0x20>)
   8:	e8d3 1fcf 	ldaexb	r1, [r3]
   c:	2201      	movs	r2, #1
   e:	2900      	cmp	r1, #0
  10:	d1fa      	bne.n	8 <hw_claim_lock+0x8>
  12:	e8c3 2f41 	strexb	r1, r2, [r3]
  16:	2900      	cmp	r1, #0
  18:	d1f6      	bne.n	8 <hw_claim_lock+0x8>
  1a:	f3bf 8f5f 	dmb	sy
  1e:	4770      	bx	lr
  20:	0000000b 	.word	0x0000000b

Disassembly of section .text.hw_claim_unlock:

00000000 <hw_claim_unlock>:
   0:	2300      	movs	r3, #0
   2:	4a03      	ldr	r2, [pc, #12]	@ (10 <hw_claim_unlock+0x10>)
   4:	e8c2 3f8f 	stlb	r3, [r2]
   8:	f380 8810 	msr	PRIMASK, r0
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	0000000b 	.word	0x0000000b

Disassembly of section .text.hw_is_claimed:

00000000 <hw_is_claimed>:
   0:	2301      	movs	r3, #1
   2:	08ca      	lsrs	r2, r1, #3
   4:	5c82      	ldrb	r2, [r0, r2]
   6:	f001 0107 	and.w	r1, r1, #7
   a:	408b      	lsls	r3, r1
   c:	421a      	tst	r2, r3
   e:	bf14      	ite	ne
  10:	2001      	movne	r0, #1
  12:	2000      	moveq	r0, #0
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.hw_claim_or_assert:

00000000 <hw_claim_or_assert>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4686      	mov	lr, r0
   4:	f3ef 8510 	mrs	r5, PRIMASK
   8:	b672      	cpsid	i
   a:	4c12      	ldr	r4, [pc, #72]	@ (54 <hw_claim_or_assert+0x54>)
   c:	e8d4 6fcf 	ldaexb	r6, [r4]
  10:	2001      	movs	r0, #1
  12:	2e00      	cmp	r6, #0
  14:	d1fa      	bne.n	c <hw_claim_or_assert+0xc>
  16:	e8c4 0f46 	strexb	r6, r0, [r4]
  1a:	2e00      	cmp	r6, #0
  1c:	d1f6      	bne.n	c <hw_claim_or_assert+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f04f 0c01 	mov.w	ip, #1
  26:	08c8      	lsrs	r0, r1, #3
  28:	f001 0307 	and.w	r3, r1, #7
  2c:	fa0c f303 	lsl.w	r3, ip, r3
  30:	f81e c000 	ldrb.w	ip, [lr, r0]
  34:	ea1c 0603 	ands.w	r6, ip, r3
  38:	d108      	bne.n	4c <hw_claim_or_assert+0x4c>
  3a:	ea4c 0c03 	orr.w	ip, ip, r3
  3e:	f80e c000 	strb.w	ip, [lr, r0]
  42:	e8c4 6f8f 	stlb	r6, [r4]
  46:	f385 8810 	msr	PRIMASK, r5
  4a:	bd70      	pop	{r4, r5, r6, pc}
  4c:	4610      	mov	r0, r2
  4e:	f7ff fffe 	bl	0 <panic>
  52:	bf00      	nop
  54:	0000000b 	.word	0x0000000b

Disassembly of section .text.hw_claim_unused_from_range:

00000000 <hw_claim_unused_from_range>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f3ef 8510 	mrs	r5, PRIMASK
   6:	b672      	cpsid	i
   8:	4c23      	ldr	r4, [pc, #140]	@ (98 <hw_claim_unused_from_range+0x98>)
   a:	e8d4 7fcf 	ldaexb	r7, [r4]
   e:	2601      	movs	r6, #1
  10:	2f00      	cmp	r7, #0
  12:	d1fa      	bne.n	a <hw_claim_unused_from_range+0xa>
  14:	e8c4 6f47 	strexb	r7, r6, [r4]
  18:	2f00      	cmp	r7, #0
  1a:	d1f6      	bne.n	a <hw_claim_unused_from_range+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	429a      	cmp	r2, r3
  22:	d827      	bhi.n	74 <hw_claim_unused_from_range+0x74>
  24:	2601      	movs	r6, #1
  26:	08d7      	lsrs	r7, r2, #3
  28:	f810 e007 	ldrb.w	lr, [r0, r7]
  2c:	f002 0c07 	and.w	ip, r2, #7
  30:	fa06 fc0c 	lsl.w	ip, r6, ip
  34:	ea1e 0f0c 	tst.w	lr, ip
  38:	eb00 07d2 	add.w	r7, r0, r2, lsr #3
  3c:	d10d      	bne.n	5a <hw_claim_unused_from_range+0x5a>
  3e:	e025      	b.n	8c <hw_claim_unused_from_range+0x8c>
  40:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
  44:	f810 e00e 	ldrb.w	lr, [r0, lr]
  48:	f002 0c07 	and.w	ip, r2, #7
  4c:	fa06 fc0c 	lsl.w	ip, r6, ip
  50:	ea1e 0f0c 	tst.w	lr, ip
  54:	eb00 07d2 	add.w	r7, r0, r2, lsr #3
  58:	d018      	beq.n	8c <hw_claim_unused_from_range+0x8c>
  5a:	3201      	adds	r2, #1
  5c:	4293      	cmp	r3, r2
  5e:	d2ef      	bcs.n	40 <hw_claim_unused_from_range+0x40>
  60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  64:	2300      	movs	r3, #0
  66:	e8c4 3f8f 	stlb	r3, [r4]
  6a:	f385 8810 	msr	PRIMASK, r5
  6e:	4298      	cmp	r0, r3
  70:	db07      	blt.n	82 <hw_claim_unused_from_range+0x82>
  72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  74:	2300      	movs	r3, #0
  76:	e8c4 3f8f 	stlb	r3, [r4]
  7a:	f385 8810 	msr	PRIMASK, r5
  7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  82:	2900      	cmp	r1, #0
  84:	d0f5      	beq.n	72 <hw_claim_unused_from_range+0x72>
  86:	9806      	ldr	r0, [sp, #24]
  88:	f7ff fffe 	bl	0 <panic>
  8c:	ea4e 0e0c 	orr.w	lr, lr, ip
  90:	4610      	mov	r0, r2
  92:	f887 e000 	strb.w	lr, [r7]
  96:	e7e5      	b.n	64 <hw_claim_unused_from_range+0x64>
  98:	0000000b 	.word	0x0000000b

Disassembly of section .text.hw_claim_clear:

00000000 <hw_claim_clear>:
   0:	b500      	push	{lr}
   2:	f3ef 8e10 	mrs	lr, PRIMASK
   6:	b672      	cpsid	i
   8:	4b10      	ldr	r3, [pc, #64]	@ (4c <hw_claim_clear+0x4c>)
   a:	e8d3 cfcf 	ldaexb	ip, [r3]
   e:	2201      	movs	r2, #1
  10:	f1bc 0f00 	cmp.w	ip, #0
  14:	d1f9      	bne.n	a <hw_claim_clear+0xa>
  16:	e8c3 2f4c 	strexb	ip, r2, [r3]
  1a:	f1bc 0f00 	cmp.w	ip, #0
  1e:	d1f4      	bne.n	a <hw_claim_clear+0xa>
  20:	f3bf 8f5f 	dmb	sy
  24:	2201      	movs	r2, #1
  26:	ea4f 0cd1 	mov.w	ip, r1, lsr #3
  2a:	f001 0107 	and.w	r1, r1, #7
  2e:	fa02 f101 	lsl.w	r1, r2, r1
  32:	f810 200c 	ldrb.w	r2, [r0, ip]
  36:	ea22 0201 	bic.w	r2, r2, r1
  3a:	f800 200c 	strb.w	r2, [r0, ip]
  3e:	2200      	movs	r2, #0
  40:	e8c3 2f8f 	stlb	r2, [r3]
  44:	f38e 8810 	msr	PRIMASK, lr
  48:	f85d fb04 	ldr.w	pc, [sp], #4
  4c:	0000000b 	.word	0x0000000b

sync.c.o:     file format elf32-littlearm


Disassembly of section .text.next_striped_spin_lock_num:

00000000 <next_striped_spin_lock_num>:
   0:	4a04      	ldr	r2, [pc, #16]	@ (14 <next_striped_spin_lock_num+0x14>)
   2:	7810      	ldrb	r0, [r2, #0]
   4:	1c43      	adds	r3, r0, #1
   6:	b2db      	uxtb	r3, r3
   8:	2b18      	cmp	r3, #24
   a:	bf28      	it	cs
   c:	2310      	movcs	r3, #16
   e:	7013      	strb	r3, [r2, #0]
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	00000000 	.word	0x00000000

Disassembly of section .text.spin_lock_claim:

00000000 <spin_lock_claim>:
   0:	4601      	mov	r1, r0
   2:	4a02      	ldr	r2, [pc, #8]	@ (c <spin_lock_claim+0xc>)
   4:	4802      	ldr	r0, [pc, #8]	@ (10 <spin_lock_claim+0x10>)
   6:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
   a:	bf00      	nop
	...

Disassembly of section .text.spin_lock_claim_mask:

00000000 <spin_lock_claim_mask>:
   0:	b1a8      	cbz	r0, 2e <spin_lock_claim_mask+0x2e>
   2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   4:	4604      	mov	r4, r0
   6:	2500      	movs	r5, #0
   8:	4f09      	ldr	r7, [pc, #36]	@ (30 <spin_lock_claim_mask+0x30>)
   a:	4e0a      	ldr	r6, [pc, #40]	@ (34 <spin_lock_claim_mask+0x34>)
   c:	e003      	b.n	16 <spin_lock_claim_mask+0x16>
   e:	0864      	lsrs	r4, r4, #1
  10:	f105 0501 	add.w	r5, r5, #1
  14:	d00a      	beq.n	2c <spin_lock_claim_mask+0x2c>
  16:	07e3      	lsls	r3, r4, #31
  18:	d5f9      	bpl.n	e <spin_lock_claim_mask+0xe>
  1a:	4629      	mov	r1, r5
  1c:	463a      	mov	r2, r7
  1e:	4630      	mov	r0, r6
  20:	f7ff fffe 	bl	0 <hw_claim_or_assert>
  24:	0864      	lsrs	r4, r4, #1
  26:	f105 0501 	add.w	r5, r5, #1
  2a:	d1f4      	bne.n	16 <spin_lock_claim_mask+0x16>
  2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2e:	4770      	bx	lr
	...

Disassembly of section .text.spin_lock_unclaim:

00000000 <spin_lock_unclaim>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <spin_lock_unclaim+0x14>)
   2:	2200      	movs	r2, #0
   4:	4601      	mov	r1, r0
   6:	4403      	add	r3, r0
   8:	e8c3 2f8f 	stlb	r2, [r3]
   c:	4802      	ldr	r0, [pc, #8]	@ (18 <spin_lock_unclaim+0x18>)
   e:	f7ff bffe 	b.w	0 <hw_claim_clear>
  12:	bf00      	nop
	...

Disassembly of section .text.spin_lock_claim_unused:

00000000 <spin_lock_claim_unused>:
   0:	b510      	push	{r4, lr}
   2:	4c05      	ldr	r4, [pc, #20]	@ (18 <spin_lock_claim_unused+0x18>)
   4:	b082      	sub	sp, #8
   6:	4601      	mov	r1, r0
   8:	231f      	movs	r3, #31
   a:	2218      	movs	r2, #24
   c:	9400      	str	r4, [sp, #0]
   e:	4803      	ldr	r0, [pc, #12]	@ (1c <spin_lock_claim_unused+0x1c>)
  10:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  14:	b002      	add	sp, #8
  16:	bd10      	pop	{r4, pc}
	...

Disassembly of section .text.spin_lock_is_claimed:

00000000 <spin_lock_is_claimed>:
   0:	4601      	mov	r1, r0
   2:	4801      	ldr	r0, [pc, #4]	@ (8 <spin_lock_is_claimed+0x8>)
   4:	f7ff bffe 	b.w	0 <hw_is_claimed>
   8:	00000000 	.word	0x00000000

sync_spin_lock.c.o:     file format elf32-littlearm


Disassembly of section .text.spinlock_set_extexclall:

00000000 <spinlock_set_extexclall>:
   0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
   4:	6893      	ldr	r3, [r2, #8]
   6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
   a:	6093      	str	r3, [r2, #8]
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.spin_locks_reset:

00000000 <spin_locks_reset>:
   0:	2100      	movs	r1, #0
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <spin_locks_reset+0x14>)
   4:	f103 0220 	add.w	r2, r3, #32
   8:	e8c3 1f8f 	stlb	r1, [r3]
   c:	3301      	adds	r3, #1
   e:	4293      	cmp	r3, r2
  10:	d1fa      	bne.n	8 <spin_locks_reset+0x8>
  12:	4770      	bx	lr
  14:	00000000 	.word	0x00000000

Disassembly of section .text.spin_lock_init:

00000000 <spin_lock_init>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <spin_lock_init+0xc>)
   2:	2200      	movs	r2, #0
   4:	4418      	add	r0, r3
   6:	e8c0 2f8f 	stlb	r2, [r0]
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

irq.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_per_core_irq_priorities:

00000000 <runtime_init_per_core_irq_priorities>:
   0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
   4:	f04f 3280 	mov.w	r2, #2155905152	@ 0x80808080
   8:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
   c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  10:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  14:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
  18:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
  1c:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
  20:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
  24:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
  28:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
  2c:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
  30:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
  34:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
  38:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
  3c:	4770      	bx	lr
  3e:	bf00      	nop

Disassembly of section .text.irq_set_enabled:

00000000 <irq_set_enabled>:
   0:	2301      	movs	r3, #1
   2:	f000 021f 	and.w	r2, r0, #31
   6:	4093      	lsls	r3, r2
   8:	0940      	lsrs	r0, r0, #5
   a:	b141      	cbz	r1, 1e <irq_set_enabled+0x1e>
   c:	0080      	lsls	r0, r0, #2
   e:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
  12:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
  16:	f8c0 3180 	str.w	r3, [r0, #384]	@ 0x180
  1a:	6003      	str	r3, [r0, #0]
  1c:	4770      	bx	lr
  1e:	4a02      	ldr	r2, [pc, #8]	@ (28 <irq_set_enabled+0x28>)
  20:	3020      	adds	r0, #32
  22:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  26:	4770      	bx	lr
  28:	e000e100 	.word	0xe000e100

Disassembly of section .text.irq_is_enabled:

00000000 <irq_is_enabled>:
   0:	2301      	movs	r3, #1
   2:	4a06      	ldr	r2, [pc, #24]	@ (1c <irq_is_enabled+0x1c>)
   4:	0941      	lsrs	r1, r0, #5
   6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
   a:	f000 001f 	and.w	r0, r0, #31
   e:	4083      	lsls	r3, r0
  10:	4213      	tst	r3, r2
  12:	bf14      	ite	ne
  14:	2001      	movne	r0, #1
  16:	2000      	moveq	r0, #0
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	e000e100 	.word	0xe000e100

Disassembly of section .text.irq_set_mask_enabled:

00000000 <irq_set_mask_enabled>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <irq_set_mask_enabled+0x14>)
   2:	b119      	cbz	r1, c <irq_set_mask_enabled+0xc>
   4:	f8c3 0180 	str.w	r0, [r3, #384]	@ 0x180
   8:	6018      	str	r0, [r3, #0]
   a:	4770      	bx	lr
   c:	f8c3 0080 	str.w	r0, [r3, #128]	@ 0x80
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	e000e100 	.word	0xe000e100

Disassembly of section .text.irq_set_mask_n_enabled:

00000000 <irq_set_mask_n_enabled>:
   0:	b142      	cbz	r2, 14 <irq_set_mask_n_enabled+0x14>
   2:	0080      	lsls	r0, r0, #2
   4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
   8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
   c:	f8c0 1180 	str.w	r1, [r0, #384]	@ 0x180
  10:	6001      	str	r1, [r0, #0]
  12:	4770      	bx	lr
  14:	4b02      	ldr	r3, [pc, #8]	@ (20 <irq_set_mask_n_enabled+0x20>)
  16:	3020      	adds	r0, #32
  18:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  1c:	4770      	bx	lr
  1e:	bf00      	nop
  20:	e000e100 	.word	0xe000e100

Disassembly of section .text.irq_set_pending:

00000000 <irq_set_pending>:
   0:	2201      	movs	r2, #1
   2:	0943      	lsrs	r3, r0, #5
   4:	4903      	ldr	r1, [pc, #12]	@ (14 <irq_set_pending+0x14>)
   6:	f000 001f 	and.w	r0, r0, #31
   a:	4082      	lsls	r2, r0
   c:	3340      	adds	r3, #64	@ 0x40
   e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  12:	4770      	bx	lr
  14:	e000e100 	.word	0xe000e100

Disassembly of section .text.irq_has_handler:

00000000 <irq_has_handler>:
   0:	4b05      	ldr	r3, [pc, #20]	@ (18 <irq_has_handler+0x18>)
   2:	3010      	adds	r0, #16
   4:	689b      	ldr	r3, [r3, #8]
   6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   a:	b118      	cbz	r0, 14 <irq_has_handler+0x14>
   c:	4b03      	ldr	r3, [pc, #12]	@ (1c <irq_has_handler+0x1c>)
   e:	1ac0      	subs	r0, r0, r3
  10:	bf18      	it	ne
  12:	2001      	movne	r0, #1
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	e000ed00 	.word	0xe000ed00
  1c:	00000000 	.word	0x00000000

Disassembly of section .text.irq_has_shared_handler:

00000000 <irq_has_shared_handler>:
   0:	4a05      	ldr	r2, [pc, #20]	@ (18 <irq_has_shared_handler+0x18>)
   2:	3010      	adds	r0, #16
   4:	6892      	ldr	r2, [r2, #8]
   6:	4b05      	ldr	r3, [pc, #20]	@ (1c <irq_has_shared_handler+0x1c>)
   8:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   c:	1ac0      	subs	r0, r0, r3
   e:	282f      	cmp	r0, #47	@ 0x2f
  10:	bf8c      	ite	hi
  12:	2000      	movhi	r0, #0
  14:	2001      	movls	r0, #1
  16:	4770      	bx	lr
  18:	e000ed00 	.word	0xe000ed00
  1c:	00000000 	.word	0x00000000

Disassembly of section .text.irq_get_vtable_handler:

00000000 <irq_get_vtable_handler>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <irq_get_vtable_handler+0xc>)
   2:	3010      	adds	r0, #16
   4:	689b      	ldr	r3, [r3, #8]
   6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   a:	4770      	bx	lr
   c:	e000ed00 	.word	0xe000ed00

Disassembly of section .text.irq_set_exclusive_handler:

00000000 <irq_set_exclusive_handler>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	460d      	mov	r5, r1
   4:	f3ef 8710 	mrs	r7, PRIMASK
   8:	b672      	cpsid	i
   a:	4e12      	ldr	r6, [pc, #72]	@ (54 <irq_set_exclusive_handler+0x54>)
   c:	e8d6 2fcf 	ldaexb	r2, [r6]
  10:	2301      	movs	r3, #1
  12:	2a00      	cmp	r2, #0
  14:	d1fa      	bne.n	c <irq_set_exclusive_handler+0xc>
  16:	e8c6 3f42 	strexb	r2, r3, [r6]
  1a:	2a00      	cmp	r2, #0
  1c:	d1f6      	bne.n	c <irq_set_exclusive_handler+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	4b0d      	ldr	r3, [pc, #52]	@ (58 <irq_set_exclusive_handler+0x58>)
  24:	f100 0410 	add.w	r4, r0, #16
  28:	689b      	ldr	r3, [r3, #8]
  2a:	4a0c      	ldr	r2, [pc, #48]	@ (5c <irq_set_exclusive_handler+0x5c>)
  2c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  30:	4293      	cmp	r3, r2
  32:	d003      	beq.n	3c <irq_set_exclusive_handler+0x3c>
  34:	4299      	cmp	r1, r3
  36:	d001      	beq.n	3c <irq_set_exclusive_handler+0x3c>
  38:	f7ff fffe 	bl	0 <hard_assertion_failure>
  3c:	4b06      	ldr	r3, [pc, #24]	@ (58 <irq_set_exclusive_handler+0x58>)
  3e:	689b      	ldr	r3, [r3, #8]
  40:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
  44:	f3bf 8f5f 	dmb	sy
  48:	2300      	movs	r3, #0
  4a:	e8c6 3f8f 	stlb	r3, [r6]
  4e:	f387 8810 	msr	PRIMASK, r7
  52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  54:	00000009 	.word	0x00000009
  58:	e000ed00 	.word	0xe000ed00
  5c:	00000000 	.word	0x00000000

Disassembly of section .text.irq_get_exclusive_handler:

00000000 <irq_get_exclusive_handler>:
   0:	b410      	push	{r4}
   2:	f3ef 8110 	mrs	r1, PRIMASK
   6:	b672      	cpsid	i
   8:	4b11      	ldr	r3, [pc, #68]	@ (50 <irq_get_exclusive_handler+0x50>)
   a:	e8d3 4fcf 	ldaexb	r4, [r3]
   e:	2201      	movs	r2, #1
  10:	2c00      	cmp	r4, #0
  12:	d1fa      	bne.n	a <irq_get_exclusive_handler+0xa>
  14:	e8c3 2f44 	strexb	r4, r2, [r3]
  18:	2c00      	cmp	r4, #0
  1a:	d1f6      	bne.n	a <irq_get_exclusive_handler+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	4a0c      	ldr	r2, [pc, #48]	@ (54 <irq_get_exclusive_handler+0x54>)
  22:	3010      	adds	r0, #16
  24:	6894      	ldr	r4, [r2, #8]
  26:	2200      	movs	r2, #0
  28:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
  2c:	e8c3 2f8f 	stlb	r2, [r3]
  30:	f381 8810 	msr	PRIMASK, r1
  34:	4b08      	ldr	r3, [pc, #32]	@ (58 <irq_get_exclusive_handler+0x58>)
  36:	4298      	cmp	r0, r3
  38:	d007      	beq.n	4a <irq_get_exclusive_handler+0x4a>
  3a:	4b08      	ldr	r3, [pc, #32]	@ (5c <irq_get_exclusive_handler+0x5c>)
  3c:	1ac3      	subs	r3, r0, r3
  3e:	2b2f      	cmp	r3, #47	@ 0x2f
  40:	bf98      	it	ls
  42:	4610      	movls	r0, r2
  44:	f85d 4b04 	ldr.w	r4, [sp], #4
  48:	4770      	bx	lr
  4a:	4610      	mov	r0, r2
  4c:	e7fa      	b.n	44 <irq_get_exclusive_handler+0x44>
  4e:	bf00      	nop
  50:	00000009 	.word	0x00000009
  54:	e000ed00 	.word	0xe000ed00
	...

Disassembly of section .text.irq_add_shared_handler:

00000000 <irq_add_shared_handler>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4681      	mov	r9, r0
   6:	468b      	mov	fp, r1
   8:	4616      	mov	r6, r2
   a:	b083      	sub	sp, #12
   c:	f3ef 8310 	mrs	r3, PRIMASK
  10:	b672      	cpsid	i
  12:	f8df a1d0 	ldr.w	sl, [pc, #464]	@ 1e4 <irq_add_shared_handler+0x1e4>
  16:	9300      	str	r3, [sp, #0]
  18:	e8da 1fcf 	ldaexb	r1, [sl]
  1c:	2301      	movs	r3, #1
  1e:	2900      	cmp	r1, #0
  20:	d1fa      	bne.n	18 <irq_add_shared_handler+0x18>
  22:	e8ca 3f41 	strexb	r1, r3, [sl]
  26:	2900      	cmp	r1, #0
  28:	d1f6      	bne.n	18 <irq_add_shared_handler+0x18>
  2a:	f3bf 8f5f 	dmb	sy
  2e:	4b66      	ldr	r3, [pc, #408]	@ (1c8 <irq_add_shared_handler+0x1c8>)
  30:	f993 4000 	ldrsb.w	r4, [r3]
  34:	2c00      	cmp	r4, #0
  36:	f2c0 80a0 	blt.w	17a <irq_add_shared_handler+0x17a>
  3a:	4d64      	ldr	r5, [pc, #400]	@ (1cc <irq_add_shared_handler+0x1cc>)
  3c:	eb04 0744 	add.w	r7, r4, r4, lsl #1
  40:	eb05 0887 	add.w	r8, r5, r7, lsl #2
  44:	f898 1006 	ldrb.w	r1, [r8, #6]
  48:	f109 0910 	add.w	r9, r9, #16
  4c:	7019      	strb	r1, [r3, #0]
  4e:	4b60      	ldr	r3, [pc, #384]	@ (1d0 <irq_add_shared_handler+0x1d0>)
  50:	00bf      	lsls	r7, r7, #2
  52:	689b      	ldr	r3, [r3, #8]
  54:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
  58:	0063      	lsls	r3, r4, #1
  5a:	1b41      	subs	r1, r0, r5
  5c:	292f      	cmp	r1, #47	@ 0x2f
  5e:	d92f      	bls.n	c0 <irq_add_shared_handler+0xc0>
  60:	495c      	ldr	r1, [pc, #368]	@ (1d4 <irq_add_shared_handler+0x1d4>)
  62:	4288      	cmp	r0, r1
  64:	f040 80a4 	bne.w	1b0 <irq_add_shared_handler+0x1b0>
  68:	441c      	add	r4, r3
  6a:	4b5b      	ldr	r3, [pc, #364]	@ (1d8 <irq_add_shared_handler+0x1d8>)
  6c:	3702      	adds	r7, #2
  6e:	442f      	add	r7, r5
  70:	3b04      	subs	r3, #4
  72:	1bdb      	subs	r3, r3, r7
  74:	f3c3 034a 	ubfx	r3, r3, #1, #11
  78:	ea6f 43c3 	mvn.w	r3, r3, lsl #19
  7c:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
  80:	ea6f 43d3 	mvn.w	r3, r3, lsr #19
  84:	f825 1024 	strh.w	r1, [r5, r4, lsl #2]
  88:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  8c:	8063      	strh	r3, [r4, #2]
  8e:	f64b 5301 	movw	r3, #48385	@ 0xbd01
  92:	80a3      	strh	r3, [r4, #4]
  94:	23ff      	movs	r3, #255	@ 0xff
  96:	f048 0001 	orr.w	r0, r8, #1
  9a:	71e6      	strb	r6, [r4, #7]
  9c:	f8c4 b008 	str.w	fp, [r4, #8]
  a0:	71a3      	strb	r3, [r4, #6]
  a2:	4b4b      	ldr	r3, [pc, #300]	@ (1d0 <irq_add_shared_handler+0x1d0>)
  a4:	689b      	ldr	r3, [r3, #8]
  a6:	f843 0029 	str.w	r0, [r3, r9, lsl #2]
  aa:	f3bf 8f5f 	dmb	sy
  ae:	2300      	movs	r3, #0
  b0:	e8ca 3f8f 	stlb	r3, [sl]
  b4:	9b00      	ldr	r3, [sp, #0]
  b6:	f383 8810 	msr	PRIMASK, r3
  ba:	b003      	add	sp, #12
  bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  c0:	f020 0e01 	bic.w	lr, r0, #1
  c4:	f89e 1007 	ldrb.w	r1, [lr, #7]
  c8:	42b1      	cmp	r1, r6
  ca:	d82e      	bhi.n	12a <irq_add_shared_handler+0x12a>
  cc:	f44f 4321 	mov.w	r3, #41216	@ 0xa100
  d0:	53eb      	strh	r3, [r5, r7]
  d2:	4b41      	ldr	r3, [pc, #260]	@ (1d8 <irq_add_shared_handler+0x1d8>)
  d4:	1cb9      	adds	r1, r7, #2
  d6:	4429      	add	r1, r5
  d8:	3b04      	subs	r3, #4
  da:	3704      	adds	r7, #4
  dc:	1a5b      	subs	r3, r3, r1
  de:	442f      	add	r7, r5
  e0:	f1ae 0104 	sub.w	r1, lr, #4
  e4:	4c3d      	ldr	r4, [pc, #244]	@ (1dc <irq_add_shared_handler+0x1dc>)
  e6:	1bc9      	subs	r1, r1, r7
  e8:	f3c1 014a 	ubfx	r1, r1, #1, #11
  ec:	4321      	orrs	r1, r4
  ee:	f8a8 1004 	strh.w	r1, [r8, #4]
  f2:	f3c3 034a 	ubfx	r3, r3, #1, #11
  f6:	493a      	ldr	r1, [pc, #232]	@ (1e0 <irq_add_shared_handler+0x1e0>)
  f8:	4323      	orrs	r3, r4
  fa:	f8a8 3002 	strh.w	r3, [r8, #2]
  fe:	f64a 20aa 	movw	r0, #43690	@ 0xaaaa
 102:	4673      	mov	r3, lr
 104:	1b5b      	subs	r3, r3, r5
 106:	415b      	adcs	r3, r3
 108:	4358      	muls	r0, r3
 10a:	0d00      	lsrs	r0, r0, #20
 10c:	f888 6007 	strb.w	r6, [r8, #7]
 110:	f888 0006 	strb.w	r0, [r8, #6]
 114:	f8c8 b008 	str.w	fp, [r8, #8]
 118:	f048 0001 	orr.w	r0, r8, #1
 11c:	f8ce 1000 	str.w	r1, [lr]
 120:	e7bf      	b.n	a2 <irq_add_shared_handler+0xa2>
 122:	79d1      	ldrb	r1, [r2, #7]
 124:	42b1      	cmp	r1, r6
 126:	d92e      	bls.n	186 <irq_add_shared_handler+0x186>
 128:	4696      	mov	lr, r2
 12a:	f99e c006 	ldrsb.w	ip, [lr, #6]
 12e:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 132:	f1bc 0f00 	cmp.w	ip, #0
 136:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 13a:	daf2      	bge.n	122 <irq_add_shared_handler+0x122>
 13c:	f64b 5101 	movw	r1, #48385	@ 0xbd01
 140:	f10e 0204 	add.w	r2, lr, #4
 144:	f1a8 0704 	sub.w	r7, r8, #4
 148:	1abf      	subs	r7, r7, r2
 14a:	f3c7 074a 	ubfx	r7, r7, #1, #11
 14e:	ea6f 47c7 	mvn.w	r7, r7, lsl #19
 152:	ea6f 47d7 	mvn.w	r7, r7, lsr #19
 156:	f88e 4006 	strb.w	r4, [lr, #6]
 15a:	eb03 0804 	add.w	r8, r3, r4
 15e:	4c20      	ldr	r4, [pc, #128]	@ (1e0 <irq_add_shared_handler+0x1e0>)
 160:	eb05 0388 	add.w	r3, r5, r8, lsl #2
 164:	f8ae 7004 	strh.w	r7, [lr, #4]
 168:	f845 4028 	str.w	r4, [r5, r8, lsl #2]
 16c:	8099      	strh	r1, [r3, #4]
 16e:	f883 c006 	strb.w	ip, [r3, #6]
 172:	71de      	strb	r6, [r3, #7]
 174:	f8c3 b008 	str.w	fp, [r3, #8]
 178:	e793      	b.n	a2 <irq_add_shared_handler+0xa2>
 17a:	f7ff fffe 	bl	0 <hard_assertion_failure>
 17e:	4b12      	ldr	r3, [pc, #72]	@ (1c8 <irq_add_shared_handler+0x1c8>)
 180:	f993 4000 	ldrsb.w	r4, [r3]
 184:	e759      	b.n	3a <irq_add_shared_handler+0x3a>
 186:	4672      	mov	r2, lr
 188:	f832 1f04 	ldrh.w	r1, [r2, #4]!
 18c:	0549      	lsls	r1, r1, #21
 18e:	d414      	bmi.n	1ba <irq_add_shared_handler+0x1ba>
 190:	1549      	asrs	r1, r1, #21
 192:	3102      	adds	r1, #2
 194:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 198:	9101      	str	r1, [sp, #4]
 19a:	f06f 0107 	mvn.w	r1, #7
 19e:	1bc9      	subs	r1, r1, r7
 1a0:	9f01      	ldr	r7, [sp, #4]
 1a2:	1b49      	subs	r1, r1, r5
 1a4:	4439      	add	r1, r7
 1a6:	f3c1 014a 	ubfx	r1, r1, #1, #11
 1aa:	f441 4160 	orr.w	r1, r1, #57344	@ 0xe000
 1ae:	e7c9      	b.n	144 <irq_add_shared_handler+0x144>
 1b0:	9301      	str	r3, [sp, #4]
 1b2:	f7ff fffe 	bl	0 <hard_assertion_failure>
 1b6:	9b01      	ldr	r3, [sp, #4]
 1b8:	e756      	b.n	68 <irq_add_shared_handler+0x68>
 1ba:	f501 11ff 	add.w	r1, r1, #2088960	@ 0x1fe000
 1be:	f501 51ff 	add.w	r1, r1, #8160	@ 0x1fe0
 1c2:	311f      	adds	r1, #31
 1c4:	e7e4      	b.n	190 <irq_add_shared_handler+0x190>
 1c6:	bf00      	nop
	...
 1d0:	e000ed00 	.word	0xe000ed00
	...
 1dc:	ffffe000 	.word	0xffffe000
 1e0:	47804801 	.word	0x47804801
 1e4:	00000009 	.word	0x00000009

Disassembly of section .text.irq_remove_handler:

00000000 <irq_remove_handler>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b083      	sub	sp, #12
   6:	f3ef 8a10 	mrs	sl, PRIMASK
   a:	b672      	cpsid	i
   c:	4e74      	ldr	r6, [pc, #464]	@ (1e0 <irq_remove_handler+0x1e0>)
   e:	e8d6 2fcf 	ldaexb	r2, [r6]
  12:	2301      	movs	r3, #1
  14:	2a00      	cmp	r2, #0
  16:	d1fa      	bne.n	e <irq_remove_handler+0xe>
  18:	e8c6 3f42 	strexb	r2, r3, [r6]
  1c:	2a00      	cmp	r2, #0
  1e:	d1f6      	bne.n	e <irq_remove_handler+0xe>
  20:	f3bf 8f5f 	dmb	sy
  24:	4b6f      	ldr	r3, [pc, #444]	@ (1e4 <irq_remove_handler+0x1e4>)
  26:	f100 0810 	add.w	r8, r0, #16
  2a:	689b      	ldr	r3, [r3, #8]
  2c:	4a6e      	ldr	r2, [pc, #440]	@ (1e8 <irq_remove_handler+0x1e8>)
  2e:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
  32:	4295      	cmp	r5, r2
  34:	d03f      	beq.n	b6 <irq_remove_handler+0xb6>
  36:	428d      	cmp	r5, r1
  38:	460c      	mov	r4, r1
  3a:	d04a      	beq.n	d2 <irq_remove_handler+0xd2>
  3c:	4f6b      	ldr	r7, [pc, #428]	@ (1ec <irq_remove_handler+0x1ec>)
  3e:	1beb      	subs	r3, r5, r7
  40:	2b2f      	cmp	r3, #47	@ 0x2f
  42:	d838      	bhi.n	b6 <irq_remove_handler+0xb6>
  44:	2101      	movs	r1, #1
  46:	ea4f 1950 	mov.w	r9, r0, lsr #5
  4a:	ea4f 0989 	mov.w	r9, r9, lsl #2
  4e:	f109 4960 	add.w	r9, r9, #3758096384	@ 0xe0000000
  52:	f509 4961 	add.w	r9, r9, #57600	@ 0xe100
  56:	f000 031f 	and.w	r3, r0, #31
  5a:	fa01 f003 	lsl.w	r0, r1, r3
  5e:	f8d9 3000 	ldr.w	r3, [r9]
  62:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
  66:	ea00 0b03 	and.w	fp, r0, r3
  6a:	f3bf 8f5f 	dmb	sy
  6e:	f3ef 8105 	mrs	r1, IPSR
  72:	b2c9      	uxtb	r1, r1
  74:	b379      	cbz	r1, d6 <irq_remove_handler+0xd6>
  76:	4588      	cmp	r8, r1
  78:	d177      	bne.n	16a <irq_remove_handler+0x16a>
  7a:	f025 0e01 	bic.w	lr, r5, #1
  7e:	f8de c008 	ldr.w	ip, [lr, #8]
  82:	4564      	cmp	r4, ip
  84:	d105      	bne.n	92 <irq_remove_handler+0x92>
  86:	e07c      	b.n	182 <irq_remove_handler+0x182>
  88:	f8d3 c008 	ldr.w	ip, [r3, #8]
  8c:	4564      	cmp	r4, ip
  8e:	d032      	beq.n	f6 <irq_remove_handler+0xf6>
  90:	469e      	mov	lr, r3
  92:	f99e 2006 	ldrsb.w	r2, [lr, #6]
  96:	eb02 0342 	add.w	r3, r2, r2, lsl #1
  9a:	2a00      	cmp	r2, #0
  9c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  a0:	daf2      	bge.n	88 <irq_remove_handler+0x88>
  a2:	4564      	cmp	r4, ip
  a4:	f000 8081 	beq.w	1aa <irq_remove_handler+0x1aa>
  a8:	f1bb 0f00 	cmp.w	fp, #0
  ac:	d020      	beq.n	f0 <irq_remove_handler+0xf0>
  ae:	f8c9 0180 	str.w	r0, [r9, #384]	@ 0x180
  b2:	f8c9 0000 	str.w	r0, [r9]
  b6:	4b4b      	ldr	r3, [pc, #300]	@ (1e4 <irq_remove_handler+0x1e4>)
  b8:	689b      	ldr	r3, [r3, #8]
  ba:	f843 5028 	str.w	r5, [r3, r8, lsl #2]
  be:	f3bf 8f5f 	dmb	sy
  c2:	2300      	movs	r3, #0
  c4:	e8c6 3f8f 	stlb	r3, [r6]
  c8:	f38a 8810 	msr	PRIMASK, sl
  cc:	b003      	add	sp, #12
  ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  d2:	4615      	mov	r5, r2
  d4:	e7ef      	b.n	b6 <irq_remove_handler+0xb6>
  d6:	f025 0e01 	bic.w	lr, r5, #1
  da:	f8de c008 	ldr.w	ip, [lr, #8]
  de:	4564      	cmp	r4, ip
  e0:	d1d7      	bne.n	92 <irq_remove_handler+0x92>
  e2:	f99e 4006 	ldrsb.w	r4, [lr, #6]
  e6:	4673      	mov	r3, lr
  e8:	2c00      	cmp	r4, #0
  ea:	da08      	bge.n	fe <irq_remove_handler+0xfe>
  ec:	4615      	mov	r5, r2
  ee:	e066      	b.n	1be <irq_remove_handler+0x1be>
  f0:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
  f4:	e7df      	b.n	b6 <irq_remove_handler+0xb6>
  f6:	f993 4006 	ldrsb.w	r4, [r3, #6]
  fa:	2c00      	cmp	r4, #0
  fc:	db56      	blt.n	1ac <irq_remove_handler+0x1ac>
  fe:	eb04 0c44 	add.w	ip, r4, r4, lsl #1
 102:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 106:	f8dc 2008 	ldr.w	r2, [ip, #8]
 10a:	0061      	lsls	r1, r4, #1
 10c:	609a      	str	r2, [r3, #8]
 10e:	f89c 2007 	ldrb.w	r2, [ip, #7]
 112:	71da      	strb	r2, [r3, #7]
 114:	f99c 2006 	ldrsb.w	r2, [ip, #6]
 118:	2a00      	cmp	r2, #0
 11a:	719a      	strb	r2, [r3, #6]
 11c:	db5d      	blt.n	1da <irq_remove_handler+0x1da>
 11e:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 122:	0552      	lsls	r2, r2, #21
 124:	d504      	bpl.n	130 <irq_remove_handler+0x130>
 126:	f502 12ff 	add.w	r2, r2, #2088960	@ 0x1fe000
 12a:	f502 52ff 	add.w	r2, r2, #8160	@ 0x1fe0
 12e:	321f      	adds	r2, #31
 130:	1552      	asrs	r2, r2, #21
 132:	f102 0c02 	add.w	ip, r2, #2
 136:	f04f 0e04 	mov.w	lr, #4
 13a:	220c      	movs	r2, #12
 13c:	fb12 e204 	smlabb	r2, r2, r4, lr
 140:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 144:	f06f 0c07 	mvn.w	ip, #7
 148:	443a      	add	r2, r7
 14a:	ebac 0c03 	sub.w	ip, ip, r3
 14e:	4462      	add	r2, ip
 150:	f3c2 024a 	ubfx	r2, r2, #1, #11
 154:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 158:	809a      	strh	r2, [r3, #4]
 15a:	4b25      	ldr	r3, [pc, #148]	@ (1f0 <irq_remove_handler+0x1f0>)
 15c:	4421      	add	r1, r4
 15e:	781a      	ldrb	r2, [r3, #0]
 160:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 164:	701c      	strb	r4, [r3, #0]
 166:	718a      	strb	r2, [r1, #6]
 168:	e79e      	b.n	a8 <irq_remove_handler+0xa8>
 16a:	e9cd 0100 	strd	r0, r1, [sp]
 16e:	f7ff fffe 	bl	0 <hard_assertion_failure>
 172:	e9dd 0100 	ldrd	r0, r1, [sp]
 176:	f025 0e01 	bic.w	lr, r5, #1
 17a:	f8de c008 	ldr.w	ip, [lr, #8]
 17e:	4564      	cmp	r4, ip
 180:	d187      	bne.n	92 <irq_remove_handler+0x92>
 182:	f99e 4006 	ldrsb.w	r4, [lr, #6]
 186:	4673      	mov	r3, lr
 188:	2c00      	cmp	r4, #0
 18a:	dab8      	bge.n	fe <irq_remove_handler+0xfe>
 18c:	4a19      	ldr	r2, [pc, #100]	@ (1f4 <irq_remove_handler+0x1f4>)
 18e:	4c1a      	ldr	r4, [pc, #104]	@ (1f8 <irq_remove_handler+0x1f8>)
 190:	1ad2      	subs	r2, r2, r3
 192:	3a08      	subs	r2, #8
 194:	f3c2 310a 	ubfx	r1, r2, #12, #11
 198:	ea6f 5101 	mvn.w	r1, r1, lsl #20
 19c:	ea6f 5111 	mvn.w	r1, r1, lsr #20
 1a0:	ea44 0252 	orr.w	r2, r4, r2, lsr #1
 1a4:	80da      	strh	r2, [r3, #6]
 1a6:	8099      	strh	r1, [r3, #4]
 1a8:	e77e      	b.n	a8 <irq_remove_handler+0xa8>
 1aa:	4673      	mov	r3, lr
 1ac:	2900      	cmp	r1, #0
 1ae:	d1ed      	bne.n	18c <irq_remove_handler+0x18c>
 1b0:	22ff      	movs	r2, #255	@ 0xff
 1b2:	f88e 2006 	strb.w	r2, [lr, #6]
 1b6:	f64b 5201 	movw	r2, #48385	@ 0xbd01
 1ba:	f8ae 2004 	strh.w	r2, [lr, #4]
 1be:	4c0c      	ldr	r4, [pc, #48]	@ (1f0 <irq_remove_handler+0x1f0>)
 1c0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 1c4:	f894 c000 	ldrb.w	ip, [r4]
 1c8:	4619      	mov	r1, r3
 1ca:	1bc9      	subs	r1, r1, r7
 1cc:	4149      	adcs	r1, r1
 1ce:	434a      	muls	r2, r1
 1d0:	0d12      	lsrs	r2, r2, #20
 1d2:	f883 c006 	strb.w	ip, [r3, #6]
 1d6:	7022      	strb	r2, [r4, #0]
 1d8:	e766      	b.n	a8 <irq_remove_handler+0xa8>
 1da:	f64b 5201 	movw	r2, #48385	@ 0xbd01
 1de:	e7bb      	b.n	158 <irq_remove_handler+0x158>
 1e0:	00000009 	.word	0x00000009
 1e4:	e000ed00 	.word	0xe000ed00
	...
 1f8:	fffff800 	.word	0xfffff800

Disassembly of section .text.irq_set_priority:

00000000 <irq_set_priority>:
   0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
   4:	f020 0303 	bic.w	r3, r0, #3
   8:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
   c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
  10:	f000 0003 	and.w	r0, r0, #3
  14:	681a      	ldr	r2, [r3, #0]
  16:	00c0      	lsls	r0, r0, #3
  18:	fa0c fc00 	lsl.w	ip, ip, r0
  1c:	ea22 020c 	bic.w	r2, r2, ip
  20:	4081      	lsls	r1, r0
  22:	430a      	orrs	r2, r1
  24:	601a      	str	r2, [r3, #0]
  26:	4770      	bx	lr

Disassembly of section .text.irq_get_priority:

00000000 <irq_get_priority>:
   0:	f020 0303 	bic.w	r3, r0, #3
   4:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
   8:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
   c:	681b      	ldr	r3, [r3, #0]
   e:	f000 0003 	and.w	r0, r0, #3
  12:	00c0      	lsls	r0, r0, #3
  14:	fa23 f000 	lsr.w	r0, r3, r0
  18:	b2c0      	uxtb	r0, r0
  1a:	4770      	bx	lr

Disassembly of section .text.irq_add_tail_to_free_list:

00000000 <irq_add_tail_to_free_list>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	f3ef 8505 	mrs	r5, IPSR
   6:	b2ed      	uxtb	r5, r5
   8:	f3ef 8c10 	mrs	ip, PRIMASK
   c:	b672      	cpsid	i
   e:	4926      	ldr	r1, [pc, #152]	@ (a8 <irq_add_tail_to_free_list+0xa8>)
  10:	e8d1 2fcf 	ldaexb	r2, [r1]
  14:	2301      	movs	r3, #1
  16:	2a00      	cmp	r2, #0
  18:	d1fa      	bne.n	10 <irq_add_tail_to_free_list+0x10>
  1a:	e8c1 3f42 	strexb	r2, r3, [r1]
  1e:	2a00      	cmp	r2, #0
  20:	d1f6      	bne.n	10 <irq_add_tail_to_free_list+0x10>
  22:	f3bf 8f5f 	dmb	sy
  26:	4e21      	ldr	r6, [pc, #132]	@ (ac <irq_add_tail_to_free_list+0xac>)
  28:	f040 0e01 	orr.w	lr, r0, #1
  2c:	68b4      	ldr	r4, [r6, #8]
  2e:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
  32:	f854 7025 	ldr.w	r7, [r4, r5, lsl #2]
  36:	4a1e      	ldr	r2, [pc, #120]	@ (b0 <irq_add_tail_to_free_list+0xb0>)
  38:	4604      	mov	r4, r0
  3a:	1aa4      	subs	r4, r4, r2
  3c:	4164      	adcs	r4, r4
  3e:	4363      	muls	r3, r4
  40:	0d1b      	lsrs	r3, r3, #20
  42:	4577      	cmp	r7, lr
  44:	b25b      	sxtb	r3, r3
  46:	d01b      	beq.n	80 <irq_add_tail_to_free_list+0x80>
  48:	f992 4006 	ldrsb.w	r4, [r2, #6]
  4c:	429c      	cmp	r4, r3
  4e:	d01c      	beq.n	8a <irq_add_tail_to_free_list+0x8a>
  50:	f992 4012 	ldrsb.w	r4, [r2, #18]
  54:	429c      	cmp	r4, r3
  56:	d023      	beq.n	a0 <irq_add_tail_to_free_list+0xa0>
  58:	f992 401e 	ldrsb.w	r4, [r2, #30]
  5c:	429c      	cmp	r4, r3
  5e:	d021      	beq.n	a4 <irq_add_tail_to_free_list+0xa4>
  60:	f992 402a 	ldrsb.w	r4, [r2, #42]	@ 0x2a
  64:	429c      	cmp	r4, r3
  66:	bf08      	it	eq
  68:	2403      	moveq	r4, #3
  6a:	d00f      	beq.n	8c <irq_add_tail_to_free_list+0x8c>
  6c:	4a11      	ldr	r2, [pc, #68]	@ (b4 <irq_add_tail_to_free_list+0xb4>)
  6e:	2400      	movs	r4, #0
  70:	7815      	ldrb	r5, [r2, #0]
  72:	7013      	strb	r3, [r2, #0]
  74:	7185      	strb	r5, [r0, #6]
  76:	e8c1 4f8f 	stlb	r4, [r1]
  7a:	f38c 8810 	msr	PRIMASK, ip
  7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  80:	68b2      	ldr	r2, [r6, #8]
  82:	4c0d      	ldr	r4, [pc, #52]	@ (b8 <irq_add_tail_to_free_list+0xb8>)
  84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
  88:	e7f0      	b.n	6c <irq_add_tail_to_free_list+0x6c>
  8a:	2400      	movs	r4, #0
  8c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  90:	eb02 0284 	add.w	r2, r2, r4, lsl #2
  94:	24ff      	movs	r4, #255	@ 0xff
  96:	7194      	strb	r4, [r2, #6]
  98:	f64b 5401 	movw	r4, #48385	@ 0xbd01
  9c:	8094      	strh	r4, [r2, #4]
  9e:	e7e5      	b.n	6c <irq_add_tail_to_free_list+0x6c>
  a0:	2401      	movs	r4, #1
  a2:	e7f3      	b.n	8c <irq_add_tail_to_free_list+0x8c>
  a4:	2402      	movs	r4, #2
  a6:	e7f1      	b.n	8c <irq_add_tail_to_free_list+0x8c>
  a8:	00000009 	.word	0x00000009
  ac:	e000ed00 	.word	0xe000ed00
	...

Disassembly of section .text.user_irq_claim:

00000000 <user_irq_claim>:
   0:	4601      	mov	r1, r0
   2:	4a03      	ldr	r2, [pc, #12]	@ (10 <user_irq_claim+0x10>)
   4:	4803      	ldr	r0, [pc, #12]	@ (14 <user_irq_claim+0x14>)
   6:	f1c1 0133 	rsb	r1, r1, #51	@ 0x33
   a:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
   e:	bf00      	nop
	...

Disassembly of section .text.user_irq_unclaim:

00000000 <user_irq_unclaim>:
   0:	4601      	mov	r1, r0
   2:	4802      	ldr	r0, [pc, #8]	@ (c <user_irq_unclaim+0xc>)
   4:	f1c1 0133 	rsb	r1, r1, #51	@ 0x33
   8:	f7ff bffe 	b.w	0 <hw_claim_clear>
   c:	00000000 	.word	0x00000000

Disassembly of section .text.user_irq_claim_unused:

00000000 <user_irq_claim_unused>:
   0:	b510      	push	{r4, lr}
   2:	4c07      	ldr	r4, [pc, #28]	@ (20 <user_irq_claim_unused+0x20>)
   4:	b082      	sub	sp, #8
   6:	4601      	mov	r1, r0
   8:	2305      	movs	r3, #5
   a:	2200      	movs	r2, #0
   c:	9400      	str	r4, [sp, #0]
   e:	4805      	ldr	r0, [pc, #20]	@ (24 <user_irq_claim_unused+0x24>)
  10:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  14:	2800      	cmp	r0, #0
  16:	bfa8      	it	ge
  18:	f1c0 0033 	rsbge	r0, r0, #51	@ 0x33
  1c:	b002      	add	sp, #8
  1e:	bd10      	pop	{r4, pc}
	...

Disassembly of section .text.user_irq_is_claimed:

00000000 <user_irq_is_claimed>:
   0:	4601      	mov	r1, r0
   2:	4802      	ldr	r0, [pc, #8]	@ (c <user_irq_is_claimed+0xc>)
   4:	f1c1 0133 	rsb	r1, r1, #51	@ 0x33
   8:	f7ff bffe 	b.w	0 <hw_is_claimed>
   c:	00000000 	.word	0x00000000

irq_handler_chain.S.o:     file format elf32-littlearm


sem.c.o:     file format elf32-littlearm


Disassembly of section .text.sem_init:

00000000 <sem_init>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460e      	mov	r6, r1
   6:	4615      	mov	r5, r2
   8:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
   c:	4601      	mov	r1, r0
   e:	4620      	mov	r0, r4
  10:	f7ff fffe 	bl	0 <lock_init>
  14:	80a6      	strh	r6, [r4, #4]
  16:	80e5      	strh	r5, [r4, #6]
  18:	f3bf 8f5f 	dmb	sy
  1c:	bd70      	pop	{r4, r5, r6, pc}
  1e:	bf00      	nop

Disassembly of section .time_critical.sem_available:

00000000 <sem_available>:
   0:	8880      	ldrh	r0, [r0, #4]
   2:	b200      	sxth	r0, r0
   4:	4770      	bx	lr
   6:	bf00      	nop

Disassembly of section .time_critical.sem_acquire_blocking:

00000000 <sem_acquire_blocking>:
   0:	b510      	push	{r4, lr}
   2:	6802      	ldr	r2, [r0, #0]
   4:	f3ef 8310 	mrs	r3, PRIMASK
   8:	b672      	cpsid	i
   a:	e8d2 4fcf 	ldaexb	r4, [r2]
   e:	2101      	movs	r1, #1
  10:	2c00      	cmp	r4, #0
  12:	d1fa      	bne.n	a <sem_acquire_blocking+0xa>
  14:	e8c2 1f44 	strexb	r4, r1, [r2]
  18:	2c00      	cmp	r4, #0
  1a:	d1f6      	bne.n	a <sem_acquire_blocking+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
  24:	2a00      	cmp	r2, #0
  26:	dc1c      	bgt.n	62 <sem_acquire_blocking+0x62>
  28:	2100      	movs	r1, #0
  2a:	6802      	ldr	r2, [r0, #0]
  2c:	e8c2 1f8f 	stlb	r1, [r2]
  30:	f383 8810 	msr	PRIMASK, r3
  34:	bf20      	wfe
  36:	6802      	ldr	r2, [r0, #0]
  38:	f3ef 8310 	mrs	r3, PRIMASK
  3c:	b672      	cpsid	i
  3e:	e8d2 efcf 	ldaexb	lr, [r2]
  42:	f05f 0c01 	movs.w	ip, #1
  46:	f1be 0f00 	cmp.w	lr, #0
  4a:	d1f8      	bne.n	3e <sem_acquire_blocking+0x3e>
  4c:	e8c2 cf4e 	strexb	lr, ip, [r2]
  50:	f1be 0f00 	cmp.w	lr, #0
  54:	d1f3      	bne.n	3e <sem_acquire_blocking+0x3e>
  56:	f3bf 8f5f 	dmb	sy
  5a:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
  5e:	2a00      	cmp	r2, #0
  60:	dde3      	ble.n	2a <sem_acquire_blocking+0x2a>
  62:	3a01      	subs	r2, #1
  64:	2100      	movs	r1, #0
  66:	6804      	ldr	r4, [r0, #0]
  68:	8082      	strh	r2, [r0, #4]
  6a:	e8c4 1f8f 	stlb	r1, [r4]
  6e:	f383 8810 	msr	PRIMASK, r3
  72:	bd10      	pop	{r4, pc}

Disassembly of section .time_critical.sem_acquire_block_until:

00000000 <sem_acquire_block_until>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	2700      	movs	r7, #0
   4:	4604      	mov	r4, r0
   6:	4616      	mov	r6, r2
   8:	461d      	mov	r5, r3
   a:	e009      	b.n	20 <sem_acquire_block_until+0x20>
   c:	6823      	ldr	r3, [r4, #0]
   e:	e8c3 7f8f 	stlb	r7, [r3]
  12:	f38e 8810 	msr	PRIMASK, lr
  16:	4630      	mov	r0, r6
  18:	4629      	mov	r1, r5
  1a:	f7ff fffe 	bl	0 <best_effort_wfe_or_timeout>
  1e:	b9f8      	cbnz	r0, 60 <sem_acquire_block_until+0x60>
  20:	6821      	ldr	r1, [r4, #0]
  22:	f3ef 8e10 	mrs	lr, PRIMASK
  26:	b672      	cpsid	i
  28:	e8d1 2fcf 	ldaexb	r2, [r1]
  2c:	2301      	movs	r3, #1
  2e:	2a00      	cmp	r2, #0
  30:	d1fa      	bne.n	28 <sem_acquire_block_until+0x28>
  32:	e8c1 3f42 	strexb	r2, r3, [r1]
  36:	2a00      	cmp	r2, #0
  38:	d1f6      	bne.n	28 <sem_acquire_block_until+0x28>
  3a:	f3bf 8f5f 	dmb	sy
  3e:	f9b4 c004 	ldrsh.w	ip, [r4, #4]
  42:	f1bc 0f00 	cmp.w	ip, #0
  46:	dde1      	ble.n	c <sem_acquire_block_until+0xc>
  48:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
  4c:	2300      	movs	r3, #0
  4e:	6822      	ldr	r2, [r4, #0]
  50:	f8a4 c004 	strh.w	ip, [r4, #4]
  54:	e8c2 3f8f 	stlb	r3, [r2]
  58:	f38e 8810 	msr	PRIMASK, lr
  5c:	2001      	movs	r0, #1
  5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  60:	2000      	movs	r0, #0
  62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .time_critical.sem_acquire_timeout_ms:

00000000 <sem_acquire_timeout_ms>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	4602      	mov	r2, r0
   c:	460b      	mov	r3, r1
   e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  12:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  16:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  1a:	fbe4 2300 	umlal	r2, r3, r4, r0
  1e:	4596      	cmp	lr, r2
  20:	eb7c 0103 	sbcs.w	r1, ip, r3
  24:	bf38      	it	cc
  26:	4672      	movcc	r2, lr
  28:	4628      	mov	r0, r5
  2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  2e:	bf38      	it	cc
  30:	4663      	movcc	r3, ip
  32:	f7ff bffe 	b.w	0 <sem_acquire_timeout_ms>
  36:	bf00      	nop

Disassembly of section .time_critical.sem_acquire_timeout_us:

00000000 <sem_acquire_timeout_us>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
   e:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  12:	1822      	adds	r2, r4, r0
  14:	f141 0300 	adc.w	r3, r1, #0
  18:	4596      	cmp	lr, r2
  1a:	eb7c 0103 	sbcs.w	r1, ip, r3
  1e:	bf38      	it	cc
  20:	4672      	movcc	r2, lr
  22:	4628      	mov	r0, r5
  24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  28:	bf38      	it	cc
  2a:	4663      	movcc	r3, ip
  2c:	f7ff bffe 	b.w	0 <sem_acquire_timeout_us>

Disassembly of section .time_critical.sem_try_acquire:

00000000 <sem_try_acquire>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f3ef 8210 	mrs	r2, PRIMASK
   6:	b672      	cpsid	i
   8:	e8d3 cfcf 	ldaexb	ip, [r3]
   c:	2101      	movs	r1, #1
   e:	f1bc 0f00 	cmp.w	ip, #0
  12:	d1f9      	bne.n	8 <sem_try_acquire+0x8>
  14:	e8c3 1f4c 	strexb	ip, r1, [r3]
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f4      	bne.n	8 <sem_try_acquire+0x8>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
  26:	2b00      	cmp	r3, #0
  28:	dc07      	bgt.n	3a <sem_try_acquire+0x3a>
  2a:	2300      	movs	r3, #0
  2c:	6801      	ldr	r1, [r0, #0]
  2e:	e8c1 3f8f 	stlb	r3, [r1]
  32:	f382 8810 	msr	PRIMASK, r2
  36:	4618      	mov	r0, r3
  38:	4770      	bx	lr
  3a:	3b01      	subs	r3, #1
  3c:	b410      	push	{r4}
  3e:	2100      	movs	r1, #0
  40:	6804      	ldr	r4, [r0, #0]
  42:	8083      	strh	r3, [r0, #4]
  44:	e8c4 1f8f 	stlb	r1, [r4]
  48:	f382 8810 	msr	PRIMASK, r2
  4c:	2001      	movs	r0, #1
  4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  52:	4770      	bx	lr

Disassembly of section .time_critical.sem_release:

00000000 <sem_release>:
   0:	b410      	push	{r4}
   2:	6803      	ldr	r3, [r0, #0]
   4:	f3ef 8210 	mrs	r2, PRIMASK
   8:	b672      	cpsid	i
   a:	e8d3 4fcf 	ldaexb	r4, [r3]
   e:	2101      	movs	r1, #1
  10:	2c00      	cmp	r4, #0
  12:	d1fa      	bne.n	a <sem_release+0xa>
  14:	e8c3 1f44 	strexb	r4, r1, [r3]
  18:	2c00      	cmp	r4, #0
  1a:	d1f6      	bne.n	a <sem_release+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
  24:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
  28:	4299      	cmp	r1, r3
  2a:	dd0c      	ble.n	46 <sem_release+0x46>
  2c:	3301      	adds	r3, #1
  2e:	2100      	movs	r1, #0
  30:	6804      	ldr	r4, [r0, #0]
  32:	8083      	strh	r3, [r0, #4]
  34:	e8c4 1f8f 	stlb	r1, [r4]
  38:	f382 8810 	msr	PRIMASK, r2
  3c:	bf40      	sev
  3e:	2001      	movs	r0, #1
  40:	f85d 4b04 	ldr.w	r4, [sp], #4
  44:	4770      	bx	lr
  46:	2300      	movs	r3, #0
  48:	6801      	ldr	r1, [r0, #0]
  4a:	e8c1 3f8f 	stlb	r3, [r1]
  4e:	f382 8810 	msr	PRIMASK, r2
  52:	4618      	mov	r0, r3
  54:	f85d 4b04 	ldr.w	r4, [sp], #4
  58:	4770      	bx	lr
  5a:	bf00      	nop

Disassembly of section .time_critical.sem_reset:

00000000 <sem_reset>:
   0:	b410      	push	{r4}
   2:	6803      	ldr	r3, [r0, #0]
   4:	f3ef 8210 	mrs	r2, PRIMASK
   8:	b672      	cpsid	i
   a:	e8d3 cfcf 	ldaexb	ip, [r3]
   e:	2401      	movs	r4, #1
  10:	f1bc 0f00 	cmp.w	ip, #0
  14:	d1f9      	bne.n	a <sem_reset+0xa>
  16:	e8c3 4f4c 	strexb	ip, r4, [r3]
  1a:	f1bc 0f00 	cmp.w	ip, #0
  1e:	d1f4      	bne.n	a <sem_reset+0xa>
  20:	f3bf 8f5f 	dmb	sy
  24:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
  28:	428b      	cmp	r3, r1
  2a:	da0a      	bge.n	42 <sem_reset+0x42>
  2c:	2300      	movs	r3, #0
  2e:	6804      	ldr	r4, [r0, #0]
  30:	8081      	strh	r1, [r0, #4]
  32:	e8c4 3f8f 	stlb	r3, [r4]
  36:	f382 8810 	msr	PRIMASK, r2
  3a:	bf40      	sev
  3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40:	4770      	bx	lr
  42:	8081      	strh	r1, [r0, #4]
  44:	2300      	movs	r3, #0
  46:	6801      	ldr	r1, [r0, #0]
  48:	e8c1 3f8f 	stlb	r3, [r1]
  4c:	f382 8810 	msr	PRIMASK, r2
  50:	f85d 4b04 	ldr.w	r4, [sp], #4
  54:	4770      	bx	lr
  56:	bf00      	nop

lock_core.c.o:     file format elf32-littlearm


Disassembly of section .text.lock_init:

00000000 <lock_init>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <lock_init+0x8>)
   2:	440b      	add	r3, r1
   4:	6003      	str	r3, [r0, #0]
   6:	4770      	bx	lr
   8:	00000000 	.word	0x00000000

mutex.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_mutex:

00000000 <runtime_init_mutex>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4c10      	ldr	r4, [pc, #64]	@ (44 <runtime_init_mutex+0x44>)
   4:	4d10      	ldr	r5, [pc, #64]	@ (48 <runtime_init_mutex+0x48>)
   6:	42ac      	cmp	r4, r5
   8:	d20e      	bcs.n	28 <runtime_init_mutex+0x28>
   a:	26ff      	movs	r6, #255	@ 0xff
   c:	6823      	ldr	r3, [r4, #0]
   e:	b163      	cbz	r3, 2a <runtime_init_mutex+0x2a>
  10:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
  14:	4601      	mov	r1, r0
  16:	4620      	mov	r0, r4
  18:	f7ff fffe 	bl	0 <lock_init>
  1c:	80a6      	strh	r6, [r4, #4]
  1e:	f3bf 8f5f 	dmb	sy
  22:	3408      	adds	r4, #8
  24:	42ac      	cmp	r4, r5
  26:	d3f1      	bcc.n	c <runtime_init_mutex+0xc>
  28:	bd70      	pop	{r4, r5, r6, pc}
  2a:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
  2e:	4601      	mov	r1, r0
  30:	4620      	mov	r0, r4
  32:	f7ff fffe 	bl	0 <lock_init>
  36:	7126      	strb	r6, [r4, #4]
  38:	f3bf 8f5f 	dmb	sy
  3c:	3408      	adds	r4, #8
  3e:	42ac      	cmp	r4, r5
  40:	d3e4      	bcc.n	c <runtime_init_mutex+0xc>
  42:	bd70      	pop	{r4, r5, r6, pc}
	...

Disassembly of section .text.mutex_init:

00000000 <mutex_init>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
   8:	4601      	mov	r1, r0
   a:	4620      	mov	r0, r4
   c:	f7ff fffe 	bl	0 <lock_init>
  10:	23ff      	movs	r3, #255	@ 0xff
  12:	7123      	strb	r3, [r4, #4]
  14:	f3bf 8f5f 	dmb	sy
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop

Disassembly of section .text.recursive_mutex_init:

00000000 <recursive_mutex_init>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
   8:	4601      	mov	r1, r0
   a:	4620      	mov	r0, r4
   c:	f7ff fffe 	bl	0 <lock_init>
  10:	23ff      	movs	r3, #255	@ 0xff
  12:	80a3      	strh	r3, [r4, #4]
  14:	f3bf 8f5f 	dmb	sy
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop

Disassembly of section .time_critical.mutex_enter_blocking:

00000000 <mutex_enter_blocking>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	b510      	push	{r4, lr}
   6:	6802      	ldr	r2, [r0, #0]
   8:	f993 4000 	ldrsb.w	r4, [r3]
   c:	f3ef 8310 	mrs	r3, PRIMASK
  10:	b672      	cpsid	i
  12:	e8d2 cfcf 	ldaexb	ip, [r2]
  16:	2101      	movs	r1, #1
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f9      	bne.n	12 <mutex_enter_blocking+0x12>
  1e:	e8c2 1f4c 	strexb	ip, r1, [r2]
  22:	f1bc 0f00 	cmp.w	ip, #0
  26:	d1f4      	bne.n	12 <mutex_enter_blocking+0x12>
  28:	f3bf 8f5f 	dmb	sy
  2c:	f990 2004 	ldrsb.w	r2, [r0, #4]
  30:	2a00      	cmp	r2, #0
  32:	db1c      	blt.n	6e <mutex_enter_blocking+0x6e>
  34:	2100      	movs	r1, #0
  36:	6802      	ldr	r2, [r0, #0]
  38:	e8c2 1f8f 	stlb	r1, [r2]
  3c:	f383 8810 	msr	PRIMASK, r3
  40:	bf20      	wfe
  42:	6802      	ldr	r2, [r0, #0]
  44:	f3ef 8310 	mrs	r3, PRIMASK
  48:	b672      	cpsid	i
  4a:	e8d2 efcf 	ldaexb	lr, [r2]
  4e:	f05f 0c01 	movs.w	ip, #1
  52:	f1be 0f00 	cmp.w	lr, #0
  56:	d1f8      	bne.n	4a <mutex_enter_blocking+0x4a>
  58:	e8c2 cf4e 	strexb	lr, ip, [r2]
  5c:	f1be 0f00 	cmp.w	lr, #0
  60:	d1f3      	bne.n	4a <mutex_enter_blocking+0x4a>
  62:	f3bf 8f5f 	dmb	sy
  66:	f990 2004 	ldrsb.w	r2, [r0, #4]
  6a:	2a00      	cmp	r2, #0
  6c:	dae3      	bge.n	36 <mutex_enter_blocking+0x36>
  6e:	2200      	movs	r2, #0
  70:	6801      	ldr	r1, [r0, #0]
  72:	7104      	strb	r4, [r0, #4]
  74:	e8c1 2f8f 	stlb	r2, [r1]
  78:	f383 8810 	msr	PRIMASK, r3
  7c:	bd10      	pop	{r4, pc}
  7e:	bf00      	nop

Disassembly of section .time_critical.recursive_mutex_enter_blocking:

00000000 <recursive_mutex_enter_blocking>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	b510      	push	{r4, lr}
   6:	6802      	ldr	r2, [r0, #0]
   8:	f993 4000 	ldrsb.w	r4, [r3]
   c:	f3ef 8310 	mrs	r3, PRIMASK
  10:	b672      	cpsid	i
  12:	e8d2 cfcf 	ldaexb	ip, [r2]
  16:	2101      	movs	r1, #1
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f9      	bne.n	12 <recursive_mutex_enter_blocking+0x12>
  1e:	e8c2 1f4c 	strexb	ip, r1, [r2]
  22:	f1bc 0f00 	cmp.w	ip, #0
  26:	d1f4      	bne.n	12 <recursive_mutex_enter_blocking+0x12>
  28:	f3bf 8f5f 	dmb	sy
  2c:	f990 2004 	ldrsb.w	r2, [r0, #4]
  30:	4294      	cmp	r4, r2
  32:	d029      	beq.n	88 <recursive_mutex_enter_blocking+0x88>
  34:	f04f 0c00 	mov.w	ip, #0
  38:	e019      	b.n	6e <recursive_mutex_enter_blocking+0x6e>
  3a:	e8c1 cf8f 	stlb	ip, [r1]
  3e:	f383 8810 	msr	PRIMASK, r3
  42:	bf20      	wfe
  44:	6802      	ldr	r2, [r0, #0]
  46:	f3ef 8310 	mrs	r3, PRIMASK
  4a:	b672      	cpsid	i
  4c:	e8d2 efcf 	ldaexb	lr, [r2]
  50:	2101      	movs	r1, #1
  52:	f1be 0f00 	cmp.w	lr, #0
  56:	d1f9      	bne.n	4c <recursive_mutex_enter_blocking+0x4c>
  58:	e8c2 1f4e 	strexb	lr, r1, [r2]
  5c:	f1be 0f00 	cmp.w	lr, #0
  60:	d1f4      	bne.n	4c <recursive_mutex_enter_blocking+0x4c>
  62:	f3bf 8f5f 	dmb	sy
  66:	f990 2004 	ldrsb.w	r2, [r0, #4]
  6a:	42a2      	cmp	r2, r4
  6c:	d00c      	beq.n	88 <recursive_mutex_enter_blocking+0x88>
  6e:	2a00      	cmp	r2, #0
  70:	6801      	ldr	r1, [r0, #0]
  72:	dae2      	bge.n	3a <recursive_mutex_enter_blocking+0x3a>
  74:	7942      	ldrb	r2, [r0, #5]
  76:	7104      	strb	r4, [r0, #4]
  78:	3201      	adds	r2, #1
  7a:	7142      	strb	r2, [r0, #5]
  7c:	2200      	movs	r2, #0
  7e:	e8c1 2f8f 	stlb	r2, [r1]
  82:	f383 8810 	msr	PRIMASK, r3
  86:	bd10      	pop	{r4, pc}
  88:	6801      	ldr	r1, [r0, #0]
  8a:	e7f3      	b.n	74 <recursive_mutex_enter_blocking+0x74>

Disassembly of section .time_critical.mutex_try_enter:

00000000 <mutex_try_enter>:
   0:	4603      	mov	r3, r0
   2:	b500      	push	{lr}
   4:	6802      	ldr	r2, [r0, #0]
   6:	f3ef 8c10 	mrs	ip, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d2 efcf 	ldaexb	lr, [r2]
  10:	2001      	movs	r0, #1
  12:	f1be 0f00 	cmp.w	lr, #0
  16:	d1f9      	bne.n	c <mutex_try_enter+0xc>
  18:	e8c2 0f4e 	strexb	lr, r0, [r2]
  1c:	f1be 0f00 	cmp.w	lr, #0
  20:	d1f4      	bne.n	c <mutex_try_enter+0xc>
  22:	f3bf 8f5f 	dmb	sy
  26:	f993 2004 	ldrsb.w	r2, [r3, #4]
  2a:	2a00      	cmp	r2, #0
  2c:	db0a      	blt.n	44 <mutex_try_enter+0x44>
  2e:	b101      	cbz	r1, 32 <mutex_try_enter+0x32>
  30:	600a      	str	r2, [r1, #0]
  32:	2000      	movs	r0, #0
  34:	2200      	movs	r2, #0
  36:	681b      	ldr	r3, [r3, #0]
  38:	e8c3 2f8f 	stlb	r2, [r3]
  3c:	f38c 8810 	msr	PRIMASK, ip
  40:	f85d fb04 	ldr.w	pc, [sp], #4
  44:	f04f 4250 	mov.w	r2, #3489660928	@ 0xd0000000
  48:	6812      	ldr	r2, [r2, #0]
  4a:	2001      	movs	r0, #1
  4c:	711a      	strb	r2, [r3, #4]
  4e:	e7f1      	b.n	34 <mutex_try_enter+0x34>

Disassembly of section .time_critical.recursive_mutex_try_enter:

00000000 <recursive_mutex_try_enter>:
   0:	f04f 4250 	mov.w	r2, #3489660928	@ 0xd0000000
   4:	4603      	mov	r3, r0
   6:	f992 c000 	ldrsb.w	ip, [r2]
   a:	b510      	push	{r4, lr}
   c:	6802      	ldr	r2, [r0, #0]
   e:	f3ef 8e10 	mrs	lr, PRIMASK
  12:	b672      	cpsid	i
  14:	e8d2 4fcf 	ldaexb	r4, [r2]
  18:	2001      	movs	r0, #1
  1a:	2c00      	cmp	r4, #0
  1c:	d1fa      	bne.n	14 <recursive_mutex_try_enter+0x14>
  1e:	e8c2 0f44 	strexb	r4, r0, [r2]
  22:	2c00      	cmp	r4, #0
  24:	d1f6      	bne.n	14 <recursive_mutex_try_enter+0x14>
  26:	f3bf 8f5f 	dmb	sy
  2a:	f993 2004 	ldrsb.w	r2, [r3, #4]
  2e:	2a00      	cmp	r2, #0
  30:	db05      	blt.n	3e <recursive_mutex_try_enter+0x3e>
  32:	4562      	cmp	r2, ip
  34:	d003      	beq.n	3e <recursive_mutex_try_enter+0x3e>
  36:	b101      	cbz	r1, 3a <recursive_mutex_try_enter+0x3a>
  38:	600a      	str	r2, [r1, #0]
  3a:	2000      	movs	r0, #0
  3c:	e005      	b.n	4a <recursive_mutex_try_enter+0x4a>
  3e:	2001      	movs	r0, #1
  40:	795a      	ldrb	r2, [r3, #5]
  42:	f883 c004 	strb.w	ip, [r3, #4]
  46:	4402      	add	r2, r0
  48:	715a      	strb	r2, [r3, #5]
  4a:	2200      	movs	r2, #0
  4c:	681b      	ldr	r3, [r3, #0]
  4e:	e8c3 2f8f 	stlb	r2, [r3]
  52:	f38e 8810 	msr	PRIMASK, lr
  56:	bd10      	pop	{r4, pc}

Disassembly of section .time_critical.mutex_enter_block_until:

00000000 <mutex_enter_block_until>:
   0:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
   4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8:	2700      	movs	r7, #0
   a:	4604      	mov	r4, r0
   c:	4616      	mov	r6, r2
   e:	461d      	mov	r5, r3
  10:	f8d1 8000 	ldr.w	r8, [r1]
  14:	e009      	b.n	2a <mutex_enter_block_until+0x2a>
  16:	6823      	ldr	r3, [r4, #0]
  18:	e8c3 7f8f 	stlb	r7, [r3]
  1c:	f38c 8810 	msr	PRIMASK, ip
  20:	4630      	mov	r0, r6
  22:	4629      	mov	r1, r5
  24:	f7ff fffe 	bl	0 <best_effort_wfe_or_timeout>
  28:	b9f0      	cbnz	r0, 68 <mutex_enter_block_until+0x68>
  2a:	6821      	ldr	r1, [r4, #0]
  2c:	f3ef 8c10 	mrs	ip, PRIMASK
  30:	b672      	cpsid	i
  32:	e8d1 2fcf 	ldaexb	r2, [r1]
  36:	2301      	movs	r3, #1
  38:	2a00      	cmp	r2, #0
  3a:	d1fa      	bne.n	32 <mutex_enter_block_until+0x32>
  3c:	e8c1 3f42 	strexb	r2, r3, [r1]
  40:	2a00      	cmp	r2, #0
  42:	d1f6      	bne.n	32 <mutex_enter_block_until+0x32>
  44:	f3bf 8f5f 	dmb	sy
  48:	f994 e004 	ldrsb.w	lr, [r4, #4]
  4c:	f1be 0f00 	cmp.w	lr, #0
  50:	dae1      	bge.n	16 <mutex_enter_block_until+0x16>
  52:	2300      	movs	r3, #0
  54:	6822      	ldr	r2, [r4, #0]
  56:	f884 8004 	strb.w	r8, [r4, #4]
  5a:	e8c2 3f8f 	stlb	r3, [r2]
  5e:	f38c 8810 	msr	PRIMASK, ip
  62:	2001      	movs	r0, #1
  64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  68:	2000      	movs	r0, #0
  6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  6e:	bf00      	nop

Disassembly of section .time_critical.mutex_try_enter_block_until:

00000000 <mutex_try_enter_block_until>:
   0:	b530      	push	{r4, r5, lr}
   2:	4601      	mov	r1, r0
   4:	6804      	ldr	r4, [r0, #0]
   6:	f3ef 8c10 	mrs	ip, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d4 efcf 	ldaexb	lr, [r4]
  10:	2501      	movs	r5, #1
  12:	f1be 0f00 	cmp.w	lr, #0
  16:	d1f9      	bne.n	c <mutex_try_enter_block_until+0xc>
  18:	e8c4 5f4e 	strexb	lr, r5, [r4]
  1c:	f1be 0f00 	cmp.w	lr, #0
  20:	d1f4      	bne.n	c <mutex_try_enter_block_until+0xc>
  22:	f3bf 8f5f 	dmb	sy
  26:	f990 4004 	ldrsb.w	r4, [r0, #4]
  2a:	2c00      	cmp	r4, #0
  2c:	db11      	blt.n	52 <mutex_try_enter_block_until+0x52>
  2e:	2100      	movs	r1, #0
  30:	6805      	ldr	r5, [r0, #0]
  32:	e8c5 1f8f 	stlb	r1, [r5]
  36:	f38c 8810 	msr	PRIMASK, ip
  3a:	f04f 4c50 	mov.w	ip, #3489660928	@ 0xd0000000
  3e:	f99c c000 	ldrsb.w	ip, [ip]
  42:	45a4      	cmp	ip, r4
  44:	d101      	bne.n	4a <mutex_try_enter_block_until+0x4a>
  46:	4608      	mov	r0, r1
  48:	bd30      	pop	{r4, r5, pc}
  4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4e:	f7ff bffe 	b.w	0 <mutex_try_enter_block_until>
  52:	f04f 4050 	mov.w	r0, #3489660928	@ 0xd0000000
  56:	6800      	ldr	r0, [r0, #0]
  58:	2300      	movs	r3, #0
  5a:	680a      	ldr	r2, [r1, #0]
  5c:	7108      	strb	r0, [r1, #4]
  5e:	e8c2 3f8f 	stlb	r3, [r2]
  62:	f38c 8810 	msr	PRIMASK, ip
  66:	2001      	movs	r0, #1
  68:	bd30      	pop	{r4, r5, pc}
  6a:	bf00      	nop

Disassembly of section .time_critical.mutex_enter_timeout_ms:

00000000 <mutex_enter_timeout_ms>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	4602      	mov	r2, r0
   c:	460b      	mov	r3, r1
   e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  12:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  16:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  1a:	fbe4 2300 	umlal	r2, r3, r4, r0
  1e:	4596      	cmp	lr, r2
  20:	eb7c 0103 	sbcs.w	r1, ip, r3
  24:	bf38      	it	cc
  26:	4672      	movcc	r2, lr
  28:	4628      	mov	r0, r5
  2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  2e:	bf38      	it	cc
  30:	4663      	movcc	r3, ip
  32:	f7ff bffe 	b.w	0 <mutex_enter_timeout_ms>
  36:	bf00      	nop

Disassembly of section .time_critical.mutex_enter_timeout_us:

00000000 <mutex_enter_timeout_us>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
   e:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  12:	1822      	adds	r2, r4, r0
  14:	f141 0300 	adc.w	r3, r1, #0
  18:	4596      	cmp	lr, r2
  1a:	eb7c 0103 	sbcs.w	r1, ip, r3
  1e:	bf38      	it	cc
  20:	4672      	movcc	r2, lr
  22:	4628      	mov	r0, r5
  24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  28:	bf38      	it	cc
  2a:	4663      	movcc	r3, ip
  2c:	f7ff bffe 	b.w	0 <mutex_enter_timeout_us>

Disassembly of section .time_critical.recursive_mutex_enter_block_until:

00000000 <recursive_mutex_enter_block_until>:
   0:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
   4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8:	f04f 0800 	mov.w	r8, #0
   c:	4604      	mov	r4, r0
   e:	4616      	mov	r6, r2
  10:	461d      	mov	r5, r3
  12:	f991 7000 	ldrsb.w	r7, [r1]
  16:	e00a      	b.n	2e <recursive_mutex_enter_block_until+0x2e>
  18:	45bc      	cmp	ip, r7
  1a:	d01d      	beq.n	58 <recursive_mutex_enter_block_until+0x58>
  1c:	e8c3 8f8f 	stlb	r8, [r3]
  20:	f38e 8810 	msr	PRIMASK, lr
  24:	4630      	mov	r0, r6
  26:	4629      	mov	r1, r5
  28:	f7ff fffe 	bl	0 <best_effort_wfe_or_timeout>
  2c:	bb00      	cbnz	r0, 70 <recursive_mutex_enter_block_until+0x70>
  2e:	6821      	ldr	r1, [r4, #0]
  30:	f3ef 8e10 	mrs	lr, PRIMASK
  34:	b672      	cpsid	i
  36:	e8d1 2fcf 	ldaexb	r2, [r1]
  3a:	2301      	movs	r3, #1
  3c:	2a00      	cmp	r2, #0
  3e:	d1fa      	bne.n	36 <recursive_mutex_enter_block_until+0x36>
  40:	e8c1 3f42 	strexb	r2, r3, [r1]
  44:	2a00      	cmp	r2, #0
  46:	d1f6      	bne.n	36 <recursive_mutex_enter_block_until+0x36>
  48:	f3bf 8f5f 	dmb	sy
  4c:	f994 c004 	ldrsb.w	ip, [r4, #4]
  50:	6823      	ldr	r3, [r4, #0]
  52:	f1bc 0f00 	cmp.w	ip, #0
  56:	dadf      	bge.n	18 <recursive_mutex_enter_block_until+0x18>
  58:	7962      	ldrb	r2, [r4, #5]
  5a:	7127      	strb	r7, [r4, #4]
  5c:	3201      	adds	r2, #1
  5e:	7162      	strb	r2, [r4, #5]
  60:	2200      	movs	r2, #0
  62:	e8c3 2f8f 	stlb	r2, [r3]
  66:	f38e 8810 	msr	PRIMASK, lr
  6a:	2001      	movs	r0, #1
  6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  70:	2000      	movs	r0, #0
  72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  76:	bf00      	nop

Disassembly of section .time_critical.recursive_mutex_enter_timeout_ms:

00000000 <recursive_mutex_enter_timeout_ms>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	4602      	mov	r2, r0
   c:	460b      	mov	r3, r1
   e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  12:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  16:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  1a:	fbe4 2300 	umlal	r2, r3, r4, r0
  1e:	4596      	cmp	lr, r2
  20:	eb7c 0103 	sbcs.w	r1, ip, r3
  24:	bf38      	it	cc
  26:	4672      	movcc	r2, lr
  28:	4628      	mov	r0, r5
  2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  2e:	bf38      	it	cc
  30:	4663      	movcc	r3, ip
  32:	f7ff bffe 	b.w	0 <recursive_mutex_enter_timeout_ms>
  36:	bf00      	nop

Disassembly of section .time_critical.recursive_mutex_enter_timeout_us:

00000000 <recursive_mutex_enter_timeout_us>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
   e:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  12:	1822      	adds	r2, r4, r0
  14:	f141 0300 	adc.w	r3, r1, #0
  18:	4596      	cmp	lr, r2
  1a:	eb7c 0103 	sbcs.w	r1, ip, r3
  1e:	bf38      	it	cc
  20:	4672      	movcc	r2, lr
  22:	4628      	mov	r0, r5
  24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  28:	bf38      	it	cc
  2a:	4663      	movcc	r3, ip
  2c:	f7ff bffe 	b.w	0 <recursive_mutex_enter_timeout_us>

Disassembly of section .time_critical.mutex_exit:

00000000 <mutex_exit>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f3ef 8210 	mrs	r2, PRIMASK
   6:	b672      	cpsid	i
   8:	e8d3 cfcf 	ldaexb	ip, [r3]
   c:	2101      	movs	r1, #1
   e:	f1bc 0f00 	cmp.w	ip, #0
  12:	d1f9      	bne.n	8 <mutex_exit+0x8>
  14:	e8c3 1f4c 	strexb	ip, r1, [r3]
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f4      	bne.n	8 <mutex_exit+0x8>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f04f 0cff 	mov.w	ip, #255	@ 0xff
  26:	2300      	movs	r3, #0
  28:	6801      	ldr	r1, [r0, #0]
  2a:	f880 c004 	strb.w	ip, [r0, #4]
  2e:	e8c1 3f8f 	stlb	r3, [r1]
  32:	f382 8810 	msr	PRIMASK, r2
  36:	bf40      	sev
  38:	4770      	bx	lr
  3a:	bf00      	nop

Disassembly of section .time_critical.recursive_mutex_exit:

00000000 <recursive_mutex_exit>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	f3ef 8210 	mrs	r2, PRIMASK
   6:	b672      	cpsid	i
   8:	e8d3 cfcf 	ldaexb	ip, [r3]
   c:	2101      	movs	r1, #1
   e:	f1bc 0f00 	cmp.w	ip, #0
  12:	d1f9      	bne.n	8 <recursive_mutex_exit+0x8>
  14:	e8c3 1f4c 	strexb	ip, r1, [r3]
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f4      	bne.n	8 <recursive_mutex_exit+0x8>
  1e:	f3bf 8f5f 	dmb	sy
  22:	7943      	ldrb	r3, [r0, #5]
  24:	3b01      	subs	r3, #1
  26:	b2db      	uxtb	r3, r3
  28:	7143      	strb	r3, [r0, #5]
  2a:	b953      	cbnz	r3, 42 <recursive_mutex_exit+0x42>
  2c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
  30:	6801      	ldr	r1, [r0, #0]
  32:	f880 c004 	strb.w	ip, [r0, #4]
  36:	e8c1 3f8f 	stlb	r3, [r1]
  3a:	f382 8810 	msr	PRIMASK, r2
  3e:	bf40      	sev
  40:	4770      	bx	lr
  42:	2300      	movs	r3, #0
  44:	6801      	ldr	r1, [r0, #0]
  46:	e8c1 3f8f 	stlb	r3, [r1]
  4a:	f382 8810 	msr	PRIMASK, r2
  4e:	4770      	bx	lr

critical_section.c.o:     file format elf32-littlearm


Disassembly of section .text.critical_section_init:

00000000 <critical_section_init>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	2001      	movs	r0, #1
   6:	f7ff fffe 	bl	0 <spin_lock_claim_unused>
   a:	4b03      	ldr	r3, [pc, #12]	@ (18 <critical_section_init+0x18>)
   c:	4403      	add	r3, r0
   e:	6023      	str	r3, [r4, #0]
  10:	f3bf 8f5f 	dmb	sy
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.critical_section_init_with_lock_num:

00000000 <critical_section_init_with_lock_num>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <critical_section_init_with_lock_num+0xc>)
   2:	440b      	add	r3, r1
   4:	6003      	str	r3, [r0, #0]
   6:	f3bf 8f5f 	dmb	sy
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.critical_section_deinit:

00000000 <critical_section_deinit>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <critical_section_deinit+0x14>)
   2:	b510      	push	{r4, lr}
   4:	4604      	mov	r4, r0
   6:	6800      	ldr	r0, [r0, #0]
   8:	1ac0      	subs	r0, r0, r3
   a:	f7ff fffe 	bl	0 <spin_lock_unclaim>
   e:	2300      	movs	r3, #0
  10:	6023      	str	r3, [r4, #0]
  12:	bd10      	pop	{r4, pc}
  14:	00000000 	.word	0x00000000

time.c.o:     file format elf32-littlearm


Disassembly of section .text.sleep_until_callback:

00000000 <sleep_until_callback>:
   0:	4b0d      	ldr	r3, [pc, #52]	@ (38 <sleep_until_callback+0x38>)
   2:	681a      	ldr	r2, [r3, #0]
   4:	f3ef 8110 	mrs	r1, PRIMASK
   8:	b672      	cpsid	i
   a:	e8d2 cfcf 	ldaexb	ip, [r2]
   e:	2001      	movs	r0, #1
  10:	f1bc 0f00 	cmp.w	ip, #0
  14:	d1f9      	bne.n	a <sleep_until_callback+0xa>
  16:	e8c2 0f4c 	strexb	ip, r0, [r2]
  1a:	f1bc 0f00 	cmp.w	ip, #0
  1e:	d1f4      	bne.n	a <sleep_until_callback+0xa>
  20:	f3bf 8f5f 	dmb	sy
  24:	2200      	movs	r2, #0
  26:	681b      	ldr	r3, [r3, #0]
  28:	e8c3 2f8f 	stlb	r2, [r3]
  2c:	f381 8810 	msr	PRIMASK, r1
  30:	bf40      	sev
  32:	2000      	movs	r0, #0
  34:	2100      	movs	r1, #0
  36:	4770      	bx	lr
  38:	00000000 	.word	0x00000000

Disassembly of section .text.alarm_pool_irq_handler:

00000000 <alarm_pool_irq_handler>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	ed2d 8b02 	vpush	{d8}
   8:	b085      	sub	sp, #20
   a:	f3ef 8305 	mrs	r3, IPSR
   e:	b2db      	uxtb	r3, r3
  10:	3b10      	subs	r3, #16
  12:	089a      	lsrs	r2, r3, #2
  14:	bf18      	it	ne
  16:	2201      	movne	r2, #1
  18:	f04f 0101 	mov.w	r1, #1
  1c:	f003 0003 	and.w	r0, r3, #3
  20:	bf18      	it	ne
  22:	4daf      	ldrne	r5, [pc, #700]	@ (2e0 <alarm_pool_irq_handler+0x2e0>)
  24:	4baf      	ldr	r3, [pc, #700]	@ (2e4 <alarm_pool_irq_handler+0x2e4>)
  26:	bf08      	it	eq
  28:	4daf      	ldreq	r5, [pc, #700]	@ (2e8 <alarm_pool_irq_handler+0x2e8>)
  2a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  2e:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
  32:	fa01 fb00 	lsl.w	fp, r1, r0
  36:	f505 5341 	add.w	r3, r5, #12352	@ 0x3040
  3a:	ed9f 8ba7 	vldr	d8, [pc, #668]	@ 2d8 <alarm_pool_irq_handler+0x2d8>
  3e:	9001      	str	r0, [sp, #4]
  40:	f8c3 b004 	str.w	fp, [r3, #4]
  44:	e02e      	b.n	a4 <alarm_pool_irq_handler+0xa4>
  46:	88b3      	ldrh	r3, [r6, #4]
  48:	0418      	lsls	r0, r3, #16
  4a:	f140 8092 	bpl.w	172 <alarm_pool_irq_handler+0x172>
  4e:	79b3      	ldrb	r3, [r6, #6]
  50:	2b00      	cmp	r3, #0
  52:	f040 80dc 	bne.w	20e <alarm_pool_irq_handler+0x20e>
  56:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
  5a:	2900      	cmp	r1, #0
  5c:	f2c0 811d 	blt.w	29a <alarm_pool_irq_handler+0x29a>
  60:	6973      	ldr	r3, [r6, #20]
  62:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  6a:	e9d3 4702 	ldrd	r4, r7, [r3, #8]
  6e:	f1b7 3fff 	cmp.w	r7, #4294967295	@ 0xffffffff
  72:	bf08      	it	eq
  74:	f1b4 3fff 	cmpeq.w	r4, #4294967295	@ 0xffffffff
  78:	d00d      	beq.n	96 <alarm_pool_irq_handler+0x96>
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	eb05 0183 	add.w	r1, r5, r3, lsl #2
  80:	6aab      	ldr	r3, [r5, #40]	@ 0x28
  82:	690a      	ldr	r2, [r1, #16]
  84:	1ad2      	subs	r2, r2, r3
  86:	1ae3      	subs	r3, r4, r3
  88:	4293      	cmp	r3, r2
  8a:	d303      	bcc.n	94 <alarm_pool_irq_handler+0x94>
  8c:	6a2b      	ldr	r3, [r5, #32]
  8e:	ea13 0f0b 	tst.w	r3, fp
  92:	d100      	bne.n	96 <alarm_pool_irq_handler+0x96>
  94:	610c      	str	r4, [r1, #16]
  96:	4628      	mov	r0, r5
  98:	f7ff fffe 	bl	0 <timer_time_us_64>
  9c:	42a0      	cmp	r0, r4
  9e:	41b9      	sbcs	r1, r7
  a0:	f2c0 80fb 	blt.w	29a <alarm_pool_irq_handler+0x29a>
  a4:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
  a8:	f8c5 b03c 	str.w	fp, [r5, #60]	@ 0x3c
  ac:	2b00      	cmp	r3, #0
  ae:	9300      	str	r3, [sp, #0]
  b0:	dbc9      	blt.n	46 <alarm_pool_irq_handler+0x46>
  b2:	f8d6 9014 	ldr.w	r9, [r6, #20]
  b6:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
  ba:	4628      	mov	r0, r5
  bc:	eb09 07ca 	add.w	r7, r9, sl, lsl #3
  c0:	e9d7 4802 	ldrd	r4, r8, [r7, #8]
  c4:	f7ff fffe 	bl	0 <timer_time_us_64>
  c8:	42a0      	cmp	r0, r4
  ca:	eb71 0108 	sbcs.w	r1, r1, r8
  ce:	dbba      	blt.n	46 <alarm_pool_irq_handler+0x46>
  d0:	f1b8 0f00 	cmp.w	r8, #0
  d4:	f2c0 80c3 	blt.w	25e <alarm_pool_irq_handler+0x25e>
  d8:	e9d7 3104 	ldrd	r3, r1, [r7, #16]
  dc:	4a83      	ldr	r2, [pc, #524]	@ (2ec <alarm_pool_irq_handler+0x2ec>)
  de:	4293      	cmp	r3, r2
  e0:	f000 80ed 	beq.w	2be <alarm_pool_irq_handler+0x2be>
  e4:	887a      	ldrh	r2, [r7, #2]
  e6:	f9b6 0008 	ldrsh.w	r0, [r6, #8]
  ea:	b292      	uxth	r2, r2
  ec:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
  f0:	4798      	blx	r3
  f2:	4602      	mov	r2, r0
  f4:	460b      	mov	r3, r1
  f6:	ea52 0103 	orrs.w	r1, r2, r3
  fa:	f000 80b0 	beq.w	25e <alarm_pool_irq_handler+0x25e>
  fe:	2b00      	cmp	r3, #0
 100:	f280 80d1 	bge.w	2a6 <alarm_pool_irq_handler+0x2a6>
 104:	ebb4 0e02 	subs.w	lr, r4, r2
 108:	eb68 0803 	sbc.w	r8, r8, r3
 10c:	f939 303a 	ldrsh.w	r3, [r9, sl, lsl #3]
 110:	e9c7 e802 	strd	lr, r8, [r7, #8]
 114:	2b00      	cmp	r3, #0
 116:	db96      	blt.n	46 <alarm_pool_irq_handler+0x46>
 118:	6971      	ldr	r1, [r6, #20]
 11a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 11e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 122:	e9d2 7002 	ldrd	r7, r0, [r2, #8]
 126:	45be      	cmp	lr, r7
 128:	eb78 0c00 	sbcs.w	ip, r8, r0
 12c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 130:	db89      	blt.n	46 <alarm_pool_irq_handler+0x46>
 132:	46b4      	mov	ip, r6
 134:	f82c 3f08 	strh.w	r3, [ip, #8]!
 138:	e00b      	b.n	152 <alarm_pool_irq_handler+0x152>
 13a:	f931 3032 	ldrsh.w	r3, [r1, r2, lsl #3]
 13e:	46a4      	mov	ip, r4
 140:	2b00      	cmp	r3, #0
 142:	db0d      	blt.n	160 <alarm_pool_irq_handler+0x160>
 144:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 148:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 14c:	005a      	lsls	r2, r3, #1
 14e:	e9d0 7002 	ldrd	r7, r0, [r0, #8]
 152:	45be      	cmp	lr, r7
 154:	441a      	add	r2, r3
 156:	eb78 0000 	sbcs.w	r0, r8, r0
 15a:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 15e:	daec      	bge.n	13a <alarm_pool_irq_handler+0x13a>
 160:	f829 303a 	strh.w	r3, [r9, sl, lsl #3]
 164:	9b00      	ldr	r3, [sp, #0]
 166:	f8ac 3000 	strh.w	r3, [ip]
 16a:	88b3      	ldrh	r3, [r6, #4]
 16c:	0418      	lsls	r0, r3, #16
 16e:	f53f af6e 	bmi.w	4e <alarm_pool_irq_handler+0x4e>
 172:	6933      	ldr	r3, [r6, #16]
 174:	f3ef 8210 	mrs	r2, PRIMASK
 178:	b672      	cpsid	i
 17a:	e8d3 0fcf 	ldaexb	r0, [r3]
 17e:	2101      	movs	r1, #1
 180:	2800      	cmp	r0, #0
 182:	d1fa      	bne.n	17a <alarm_pool_irq_handler+0x17a>
 184:	e8c3 1f40 	strexb	r0, r1, [r3]
 188:	2800      	cmp	r0, #0
 18a:	d1f6      	bne.n	17a <alarm_pool_irq_handler+0x17a>
 18c:	f3bf 8f5f 	dmb	sy
 190:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 194:	88b0      	ldrh	r0, [r6, #4]
 196:	2300      	movs	r3, #0
 198:	6931      	ldr	r1, [r6, #16]
 19a:	b200      	sxth	r0, r0
 19c:	80b4      	strh	r4, [r6, #4]
 19e:	e8c1 3f8f 	stlb	r3, [r1]
 1a2:	f382 8810 	msr	PRIMASK, r2
 1a6:	4298      	cmp	r0, r3
 1a8:	f6ff af51 	blt.w	4e <alarm_pool_irq_handler+0x4e>
 1ac:	4607      	mov	r7, r0
 1ae:	46a9      	mov	r9, r5
 1b0:	6974      	ldr	r4, [r6, #20]
 1b2:	f106 0808 	add.w	r8, r6, #8
 1b6:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 1ba:	eb04 03ce 	add.w	r3, r4, lr, lsl #3
 1be:	e9d3 5002 	ldrd	r5, r0, [r3, #8]
 1c2:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
 1c6:	46c4      	mov	ip, r8
 1c8:	2b00      	cmp	r3, #0
 1ca:	db13      	blt.n	1f4 <alarm_pool_irq_handler+0x1f4>
 1cc:	46b2      	mov	sl, r6
 1ce:	9700      	str	r7, [sp, #0]
 1d0:	e004      	b.n	1dc <alarm_pool_irq_handler+0x1dc>
 1d2:	f934 3036 	ldrsh.w	r3, [r4, r6, lsl #3]
 1d6:	4694      	mov	ip, r2
 1d8:	2b00      	cmp	r3, #0
 1da:	db09      	blt.n	1f0 <alarm_pool_irq_handler+0x1f0>
 1dc:	eb03 0643 	add.w	r6, r3, r3, lsl #1
 1e0:	eb04 02c6 	add.w	r2, r4, r6, lsl #3
 1e4:	e9d2 7102 	ldrd	r7, r1, [r2, #8]
 1e8:	42bd      	cmp	r5, r7
 1ea:	eb70 0101 	sbcs.w	r1, r0, r1
 1ee:	daf0      	bge.n	1d2 <alarm_pool_irq_handler+0x1d2>
 1f0:	4656      	mov	r6, sl
 1f2:	9f00      	ldr	r7, [sp, #0]
 1f4:	f8ac 7000 	strh.w	r7, [ip]
 1f8:	f934 703e 	ldrsh.w	r7, [r4, lr, lsl #3]
 1fc:	f824 303e 	strh.w	r3, [r4, lr, lsl #3]
 200:	2f00      	cmp	r7, #0
 202:	dad8      	bge.n	1b6 <alarm_pool_irq_handler+0x1b6>
 204:	79b3      	ldrb	r3, [r6, #6]
 206:	464d      	mov	r5, r9
 208:	2b00      	cmp	r3, #0
 20a:	f43f af24 	beq.w	56 <alarm_pool_irq_handler+0x56>
 20e:	2300      	movs	r3, #0
 210:	71b3      	strb	r3, [r6, #6]
 212:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
 216:	f106 0808 	add.w	r8, r6, #8
 21a:	1c59      	adds	r1, r3, #1
 21c:	d03d      	beq.n	29a <alarm_pool_irq_handler+0x29a>
 21e:	4619      	mov	r1, r3
 220:	6977      	ldr	r7, [r6, #20]
 222:	e003      	b.n	22c <alarm_pool_irq_handler+0x22c>
 224:	4680      	mov	r8, r0
 226:	1c5a      	adds	r2, r3, #1
 228:	f43f af17 	beq.w	5a <alarm_pool_irq_handler+0x5a>
 22c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 230:	eb07 00c2 	add.w	r0, r7, r2, lsl #3
 234:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 238:	461c      	mov	r4, r3
 23a:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
 23e:	469e      	mov	lr, r3
 240:	f937 3032 	ldrsh.w	r3, [r7, r2, lsl #3]
 244:	d0ee      	beq.n	224 <alarm_pool_irq_handler+0x224>
 246:	428c      	cmp	r4, r1
 248:	ed80 8b02 	vstr	d8, [r0, #8]
 24c:	d005      	beq.n	25a <alarm_pool_irq_handler+0x25a>
 24e:	f8a8 3000 	strh.w	r3, [r8]
 252:	8931      	ldrh	r1, [r6, #8]
 254:	f827 1032 	strh.w	r1, [r7, r2, lsl #3]
 258:	8134      	strh	r4, [r6, #8]
 25a:	4671      	mov	r1, lr
 25c:	e7e3      	b.n	226 <alarm_pool_irq_handler+0x226>
 25e:	f839 303a 	ldrh.w	r3, [r9, sl, lsl #3]
 262:	8133      	strh	r3, [r6, #8]
 264:	6933      	ldr	r3, [r6, #16]
 266:	f3ef 8210 	mrs	r2, PRIMASK
 26a:	b672      	cpsid	i
 26c:	e8d3 0fcf 	ldaexb	r0, [r3]
 270:	2101      	movs	r1, #1
 272:	2800      	cmp	r0, #0
 274:	d1fa      	bne.n	26c <alarm_pool_irq_handler+0x26c>
 276:	e8c3 1f40 	strexb	r0, r1, [r3]
 27a:	2800      	cmp	r0, #0
 27c:	d1f6      	bne.n	26c <alarm_pool_irq_handler+0x26c>
 27e:	f3bf 8f5f 	dmb	sy
 282:	8873      	ldrh	r3, [r6, #2]
 284:	6931      	ldr	r1, [r6, #16]
 286:	f829 303a 	strh.w	r3, [r9, sl, lsl #3]
 28a:	9b00      	ldr	r3, [sp, #0]
 28c:	8073      	strh	r3, [r6, #2]
 28e:	2300      	movs	r3, #0
 290:	e8c1 3f8f 	stlb	r3, [r1]
 294:	f382 8810 	msr	PRIMASK, r2
 298:	e6d5      	b.n	46 <alarm_pool_irq_handler+0x46>
 29a:	bf40      	sev
 29c:	b005      	add	sp, #20
 29e:	ecbd 8b02 	vpop	{d8}
 2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 2a6:	4628      	mov	r0, r5
 2a8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 2ac:	f7ff fffe 	bl	0 <timer_time_us_64>
 2b0:	9a02      	ldr	r2, [sp, #8]
 2b2:	9b03      	ldr	r3, [sp, #12]
 2b4:	eb10 0e02 	adds.w	lr, r0, r2
 2b8:	eb43 0801 	adc.w	r8, r3, r1
 2bc:	e726      	b.n	10c <alarm_pool_irq_handler+0x10c>
 2be:	4608      	mov	r0, r1
 2c0:	690b      	ldr	r3, [r1, #16]
 2c2:	9102      	str	r1, [sp, #8]
 2c4:	4798      	blx	r3
 2c6:	2800      	cmp	r0, #0
 2c8:	d0c9      	beq.n	25e <alarm_pool_irq_handler+0x25e>
 2ca:	9902      	ldr	r1, [sp, #8]
 2cc:	e9d1 2300 	ldrd	r2, r3, [r1]
 2d0:	e711      	b.n	f6 <alarm_pool_irq_handler+0xf6>
 2d2:	bf00      	nop
 2d4:	f3af 8000 	nop.w
 2d8:	ffffffff 	.word	0xffffffff
 2dc:	ffffffff 	.word	0xffffffff
 2e0:	400b8000 	.word	0x400b8000
 2e4:	00000000 	.word	0x00000000
 2e8:	400b0000 	.word	0x400b0000
 2ec:	00000000 	.word	0x00000000

Disassembly of section .text.runtime_init_default_alarm_pool:

00000000 <runtime_init_default_alarm_pool>:
   0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4c36      	ldr	r4, [pc, #216]	@ (e0 <runtime_init_default_alarm_pool+0xe0>)
   6:	6925      	ldr	r5, [r4, #16]
   8:	b12d      	cbz	r5, 16 <runtime_init_default_alarm_pool+0x16>
   a:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   e:	210a      	movs	r1, #10
  10:	4834      	ldr	r0, [pc, #208]	@ (e4 <runtime_init_default_alarm_pool+0xe4>)
  12:	f7ff bffe 	b.w	0 <lock_init>
  16:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ fc <runtime_init_default_alarm_pool+0xfc>
  1a:	2103      	movs	r1, #3
  1c:	4640      	mov	r0, r8
  1e:	f7ff fffe 	bl	0 <timer_hardware_alarm_claim>
  22:	2603      	movs	r6, #3
  24:	f8c4 800c 	str.w	r8, [r4, #12]
  28:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
  2c:	f04f 4c50 	mov.w	ip, #3489660928	@ 0xd0000000
  30:	4b2d      	ldr	r3, [pc, #180]	@ (e8 <runtime_init_default_alarm_pool+0xe8>)
  32:	7026      	strb	r6, [r4, #0]
  34:	4403      	add	r3, r0
  36:	6123      	str	r3, [r4, #16]
  38:	f8dc 3000 	ldr.w	r3, [ip]
  3c:	210f      	movs	r1, #15
  3e:	7063      	strb	r3, [r4, #1]
  40:	6963      	ldr	r3, [r4, #20]
  42:	8061      	strh	r1, [r4, #2]
  44:	831d      	strh	r5, [r3, #24]
  46:	f04f 0504 	mov.w	r5, #4
  4a:	f8a3 5078 	strh.w	r5, [r3, #120]	@ 0x78
  4e:	f04f 0505 	mov.w	r5, #5
  52:	f8a3 5090 	strh.w	r5, [r3, #144]	@ 0x90
  56:	f04f 0506 	mov.w	r5, #6
  5a:	f8a3 50a8 	strh.w	r5, [r3, #168]	@ 0xa8
  5e:	f04f 0507 	mov.w	r5, #7
  62:	210e      	movs	r1, #14
  64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
  68:	2708      	movs	r7, #8
  6a:	f04f 0e0a 	mov.w	lr, #10
  6e:	f8a3 50c0 	strh.w	r5, [r3, #192]	@ 0xc0
  72:	f04f 0901 	mov.w	r9, #1
  76:	f04f 0c0c 	mov.w	ip, #12
  7a:	f04f 0b02 	mov.w	fp, #2
  7e:	f04f 0a09 	mov.w	sl, #9
  82:	200d      	movs	r0, #13
  84:	f04f 050b 	mov.w	r5, #11
  88:	f8a3 1168 	strh.w	r1, [r3, #360]	@ 0x168
  8c:	4917      	ldr	r1, [pc, #92]	@ (ec <runtime_init_default_alarm_pool+0xec>)
  8e:	80a2      	strh	r2, [r4, #4]
  90:	f8a3 e108 	strh.w	lr, [r3, #264]	@ 0x108
  94:	60a1      	str	r1, [r4, #8]
  96:	f8a3 b048 	strh.w	fp, [r3, #72]	@ 0x48
  9a:	f8a3 a0f0 	strh.w	sl, [r3, #240]	@ 0xf0
  9e:	f8a3 5120 	strh.w	r5, [r3, #288]	@ 0x120
  a2:	f8a3 c138 	strh.w	ip, [r3, #312]	@ 0x138
  a6:	f8a3 0150 	strh.w	r0, [r3, #336]	@ 0x150
  aa:	f8a3 9030 	strh.w	r9, [r3, #48]	@ 0x30
  ae:	f8a3 6060 	strh.w	r6, [r3, #96]	@ 0x60
  b2:	f8a3 70d8 	strh.w	r7, [r3, #216]	@ 0xd8
  b6:	801a      	strh	r2, [r3, #0]
  b8:	4b0d      	ldr	r3, [pc, #52]	@ (f0 <runtime_init_default_alarm_pool+0xf0>)
  ba:	4630      	mov	r0, r6
  bc:	f8c8 7020 	str.w	r7, [r8, #32]
  c0:	490c      	ldr	r1, [pc, #48]	@ (f4 <runtime_init_default_alarm_pool+0xf4>)
  c2:	60dc      	str	r4, [r3, #12]
  c4:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  c8:	4649      	mov	r1, r9
  ca:	4630      	mov	r0, r6
  cc:	f7ff fffe 	bl	0 <irq_set_enabled>
  d0:	4b09      	ldr	r3, [pc, #36]	@ (f8 <runtime_init_default_alarm_pool+0xf8>)
  d2:	210a      	movs	r1, #10
  d4:	641f      	str	r7, [r3, #64]	@ 0x40
  d6:	4803      	ldr	r0, [pc, #12]	@ (e4 <runtime_init_default_alarm_pool+0xe4>)
  d8:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  dc:	f7ff bffe 	b.w	0 <lock_init>
	...
  ec:	0010ffff 	.word	0x0010ffff
	...
  f8:	400b2000 	.word	0x400b2000
  fc:	400b0000 	.word	0x400b0000

Disassembly of section .text.alarm_pool_init_default:

00000000 <alarm_pool_init_default>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <alarm_pool_init_default>
   6:	bd08      	pop	{r3, pc}

Disassembly of section .text.alarm_pool_get_default:

00000000 <alarm_pool_get_default>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <alarm_pool_get_default+0x4>)
   2:	4770      	bx	lr
   4:	00000000 	.word	0x00000000

Disassembly of section .text.alarm_pool_create_on_timer:

00000000 <alarm_pool_create_on_timer>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4605      	mov	r5, r0
   6:	2018      	movs	r0, #24
   8:	460e      	mov	r6, r1
   a:	4614      	mov	r4, r2
   c:	f7ff fffe 	bl	0 <malloc>
  10:	4607      	mov	r7, r0
  12:	2800      	cmp	r0, #0
  14:	d043      	beq.n	9e <alarm_pool_create_on_timer+0x9e>
  16:	2118      	movs	r1, #24
  18:	4620      	mov	r0, r4
  1a:	f7ff fffe 	bl	0 <calloc>
  1e:	4631      	mov	r1, r6
  20:	6178      	str	r0, [r7, #20]
  22:	4628      	mov	r0, r5
  24:	f7ff fffe 	bl	0 <timer_hardware_alarm_claim>
  28:	60fd      	str	r5, [r7, #12]
  2a:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
  2e:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
  32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  36:	4a1b      	ldr	r2, [pc, #108]	@ (a4 <alarm_pool_create_on_timer+0xa4>)
  38:	703e      	strb	r6, [r7, #0]
  3a:	4402      	add	r2, r0
  3c:	613a      	str	r2, [r7, #16]
  3e:	680a      	ldr	r2, [r1, #0]
  40:	813b      	strh	r3, [r7, #8]
  42:	707a      	strb	r2, [r7, #1]
  44:	b2a2      	uxth	r2, r4
  46:	817a      	strh	r2, [r7, #10]
  48:	3a01      	subs	r2, #1
  4a:	80bb      	strh	r3, [r7, #4]
  4c:	807a      	strh	r2, [r7, #2]
  4e:	b164      	cbz	r4, 6a <alarm_pool_create_on_timer+0x6a>
  50:	2200      	movs	r2, #0
  52:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  56:	6979      	ldr	r1, [r7, #20]
  58:	ea4f 0c84 	mov.w	ip, r4, lsl #2
  5c:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
  60:	320c      	adds	r2, #12
  62:	3301      	adds	r3, #1
  64:	4594      	cmp	ip, r2
  66:	b29b      	uxth	r3, r3
  68:	d1f8      	bne.n	5c <alarm_pool_create_on_timer+0x5c>
  6a:	4c0f      	ldr	r4, [pc, #60]	@ (a8 <alarm_pool_create_on_timer+0xa8>)
  6c:	f04f 0801 	mov.w	r8, #1
  70:	1b2c      	subs	r4, r5, r4
  72:	fab4 f484 	clz	r4, r4
  76:	0964      	lsrs	r4, r4, #5
  78:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  7c:	4b0b      	ldr	r3, [pc, #44]	@ (ac <alarm_pool_create_on_timer+0xac>)
  7e:	fa08 f606 	lsl.w	r6, r8, r6
  82:	4620      	mov	r0, r4
  84:	490a      	ldr	r1, [pc, #40]	@ (b0 <alarm_pool_create_on_timer+0xb0>)
  86:	622e      	str	r6, [r5, #32]
  88:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
  8c:	f505 5501 	add.w	r5, r5, #8256	@ 0x2040
  90:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  94:	4641      	mov	r1, r8
  96:	4620      	mov	r0, r4
  98:	f7ff fffe 	bl	0 <irq_set_enabled>
  9c:	602e      	str	r6, [r5, #0]
  9e:	4638      	mov	r0, r7
  a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  a4:	00000000 	.word	0x00000000
  a8:	400b8000 	.word	0x400b8000
	...

Disassembly of section .text.alarm_pool_create_on_timer_with_unused_hardware_alarm:

00000000 <alarm_pool_create_on_timer_with_unused_hardware_alarm>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4605      	mov	r5, r0
   6:	2018      	movs	r0, #24
   8:	460c      	mov	r4, r1
   a:	f7ff fffe 	bl	0 <malloc>
   e:	4606      	mov	r6, r0
  10:	2800      	cmp	r0, #0
  12:	d043      	beq.n	9c <alarm_pool_create_on_timer_with_unused_hardware_alarm+0x9c>
  14:	2118      	movs	r1, #24
  16:	4620      	mov	r0, r4
  18:	f7ff fffe 	bl	0 <calloc>
  1c:	2101      	movs	r1, #1
  1e:	6170      	str	r0, [r6, #20]
  20:	4628      	mov	r0, r5
  22:	f7ff fffe 	bl	0 <timer_hardware_alarm_claim_unused>
  26:	60f5      	str	r5, [r6, #12]
  28:	4607      	mov	r7, r0
  2a:	f7ff fffe 	bl	0 <next_striped_spin_lock_num>
  2e:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
  32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  36:	4a1b      	ldr	r2, [pc, #108]	@ (a4 <alarm_pool_create_on_timer_with_unused_hardware_alarm+0xa4>)
  38:	7037      	strb	r7, [r6, #0]
  3a:	4402      	add	r2, r0
  3c:	6132      	str	r2, [r6, #16]
  3e:	680a      	ldr	r2, [r1, #0]
  40:	8133      	strh	r3, [r6, #8]
  42:	7072      	strb	r2, [r6, #1]
  44:	b2a2      	uxth	r2, r4
  46:	8172      	strh	r2, [r6, #10]
  48:	3a01      	subs	r2, #1
  4a:	80b3      	strh	r3, [r6, #4]
  4c:	8072      	strh	r2, [r6, #2]
  4e:	b15c      	cbz	r4, 68 <alarm_pool_create_on_timer_with_unused_hardware_alarm+0x68>
  50:	2200      	movs	r2, #0
  52:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  56:	6970      	ldr	r0, [r6, #20]
  58:	00a1      	lsls	r1, r4, #2
  5a:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
  5e:	320c      	adds	r2, #12
  60:	3301      	adds	r3, #1
  62:	4291      	cmp	r1, r2
  64:	b29b      	uxth	r3, r3
  66:	d1f8      	bne.n	5a <alarm_pool_create_on_timer_with_unused_hardware_alarm+0x5a>
  68:	4c0f      	ldr	r4, [pc, #60]	@ (a8 <alarm_pool_create_on_timer_with_unused_hardware_alarm+0xa8>)
  6a:	f04f 0801 	mov.w	r8, #1
  6e:	1b2c      	subs	r4, r5, r4
  70:	fab4 f484 	clz	r4, r4
  74:	0964      	lsrs	r4, r4, #5
  76:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  7a:	4b0c      	ldr	r3, [pc, #48]	@ (ac <alarm_pool_create_on_timer_with_unused_hardware_alarm+0xac>)
  7c:	fa08 f707 	lsl.w	r7, r8, r7
  80:	4620      	mov	r0, r4
  82:	490b      	ldr	r1, [pc, #44]	@ (b0 <alarm_pool_create_on_timer_with_unused_hardware_alarm+0xb0>)
  84:	622f      	str	r7, [r5, #32]
  86:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
  8a:	f505 5501 	add.w	r5, r5, #8256	@ 0x2040
  8e:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  92:	4641      	mov	r1, r8
  94:	4620      	mov	r0, r4
  96:	f7ff fffe 	bl	0 <irq_set_enabled>
  9a:	602f      	str	r7, [r5, #0]
  9c:	4630      	mov	r0, r6
  9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  a2:	bf00      	nop
  a4:	00000000 	.word	0x00000000
  a8:	400b8000 	.word	0x400b8000
	...

Disassembly of section .text.alarm_pool_destroy:

00000000 <alarm_pool_destroy>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4b19      	ldr	r3, [pc, #100]	@ (68 <alarm_pool_destroy+0x68>)
   4:	4298      	cmp	r0, r3
   6:	d02e      	beq.n	66 <alarm_pool_destroy+0x66>
   8:	68c3      	ldr	r3, [r0, #12]
   a:	4f18      	ldr	r7, [pc, #96]	@ (6c <alarm_pool_destroy+0x6c>)
   c:	2101      	movs	r1, #1
   e:	1bdd      	subs	r5, r3, r7
  10:	fab5 f585 	clz	r5, r5
  14:	4604      	mov	r4, r0
  16:	7806      	ldrb	r6, [r0, #0]
  18:	096d      	lsrs	r5, r5, #5
  1a:	fa01 f206 	lsl.w	r2, r1, r6
  1e:	f503 5041 	add.w	r0, r3, #12352	@ 0x3040
  22:	eb06 0585 	add.w	r5, r6, r5, lsl #2
  26:	621a      	str	r2, [r3, #32]
  28:	6002      	str	r2, [r0, #0]
  2a:	4628      	mov	r0, r5
  2c:	f7ff fffe 	bl	0 <irq_set_enabled>
  30:	4628      	mov	r0, r5
  32:	490f      	ldr	r1, [pc, #60]	@ (70 <alarm_pool_destroy+0x70>)
  34:	f7ff fffe 	bl	0 <irq_remove_handler>
  38:	4630      	mov	r0, r6
  3a:	f7ff fffe 	bl	0 <hardware_alarm_unclaim>
  3e:	68e3      	ldr	r3, [r4, #12]
  40:	2500      	movs	r5, #0
  42:	1bda      	subs	r2, r3, r7
  44:	fab2 f282 	clz	r2, r2
  48:	7823      	ldrb	r3, [r4, #0]
  4a:	490a      	ldr	r1, [pc, #40]	@ (74 <alarm_pool_destroy+0x74>)
  4c:	0952      	lsrs	r2, r2, #5
  4e:	6960      	ldr	r0, [r4, #20]
  50:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  54:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
  58:	f7ff fffe 	bl	0 <free>
  5c:	4620      	mov	r0, r4
  5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  62:	f7ff bffe 	b.w	0 <free>
  66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  68:	00000000 	.word	0x00000000
  6c:	400b8000 	.word	0x400b8000
	...

Disassembly of section .text.alarm_pool_add_alarm_at:

00000000 <alarm_pool_add_alarm_at>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f89d 7020 	ldrb.w	r7, [sp, #32]
   6:	4604      	mov	r4, r0
   8:	4616      	mov	r6, r2
   a:	461d      	mov	r5, r3
   c:	b937      	cbnz	r7, 1c <alarm_pool_add_alarm_at+0x1c>
   e:	f7ff fffe 	bl	0 <time_us_64>
  12:	4286      	cmp	r6, r0
  14:	eb65 0101 	sbc.w	r1, r5, r1
  18:	2900      	cmp	r1, #0
  1a:	db5c      	blt.n	d6 <alarm_pool_add_alarm_at+0xd6>
  1c:	6923      	ldr	r3, [r4, #16]
  1e:	f3ef 8710 	mrs	r7, PRIMASK
  22:	b672      	cpsid	i
  24:	e8d3 1fcf 	ldaexb	r1, [r3]
  28:	2201      	movs	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	d1fa      	bne.n	24 <alarm_pool_add_alarm_at+0x24>
  2e:	e8c3 2f41 	strexb	r1, r2, [r3]
  32:	2900      	cmp	r1, #0
  34:	d1f6      	bne.n	24 <alarm_pool_add_alarm_at+0x24>
  36:	f3bf 8f5f 	dmb	sy
  3a:	f9b4 c002 	ldrsh.w	ip, [r4, #2]
  3e:	6963      	ldr	r3, [r4, #20]
  40:	eb0c 014c 	add.w	r1, ip, ip, lsl #1
  44:	f1bc 0f00 	cmp.w	ip, #0
  48:	ea4f 02c1 	mov.w	r2, r1, lsl #3
  4c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  50:	db38      	blt.n	c4 <alarm_pool_add_alarm_at+0xc4>
  52:	5a98      	ldrh	r0, [r3, r2]
  54:	f04f 0e00 	mov.w	lr, #0
  58:	8060      	strh	r0, [r4, #2]
  5a:	6920      	ldr	r0, [r4, #16]
  5c:	e8c0 ef8f 	stlb	lr, [r0]
  60:	f387 8810 	msr	PRIMASK, r7
  64:	9806      	ldr	r0, [sp, #24]
  66:	e9c1 6502 	strd	r6, r5, [r1, #8]
  6a:	6108      	str	r0, [r1, #16]
  6c:	9807      	ldr	r0, [sp, #28]
  6e:	6148      	str	r0, [r1, #20]
  70:	8848      	ldrh	r0, [r1, #2]
  72:	3001      	adds	r0, #1
  74:	f3c0 000e 	ubfx	r0, r0, #0, #15
  78:	2801      	cmp	r0, #1
  7a:	bf38      	it	cc
  7c:	2001      	movcc	r0, #1
  7e:	8048      	strh	r0, [r1, #2]
  80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
  84:	6921      	ldr	r1, [r4, #16]
  86:	f3ef 8510 	mrs	r5, PRIMASK
  8a:	b672      	cpsid	i
  8c:	e8d1 7fcf 	ldaexb	r7, [r1]
  90:	2601      	movs	r6, #1
  92:	2f00      	cmp	r7, #0
  94:	d1fa      	bne.n	8c <alarm_pool_add_alarm_at+0x8c>
  96:	e8c1 6f47 	strexb	r7, r6, [r1]
  9a:	2f00      	cmp	r7, #0
  9c:	d1f6      	bne.n	8c <alarm_pool_add_alarm_at+0x8c>
  9e:	f3bf 8f5f 	dmb	sy
  a2:	88a1      	ldrh	r1, [r4, #4]
  a4:	5299      	strh	r1, [r3, r2]
  a6:	f8a4 c004 	strh.w	ip, [r4, #4]
  aa:	6923      	ldr	r3, [r4, #16]
  ac:	e8c3 ef8f 	stlb	lr, [r3]
  b0:	f385 8810 	msr	PRIMASK, r5
  b4:	2201      	movs	r2, #1
  b6:	68e3      	ldr	r3, [r4, #12]
  b8:	7821      	ldrb	r1, [r4, #0]
  ba:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
  be:	408a      	lsls	r2, r1
  c0:	605a      	str	r2, [r3, #4]
  c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  c4:	2300      	movs	r3, #0
  c6:	6922      	ldr	r2, [r4, #16]
  c8:	e8c2 3f8f 	stlb	r3, [r2]
  cc:	f387 8810 	msr	PRIMASK, r7
  d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  d6:	4638      	mov	r0, r7
  d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  da:	bf00      	nop

Disassembly of section .text.alarm_pool_add_alarm_at_force_in_context:

00000000 <alarm_pool_add_alarm_at_force_in_context>:
   0:	4601      	mov	r1, r0
   2:	b5f0      	push	{r4, r5, r6, r7, lr}
   4:	6900      	ldr	r0, [r0, #16]
   6:	f3ef 8710 	mrs	r7, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d0 5fcf 	ldaexb	r5, [r0]
  10:	2401      	movs	r4, #1
  12:	2d00      	cmp	r5, #0
  14:	d1fa      	bne.n	c <alarm_pool_add_alarm_at_force_in_context+0xc>
  16:	e8c0 4f45 	strexb	r5, r4, [r0]
  1a:	2d00      	cmp	r5, #0
  1c:	d1f6      	bne.n	c <alarm_pool_add_alarm_at_force_in_context+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f9b1 e002 	ldrsh.w	lr, [r1, #2]
  26:	694c      	ldr	r4, [r1, #20]
  28:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
  2c:	f1be 0f00 	cmp.w	lr, #0
  30:	ea4f 05cc 	mov.w	r5, ip, lsl #3
  34:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
  38:	db3d      	blt.n	b6 <alarm_pool_add_alarm_at_force_in_context+0xb6>
  3a:	5b60      	ldrh	r0, [r4, r5]
  3c:	2600      	movs	r6, #0
  3e:	8048      	strh	r0, [r1, #2]
  40:	6908      	ldr	r0, [r1, #16]
  42:	e8c0 6f8f 	stlb	r6, [r0]
  46:	f387 8810 	msr	PRIMASK, r7
  4a:	f8bc 0002 	ldrh.w	r0, [ip, #2]
  4e:	e9cc 2302 	strd	r2, r3, [ip, #8]
  52:	3001      	adds	r0, #1
  54:	f3c0 000e 	ubfx	r0, r0, #0, #15
  58:	2801      	cmp	r0, #1
  5a:	bf38      	it	cc
  5c:	2001      	movcc	r0, #1
  5e:	9b05      	ldr	r3, [sp, #20]
  60:	f8ac 0002 	strh.w	r0, [ip, #2]
  64:	f8cc 3010 	str.w	r3, [ip, #16]
  68:	9b06      	ldr	r3, [sp, #24]
  6a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
  6e:	f8cc 3014 	str.w	r3, [ip, #20]
  72:	690b      	ldr	r3, [r1, #16]
  74:	f3ef 8210 	mrs	r2, PRIMASK
  78:	b672      	cpsid	i
  7a:	e8d3 cfcf 	ldaexb	ip, [r3]
  7e:	2701      	movs	r7, #1
  80:	f1bc 0f00 	cmp.w	ip, #0
  84:	d1f9      	bne.n	7a <alarm_pool_add_alarm_at_force_in_context+0x7a>
  86:	e8c3 7f4c 	strexb	ip, r7, [r3]
  8a:	f1bc 0f00 	cmp.w	ip, #0
  8e:	d1f4      	bne.n	7a <alarm_pool_add_alarm_at_force_in_context+0x7a>
  90:	f3bf 8f5f 	dmb	sy
  94:	888b      	ldrh	r3, [r1, #4]
  96:	5363      	strh	r3, [r4, r5]
  98:	f8a1 e004 	strh.w	lr, [r1, #4]
  9c:	690b      	ldr	r3, [r1, #16]
  9e:	e8c3 6f8f 	stlb	r6, [r3]
  a2:	f382 8810 	msr	PRIMASK, r2
  a6:	2201      	movs	r2, #1
  a8:	68cb      	ldr	r3, [r1, #12]
  aa:	7809      	ldrb	r1, [r1, #0]
  ac:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
  b0:	408a      	lsls	r2, r1
  b2:	605a      	str	r2, [r3, #4]
  b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  b6:	2300      	movs	r3, #0
  b8:	690a      	ldr	r2, [r1, #16]
  ba:	e8c2 3f8f 	stlb	r3, [r2]
  be:	f387 8810 	msr	PRIMASK, r7
  c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.alarm_pool_cancel_alarm:

00000000 <alarm_pool_cancel_alarm>:
   0:	4603      	mov	r3, r0
   2:	8940      	ldrh	r0, [r0, #10]
   4:	ebb0 4f21 	cmp.w	r0, r1, asr #16
   8:	dd37      	ble.n	7a <alarm_pool_cancel_alarm+0x7a>
   a:	6958      	ldr	r0, [r3, #20]
   c:	140a      	asrs	r2, r1, #16
   e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  12:	b510      	push	{r4, lr}
  14:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
  18:	691c      	ldr	r4, [r3, #16]
  1a:	f3ef 8c10 	mrs	ip, PRIMASK
  1e:	b672      	cpsid	i
  20:	e8d4 efcf 	ldaexb	lr, [r4]
  24:	2201      	movs	r2, #1
  26:	f1be 0f00 	cmp.w	lr, #0
  2a:	d1f9      	bne.n	20 <alarm_pool_cancel_alarm+0x20>
  2c:	e8c4 2f4e 	strexb	lr, r2, [r4]
  30:	f1be 0f00 	cmp.w	lr, #0
  34:	d1f4      	bne.n	20 <alarm_pool_cancel_alarm+0x20>
  36:	f3bf 8f5f 	dmb	sy
  3a:	8842      	ldrh	r2, [r0, #2]
  3c:	b289      	uxth	r1, r1
  3e:	b292      	uxth	r2, r2
  40:	428a      	cmp	r2, r1
  42:	d007      	beq.n	54 <alarm_pool_cancel_alarm+0x54>
  44:	2200      	movs	r2, #0
  46:	691b      	ldr	r3, [r3, #16]
  48:	e8c3 2f8f 	stlb	r2, [r3]
  4c:	f38c 8810 	msr	PRIMASK, ip
  50:	2000      	movs	r0, #0
  52:	bd10      	pop	{r4, pc}
  54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
  58:	8042      	strh	r2, [r0, #2]
  5a:	2101      	movs	r1, #1
  5c:	2200      	movs	r2, #0
  5e:	6918      	ldr	r0, [r3, #16]
  60:	7199      	strb	r1, [r3, #6]
  62:	e8c0 2f8f 	stlb	r2, [r0]
  66:	f38c 8810 	msr	PRIMASK, ip
  6a:	781c      	ldrb	r4, [r3, #0]
  6c:	68da      	ldr	r2, [r3, #12]
  6e:	4608      	mov	r0, r1
  70:	f502 5301 	add.w	r3, r2, #8256	@ 0x2040
  74:	40a1      	lsls	r1, r4
  76:	6059      	str	r1, [r3, #4]
  78:	bd10      	pop	{r4, pc}
  7a:	2000      	movs	r0, #0
  7c:	4770      	bx	lr
  7e:	bf00      	nop

Disassembly of section .text.alarm_pool_timer_alarm_num:

00000000 <alarm_pool_timer_alarm_num>:
   0:	7800      	ldrb	r0, [r0, #0]
   2:	4770      	bx	lr

Disassembly of section .text.alarm_pool_core_num:

00000000 <alarm_pool_core_num>:
   0:	7840      	ldrb	r0, [r0, #1]
   2:	4770      	bx	lr

Disassembly of section .text.sleep_until:

00000000 <sleep_until>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	1f86      	subs	r6, r0, #6
   6:	f141 35ff 	adc.w	r5, r1, #4294967295	@ 0xffffffff
   a:	42b0      	cmp	r0, r6
   c:	eb71 0305 	sbcs.w	r3, r1, r5
  10:	bf38      	it	cc
  12:	2600      	movcc	r6, #0
  14:	b082      	sub	sp, #8
  16:	bf38      	it	cc
  18:	4635      	movcc	r5, r6
  1a:	4604      	mov	r4, r0
  1c:	460f      	mov	r7, r1
  1e:	f7ff fffe 	bl	0 <time_us_64>
  22:	1a30      	subs	r0, r6, r0
  24:	eb65 0301 	sbc.w	r3, r5, r1
  28:	2801      	cmp	r0, #1
  2a:	f173 0300 	sbcs.w	r3, r3, #0
  2e:	da06      	bge.n	3e <sleep_until+0x3e>
  30:	4620      	mov	r0, r4
  32:	4639      	mov	r1, r7
  34:	b002      	add	sp, #8
  36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  3a:	f7ff bffe 	b.w	0 <busy_wait_until>
  3e:	f7ff fffe 	bl	0 <time_us_64>
  42:	4286      	cmp	r6, r0
  44:	eb65 0101 	sbc.w	r1, r5, r1
  48:	2900      	cmp	r1, #0
  4a:	db0a      	blt.n	62 <sleep_until+0x62>
  4c:	2100      	movs	r1, #0
  4e:	4b17      	ldr	r3, [pc, #92]	@ (ac <sleep_until+0xac>)
  50:	4632      	mov	r2, r6
  52:	9300      	str	r3, [sp, #0]
  54:	4816      	ldr	r0, [pc, #88]	@ (b0 <sleep_until+0xb0>)
  56:	462b      	mov	r3, r5
  58:	9101      	str	r1, [sp, #4]
  5a:	f7ff fffe 	bl	0 <sleep_until>
  5e:	2800      	cmp	r0, #0
  60:	dbe6      	blt.n	30 <sleep_until+0x30>
  62:	f04f 0c00 	mov.w	ip, #0
  66:	4813      	ldr	r0, [pc, #76]	@ (b4 <sleep_until+0xb4>)
  68:	4a13      	ldr	r2, [pc, #76]	@ (b8 <sleep_until+0xb8>)
  6a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
  6c:	429d      	cmp	r5, r3
  6e:	d804      	bhi.n	7a <sleep_until+0x7a>
  70:	6a81      	ldr	r1, [r0, #40]	@ 0x28
  72:	42b1      	cmp	r1, r6
  74:	d2dc      	bcs.n	30 <sleep_until+0x30>
  76:	429d      	cmp	r5, r3
  78:	d1da      	bne.n	30 <sleep_until+0x30>
  7a:	6813      	ldr	r3, [r2, #0]
  7c:	f3ef 8110 	mrs	r1, PRIMASK
  80:	b672      	cpsid	i
  82:	e8d3 8fcf 	ldaexb	r8, [r3]
  86:	f05f 0e01 	movs.w	lr, #1
  8a:	f1b8 0f00 	cmp.w	r8, #0
  8e:	d1f8      	bne.n	82 <sleep_until+0x82>
  90:	e8c3 ef48 	strexb	r8, lr, [r3]
  94:	f1b8 0f00 	cmp.w	r8, #0
  98:	d1f3      	bne.n	82 <sleep_until+0x82>
  9a:	f3bf 8f5f 	dmb	sy
  9e:	6813      	ldr	r3, [r2, #0]
  a0:	e8c3 cf8f 	stlb	ip, [r3]
  a4:	f381 8810 	msr	PRIMASK, r1
  a8:	bf20      	wfe
  aa:	e7de      	b.n	6a <sleep_until+0x6a>
	...
  b4:	400b0000 	.word	0x400b0000
  b8:	00000000 	.word	0x00000000

Disassembly of section .text.sleep_us:

00000000 <sleep_us>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
   e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
  12:	1820      	adds	r0, r4, r0
  14:	eb45 0101 	adc.w	r1, r5, r1
  18:	4282      	cmp	r2, r0
  1a:	eb73 0401 	sbcs.w	r4, r3, r1
  1e:	bf38      	it	cc
  20:	4619      	movcc	r1, r3
  22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  26:	bf38      	it	cc
  28:	4610      	movcc	r0, r2
  2a:	f7ff bffe 	b.w	0 <sleep_us>
  2e:	bf00      	nop

Disassembly of section .text.sleep_ms:

00000000 <sleep_ms>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <time_us_64>
   8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
   c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
  10:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
  14:	fbe4 0103 	umlal	r0, r1, r4, r3
  18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  1c:	4584      	cmp	ip, r0
  1e:	eb72 0301 	sbcs.w	r3, r2, r1
  22:	bf3c      	itt	cc
  24:	4660      	movcc	r0, ip
  26:	4611      	movcc	r1, r2
  28:	f7ff bffe 	b.w	0 <sleep_ms>

Disassembly of section .text.best_effort_wfe_or_timeout:

00000000 <best_effort_wfe_or_timeout>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	4606      	mov	r6, r0
   6:	460d      	mov	r5, r1
   8:	b083      	sub	sp, #12
   a:	f3ef 8405 	mrs	r4, IPSR
   e:	b2e4      	uxtb	r4, r4
  10:	b13c      	cbz	r4, 22 <best_effort_wfe_or_timeout+0x22>
  12:	4b27      	ldr	r3, [pc, #156]	@ (b0 <best_effort_wfe_or_timeout+0xb0>)
  14:	6a58      	ldr	r0, [r3, #36]	@ 0x24
  16:	42a8      	cmp	r0, r5
  18:	d21c      	bcs.n	54 <best_effort_wfe_or_timeout+0x54>
  1a:	2000      	movs	r0, #0
  1c:	b003      	add	sp, #12
  1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  22:	4f24      	ldr	r7, [pc, #144]	@ (b4 <best_effort_wfe_or_timeout+0xb4>)
  24:	f8d7 900c 	ldr.w	r9, [r7, #12]
  28:	f897 8000 	ldrb.w	r8, [r7]
  2c:	4648      	mov	r0, r9
  2e:	f7ff fffe 	bl	0 <timer_time_us_64>
  32:	f108 0804 	add.w	r8, r8, #4
  36:	f859 3028 	ldr.w	r3, [r9, r8, lsl #2]
  3a:	1a1b      	subs	r3, r3, r0
  3c:	1a30      	subs	r0, r6, r0
  3e:	eb65 0101 	sbc.w	r1, r5, r1
  42:	4298      	cmp	r0, r3
  44:	f171 0100 	sbcs.w	r1, r1, #0
  48:	db11      	blt.n	6e <best_effort_wfe_or_timeout+0x6e>
  4a:	bf20      	wfe
  4c:	4b18      	ldr	r3, [pc, #96]	@ (b0 <best_effort_wfe_or_timeout+0xb0>)
  4e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
  50:	42a8      	cmp	r0, r5
  52:	d3e2      	bcc.n	1a <best_effort_wfe_or_timeout+0x1a>
  54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  56:	42b3      	cmp	r3, r6
  58:	d303      	bcc.n	62 <best_effort_wfe_or_timeout+0x62>
  5a:	2001      	movs	r0, #1
  5c:	b003      	add	sp, #12
  5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  62:	1b40      	subs	r0, r0, r5
  64:	bf18      	it	ne
  66:	2001      	movne	r0, #1
  68:	b003      	add	sp, #12
  6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  6e:	f7ff fffe 	bl	0 <time_us_64>
  72:	4286      	cmp	r6, r0
  74:	eb65 0101 	sbc.w	r1, r5, r1
  78:	2900      	cmp	r1, #0
  7a:	dbca      	blt.n	12 <best_effort_wfe_or_timeout+0x12>
  7c:	4b0e      	ldr	r3, [pc, #56]	@ (b8 <best_effort_wfe_or_timeout+0xb8>)
  7e:	4638      	mov	r0, r7
  80:	e9cd 3400 	strd	r3, r4, [sp]
  84:	4632      	mov	r2, r6
  86:	462b      	mov	r3, r5
  88:	f7ff fffe 	bl	0 <best_effort_wfe_or_timeout>
  8c:	1e01      	subs	r1, r0, #0
  8e:	ddc0      	ble.n	12 <best_effort_wfe_or_timeout+0x12>
  90:	4b07      	ldr	r3, [pc, #28]	@ (b0 <best_effort_wfe_or_timeout+0xb0>)
  92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  94:	42aa      	cmp	r2, r5
  96:	d308      	bcc.n	aa <best_effort_wfe_or_timeout+0xaa>
  98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  9a:	42b3      	cmp	r3, r6
  9c:	d303      	bcc.n	a6 <best_effort_wfe_or_timeout+0xa6>
  9e:	4805      	ldr	r0, [pc, #20]	@ (b4 <best_effort_wfe_or_timeout+0xb4>)
  a0:	f7ff fffe 	bl	0 <best_effort_wfe_or_timeout>
  a4:	e7b5      	b.n	12 <best_effort_wfe_or_timeout+0x12>
  a6:	42aa      	cmp	r2, r5
  a8:	d1f9      	bne.n	9e <best_effort_wfe_or_timeout+0x9e>
  aa:	bf20      	wfe
  ac:	e7f7      	b.n	9e <best_effort_wfe_or_timeout+0x9e>
  ae:	bf00      	nop
  b0:	400b0000 	.word	0x400b0000
	...

Disassembly of section .text.alarm_pool_add_repeating_timer_us:

00000000 <alarm_pool_add_repeating_timer_us>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	e9dd 1507 	ldrd	r1, r5, [sp, #28]
   a:	ea52 0003 	orrs.w	r0, r2, r3
   e:	d070      	beq.n	f2 <alarm_pool_add_repeating_timer_us+0xf2>
  10:	2b00      	cmp	r3, #0
  12:	4616      	mov	r6, r2
  14:	461f      	mov	r7, r3
  16:	db71      	blt.n	fc <alarm_pool_add_repeating_timer_us+0xfc>
  18:	9806      	ldr	r0, [sp, #24]
  1a:	e9c5 2300 	strd	r2, r3, [r5]
  1e:	6128      	str	r0, [r5, #16]
  20:	60ac      	str	r4, [r5, #8]
  22:	6169      	str	r1, [r5, #20]
  24:	f7ff fffe 	bl	0 <time_us_64>
  28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  2c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
  30:	1980      	adds	r0, r0, r6
  32:	eb47 0701 	adc.w	r7, r7, r1
  36:	4282      	cmp	r2, r0
  38:	eb73 0107 	sbcs.w	r1, r3, r7
  3c:	bf3c      	itt	cc
  3e:	461f      	movcc	r7, r3
  40:	4610      	movcc	r0, r2
  42:	6923      	ldr	r3, [r4, #16]
  44:	f3ef 8810 	mrs	r8, PRIMASK
  48:	b672      	cpsid	i
  4a:	e8d3 1fcf 	ldaexb	r1, [r3]
  4e:	2201      	movs	r2, #1
  50:	2900      	cmp	r1, #0
  52:	d1fa      	bne.n	4a <alarm_pool_add_repeating_timer_us+0x4a>
  54:	e8c3 2f41 	strexb	r1, r2, [r3]
  58:	2900      	cmp	r1, #0
  5a:	d1f6      	bne.n	4a <alarm_pool_add_repeating_timer_us+0x4a>
  5c:	f3bf 8f5f 	dmb	sy
  60:	f9b4 6002 	ldrsh.w	r6, [r4, #2]
  64:	6961      	ldr	r1, [r4, #20]
  66:	eb06 0346 	add.w	r3, r6, r6, lsl #1
  6a:	2e00      	cmp	r6, #0
  6c:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
  70:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  74:	db46      	blt.n	104 <alarm_pool_add_repeating_timer_us+0x104>
  76:	f831 200c 	ldrh.w	r2, [r1, ip]
  7a:	f04f 0e00 	mov.w	lr, #0
  7e:	8062      	strh	r2, [r4, #2]
  80:	6922      	ldr	r2, [r4, #16]
  82:	e8c2 ef8f 	stlb	lr, [r2]
  86:	f388 8810 	msr	PRIMASK, r8
  8a:	885a      	ldrh	r2, [r3, #2]
  8c:	e9c3 0702 	strd	r0, r7, [r3, #8]
  90:	3201      	adds	r2, #1
  92:	f3c2 020e 	ubfx	r2, r2, #0, #15
  96:	2a01      	cmp	r2, #1
  98:	bf38      	it	cc
  9a:	2201      	movcc	r2, #1
  9c:	481f      	ldr	r0, [pc, #124]	@ (11c <alarm_pool_add_repeating_timer_us+0x11c>)
  9e:	805a      	strh	r2, [r3, #2]
  a0:	615d      	str	r5, [r3, #20]
  a2:	6118      	str	r0, [r3, #16]
  a4:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  a8:	6923      	ldr	r3, [r4, #16]
  aa:	f3ef 8010 	mrs	r0, PRIMASK
  ae:	b672      	cpsid	i
  b0:	e8d3 8fcf 	ldaexb	r8, [r3]
  b4:	2701      	movs	r7, #1
  b6:	f1b8 0f00 	cmp.w	r8, #0
  ba:	d1f9      	bne.n	b0 <alarm_pool_add_repeating_timer_us+0xb0>
  bc:	e8c3 7f48 	strexb	r8, r7, [r3]
  c0:	f1b8 0f00 	cmp.w	r8, #0
  c4:	d1f4      	bne.n	b0 <alarm_pool_add_repeating_timer_us+0xb0>
  c6:	f3bf 8f5f 	dmb	sy
  ca:	88a3      	ldrh	r3, [r4, #4]
  cc:	f821 300c 	strh.w	r3, [r1, ip]
  d0:	80a6      	strh	r6, [r4, #4]
  d2:	6923      	ldr	r3, [r4, #16]
  d4:	e8c3 ef8f 	stlb	lr, [r3]
  d8:	f380 8810 	msr	PRIMASK, r0
  dc:	2001      	movs	r0, #1
  de:	7821      	ldrb	r1, [r4, #0]
  e0:	68e3      	ldr	r3, [r4, #12]
  e2:	fa00 f101 	lsl.w	r1, r0, r1
  e6:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
  ea:	6059      	str	r1, [r3, #4]
  ec:	60ea      	str	r2, [r5, #12]
  ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  f2:	2601      	movs	r6, #1
  f4:	2700      	movs	r7, #0
  f6:	4632      	mov	r2, r6
  f8:	463b      	mov	r3, r7
  fa:	e78d      	b.n	18 <alarm_pool_add_repeating_timer_us+0x18>
  fc:	4256      	negs	r6, r2
  fe:	eb63 0743 	sbc.w	r7, r3, r3, lsl #1
 102:	e789      	b.n	18 <alarm_pool_add_repeating_timer_us+0x18>
 104:	2000      	movs	r0, #0
 106:	6923      	ldr	r3, [r4, #16]
 108:	e8c3 0f8f 	stlb	r0, [r3]
 10c:	f388 8810 	msr	PRIMASK, r8
 110:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 114:	60ea      	str	r2, [r5, #12]
 116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 11a:	bf00      	nop
 11c:	00000000 	.word	0x00000000

Disassembly of section .text.cancel_repeating_timer:

00000000 <cancel_repeating_timer>:
   0:	4602      	mov	r2, r0
   2:	68c0      	ldr	r0, [r0, #12]
   4:	b900      	cbnz	r0, 8 <cancel_repeating_timer+0x8>
   6:	4770      	bx	lr
   8:	6891      	ldr	r1, [r2, #8]
   a:	1403      	asrs	r3, r0, #16
   c:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
  10:	ebbc 4f20 	cmp.w	ip, r0, asr #16
  14:	dd3d      	ble.n	92 <cancel_repeating_timer+0x92>
  16:	b530      	push	{r4, r5, lr}
  18:	694c      	ldr	r4, [r1, #20]
  1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  1e:	eb04 0cc3 	add.w	ip, r4, r3, lsl #3
  22:	690b      	ldr	r3, [r1, #16]
  24:	f3ef 8e10 	mrs	lr, PRIMASK
  28:	b672      	cpsid	i
  2a:	e8d3 5fcf 	ldaexb	r5, [r3]
  2e:	2401      	movs	r4, #1
  30:	2d00      	cmp	r5, #0
  32:	d1fa      	bne.n	2a <cancel_repeating_timer+0x2a>
  34:	e8c3 4f45 	strexb	r5, r4, [r3]
  38:	2d00      	cmp	r5, #0
  3a:	d1f6      	bne.n	2a <cancel_repeating_timer+0x2a>
  3c:	f3bf 8f5f 	dmb	sy
  40:	b283      	uxth	r3, r0
  42:	f8bc 0002 	ldrh.w	r0, [ip, #2]
  46:	b280      	uxth	r0, r0
  48:	4283      	cmp	r3, r0
  4a:	d009      	beq.n	60 <cancel_repeating_timer+0x60>
  4c:	2300      	movs	r3, #0
  4e:	6909      	ldr	r1, [r1, #16]
  50:	e8c1 3f8f 	stlb	r3, [r1]
  54:	f38e 8810 	msr	PRIMASK, lr
  58:	2300      	movs	r3, #0
  5a:	2000      	movs	r0, #0
  5c:	60d3      	str	r3, [r2, #12]
  5e:	bd30      	pop	{r4, r5, pc}
  60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
  64:	f8ac 3002 	strh.w	r3, [ip, #2]
  68:	f04f 0c01 	mov.w	ip, #1
  6c:	2300      	movs	r3, #0
  6e:	6908      	ldr	r0, [r1, #16]
  70:	f881 c006 	strb.w	ip, [r1, #6]
  74:	e8c0 3f8f 	stlb	r3, [r0]
  78:	f38e 8810 	msr	PRIMASK, lr
  7c:	68cb      	ldr	r3, [r1, #12]
  7e:	7809      	ldrb	r1, [r1, #0]
  80:	f503 5301 	add.w	r3, r3, #8256	@ 0x2040
  84:	fa0c f101 	lsl.w	r1, ip, r1
  88:	6059      	str	r1, [r3, #4]
  8a:	2300      	movs	r3, #0
  8c:	4660      	mov	r0, ip
  8e:	60d3      	str	r3, [r2, #12]
  90:	bd30      	pop	{r4, r5, pc}
  92:	2300      	movs	r3, #0
  94:	2000      	movs	r0, #0
  96:	60d3      	str	r3, [r2, #12]
  98:	4770      	bx	lr
  9a:	bf00      	nop

Disassembly of section .text.alarm_pool_timer_for_timer_num:

00000000 <alarm_pool_timer_for_timer_num>:
   0:	4a03      	ldr	r2, [pc, #12]	@ (10 <alarm_pool_timer_for_timer_num+0x10>)
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <alarm_pool_timer_for_timer_num+0x14>)
   4:	2800      	cmp	r0, #0
   6:	bf0c      	ite	eq
   8:	4610      	moveq	r0, r2
   a:	4618      	movne	r0, r3
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	400b0000 	.word	0x400b0000
  14:	400b8000 	.word	0x400b8000

Disassembly of section .text.alarm_pool_get_default_timer:

00000000 <alarm_pool_get_default_timer>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <alarm_pool_get_default_timer+0x4>)
   2:	4770      	bx	lr
   4:	400b0000 	.word	0x400b0000

Disassembly of section .text.alarm_pool_remaining_alarm_time_us:

00000000 <alarm_pool_remaining_alarm_time_us>:
   0:	8942      	ldrh	r2, [r0, #10]
   2:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
   6:	d94e      	bls.n	a6 <alarm_pool_remaining_alarm_time_us+0xa6>
   8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   a:	6942      	ldr	r2, [r0, #20]
   c:	140b      	asrs	r3, r1, #16
   e:	469e      	mov	lr, r3
  10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  14:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  18:	8853      	ldrh	r3, [r2, #2]
  1a:	fa1f fc81 	uxth.w	ip, r1
  1e:	b29b      	uxth	r3, r3
  20:	4563      	cmp	r3, ip
  22:	4604      	mov	r4, r0
  24:	d13b      	bne.n	9e <alarm_pool_remaining_alarm_time_us+0x9e>
  26:	6903      	ldr	r3, [r0, #16]
  28:	f3ef 8510 	mrs	r5, PRIMASK
  2c:	b672      	cpsid	i
  2e:	e8d3 1fcf 	ldaexb	r1, [r3]
  32:	2201      	movs	r2, #1
  34:	2900      	cmp	r1, #0
  36:	d1fa      	bne.n	2e <alarm_pool_remaining_alarm_time_us+0x2e>
  38:	e8c3 2f41 	strexb	r1, r2, [r3]
  3c:	2900      	cmp	r1, #0
  3e:	d1f6      	bne.n	2e <alarm_pool_remaining_alarm_time_us+0x2e>
  40:	f3bf 8f5f 	dmb	sy
  44:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
  48:	2b00      	cmp	r3, #0
  4a:	db11      	blt.n	70 <alarm_pool_remaining_alarm_time_us+0x70>
  4c:	6941      	ldr	r1, [r0, #20]
  4e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  52:	4573      	cmp	r3, lr
  54:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  58:	d102      	bne.n	60 <alarm_pool_remaining_alarm_time_us+0x60>
  5a:	e013      	b.n	84 <alarm_pool_remaining_alarm_time_us+0x84>
  5c:	4573      	cmp	r3, lr
  5e:	d011      	beq.n	84 <alarm_pool_remaining_alarm_time_us+0x84>
  60:	f9b2 3000 	ldrsh.w	r3, [r2]
  64:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  68:	2b00      	cmp	r3, #0
  6a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  6e:	daf5      	bge.n	5c <alarm_pool_remaining_alarm_time_us+0x5c>
  70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  74:	4601      	mov	r1, r0
  76:	2300      	movs	r3, #0
  78:	6922      	ldr	r2, [r4, #16]
  7a:	e8c2 3f8f 	stlb	r3, [r2]
  7e:	f385 8810 	msr	PRIMASK, r5
  82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  84:	8853      	ldrh	r3, [r2, #2]
  86:	b29b      	uxth	r3, r3
  88:	4563      	cmp	r3, ip
  8a:	d1f1      	bne.n	70 <alarm_pool_remaining_alarm_time_us+0x70>
  8c:	e9d2 6702 	ldrd	r6, r7, [r2, #8]
  90:	68e0      	ldr	r0, [r4, #12]
  92:	f7ff fffe 	bl	0 <timer_time_us_64>
  96:	1a30      	subs	r0, r6, r0
  98:	eb67 0101 	sbc.w	r1, r7, r1
  9c:	e7eb      	b.n	76 <alarm_pool_remaining_alarm_time_us+0x76>
  9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  a2:	4601      	mov	r1, r0
  a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  aa:	4601      	mov	r1, r0
  ac:	4770      	bx	lr
  ae:	bf00      	nop

Disassembly of section .text.alarm_pool_remaining_alarm_time_ms:

00000000 <alarm_pool_remaining_alarm_time_ms>:
   0:	8942      	ldrh	r2, [r0, #10]
   2:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
   6:	d964      	bls.n	d2 <alarm_pool_remaining_alarm_time_ms+0xd2>
   8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   a:	6942      	ldr	r2, [r0, #20]
   c:	140b      	asrs	r3, r1, #16
   e:	469e      	mov	lr, r3
  10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  14:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  18:	8853      	ldrh	r3, [r2, #2]
  1a:	fa1f fc81 	uxth.w	ip, r1
  1e:	b29b      	uxth	r3, r3
  20:	459c      	cmp	ip, r3
  22:	4604      	mov	r4, r0
  24:	d146      	bne.n	b4 <alarm_pool_remaining_alarm_time_ms+0xb4>
  26:	6903      	ldr	r3, [r0, #16]
  28:	f3ef 8510 	mrs	r5, PRIMASK
  2c:	b672      	cpsid	i
  2e:	e8d3 1fcf 	ldaexb	r1, [r3]
  32:	2201      	movs	r2, #1
  34:	2900      	cmp	r1, #0
  36:	d1fa      	bne.n	2e <alarm_pool_remaining_alarm_time_ms+0x2e>
  38:	e8c3 2f41 	strexb	r1, r2, [r3]
  3c:	2900      	cmp	r1, #0
  3e:	d1f6      	bne.n	2e <alarm_pool_remaining_alarm_time_ms+0x2e>
  40:	f3bf 8f5f 	dmb	sy
  44:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
  48:	2b00      	cmp	r3, #0
  4a:	db2d      	blt.n	a8 <alarm_pool_remaining_alarm_time_ms+0xa8>
  4c:	6941      	ldr	r1, [r0, #20]
  4e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  52:	459e      	cmp	lr, r3
  54:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  58:	d102      	bne.n	60 <alarm_pool_remaining_alarm_time_ms+0x60>
  5a:	e021      	b.n	a0 <alarm_pool_remaining_alarm_time_ms+0xa0>
  5c:	459e      	cmp	lr, r3
  5e:	d01f      	beq.n	a0 <alarm_pool_remaining_alarm_time_ms+0xa0>
  60:	f9b2 3000 	ldrsh.w	r3, [r2]
  64:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  68:	2b00      	cmp	r3, #0
  6a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  6e:	daf5      	bge.n	5c <alarm_pool_remaining_alarm_time_ms+0x5c>
  70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  74:	4601      	mov	r1, r0
  76:	2300      	movs	r3, #0
  78:	6922      	ldr	r2, [r4, #16]
  7a:	e8c2 3f8f 	stlb	r3, [r2]
  7e:	f385 8810 	msr	PRIMASK, r5
  82:	4299      	cmp	r1, r3
  84:	db0b      	blt.n	9e <alarm_pool_remaining_alarm_time_ms+0x9e>
  86:	f46f 727a 	mvn.w	r2, #1000	@ 0x3e8
  8a:	f240 13f3 	movw	r3, #499	@ 0x1f3
  8e:	4282      	cmp	r2, r0
  90:	418b      	sbcs	r3, r1
  92:	db12      	blt.n	ba <alarm_pool_remaining_alarm_time_ms+0xba>
  94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
  98:	2300      	movs	r3, #0
  9a:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  a0:	8853      	ldrh	r3, [r2, #2]
  a2:	b29b      	uxth	r3, r3
  a4:	459c      	cmp	ip, r3
  a6:	d00b      	beq.n	c0 <alarm_pool_remaining_alarm_time_ms+0xc0>
  a8:	2300      	movs	r3, #0
  aa:	6922      	ldr	r2, [r4, #16]
  ac:	e8c2 3f8f 	stlb	r3, [r2]
  b0:	f385 8810 	msr	PRIMASK, r5
  b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ba:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
  be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  c0:	68e0      	ldr	r0, [r4, #12]
  c2:	e9d2 6702 	ldrd	r6, r7, [r2, #8]
  c6:	f7ff fffe 	bl	0 <timer_time_us_64>
  ca:	1a30      	subs	r0, r6, r0
  cc:	eb67 0101 	sbc.w	r1, r7, r1
  d0:	e7d1      	b.n	76 <alarm_pool_remaining_alarm_time_ms+0x76>
  d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  d6:	4770      	bx	lr

Disassembly of section .text.remaining_alarm_time_us:

00000000 <remaining_alarm_time_us>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4c28      	ldr	r4, [pc, #160]	@ (a4 <remaining_alarm_time_us+0xa4>)
   4:	8962      	ldrh	r2, [r4, #10]
   6:	ebb2 4f10 	cmp.w	r2, r0, lsr #16
   a:	d947      	bls.n	9c <remaining_alarm_time_us+0x9c>
   c:	1403      	asrs	r3, r0, #16
   e:	6962      	ldr	r2, [r4, #20]
  10:	469c      	mov	ip, r3
  12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  1a:	8853      	ldrh	r3, [r2, #2]
  1c:	b280      	uxth	r0, r0
  1e:	b29b      	uxth	r3, r3
  20:	4298      	cmp	r0, r3
  22:	d13b      	bne.n	9c <remaining_alarm_time_us+0x9c>
  24:	6923      	ldr	r3, [r4, #16]
  26:	f3ef 8510 	mrs	r5, PRIMASK
  2a:	b672      	cpsid	i
  2c:	e8d3 1fcf 	ldaexb	r1, [r3]
  30:	2201      	movs	r2, #1
  32:	2900      	cmp	r1, #0
  34:	d1fa      	bne.n	2c <remaining_alarm_time_us+0x2c>
  36:	e8c3 2f41 	strexb	r1, r2, [r3]
  3a:	2900      	cmp	r1, #0
  3c:	d1f6      	bne.n	2c <remaining_alarm_time_us+0x2c>
  3e:	f3bf 8f5f 	dmb	sy
  42:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
  46:	2b00      	cmp	r3, #0
  48:	db11      	blt.n	6e <remaining_alarm_time_us+0x6e>
  4a:	6961      	ldr	r1, [r4, #20]
  4c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  50:	459c      	cmp	ip, r3
  52:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  56:	d102      	bne.n	5e <remaining_alarm_time_us+0x5e>
  58:	e013      	b.n	82 <remaining_alarm_time_us+0x82>
  5a:	459c      	cmp	ip, r3
  5c:	d011      	beq.n	82 <remaining_alarm_time_us+0x82>
  5e:	f9b2 3000 	ldrsh.w	r3, [r2]
  62:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  66:	2b00      	cmp	r3, #0
  68:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  6c:	daf5      	bge.n	5a <remaining_alarm_time_us+0x5a>
  6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  72:	4601      	mov	r1, r0
  74:	2300      	movs	r3, #0
  76:	6922      	ldr	r2, [r4, #16]
  78:	e8c2 3f8f 	stlb	r3, [r2]
  7c:	f385 8810 	msr	PRIMASK, r5
  80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  82:	8853      	ldrh	r3, [r2, #2]
  84:	b29b      	uxth	r3, r3
  86:	4298      	cmp	r0, r3
  88:	d1f1      	bne.n	6e <remaining_alarm_time_us+0x6e>
  8a:	e9d2 6702 	ldrd	r6, r7, [r2, #8]
  8e:	68e0      	ldr	r0, [r4, #12]
  90:	f7ff fffe 	bl	0 <timer_time_us_64>
  94:	1a30      	subs	r0, r6, r0
  96:	eb67 0101 	sbc.w	r1, r7, r1
  9a:	e7eb      	b.n	74 <remaining_alarm_time_us+0x74>
  9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  a0:	4601      	mov	r1, r0
  a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  a4:	00000000 	.word	0x00000000

Disassembly of section .text.remaining_alarm_time_ms:

00000000 <remaining_alarm_time_ms>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4c33      	ldr	r4, [pc, #204]	@ (d0 <remaining_alarm_time_ms+0xd0>)
   4:	8962      	ldrh	r2, [r4, #10]
   6:	ebb2 4f10 	cmp.w	r2, r0, lsr #16
   a:	d952      	bls.n	b2 <remaining_alarm_time_ms+0xb2>
   c:	1403      	asrs	r3, r0, #16
   e:	6962      	ldr	r2, [r4, #20]
  10:	469c      	mov	ip, r3
  12:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  1a:	8853      	ldrh	r3, [r2, #2]
  1c:	b280      	uxth	r0, r0
  1e:	b29b      	uxth	r3, r3
  20:	4298      	cmp	r0, r3
  22:	d146      	bne.n	b2 <remaining_alarm_time_ms+0xb2>
  24:	6923      	ldr	r3, [r4, #16]
  26:	f3ef 8510 	mrs	r5, PRIMASK
  2a:	b672      	cpsid	i
  2c:	e8d3 1fcf 	ldaexb	r1, [r3]
  30:	2201      	movs	r2, #1
  32:	2900      	cmp	r1, #0
  34:	d1fa      	bne.n	2c <remaining_alarm_time_ms+0x2c>
  36:	e8c3 2f41 	strexb	r1, r2, [r3]
  3a:	2900      	cmp	r1, #0
  3c:	d1f6      	bne.n	2c <remaining_alarm_time_ms+0x2c>
  3e:	f3bf 8f5f 	dmb	sy
  42:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
  46:	2b00      	cmp	r3, #0
  48:	db2d      	blt.n	a6 <remaining_alarm_time_ms+0xa6>
  4a:	6961      	ldr	r1, [r4, #20]
  4c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  50:	459c      	cmp	ip, r3
  52:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  56:	d102      	bne.n	5e <remaining_alarm_time_ms+0x5e>
  58:	e021      	b.n	9e <remaining_alarm_time_ms+0x9e>
  5a:	459c      	cmp	ip, r3
  5c:	d01f      	beq.n	9e <remaining_alarm_time_ms+0x9e>
  5e:	f9b2 3000 	ldrsh.w	r3, [r2]
  62:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  66:	2b00      	cmp	r3, #0
  68:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  6c:	daf5      	bge.n	5a <remaining_alarm_time_ms+0x5a>
  6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  72:	4601      	mov	r1, r0
  74:	2300      	movs	r3, #0
  76:	6922      	ldr	r2, [r4, #16]
  78:	e8c2 3f8f 	stlb	r3, [r2]
  7c:	f385 8810 	msr	PRIMASK, r5
  80:	4299      	cmp	r1, r3
  82:	db0b      	blt.n	9c <remaining_alarm_time_ms+0x9c>
  84:	f46f 727a 	mvn.w	r2, #1000	@ 0x3e8
  88:	f240 13f3 	movw	r3, #499	@ 0x1f3
  8c:	4282      	cmp	r2, r0
  8e:	418b      	sbcs	r3, r1
  90:	db12      	blt.n	b8 <remaining_alarm_time_ms+0xb8>
  92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
  96:	2300      	movs	r3, #0
  98:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  9e:	8853      	ldrh	r3, [r2, #2]
  a0:	b29b      	uxth	r3, r3
  a2:	4298      	cmp	r0, r3
  a4:	d00b      	beq.n	be <remaining_alarm_time_ms+0xbe>
  a6:	2300      	movs	r3, #0
  a8:	6922      	ldr	r2, [r4, #16]
  aa:	e8c2 3f8f 	stlb	r3, [r2]
  ae:	f385 8810 	msr	PRIMASK, r5
  b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  b8:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
  bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  be:	68e0      	ldr	r0, [r4, #12]
  c0:	e9d2 6702 	ldrd	r6, r7, [r2, #8]
  c4:	f7ff fffe 	bl	0 <timer_time_us_64>
  c8:	1a30      	subs	r0, r6, r0
  ca:	eb67 0101 	sbc.w	r1, r7, r1
  ce:	e7d1      	b.n	74 <remaining_alarm_time_ms+0x74>
  d0:	00000000 	.word	0x00000000

timeout_helper.c.o:     file format elf32-littlearm


Disassembly of section .text.check_single_timeout_us:

00000000 <check_single_timeout_us>:
   0:	4a08      	ldr	r2, [pc, #32]	@ (24 <check_single_timeout_us+0x24>)
   2:	e9d0 0300 	ldrd	r0, r3, [r0]
   6:	6a51      	ldr	r1, [r2, #36]	@ 0x24
   8:	428b      	cmp	r3, r1
   a:	d804      	bhi.n	16 <check_single_timeout_us+0x16>
   c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
   e:	4282      	cmp	r2, r0
  10:	d303      	bcc.n	1a <check_single_timeout_us+0x1a>
  12:	2001      	movs	r0, #1
  14:	4770      	bx	lr
  16:	2000      	movs	r0, #0
  18:	4770      	bx	lr
  1a:	1a58      	subs	r0, r3, r1
  1c:	bf18      	it	ne
  1e:	2001      	movne	r0, #1
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	400b0000 	.word	0x400b0000

Disassembly of section .text.check_per_iteration_timeout_us:

00000000 <check_per_iteration_timeout_us>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	b981      	cbnz	r1, 28 <check_per_iteration_timeout_us+0x28>
   6:	e9d0 0100 	ldrd	r0, r1, [r0]
   a:	4b11      	ldr	r3, [pc, #68]	@ (50 <check_per_iteration_timeout_us+0x50>)
   c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
   e:	4291      	cmp	r1, r2
  10:	d804      	bhi.n	1c <check_per_iteration_timeout_us+0x1c>
  12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  14:	4283      	cmp	r3, r0
  16:	d303      	bcc.n	20 <check_per_iteration_timeout_us+0x20>
  18:	2001      	movs	r0, #1
  1a:	bd70      	pop	{r4, r5, r6, pc}
  1c:	2000      	movs	r0, #0
  1e:	bd70      	pop	{r4, r5, r6, pc}
  20:	1a88      	subs	r0, r1, r2
  22:	bf18      	it	ne
  24:	2001      	movne	r0, #1
  26:	bd70      	pop	{r4, r5, r6, pc}
  28:	e9d0 6402 	ldrd	r6, r4, [r0, #8]
  2c:	f7ff fffe 	bl	0 <time_us_64>
  30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  34:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
  38:	1830      	adds	r0, r6, r0
  3a:	eb44 0101 	adc.w	r1, r4, r1
  3e:	4282      	cmp	r2, r0
  40:	eb73 0401 	sbcs.w	r4, r3, r1
  44:	bf3c      	itt	cc
  46:	4610      	movcc	r0, r2
  48:	4619      	movcc	r1, r3
  4a:	e9c5 0100 	strd	r0, r1, [r5]
  4e:	e7dc      	b.n	a <check_per_iteration_timeout_us+0xa>
  50:	400b0000 	.word	0x400b0000

Disassembly of section .text.init_single_timeout_until:

00000000 <init_single_timeout_until>:
   0:	4601      	mov	r1, r0
   2:	4802      	ldr	r0, [pc, #8]	@ (c <init_single_timeout_until+0xc>)
   4:	e9c1 2300 	strd	r2, r3, [r1]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000

Disassembly of section .text.init_per_iteration_timeout_us:

00000000 <init_per_iteration_timeout_us>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4616      	mov	r6, r2
   4:	461f      	mov	r7, r3
   6:	4605      	mov	r5, r0
   8:	f7ff fffe 	bl	0 <time_us_64>
   c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  10:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
  14:	1834      	adds	r4, r6, r0
  16:	eb47 0101 	adc.w	r1, r7, r1
  1a:	42a2      	cmp	r2, r4
  1c:	eb73 0001 	sbcs.w	r0, r3, r1
  20:	bf3c      	itt	cc
  22:	4614      	movcc	r4, r2
  24:	4619      	movcc	r1, r3
  26:	e9c5 6702 	strd	r6, r7, [r5, #8]
  2a:	e9c5 4100 	strd	r4, r1, [r5]
  2e:	4801      	ldr	r0, [pc, #4]	@ (34 <init_per_iteration_timeout_us+0x34>)
  30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  32:	bf00      	nop
  34:	00000000 	.word	0x00000000

timer.c.o:     file format elf32-littlearm


Disassembly of section .text.hardware_alarm_irq_handler:

00000000 <hardware_alarm_irq_handler>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f3ef 8005 	mrs	r0, IPSR
   8:	b2c0      	uxtb	r0, r0
   a:	4928      	ldr	r1, [pc, #160]	@ (ac <hardware_alarm_irq_handler+0xac>)
   c:	f1a0 0210 	sub.w	r2, r0, #16
  10:	0894      	lsrs	r4, r2, #2
  12:	4b27      	ldr	r3, [pc, #156]	@ (b0 <hardware_alarm_irq_handler+0xb0>)
  14:	f000 0003 	and.w	r0, r0, #3
  18:	bf18      	it	ne
  1a:	460b      	movne	r3, r1
  1c:	f3ef 8710 	mrs	r7, PRIMASK
  20:	b672      	cpsid	i
  22:	4d24      	ldr	r5, [pc, #144]	@ (b4 <hardware_alarm_irq_handler+0xb4>)
  24:	e8d5 1fcf 	ldaexb	r1, [r5]
  28:	2201      	movs	r2, #1
  2a:	2900      	cmp	r1, #0
  2c:	d1fa      	bne.n	24 <hardware_alarm_irq_handler+0x24>
  2e:	e8c5 2f41 	strexb	r1, r2, [r5]
  32:	2900      	cmp	r1, #0
  34:	d1f6      	bne.n	24 <hardware_alarm_irq_handler+0x24>
  36:	f3bf 8f5f 	dmb	sy
  3a:	2201      	movs	r2, #1
  3c:	4e1e      	ldr	r6, [pc, #120]	@ (b8 <hardware_alarm_irq_handler+0xb8>)
  3e:	4082      	lsls	r2, r0
  40:	f816 e004 	ldrb.w	lr, [r6, r4]
  44:	f503 5c41 	add.w	ip, r3, #12352	@ 0x3040
  48:	fa2e f100 	lsr.w	r1, lr, r0
  4c:	f011 0101 	ands.w	r1, r1, #1
  50:	63da      	str	r2, [r3, #60]	@ 0x3c
  52:	f8cc 2004 	str.w	r2, [ip, #4]
  56:	d018      	beq.n	8a <hardware_alarm_irq_handler+0x8a>
  58:	f8df c064 	ldr.w	ip, [pc, #100]	@ c0 <hardware_alarm_irq_handler+0xc0>
  5c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
  60:	f85c c021 	ldr.w	ip, [ip, r1, lsl #2]
  64:	f8d3 8024 	ldr.w	r8, [r3, #36]	@ 0x24
  68:	45e0      	cmp	r8, ip
  6a:	d314      	bcc.n	96 <hardware_alarm_irq_handler+0x96>
  6c:	ea2e 0302 	bic.w	r3, lr, r2
  70:	5533      	strb	r3, [r6, r4]
  72:	4b12      	ldr	r3, [pc, #72]	@ (bc <hardware_alarm_irq_handler+0xbc>)
  74:	2200      	movs	r2, #0
  76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  7a:	e8c5 2f8f 	stlb	r2, [r5]
  7e:	f387 8810 	msr	PRIMASK, r7
  82:	b133      	cbz	r3, 92 <hardware_alarm_irq_handler+0x92>
  84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  88:	4718      	bx	r3
  8a:	e8c5 1f8f 	stlb	r1, [r5]
  8e:	f387 8810 	msr	PRIMASK, r7
  92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  96:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  9a:	6919      	ldr	r1, [r3, #16]
  9c:	2200      	movs	r2, #0
  9e:	6119      	str	r1, [r3, #16]
  a0:	e8c5 2f8f 	stlb	r2, [r5]
  a4:	f387 8810 	msr	PRIMASK, r7
  a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  ac:	400b8000 	.word	0x400b8000
  b0:	400b0000 	.word	0x400b0000
  b4:	0000000a 	.word	0x0000000a
	...

Disassembly of section .text.timer_hardware_alarm_claim:

00000000 <timer_hardware_alarm_claim>:
   0:	b410      	push	{r4}
   2:	4b05      	ldr	r3, [pc, #20]	@ (18 <timer_hardware_alarm_claim+0x18>)
   4:	4c05      	ldr	r4, [pc, #20]	@ (1c <timer_hardware_alarm_claim+0x1c>)
   6:	4a06      	ldr	r2, [pc, #24]	@ (20 <timer_hardware_alarm_claim+0x20>)
   8:	42a0      	cmp	r0, r4
   a:	bf14      	ite	ne
   c:	4618      	movne	r0, r3
   e:	1c58      	addeq	r0, r3, #1
  10:	f85d 4b04 	ldr.w	r4, [sp], #4
  14:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
  18:	00000000 	.word	0x00000000
  1c:	400b8000 	.word	0x400b8000
  20:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_claim:

00000000 <hardware_alarm_claim>:
   0:	4601      	mov	r1, r0
   2:	4a02      	ldr	r2, [pc, #8]	@ (c <hardware_alarm_claim+0xc>)
   4:	4802      	ldr	r0, [pc, #8]	@ (10 <hardware_alarm_claim+0x10>)
   6:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
   a:	bf00      	nop
	...

Disassembly of section .text.timer_hardware_alarm_unclaim:

00000000 <timer_hardware_alarm_unclaim>:
   0:	4a03      	ldr	r2, [pc, #12]	@ (10 <timer_hardware_alarm_unclaim+0x10>)
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <timer_hardware_alarm_unclaim+0x14>)
   4:	4290      	cmp	r0, r2
   6:	bf14      	ite	ne
   8:	4618      	movne	r0, r3
   a:	1c58      	addeq	r0, r3, #1
   c:	f7ff bffe 	b.w	0 <hw_claim_clear>
  10:	400b8000 	.word	0x400b8000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_unclaim:

00000000 <hardware_alarm_unclaim>:
   0:	4601      	mov	r1, r0
   2:	4801      	ldr	r0, [pc, #4]	@ (8 <hardware_alarm_unclaim+0x8>)
   4:	f7ff bffe 	b.w	0 <hw_claim_clear>
   8:	00000000 	.word	0x00000000

Disassembly of section .text.timer_hardware_alarm_is_claimed:

00000000 <timer_hardware_alarm_is_claimed>:
   0:	4a03      	ldr	r2, [pc, #12]	@ (10 <timer_hardware_alarm_is_claimed+0x10>)
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <timer_hardware_alarm_is_claimed+0x14>)
   4:	4290      	cmp	r0, r2
   6:	bf14      	ite	ne
   8:	4618      	movne	r0, r3
   a:	1c58      	addeq	r0, r3, #1
   c:	f7ff bffe 	b.w	0 <hw_is_claimed>
  10:	400b8000 	.word	0x400b8000
  14:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_is_claimed:

00000000 <hardware_alarm_is_claimed>:
   0:	4601      	mov	r1, r0
   2:	4801      	ldr	r0, [pc, #4]	@ (8 <hardware_alarm_is_claimed+0x8>)
   4:	f7ff bffe 	b.w	0 <hw_is_claimed>
   8:	00000000 	.word	0x00000000

Disassembly of section .text.timer_hardware_alarm_claim_unused:

00000000 <timer_hardware_alarm_claim_unused>:
   0:	b510      	push	{r4, lr}
   2:	4a07      	ldr	r2, [pc, #28]	@ (20 <timer_hardware_alarm_claim_unused+0x20>)
   4:	4c07      	ldr	r4, [pc, #28]	@ (24 <timer_hardware_alarm_claim_unused+0x24>)
   6:	4b08      	ldr	r3, [pc, #32]	@ (28 <timer_hardware_alarm_claim_unused+0x28>)
   8:	b082      	sub	sp, #8
   a:	42a0      	cmp	r0, r4
   c:	bf14      	ite	ne
   e:	4610      	movne	r0, r2
  10:	1c50      	addeq	r0, r2, #1
  12:	9300      	str	r3, [sp, #0]
  14:	2200      	movs	r2, #0
  16:	2303      	movs	r3, #3
  18:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  1c:	b002      	add	sp, #8
  1e:	bd10      	pop	{r4, pc}
  20:	00000000 	.word	0x00000000
  24:	400b8000 	.word	0x400b8000
  28:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_claim_unused:

00000000 <hardware_alarm_claim_unused>:
   0:	b510      	push	{r4, lr}
   2:	4c05      	ldr	r4, [pc, #20]	@ (18 <hardware_alarm_claim_unused+0x18>)
   4:	b082      	sub	sp, #8
   6:	4601      	mov	r1, r0
   8:	2303      	movs	r3, #3
   a:	2200      	movs	r2, #0
   c:	9400      	str	r4, [sp, #0]
   e:	4803      	ldr	r0, [pc, #12]	@ (1c <hardware_alarm_claim_unused+0x1c>)
  10:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  14:	b002      	add	sp, #8
  16:	bd10      	pop	{r4, pc}
	...

Disassembly of section .text.timer_time_us_64:

00000000 <timer_time_us_64>:
   0:	4603      	mov	r3, r0
   2:	6a41      	ldr	r1, [r0, #36]	@ 0x24
   4:	460a      	mov	r2, r1
   6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
   8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
   a:	428a      	cmp	r2, r1
   c:	d1fa      	bne.n	4 <timer_time_us_64+0x4>
   e:	4770      	bx	lr

Disassembly of section .text.timer_busy_wait_us_32:

00000000 <timer_busy_wait_us_32>:
   0:	2900      	cmp	r1, #0
   2:	db05      	blt.n	10 <timer_busy_wait_us_32+0x10>
   4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
   6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
   8:	1a9b      	subs	r3, r3, r2
   a:	428b      	cmp	r3, r1
   c:	d3fb      	bcc.n	6 <timer_busy_wait_us_32+0x6>
   e:	4770      	bx	lr
  10:	b410      	push	{r4}
  12:	4a17      	ldr	r2, [pc, #92]	@ (70 <timer_busy_wait_us_32+0x70>)
  14:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  16:	4618      	mov	r0, r3
  18:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  1a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  1c:	4283      	cmp	r3, r0
  1e:	d1fa      	bne.n	16 <timer_busy_wait_us_32+0x16>
  20:	1909      	adds	r1, r1, r4
  22:	f153 0300 	adcs.w	r3, r3, #0
  26:	f04f 0200 	mov.w	r2, #0
  2a:	bf28      	it	cs
  2c:	2201      	movcs	r2, #1
  2e:	b9a2      	cbnz	r2, 5a <timer_busy_wait_us_32+0x5a>
  30:	4a0f      	ldr	r2, [pc, #60]	@ (70 <timer_busy_wait_us_32+0x70>)
  32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
  34:	4293      	cmp	r3, r2
  36:	d903      	bls.n	40 <timer_busy_wait_us_32+0x40>
  38:	480d      	ldr	r0, [pc, #52]	@ (70 <timer_busy_wait_us_32+0x70>)
  3a:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  3c:	429a      	cmp	r2, r3
  3e:	d3fc      	bcc.n	3a <timer_busy_wait_us_32+0x3a>
  40:	429a      	cmp	r2, r3
  42:	d107      	bne.n	54 <timer_busy_wait_us_32+0x54>
  44:	4a0a      	ldr	r2, [pc, #40]	@ (70 <timer_busy_wait_us_32+0x70>)
  46:	e002      	b.n	4e <timer_busy_wait_us_32+0x4e>
  48:	6a50      	ldr	r0, [r2, #36]	@ 0x24
  4a:	4298      	cmp	r0, r3
  4c:	d102      	bne.n	54 <timer_busy_wait_us_32+0x54>
  4e:	6a90      	ldr	r0, [r2, #40]	@ 0x28
  50:	4281      	cmp	r1, r0
  52:	d8f9      	bhi.n	48 <timer_busy_wait_us_32+0x48>
  54:	f85d 4b04 	ldr.w	r4, [sp], #4
  58:	4770      	bx	lr
  5a:	4b05      	ldr	r3, [pc, #20]	@ (70 <timer_busy_wait_us_32+0x70>)
  5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  5e:	1c5a      	adds	r2, r3, #1
  60:	bf08      	it	eq
  62:	4619      	moveq	r1, r3
  64:	d0ee      	beq.n	44 <timer_busy_wait_us_32+0x44>
  66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  6a:	4619      	mov	r1, r3
  6c:	e7e4      	b.n	38 <timer_busy_wait_us_32+0x38>
  6e:	bf00      	nop
  70:	400b0000 	.word	0x400b0000

Disassembly of section .text.timer_busy_wait_us:

00000000 <timer_busy_wait_us>:
   0:	b510      	push	{r4, lr}
   2:	469e      	mov	lr, r3
   4:	6a41      	ldr	r1, [r0, #36]	@ 0x24
   6:	468c      	mov	ip, r1
   8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
   a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
   c:	4561      	cmp	r1, ip
   e:	d1fa      	bne.n	6 <timer_busy_wait_us+0x6>
  10:	18d3      	adds	r3, r2, r3
  12:	eb5e 0201 	adcs.w	r2, lr, r1
  16:	f04f 0400 	mov.w	r4, #0
  1a:	bf28      	it	cs
  1c:	2401      	movcs	r4, #1
  1e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  20:	b19c      	cbz	r4, 4a <timer_busy_wait_us+0x4a>
  22:	1c4b      	adds	r3, r1, #1
  24:	bf08      	it	eq
  26:	460b      	moveq	r3, r1
  28:	d00b      	beq.n	42 <timer_busy_wait_us+0x42>
  2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  2e:	4613      	mov	r3, r2
  30:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  32:	4291      	cmp	r1, r2
  34:	d3fc      	bcc.n	30 <timer_busy_wait_us+0x30>
  36:	4291      	cmp	r1, r2
  38:	d003      	beq.n	42 <timer_busy_wait_us+0x42>
  3a:	bd10      	pop	{r4, pc}
  3c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  3e:	428a      	cmp	r2, r1
  40:	d1fb      	bne.n	3a <timer_busy_wait_us+0x3a>
  42:	6a82      	ldr	r2, [r0, #40]	@ 0x28
  44:	429a      	cmp	r2, r3
  46:	d3f9      	bcc.n	3c <timer_busy_wait_us+0x3c>
  48:	bd10      	pop	{r4, pc}
  4a:	428a      	cmp	r2, r1
  4c:	d9f3      	bls.n	36 <timer_busy_wait_us+0x36>
  4e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  50:	4291      	cmp	r1, r2
  52:	d3ed      	bcc.n	30 <timer_busy_wait_us+0x30>
  54:	e7ef      	b.n	36 <timer_busy_wait_us+0x36>
  56:	bf00      	nop

Disassembly of section .text.timer_busy_wait_ms:

00000000 <timer_busy_wait_ms>:
   0:	4b1c      	ldr	r3, [pc, #112]	@ (74 <timer_busy_wait_ms+0x74>)
   2:	4299      	cmp	r1, r3
   4:	d809      	bhi.n	1a <timer_busy_wait_ms+0x1a>
   6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
   a:	fb03 f101 	mul.w	r1, r3, r1
   e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
  10:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  12:	1a9b      	subs	r3, r3, r2
  14:	428b      	cmp	r3, r1
  16:	d3fb      	bcc.n	10 <timer_busy_wait_ms+0x10>
  18:	4770      	bx	lr
  1a:	f44f 7c7a 	mov.w	ip, #1000	@ 0x3e8
  1e:	b430      	push	{r4, r5}
  20:	fba1 1c0c 	umull	r1, ip, r1, ip
  24:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  26:	4613      	mov	r3, r2
  28:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  2a:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  2c:	429a      	cmp	r2, r3
  2e:	d1fa      	bne.n	26 <timer_busy_wait_ms+0x26>
  30:	190b      	adds	r3, r1, r4
  32:	eb5c 0202 	adcs.w	r2, ip, r2
  36:	f04f 0500 	mov.w	r5, #0
  3a:	bf28      	it	cs
  3c:	2501      	movcs	r5, #1
  3e:	b145      	cbz	r5, 52 <timer_busy_wait_ms+0x52>
  40:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  42:	1c53      	adds	r3, r2, #1
  44:	bf08      	it	eq
  46:	4613      	moveq	r3, r2
  48:	d00b      	beq.n	62 <timer_busy_wait_ms+0x62>
  4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  4e:	4613      	mov	r3, r2
  50:	e002      	b.n	58 <timer_busy_wait_ms+0x58>
  52:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  54:	428a      	cmp	r2, r1
  56:	d908      	bls.n	6a <timer_busy_wait_ms+0x6a>
  58:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  5a:	4291      	cmp	r1, r2
  5c:	d3fc      	bcc.n	58 <timer_busy_wait_ms+0x58>
  5e:	4291      	cmp	r1, r2
  60:	d105      	bne.n	6e <timer_busy_wait_ms+0x6e>
  62:	6a81      	ldr	r1, [r0, #40]	@ 0x28
  64:	4299      	cmp	r1, r3
  66:	d202      	bcs.n	6e <timer_busy_wait_ms+0x6e>
  68:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  6a:	4291      	cmp	r1, r2
  6c:	d0f9      	beq.n	62 <timer_busy_wait_ms+0x62>
  6e:	bc30      	pop	{r4, r5}
  70:	4770      	bx	lr
  72:	bf00      	nop
  74:	0020c49b 	.word	0x0020c49b

Disassembly of section .text.timer_busy_wait_until:

00000000 <timer_busy_wait_until>:
   0:	6a41      	ldr	r1, [r0, #36]	@ 0x24
   2:	428b      	cmp	r3, r1
   4:	d8fc      	bhi.n	0 <timer_busy_wait_until>
   6:	428b      	cmp	r3, r1
   8:	d003      	beq.n	12 <timer_busy_wait_until+0x12>
   a:	e006      	b.n	1a <timer_busy_wait_until+0x1a>
   c:	6a41      	ldr	r1, [r0, #36]	@ 0x24
   e:	428b      	cmp	r3, r1
  10:	d102      	bne.n	18 <timer_busy_wait_until+0x18>
  12:	6a81      	ldr	r1, [r0, #40]	@ 0x28
  14:	4291      	cmp	r1, r2
  16:	d3f9      	bcc.n	c <timer_busy_wait_until+0xc>
  18:	4770      	bx	lr
  1a:	4770      	bx	lr

Disassembly of section .text.time_us_64:

00000000 <time_us_64>:
   0:	4b03      	ldr	r3, [pc, #12]	@ (10 <time_us_64+0x10>)
   2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
   4:	460a      	mov	r2, r1
   6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
   8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
   a:	4291      	cmp	r1, r2
   c:	d1fa      	bne.n	4 <time_us_64+0x4>
   e:	4770      	bx	lr
  10:	400b0000 	.word	0x400b0000

Disassembly of section .text.busy_wait_us_32:

00000000 <busy_wait_us_32>:
   0:	2800      	cmp	r0, #0
   2:	db06      	blt.n	12 <busy_wait_us_32+0x12>
   4:	4a1a      	ldr	r2, [pc, #104]	@ (70 <busy_wait_us_32+0x70>)
   6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
   8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
   a:	1a5b      	subs	r3, r3, r1
   c:	4298      	cmp	r0, r3
   e:	d8fb      	bhi.n	8 <busy_wait_us_32+0x8>
  10:	4770      	bx	lr
  12:	b410      	push	{r4}
  14:	4a16      	ldr	r2, [pc, #88]	@ (70 <busy_wait_us_32+0x70>)
  16:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  18:	4619      	mov	r1, r3
  1a:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  1c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  1e:	428b      	cmp	r3, r1
  20:	d1fa      	bne.n	18 <busy_wait_us_32+0x18>
  22:	1900      	adds	r0, r0, r4
  24:	f153 0300 	adcs.w	r3, r3, #0
  28:	f04f 0200 	mov.w	r2, #0
  2c:	bf28      	it	cs
  2e:	2201      	movcs	r2, #1
  30:	b9a2      	cbnz	r2, 5c <busy_wait_us_32+0x5c>
  32:	4a0f      	ldr	r2, [pc, #60]	@ (70 <busy_wait_us_32+0x70>)
  34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
  36:	4293      	cmp	r3, r2
  38:	d903      	bls.n	42 <busy_wait_us_32+0x42>
  3a:	490d      	ldr	r1, [pc, #52]	@ (70 <busy_wait_us_32+0x70>)
  3c:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
  3e:	429a      	cmp	r2, r3
  40:	d3fc      	bcc.n	3c <busy_wait_us_32+0x3c>
  42:	429a      	cmp	r2, r3
  44:	d107      	bne.n	56 <busy_wait_us_32+0x56>
  46:	4a0a      	ldr	r2, [pc, #40]	@ (70 <busy_wait_us_32+0x70>)
  48:	e002      	b.n	50 <busy_wait_us_32+0x50>
  4a:	6a51      	ldr	r1, [r2, #36]	@ 0x24
  4c:	4299      	cmp	r1, r3
  4e:	d102      	bne.n	56 <busy_wait_us_32+0x56>
  50:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  52:	4281      	cmp	r1, r0
  54:	d3f9      	bcc.n	4a <busy_wait_us_32+0x4a>
  56:	f85d 4b04 	ldr.w	r4, [sp], #4
  5a:	4770      	bx	lr
  5c:	4b04      	ldr	r3, [pc, #16]	@ (70 <busy_wait_us_32+0x70>)
  5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  60:	1c5a      	adds	r2, r3, #1
  62:	bf08      	it	eq
  64:	4618      	moveq	r0, r3
  66:	d0ee      	beq.n	46 <busy_wait_us_32+0x46>
  68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  6c:	4618      	mov	r0, r3
  6e:	e7e4      	b.n	3a <busy_wait_us_32+0x3a>
  70:	400b0000 	.word	0x400b0000

Disassembly of section .text.busy_wait_us:

00000000 <busy_wait_us>:
   0:	b410      	push	{r4}
   2:	4a17      	ldr	r2, [pc, #92]	@ (60 <busy_wait_us+0x60>)
   4:	6a53      	ldr	r3, [r2, #36]	@ 0x24
   6:	469c      	mov	ip, r3
   8:	6a94      	ldr	r4, [r2, #40]	@ 0x28
   a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
   c:	4563      	cmp	r3, ip
   e:	d1fa      	bne.n	6 <busy_wait_us+0x6>
  10:	1900      	adds	r0, r0, r4
  12:	4159      	adcs	r1, r3
  14:	f04f 0200 	mov.w	r2, #0
  18:	bf28      	it	cs
  1a:	2201      	movcs	r2, #1
  1c:	4603      	mov	r3, r0
  1e:	b1ca      	cbz	r2, 54 <busy_wait_us+0x54>
  20:	4b0f      	ldr	r3, [pc, #60]	@ (60 <busy_wait_us+0x60>)
  22:	6a59      	ldr	r1, [r3, #36]	@ 0x24
  24:	1c4b      	adds	r3, r1, #1
  26:	bf08      	it	eq
  28:	460b      	moveq	r3, r1
  2a:	d008      	beq.n	3e <busy_wait_us+0x3e>
  2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  30:	460b      	mov	r3, r1
  32:	480b      	ldr	r0, [pc, #44]	@ (60 <busy_wait_us+0x60>)
  34:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  36:	428a      	cmp	r2, r1
  38:	d3fc      	bcc.n	34 <busy_wait_us+0x34>
  3a:	428a      	cmp	r2, r1
  3c:	d107      	bne.n	4e <busy_wait_us+0x4e>
  3e:	4a08      	ldr	r2, [pc, #32]	@ (60 <busy_wait_us+0x60>)
  40:	e002      	b.n	48 <busy_wait_us+0x48>
  42:	6a50      	ldr	r0, [r2, #36]	@ 0x24
  44:	4288      	cmp	r0, r1
  46:	d102      	bne.n	4e <busy_wait_us+0x4e>
  48:	6a90      	ldr	r0, [r2, #40]	@ 0x28
  4a:	4298      	cmp	r0, r3
  4c:	d3f9      	bcc.n	42 <busy_wait_us+0x42>
  4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  52:	4770      	bx	lr
  54:	4a02      	ldr	r2, [pc, #8]	@ (60 <busy_wait_us+0x60>)
  56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
  58:	4291      	cmp	r1, r2
  5a:	d8ea      	bhi.n	32 <busy_wait_us+0x32>
  5c:	e7ed      	b.n	3a <busy_wait_us+0x3a>
  5e:	bf00      	nop
  60:	400b0000 	.word	0x400b0000

Disassembly of section .text.busy_wait_ms:

00000000 <busy_wait_ms>:
   0:	4b1f      	ldr	r3, [pc, #124]	@ (80 <busy_wait_ms+0x80>)
   2:	4298      	cmp	r0, r3
   4:	d80a      	bhi.n	1c <busy_wait_ms+0x1c>
   6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
   a:	4a1e      	ldr	r2, [pc, #120]	@ (84 <busy_wait_ms+0x84>)
   c:	fb03 f000 	mul.w	r0, r3, r0
  10:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  12:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  14:	1a5b      	subs	r3, r3, r1
  16:	4298      	cmp	r0, r3
  18:	d8fb      	bhi.n	12 <busy_wait_ms+0x12>
  1a:	4770      	bx	lr
  1c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
  20:	b430      	push	{r4, r5}
  22:	4b18      	ldr	r3, [pc, #96]	@ (84 <busy_wait_ms+0x84>)
  24:	fba0 0101 	umull	r0, r1, r0, r1
  28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  2a:	4694      	mov	ip, r2
  2c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
  2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  30:	4562      	cmp	r2, ip
  32:	d1fa      	bne.n	2a <busy_wait_ms+0x2a>
  34:	1903      	adds	r3, r0, r4
  36:	414a      	adcs	r2, r1
  38:	f04f 0500 	mov.w	r5, #0
  3c:	bf28      	it	cs
  3e:	2501      	movcs	r5, #1
  40:	b99d      	cbnz	r5, 6a <busy_wait_ms+0x6a>
  42:	4910      	ldr	r1, [pc, #64]	@ (84 <busy_wait_ms+0x84>)
  44:	6a49      	ldr	r1, [r1, #36]	@ 0x24
  46:	428a      	cmp	r2, r1
  48:	d903      	bls.n	52 <busy_wait_ms+0x52>
  4a:	480e      	ldr	r0, [pc, #56]	@ (84 <busy_wait_ms+0x84>)
  4c:	6a41      	ldr	r1, [r0, #36]	@ 0x24
  4e:	4291      	cmp	r1, r2
  50:	d3fc      	bcc.n	4c <busy_wait_ms+0x4c>
  52:	4291      	cmp	r1, r2
  54:	d107      	bne.n	66 <busy_wait_ms+0x66>
  56:	490b      	ldr	r1, [pc, #44]	@ (84 <busy_wait_ms+0x84>)
  58:	e002      	b.n	60 <busy_wait_ms+0x60>
  5a:	6a48      	ldr	r0, [r1, #36]	@ 0x24
  5c:	4290      	cmp	r0, r2
  5e:	d102      	bne.n	66 <busy_wait_ms+0x66>
  60:	6a88      	ldr	r0, [r1, #40]	@ 0x28
  62:	4298      	cmp	r0, r3
  64:	d3f9      	bcc.n	5a <busy_wait_ms+0x5a>
  66:	bc30      	pop	{r4, r5}
  68:	4770      	bx	lr
  6a:	4b06      	ldr	r3, [pc, #24]	@ (84 <busy_wait_ms+0x84>)
  6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  6e:	1c53      	adds	r3, r2, #1
  70:	bf08      	it	eq
  72:	4613      	moveq	r3, r2
  74:	d0ef      	beq.n	56 <busy_wait_ms+0x56>
  76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  7a:	4613      	mov	r3, r2
  7c:	e7e5      	b.n	4a <busy_wait_ms+0x4a>
  7e:	bf00      	nop
  80:	0020c49b 	.word	0x0020c49b
  84:	400b0000 	.word	0x400b0000

Disassembly of section .text.busy_wait_until:

00000000 <busy_wait_until>:
   0:	4a07      	ldr	r2, [pc, #28]	@ (20 <busy_wait_until+0x20>)
   2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
   4:	4299      	cmp	r1, r3
   6:	d8fc      	bhi.n	2 <busy_wait_until+0x2>
   8:	4299      	cmp	r1, r3
   a:	d107      	bne.n	1c <busy_wait_until+0x1c>
   c:	4b04      	ldr	r3, [pc, #16]	@ (20 <busy_wait_until+0x20>)
   e:	e002      	b.n	16 <busy_wait_until+0x16>
  10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  12:	4291      	cmp	r1, r2
  14:	d102      	bne.n	1c <busy_wait_until+0x1c>
  16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  18:	4282      	cmp	r2, r0
  1a:	d3f9      	bcc.n	10 <busy_wait_until+0x10>
  1c:	4770      	bx	lr
  1e:	bf00      	nop
  20:	400b0000 	.word	0x400b0000

Disassembly of section .text.timer_hardware_alarm_set_callback:

00000000 <timer_hardware_alarm_set_callback>:
   0:	4b27      	ldr	r3, [pc, #156]	@ (a0 <timer_hardware_alarm_set_callback+0xa0>)
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	1ac3      	subs	r3, r0, r3
   8:	fab3 f383 	clz	r3, r3
   c:	095b      	lsrs	r3, r3, #5
   e:	460c      	mov	r4, r1
  10:	4615      	mov	r5, r2
  12:	eb01 0a83 	add.w	sl, r1, r3, lsl #2
  16:	f3ef 8710 	mrs	r7, PRIMASK
  1a:	b672      	cpsid	i
  1c:	f8df 8090 	ldr.w	r8, [pc, #144]	@ b0 <timer_hardware_alarm_set_callback+0xb0>
  20:	e8d8 1fcf 	ldaexb	r1, [r8]
  24:	2201      	movs	r2, #1
  26:	2900      	cmp	r1, #0
  28:	d1fa      	bne.n	20 <timer_hardware_alarm_set_callback+0x20>
  2a:	e8c8 2f41 	strexb	r1, r2, [r8]
  2e:	2900      	cmp	r1, #0
  30:	d1f6      	bne.n	20 <timer_hardware_alarm_set_callback+0x20>
  32:	f3bf 8f5f 	dmb	sy
  36:	b305      	cbz	r5, 7a <timer_hardware_alarm_set_callback+0x7a>
  38:	4606      	mov	r6, r0
  3a:	4650      	mov	r0, sl
  3c:	ea4f 0983 	mov.w	r9, r3, lsl #2
  40:	f7ff fffe 	bl	0 <irq_get_vtable_handler>
  44:	4917      	ldr	r1, [pc, #92]	@ (a4 <timer_hardware_alarm_set_callback+0xa4>)
  46:	4281      	cmp	r1, r0
  48:	d00b      	beq.n	62 <timer_hardware_alarm_set_callback+0x62>
  4a:	4650      	mov	r0, sl
  4c:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  50:	4650      	mov	r0, sl
  52:	2101      	movs	r1, #1
  54:	f7ff fffe 	bl	0 <irq_set_enabled>
  58:	2301      	movs	r3, #1
  5a:	f506 5001 	add.w	r0, r6, #8256	@ 0x2040
  5e:	40a3      	lsls	r3, r4
  60:	6003      	str	r3, [r0, #0]
  62:	4b11      	ldr	r3, [pc, #68]	@ (a8 <timer_hardware_alarm_set_callback+0xa8>)
  64:	eb09 0104 	add.w	r1, r9, r4
  68:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
  6c:	2300      	movs	r3, #0
  6e:	e8c8 3f8f 	stlb	r3, [r8]
  72:	f387 8810 	msr	PRIMASK, r7
  76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  7a:	2101      	movs	r1, #1
  7c:	480b      	ldr	r0, [pc, #44]	@ (ac <timer_hardware_alarm_set_callback+0xac>)
  7e:	4a0a      	ldr	r2, [pc, #40]	@ (a8 <timer_hardware_alarm_set_callback+0xa8>)
  80:	40a1      	lsls	r1, r4
  82:	f842 502a 	str.w	r5, [r2, sl, lsl #2]
  86:	5cc2      	ldrb	r2, [r0, r3]
  88:	ea22 0201 	bic.w	r2, r2, r1
  8c:	54c2      	strb	r2, [r0, r3]
  8e:	4905      	ldr	r1, [pc, #20]	@ (a4 <timer_hardware_alarm_set_callback+0xa4>)
  90:	4650      	mov	r0, sl
  92:	f7ff fffe 	bl	0 <irq_remove_handler>
  96:	4629      	mov	r1, r5
  98:	4650      	mov	r0, sl
  9a:	f7ff fffe 	bl	0 <irq_set_enabled>
  9e:	e7e5      	b.n	6c <timer_hardware_alarm_set_callback+0x6c>
  a0:	400b8000 	.word	0x400b8000
	...
  b0:	0000000a 	.word	0x0000000a

Disassembly of section .text.hardware_alarm_set_callback:

00000000 <hardware_alarm_set_callback>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f3ef 8710 	mrs	r7, PRIMASK
   a:	b672      	cpsid	i
   c:	4e1d      	ldr	r6, [pc, #116]	@ (84 <hardware_alarm_set_callback+0x84>)
   e:	e8d6 2fcf 	ldaexb	r2, [r6]
  12:	2301      	movs	r3, #1
  14:	2a00      	cmp	r2, #0
  16:	d1fa      	bne.n	e <hardware_alarm_set_callback+0xe>
  18:	e8c6 3f42 	strexb	r2, r3, [r6]
  1c:	2a00      	cmp	r2, #0
  1e:	d1f6      	bne.n	e <hardware_alarm_set_callback+0xe>
  20:	f3bf 8f5f 	dmb	sy
  24:	b1c1      	cbz	r1, 58 <hardware_alarm_set_callback+0x58>
  26:	f7ff fffe 	bl	0 <irq_get_vtable_handler>
  2a:	4917      	ldr	r1, [pc, #92]	@ (88 <hardware_alarm_set_callback+0x88>)
  2c:	4281      	cmp	r1, r0
  2e:	d00a      	beq.n	46 <hardware_alarm_set_callback+0x46>
  30:	4620      	mov	r0, r4
  32:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  36:	2101      	movs	r1, #1
  38:	4620      	mov	r0, r4
  3a:	f7ff fffe 	bl	0 <irq_set_enabled>
  3e:	2301      	movs	r3, #1
  40:	4a12      	ldr	r2, [pc, #72]	@ (8c <hardware_alarm_set_callback+0x8c>)
  42:	40a3      	lsls	r3, r4
  44:	6413      	str	r3, [r2, #64]	@ 0x40
  46:	4b12      	ldr	r3, [pc, #72]	@ (90 <hardware_alarm_set_callback+0x90>)
  48:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
  4c:	2300      	movs	r3, #0
  4e:	e8c6 3f8f 	stlb	r3, [r6]
  52:	f387 8810 	msr	PRIMASK, r7
  56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  58:	2201      	movs	r2, #1
  5a:	f8df c038 	ldr.w	ip, [pc, #56]	@ 94 <hardware_alarm_set_callback+0x94>
  5e:	4b0c      	ldr	r3, [pc, #48]	@ (90 <hardware_alarm_set_callback+0x90>)
  60:	4082      	lsls	r2, r0
  62:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
  66:	f89c 3000 	ldrb.w	r3, [ip]
  6a:	4907      	ldr	r1, [pc, #28]	@ (88 <hardware_alarm_set_callback+0x88>)
  6c:	ea23 0302 	bic.w	r3, r3, r2
  70:	f88c 3000 	strb.w	r3, [ip]
  74:	f7ff fffe 	bl	0 <irq_remove_handler>
  78:	4629      	mov	r1, r5
  7a:	4620      	mov	r0, r4
  7c:	f7ff fffe 	bl	0 <irq_set_enabled>
  80:	e7e4      	b.n	4c <hardware_alarm_set_callback+0x4c>
  82:	bf00      	nop
  84:	0000000a 	.word	0x0000000a
  88:	00000000 	.word	0x00000000
  8c:	400b2000 	.word	0x400b2000
	...

Disassembly of section .text.timer_hardware_alarm_set_target:

00000000 <timer_hardware_alarm_set_target>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	6a44      	ldr	r4, [r0, #36]	@ 0x24
   6:	b083      	sub	sp, #12
   8:	4625      	mov	r5, r4
   a:	6a86      	ldr	r6, [r0, #40]	@ 0x28
   c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
   e:	42ac      	cmp	r4, r5
  10:	d1fa      	bne.n	8 <timer_hardware_alarm_set_target+0x8>
  12:	4296      	cmp	r6, r2
  14:	419c      	sbcs	r4, r3
  16:	d238      	bcs.n	8a <timer_hardware_alarm_set_target+0x8a>
  18:	4c2e      	ldr	r4, [pc, #184]	@ (d4 <timer_hardware_alarm_set_target+0xd4>)
  1a:	eba0 0e04 	sub.w	lr, r0, r4
  1e:	fabe fe8e 	clz	lr, lr
  22:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
  26:	f3ef 8b10 	mrs	fp, PRIMASK
  2a:	b672      	cpsid	i
  2c:	f8df 80b0 	ldr.w	r8, [pc, #176]	@ e0 <timer_hardware_alarm_set_target+0xe0>
  30:	e8d8 5fcf 	ldaexb	r5, [r8]
  34:	2401      	movs	r4, #1
  36:	2d00      	cmp	r5, #0
  38:	d1fa      	bne.n	30 <timer_hardware_alarm_set_target+0x30>
  3a:	e8c8 4f45 	strexb	r5, r4, [r8]
  3e:	2d00      	cmp	r5, #0
  40:	d1f6      	bne.n	30 <timer_hardware_alarm_set_target+0x30>
  42:	f3bf 8f5f 	dmb	sy
  46:	2501      	movs	r5, #1
  48:	f8df 9098 	ldr.w	r9, [pc, #152]	@ e4 <timer_hardware_alarm_set_target+0xe4>
  4c:	408d      	lsls	r5, r1
  4e:	1d0c      	adds	r4, r1, #4
  50:	f819 a00e 	ldrb.w	sl, [r9, lr]
  54:	63c5      	str	r5, [r0, #60]	@ 0x3c
  56:	4e20      	ldr	r6, [pc, #128]	@ (d8 <timer_hardware_alarm_set_target+0xd8>)
  58:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
  5c:	eb01 078e 	add.w	r7, r1, lr, lsl #2
  60:	6a04      	ldr	r4, [r0, #32]
  62:	f846 3027 	str.w	r3, [r6, r7, lsl #2]
  66:	ea4a 0705 	orr.w	r7, sl, r5
  6a:	b2ff      	uxtb	r7, r7
  6c:	402c      	ands	r4, r5
  6e:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
  72:	f809 700e 	strb.w	r7, [r9, lr]
  76:	d10c      	bne.n	92 <timer_hardware_alarm_set_target+0x92>
  78:	2000      	movs	r0, #0
  7a:	2300      	movs	r3, #0
  7c:	e8c8 3f8f 	stlb	r3, [r8]
  80:	f38b 8810 	msr	PRIMASK, fp
  84:	b003      	add	sp, #12
  86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  8a:	2001      	movs	r0, #1
  8c:	b003      	add	sp, #12
  8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  92:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  94:	f8cd e004 	str.w	lr, [sp, #4]
  98:	46a6      	mov	lr, r4
  9a:	6a86      	ldr	r6, [r0, #40]	@ 0x28
  9c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  9e:	4574      	cmp	r4, lr
  a0:	d1fa      	bne.n	98 <timer_hardware_alarm_set_target+0x98>
  a2:	4296      	cmp	r6, r2
  a4:	419c      	sbcs	r4, r3
  a6:	f8dd e004 	ldr.w	lr, [sp, #4]
  aa:	d3e5      	bcc.n	78 <timer_hardware_alarm_set_target+0x78>
  ac:	45ba      	cmp	sl, r7
  ae:	d00f      	beq.n	d0 <timer_hardware_alarm_set_target+0xd0>
  b0:	2201      	movs	r2, #1
  b2:	448c      	add	ip, r1
  b4:	ea4f 135c 	mov.w	r3, ip, lsr #5
  b8:	4908      	ldr	r1, [pc, #32]	@ (dc <timer_hardware_alarm_set_target+0xdc>)
  ba:	f00c 0c1f 	and.w	ip, ip, #31
  be:	3360      	adds	r3, #96	@ 0x60
  c0:	fa02 f20c 	lsl.w	r2, r2, ip
  c4:	6205      	str	r5, [r0, #32]
  c6:	63c5      	str	r5, [r0, #60]	@ 0x3c
  c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  cc:	f809 a00e 	strb.w	sl, [r9, lr]
  d0:	2001      	movs	r0, #1
  d2:	e7d2      	b.n	7a <timer_hardware_alarm_set_target+0x7a>
  d4:	400b8000 	.word	0x400b8000
  d8:	00000000 	.word	0x00000000
  dc:	e000e100 	.word	0xe000e100
  e0:	0000000a 	.word	0x0000000a
  e4:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_set_target:

00000000 <hardware_alarm_set_target>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4c2b      	ldr	r4, [pc, #172]	@ (b4 <hardware_alarm_set_target+0xb4>)
   6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
   8:	468c      	mov	ip, r1
   a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
   c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
   e:	4561      	cmp	r1, ip
  10:	d1fa      	bne.n	8 <hardware_alarm_set_target+0x8>
  12:	4295      	cmp	r5, r2
  14:	4199      	sbcs	r1, r3
  16:	d22c      	bcs.n	72 <hardware_alarm_set_target+0x72>
  18:	f3ef 8810 	mrs	r8, PRIMASK
  1c:	b672      	cpsid	i
  1e:	4f26      	ldr	r7, [pc, #152]	@ (b8 <hardware_alarm_set_target+0xb8>)
  20:	e8d7 5fcf 	ldaexb	r5, [r7]
  24:	2101      	movs	r1, #1
  26:	2d00      	cmp	r5, #0
  28:	d1fa      	bne.n	20 <hardware_alarm_set_target+0x20>
  2a:	e8c7 1f45 	strexb	r5, r1, [r7]
  2e:	2d00      	cmp	r5, #0
  30:	d1f6      	bne.n	20 <hardware_alarm_set_target+0x20>
  32:	f3bf 8f5f 	dmb	sy
  36:	2601      	movs	r6, #1
  38:	f8df e088 	ldr.w	lr, [pc, #136]	@ c4 <hardware_alarm_set_target+0xc4>
  3c:	4086      	lsls	r6, r0
  3e:	f89e 9000 	ldrb.w	r9, [lr]
  42:	4d1e      	ldr	r5, [pc, #120]	@ (bc <hardware_alarm_set_target+0xbc>)
  44:	ea49 0c06 	orr.w	ip, r9, r6
  48:	1d01      	adds	r1, r0, #4
  4a:	fa5f fc8c 	uxtb.w	ip, ip
  4e:	f88e c000 	strb.w	ip, [lr]
  52:	63e6      	str	r6, [r4, #60]	@ 0x3c
  54:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
  58:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
  5c:	6a21      	ldr	r1, [r4, #32]
  5e:	4031      	ands	r1, r6
  60:	d10a      	bne.n	78 <hardware_alarm_set_target+0x78>
  62:	2000      	movs	r0, #0
  64:	2300      	movs	r3, #0
  66:	e8c7 3f8f 	stlb	r3, [r7]
  6a:	f388 8810 	msr	PRIMASK, r8
  6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  72:	2001      	movs	r0, #1
  74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  78:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  7a:	4c0e      	ldr	r4, [pc, #56]	@ (b4 <hardware_alarm_set_target+0xb4>)
  7c:	460d      	mov	r5, r1
  7e:	f8d4 a028 	ldr.w	sl, [r4, #40]	@ 0x28
  82:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  84:	42a9      	cmp	r1, r5
  86:	d1f9      	bne.n	7c <hardware_alarm_set_target+0x7c>
  88:	4592      	cmp	sl, r2
  8a:	eb71 0303 	sbcs.w	r3, r1, r3
  8e:	d3e8      	bcc.n	62 <hardware_alarm_set_target+0x62>
  90:	45e1      	cmp	r9, ip
  92:	d00c      	beq.n	ae <hardware_alarm_set_target+0xae>
  94:	2201      	movs	r2, #1
  96:	0943      	lsrs	r3, r0, #5
  98:	4909      	ldr	r1, [pc, #36]	@ (c0 <hardware_alarm_set_target+0xc0>)
  9a:	f000 001f 	and.w	r0, r0, #31
  9e:	3360      	adds	r3, #96	@ 0x60
  a0:	4082      	lsls	r2, r0
  a2:	6226      	str	r6, [r4, #32]
  a4:	63e6      	str	r6, [r4, #60]	@ 0x3c
  a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  aa:	f88e 9000 	strb.w	r9, [lr]
  ae:	2001      	movs	r0, #1
  b0:	e7d8      	b.n	64 <hardware_alarm_set_target+0x64>
  b2:	bf00      	nop
  b4:	400b0000 	.word	0x400b0000
  b8:	0000000a 	.word	0x0000000a
  bc:	00000000 	.word	0x00000000
  c0:	e000e100 	.word	0xe000e100
  c4:	00000000 	.word	0x00000000

Disassembly of section .text.timer_hardware_alarm_cancel:

00000000 <timer_hardware_alarm_cancel>:
   0:	b530      	push	{r4, r5, lr}
   2:	f3ef 8c10 	mrs	ip, PRIMASK
   6:	b672      	cpsid	i
   8:	4c10      	ldr	r4, [pc, #64]	@ (4c <timer_hardware_alarm_cancel+0x4c>)
   a:	e8d4 2fcf 	ldaexb	r2, [r4]
   e:	2301      	movs	r3, #1
  10:	2a00      	cmp	r2, #0
  12:	d1fa      	bne.n	a <timer_hardware_alarm_cancel+0xa>
  14:	e8c4 3f42 	strexb	r2, r3, [r4]
  18:	2a00      	cmp	r2, #0
  1a:	d1f6      	bne.n	a <timer_hardware_alarm_cancel+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	4b0b      	ldr	r3, [pc, #44]	@ (50 <timer_hardware_alarm_cancel+0x50>)
  22:	2201      	movs	r2, #1
  24:	1ac3      	subs	r3, r0, r3
  26:	fab3 f383 	clz	r3, r3
  2a:	4d0a      	ldr	r5, [pc, #40]	@ (54 <timer_hardware_alarm_cancel+0x54>)
  2c:	095b      	lsrs	r3, r3, #5
  2e:	fa02 f101 	lsl.w	r1, r2, r1
  32:	5cea      	ldrb	r2, [r5, r3]
  34:	f04f 0e00 	mov.w	lr, #0
  38:	ea22 0201 	bic.w	r2, r2, r1
  3c:	6201      	str	r1, [r0, #32]
  3e:	54ea      	strb	r2, [r5, r3]
  40:	e8c4 ef8f 	stlb	lr, [r4]
  44:	f38c 8810 	msr	PRIMASK, ip
  48:	bd30      	pop	{r4, r5, pc}
  4a:	bf00      	nop
  4c:	0000000a 	.word	0x0000000a
  50:	400b8000 	.word	0x400b8000
  54:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_cancel:

00000000 <hardware_alarm_cancel>:
   0:	b510      	push	{r4, lr}
   2:	f3ef 8c10 	mrs	ip, PRIMASK
   6:	b672      	cpsid	i
   8:	4a0e      	ldr	r2, [pc, #56]	@ (44 <hardware_alarm_cancel+0x44>)
   a:	e8d2 1fcf 	ldaexb	r1, [r2]
   e:	2301      	movs	r3, #1
  10:	2900      	cmp	r1, #0
  12:	d1fa      	bne.n	a <hardware_alarm_cancel+0xa>
  14:	e8c2 3f41 	strexb	r1, r3, [r2]
  18:	2900      	cmp	r1, #0
  1a:	d1f6      	bne.n	a <hardware_alarm_cancel+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	2301      	movs	r3, #1
  22:	4c09      	ldr	r4, [pc, #36]	@ (48 <hardware_alarm_cancel+0x48>)
  24:	fa03 f000 	lsl.w	r0, r3, r0
  28:	4908      	ldr	r1, [pc, #32]	@ (4c <hardware_alarm_cancel+0x4c>)
  2a:	6220      	str	r0, [r4, #32]
  2c:	780b      	ldrb	r3, [r1, #0]
  2e:	f04f 0e00 	mov.w	lr, #0
  32:	ea23 0300 	bic.w	r3, r3, r0
  36:	700b      	strb	r3, [r1, #0]
  38:	e8c2 ef8f 	stlb	lr, [r2]
  3c:	f38c 8810 	msr	PRIMASK, ip
  40:	bd10      	pop	{r4, pc}
  42:	bf00      	nop
  44:	0000000a 	.word	0x0000000a
  48:	400b0000 	.word	0x400b0000
  4c:	00000000 	.word	0x00000000

Disassembly of section .text.timer_hardware_alarm_force_irq:

00000000 <timer_hardware_alarm_force_irq>:
   0:	b530      	push	{r4, r5, lr}
   2:	f3ef 8c10 	mrs	ip, PRIMASK
   6:	b672      	cpsid	i
   8:	4c10      	ldr	r4, [pc, #64]	@ (4c <timer_hardware_alarm_force_irq+0x4c>)
   a:	e8d4 2fcf 	ldaexb	r2, [r4]
   e:	2301      	movs	r3, #1
  10:	2a00      	cmp	r2, #0
  12:	d1fa      	bne.n	a <timer_hardware_alarm_force_irq+0xa>
  14:	e8c4 3f42 	strexb	r2, r3, [r4]
  18:	2a00      	cmp	r2, #0
  1a:	d1f6      	bne.n	a <timer_hardware_alarm_force_irq+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	4a0b      	ldr	r2, [pc, #44]	@ (50 <timer_hardware_alarm_force_irq+0x50>)
  22:	2301      	movs	r3, #1
  24:	1a82      	subs	r2, r0, r2
  26:	fab2 f282 	clz	r2, r2
  2a:	4d0a      	ldr	r5, [pc, #40]	@ (54 <timer_hardware_alarm_force_irq+0x54>)
  2c:	0952      	lsrs	r2, r2, #5
  2e:	fa03 f101 	lsl.w	r1, r3, r1
  32:	5cab      	ldrb	r3, [r5, r2]
  34:	f04f 0e00 	mov.w	lr, #0
  38:	430b      	orrs	r3, r1
  3a:	54ab      	strb	r3, [r5, r2]
  3c:	e8c4 ef8f 	stlb	lr, [r4]
  40:	f38c 8810 	msr	PRIMASK, ip
  44:	f500 5001 	add.w	r0, r0, #8256	@ 0x2040
  48:	6041      	str	r1, [r0, #4]
  4a:	bd30      	pop	{r4, r5, pc}
  4c:	0000000a 	.word	0x0000000a
  50:	400b8000 	.word	0x400b8000
  54:	00000000 	.word	0x00000000

Disassembly of section .text.hardware_alarm_force_irq:

00000000 <hardware_alarm_force_irq>:
   0:	b510      	push	{r4, lr}
   2:	f3ef 8c10 	mrs	ip, PRIMASK
   6:	b672      	cpsid	i
   8:	4a0e      	ldr	r2, [pc, #56]	@ (44 <hardware_alarm_force_irq+0x44>)
   a:	e8d2 1fcf 	ldaexb	r1, [r2]
   e:	2301      	movs	r3, #1
  10:	2900      	cmp	r1, #0
  12:	d1fa      	bne.n	a <hardware_alarm_force_irq+0xa>
  14:	e8c2 3f41 	strexb	r1, r3, [r2]
  18:	2900      	cmp	r1, #0
  1a:	d1f6      	bne.n	a <hardware_alarm_force_irq+0xa>
  1c:	f3bf 8f5f 	dmb	sy
  20:	2301      	movs	r3, #1
  22:	4c09      	ldr	r4, [pc, #36]	@ (48 <hardware_alarm_force_irq+0x48>)
  24:	fa03 f000 	lsl.w	r0, r3, r0
  28:	7821      	ldrb	r1, [r4, #0]
  2a:	f04f 0e00 	mov.w	lr, #0
  2e:	ea41 0300 	orr.w	r3, r1, r0
  32:	7023      	strb	r3, [r4, #0]
  34:	e8c2 ef8f 	stlb	lr, [r2]
  38:	f38c 8810 	msr	PRIMASK, ip
  3c:	4b03      	ldr	r3, [pc, #12]	@ (4c <hardware_alarm_force_irq+0x4c>)
  3e:	6458      	str	r0, [r3, #68]	@ 0x44
  40:	bd10      	pop	{r4, pc}
  42:	bf00      	nop
  44:	0000000a 	.word	0x0000000a
  48:	00000000 	.word	0x00000000
  4c:	400b2000 	.word	0x400b2000

datetime.c.o:     file format elf32-littlearm


Disassembly of section .text.pico_localtime_r:

00000000 <pico_localtime_r>:
   0:	f7ff bffe 	b.w	0 <localtime_r>

Disassembly of section .text.pico_mktime:

00000000 <pico_mktime>:
   0:	f7ff bffe 	b.w	0 <mktime>

Disassembly of section .text.timespec_to_ms:

00000000 <timespec_to_ms>:
   0:	6881      	ldr	r1, [r0, #8]
   2:	4b10      	ldr	r3, [pc, #64]	@ (44 <timespec_to_ms+0x44>)
   4:	b410      	push	{r4}
   6:	e9d0 4200 	ldrd	r4, r2, [r0]
   a:	fb83 c301 	smull	ip, r3, r3, r1
   e:	17c9      	asrs	r1, r1, #31
  10:	ebc1 41a3 	rsb	r1, r1, r3, asr #18
  14:	0150      	lsls	r0, r2, #5
  16:	0163      	lsls	r3, r4, #5
  18:	1b1b      	subs	r3, r3, r4
  1a:	ea40 60d4 	orr.w	r0, r0, r4, lsr #27
  1e:	eb60 0002 	sbc.w	r0, r0, r2
  22:	0080      	lsls	r0, r0, #2
  24:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  28:	009b      	lsls	r3, r3, #2
  2a:	191b      	adds	r3, r3, r4
  2c:	eb42 0200 	adc.w	r2, r2, r0
  30:	00d2      	lsls	r2, r2, #3
  32:	00d8      	lsls	r0, r3, #3
  34:	1808      	adds	r0, r1, r0
  36:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  3a:	eb42 71e1 	adc.w	r1, r2, r1, asr #31
  3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  42:	4770      	bx	lr
  44:	431bde83 	.word	0x431bde83

Disassembly of section .text.ms_to_timespec:

00000000 <ms_to_timespec>:
   0:	b510      	push	{r4, lr}
   2:	2300      	movs	r3, #0
   4:	4614      	mov	r4, r2
   6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
   a:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
   e:	4b03      	ldr	r3, [pc, #12]	@ (1c <ms_to_timespec+0x1c>)
  10:	e9c4 0100 	strd	r0, r1, [r4]
  14:	fb03 f202 	mul.w	r2, r3, r2
  18:	60a2      	str	r2, [r4, #8]
  1a:	bd10      	pop	{r4, pc}
  1c:	000f4240 	.word	0x000f4240

Disassembly of section .text.timespec_to_us:

00000000 <timespec_to_us>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	b530      	push	{r4, r5, lr}
   4:	e9d0 4100 	ldrd	r4, r1, [r0]
   8:	4d12      	ldr	r5, [pc, #72]	@ (54 <timespec_to_us+0x54>)
   a:	014a      	lsls	r2, r1, #5
   c:	fb85 0503 	smull	r0, r5, r5, r3
  10:	ea4f 7ce3 	mov.w	ip, r3, asr #31
  14:	0163      	lsls	r3, r4, #5
  16:	1b1b      	subs	r3, r3, r4
  18:	ea42 62d4 	orr.w	r2, r2, r4, lsr #27
  1c:	eb62 0201 	sbc.w	r2, r2, r1
  20:	0252      	lsls	r2, r2, #9
  22:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
  26:	025b      	lsls	r3, r3, #9
  28:	191b      	adds	r3, r3, r4
  2a:	eb41 0202 	adc.w	r2, r1, r2
  2e:	ea4f 1e82 	mov.w	lr, r2, lsl #6
  32:	0198      	lsls	r0, r3, #6
  34:	1ac0      	subs	r0, r0, r3
  36:	ea4e 6e93 	orr.w	lr, lr, r3, lsr #26
  3a:	ebcc 1ca5 	rsb	ip, ip, r5, asr #6
  3e:	eb6e 0e02 	sbc.w	lr, lr, r2
  42:	1900      	adds	r0, r0, r4
  44:	eb41 010e 	adc.w	r1, r1, lr
  48:	eb1c 0000 	adds.w	r0, ip, r0
  4c:	eb41 71ec 	adc.w	r1, r1, ip, asr #31
  50:	bd30      	pop	{r4, r5, pc}
  52:	bf00      	nop
  54:	10624dd3 	.word	0x10624dd3

Disassembly of section .text.us_to_timespec:

00000000 <us_to_timespec>:
   0:	b510      	push	{r4, lr}
   2:	2300      	movs	r3, #0
   4:	4614      	mov	r4, r2
   6:	4a05      	ldr	r2, [pc, #20]	@ (1c <us_to_timespec+0x1c>)
   8:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
   c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
  10:	fb03 f202 	mul.w	r2, r3, r2
  14:	e9c4 0100 	strd	r0, r1, [r4]
  18:	60a2      	str	r2, [r4, #8]
  1a:	bd10      	pop	{r4, pc}
  1c:	000f4240 	.word	0x000f4240

pheap.c.o:     file format elf32-littlearm


Disassembly of section .text.ph_merge_nodes:

00000000 <ph_merge_nodes>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4614      	mov	r4, r2
   4:	b1d1      	cbz	r1, 3c <ph_merge_nodes+0x3c>
   6:	460d      	mov	r5, r1
   8:	b18a      	cbz	r2, 2e <ph_merge_nodes+0x2e>
   a:	4606      	mov	r6, r0
   c:	e9d0 3001 	ldrd	r3, r0, [r0, #4]
  10:	4798      	blx	r3
  12:	f06f 0102 	mvn.w	r1, #2
  16:	2303      	movs	r3, #3
  18:	fb13 1204 	smlabb	r2, r3, r4, r1
  1c:	fb13 1305 	smlabb	r3, r3, r5, r1
  20:	6831      	ldr	r1, [r6, #0]
  22:	b130      	cbz	r0, 32 <ph_merge_nodes+0x32>
  24:	440a      	add	r2, r1
  26:	7095      	strb	r5, [r2, #2]
  28:	5cc8      	ldrb	r0, [r1, r3]
  2a:	b948      	cbnz	r0, 40 <ph_merge_nodes+0x40>
  2c:	54cc      	strb	r4, [r1, r3]
  2e:	4628      	mov	r0, r5
  30:	bd70      	pop	{r4, r5, r6, pc}
  32:	440b      	add	r3, r1
  34:	709c      	strb	r4, [r3, #2]
  36:	5c88      	ldrb	r0, [r1, r2]
  38:	b928      	cbnz	r0, 46 <ph_merge_nodes+0x46>
  3a:	548d      	strb	r5, [r1, r2]
  3c:	4620      	mov	r0, r4
  3e:	bd70      	pop	{r4, r5, r6, pc}
  40:	7050      	strb	r0, [r2, #1]
  42:	54cc      	strb	r4, [r1, r3]
  44:	e7f3      	b.n	2e <ph_merge_nodes+0x2e>
  46:	7058      	strb	r0, [r3, #1]
  48:	548d      	strb	r5, [r1, r2]
  4a:	e7f7      	b.n	3c <ph_merge_nodes+0x3c>

Disassembly of section .text.ph_dump_node:

00000000 <ph_dump_node>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b085      	sub	sp, #20
   6:	468b      	mov	fp, r1
   8:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
   a:	9302      	str	r3, [sp, #8]
   c:	2900      	cmp	r1, #0
   e:	d049      	beq.n	a4 <ph_dump_node+0xa4>
  10:	4682      	mov	sl, r0
  12:	4691      	mov	r9, r2
  14:	2600      	movs	r6, #0
  16:	1c6b      	adds	r3, r5, #1
  18:	006c      	lsls	r4, r5, #1
  1a:	9303      	str	r3, [sp, #12]
  1c:	2500      	movs	r5, #0
  1e:	b12c      	cbz	r4, 2c <ph_dump_node+0x2c>
  20:	2020      	movs	r0, #32
  22:	3501      	adds	r5, #1
  24:	f7ff fffe 	bl	0 <putchar>
  28:	42a5      	cmp	r5, r4
  2a:	d1f9      	bne.n	20 <ph_dump_node+0x20>
  2c:	2303      	movs	r3, #3
  2e:	f06f 0502 	mvn.w	r5, #2
  32:	fb13 550b 	smlabb	r5, r3, fp, r5
  36:	f8da 8000 	ldr.w	r8, [sl]
  3a:	4659      	mov	r1, fp
  3c:	eb08 0705 	add.w	r7, r8, r5
  40:	f897 c002 	ldrb.w	ip, [r7, #2]
  44:	787b      	ldrb	r3, [r7, #1]
  46:	f818 2005 	ldrb.w	r2, [r8, r5]
  4a:	4819      	ldr	r0, [pc, #100]	@ (b0 <ph_dump_node+0xb0>)
  4c:	f8cd c000 	str.w	ip, [sp]
  50:	f7ff fffe 	bl	0 <printf>
  54:	f1b9 0f00 	cmp.w	r9, #0
  58:	d01b      	beq.n	92 <ph_dump_node+0x92>
  5a:	4658      	mov	r0, fp
  5c:	f8dd b008 	ldr.w	fp, [sp, #8]
  60:	4659      	mov	r1, fp
  62:	47c8      	blx	r9
  64:	200a      	movs	r0, #10
  66:	f7ff fffe 	bl	0 <putchar>
  6a:	465b      	mov	r3, fp
  6c:	9a03      	ldr	r2, [sp, #12]
  6e:	f818 1005 	ldrb.w	r1, [r8, r5]
  72:	9200      	str	r2, [sp, #0]
  74:	464a      	mov	r2, r9
  76:	4650      	mov	r0, sl
  78:	f7ff ffc2 	bl	0 <ph_dump_node>
  7c:	f897 b001 	ldrb.w	fp, [r7, #1]
  80:	3601      	adds	r6, #1
  82:	4406      	add	r6, r0
  84:	f1bb 0f00 	cmp.w	fp, #0
  88:	d1c8      	bne.n	1c <ph_dump_node+0x1c>
  8a:	4630      	mov	r0, r6
  8c:	b005      	add	sp, #20
  8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  92:	200a      	movs	r0, #10
  94:	f7ff fffe 	bl	0 <putchar>
  98:	9b03      	ldr	r3, [sp, #12]
  9a:	f818 1005 	ldrb.w	r1, [r8, r5]
  9e:	9300      	str	r3, [sp, #0]
  a0:	9b02      	ldr	r3, [sp, #8]
  a2:	e7e7      	b.n	74 <ph_dump_node+0x74>
  a4:	460e      	mov	r6, r1
  a6:	4630      	mov	r0, r6
  a8:	b005      	add	sp, #20
  aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ae:	bf00      	nop
  b0:	00000000 	.word	0x00000000

Disassembly of section .text.ph_create:

00000000 <ph_create>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4604      	mov	r4, r0
   4:	460f      	mov	r7, r1
   6:	2001      	movs	r0, #1
   8:	2110      	movs	r1, #16
   a:	4616      	mov	r6, r2
   c:	f7ff fffe 	bl	0 <calloc>
  10:	2103      	movs	r1, #3
  12:	4605      	mov	r5, r0
  14:	4620      	mov	r0, r4
  16:	f7ff fffe 	bl	0 <calloc>
  1a:	2300      	movs	r3, #0
  1c:	736b      	strb	r3, [r5, #13]
  1e:	2301      	movs	r3, #1
  20:	fa5f fc84 	uxtb.w	ip, r4
  24:	459c      	cmp	ip, r3
  26:	f885 c00c 	strb.w	ip, [r5, #12]
  2a:	606f      	str	r7, [r5, #4]
  2c:	60ae      	str	r6, [r5, #8]
  2e:	f885 c00f 	strb.w	ip, [r5, #15]
  32:	6028      	str	r0, [r5, #0]
  34:	73ab      	strb	r3, [r5, #14]
  36:	d907      	bls.n	48 <ph_create+0x48>
  38:	4602      	mov	r2, r0
  3a:	3301      	adds	r3, #1
  3c:	b2db      	uxtb	r3, r3
  3e:	459c      	cmp	ip, r3
  40:	7053      	strb	r3, [r2, #1]
  42:	f102 0203 	add.w	r2, r2, #3
  46:	d1f8      	bne.n	3a <ph_create+0x3a>
  48:	2200      	movs	r2, #0
  4a:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
  4e:	4460      	add	r0, ip
  50:	f800 2c02 	strb.w	r2, [r0, #-2]
  54:	1ec3      	subs	r3, r0, #3
  56:	4628      	mov	r0, r5
  58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  5a:	bf00      	nop

Disassembly of section .text.ph_post_alloc_init:

00000000 <ph_post_alloc_init>:
   0:	f04f 0c01 	mov.w	ip, #1
   4:	b500      	push	{lr}
   6:	f04f 0e00 	mov.w	lr, #0
   a:	b2c9      	uxtb	r1, r1
   c:	4561      	cmp	r1, ip
   e:	e9c0 2301 	strd	r2, r3, [r0, #4]
  12:	7301      	strb	r1, [r0, #12]
  14:	f880 e00d 	strb.w	lr, [r0, #13]
  18:	f880 c00e 	strb.w	ip, [r0, #14]
  1c:	73c1      	strb	r1, [r0, #15]
  1e:	6800      	ldr	r0, [r0, #0]
  20:	d908      	bls.n	34 <ph_post_alloc_init+0x34>
  22:	4602      	mov	r2, r0
  24:	4663      	mov	r3, ip
  26:	3301      	adds	r3, #1
  28:	b2db      	uxtb	r3, r3
  2a:	4299      	cmp	r1, r3
  2c:	7053      	strb	r3, [r2, #1]
  2e:	f102 0203 	add.w	r2, r2, #3
  32:	d1f8      	bne.n	26 <ph_post_alloc_init+0x26>
  34:	2300      	movs	r3, #0
  36:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  3a:	4408      	add	r0, r1
  3c:	f800 3c02 	strb.w	r3, [r0, #-2]
  40:	f85d fb04 	ldr.w	pc, [sp], #4

Disassembly of section .text.ph_clear:

00000000 <ph_clear>:
   0:	f44f 7380 	mov.w	r3, #256	@ 0x100
   4:	7b01      	ldrb	r1, [r0, #12]
   6:	f8a0 300d 	strh.w	r3, [r0, #13]
   a:	2901      	cmp	r1, #1
   c:	73c1      	strb	r1, [r0, #15]
   e:	6800      	ldr	r0, [r0, #0]
  10:	d908      	bls.n	24 <ph_clear+0x24>
  12:	4602      	mov	r2, r0
  14:	2301      	movs	r3, #1
  16:	3301      	adds	r3, #1
  18:	b2db      	uxtb	r3, r3
  1a:	4299      	cmp	r1, r3
  1c:	7053      	strb	r3, [r2, #1]
  1e:	f102 0203 	add.w	r2, r2, #3
  22:	d1f8      	bne.n	16 <ph_clear+0x16>
  24:	2203      	movs	r2, #3
  26:	2300      	movs	r3, #0
  28:	fb02 0001 	mla	r0, r2, r1, r0
  2c:	f800 3c02 	strb.w	r3, [r0, #-2]
  30:	4770      	bx	lr
  32:	bf00      	nop

Disassembly of section .text.ph_destroy:

00000000 <ph_destroy>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	6800      	ldr	r0, [r0, #0]
   6:	f7ff fffe 	bl	0 <free>
   a:	4620      	mov	r0, r4
   c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  10:	f7ff bffe 	b.w	0 <free>

Disassembly of section .text.ph_merge_two_pass:

00000000 <ph_merge_two_pass>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	460c      	mov	r4, r1
   6:	b149      	cbz	r1, 1c <ph_merge_two_pass+0x1c>
   8:	2603      	movs	r6, #3
   a:	f06f 0802 	mvn.w	r8, #2
   e:	fb16 8301 	smlabb	r3, r6, r1, r8
  12:	6805      	ldr	r5, [r0, #0]
  14:	4607      	mov	r7, r0
  16:	442b      	add	r3, r5
  18:	785a      	ldrb	r2, [r3, #1]
  1a:	b912      	cbnz	r2, 22 <ph_merge_two_pass+0x22>
  1c:	4620      	mov	r0, r4
  1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  22:	2400      	movs	r4, #0
  24:	fb16 8c02 	smlabb	ip, r6, r2, r8
  28:	4465      	add	r5, ip
  2a:	f895 9001 	ldrb.w	r9, [r5, #1]
  2e:	706c      	strb	r4, [r5, #1]
  30:	705c      	strb	r4, [r3, #1]
  32:	f7ff fffe 	bl	0 <ph_merge_two_pass>
  36:	4649      	mov	r1, r9
  38:	4604      	mov	r4, r0
  3a:	4638      	mov	r0, r7
  3c:	f7ff fffe 	bl	0 <ph_merge_two_pass>
  40:	4605      	mov	r5, r0
  42:	b1cc      	cbz	r4, 78 <ph_merge_two_pass+0x78>
  44:	2800      	cmp	r0, #0
  46:	d0e9      	beq.n	1c <ph_merge_two_pass+0x1c>
  48:	4602      	mov	r2, r0
  4a:	e9d7 3001 	ldrd	r3, r0, [r7, #4]
  4e:	4621      	mov	r1, r4
  50:	4798      	blx	r3
  52:	fb16 8305 	smlabb	r3, r6, r5, r8
  56:	683a      	ldr	r2, [r7, #0]
  58:	fb16 8604 	smlabb	r6, r6, r4, r8
  5c:	b130      	cbz	r0, 6c <ph_merge_two_pass+0x6c>
  5e:	4413      	add	r3, r2
  60:	709c      	strb	r4, [r3, #2]
  62:	5d91      	ldrb	r1, [r2, r6]
  64:	b101      	cbz	r1, 68 <ph_merge_two_pass+0x68>
  66:	7059      	strb	r1, [r3, #1]
  68:	5595      	strb	r5, [r2, r6]
  6a:	e7d7      	b.n	1c <ph_merge_two_pass+0x1c>
  6c:	4416      	add	r6, r2
  6e:	70b5      	strb	r5, [r6, #2]
  70:	5cd1      	ldrb	r1, [r2, r3]
  72:	b101      	cbz	r1, 76 <ph_merge_two_pass+0x76>
  74:	7071      	strb	r1, [r6, #1]
  76:	54d4      	strb	r4, [r2, r3]
  78:	462c      	mov	r4, r5
  7a:	e7cf      	b.n	1c <ph_merge_two_pass+0x1c>

Disassembly of section .text.ph_remove_any_head:

00000000 <ph_remove_any_head>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f04f 0803 	mov.w	r8, #3
   8:	f06f 0902 	mvn.w	r9, #2
   c:	fb18 9701 	smlabb	r7, r8, r1, r9
  10:	6803      	ldr	r3, [r0, #0]
  12:	460d      	mov	r5, r1
  14:	5dd9      	ldrb	r1, [r3, r7]
  16:	4604      	mov	r4, r0
  18:	4616      	mov	r6, r2
  1a:	b083      	sub	sp, #12
  1c:	eb03 0e07 	add.w	lr, r3, r7
  20:	2900      	cmp	r1, #0
  22:	d049      	beq.n	b8 <ph_remove_any_head+0xb8>
  24:	fb18 9c01 	smlabb	ip, r8, r1, r9
  28:	449c      	add	ip, r3
  2a:	f89c 2001 	ldrb.w	r2, [ip, #1]
  2e:	b9a2      	cbnz	r2, 5a <ph_remove_any_head+0x5a>
  30:	2e00      	cmp	r6, #0
  32:	d03d      	beq.n	b0 <ph_remove_any_head+0xb0>
  34:	7be2      	ldrb	r2, [r4, #15]
  36:	b122      	cbz	r2, 42 <ph_remove_any_head+0x42>
  38:	2003      	movs	r0, #3
  3a:	fb00 3202 	mla	r2, r0, r2, r3
  3e:	f802 5c02 	strb.w	r5, [r2, #-2]
  42:	7ba2      	ldrb	r2, [r4, #14]
  44:	b902      	cbnz	r2, 48 <ph_remove_any_head+0x48>
  46:	73a5      	strb	r5, [r4, #14]
  48:	73e5      	strb	r5, [r4, #15]
  4a:	bb51      	cbnz	r1, a2 <ph_remove_any_head+0xa2>
  4c:	2300      	movs	r3, #0
  4e:	4608      	mov	r0, r1
  50:	f88e 3001 	strb.w	r3, [lr, #1]
  54:	b003      	add	sp, #12
  56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  5a:	f04f 0a00 	mov.w	sl, #0
  5e:	fb18 9e02 	smlabb	lr, r8, r2, r9
  62:	4473      	add	r3, lr
  64:	f893 b001 	ldrb.w	fp, [r3, #1]
  68:	f883 a001 	strb.w	sl, [r3, #1]
  6c:	f88c a001 	strb.w	sl, [ip, #1]
  70:	f7ff fffe 	bl	0 <ph_remove_any_head>
  74:	4603      	mov	r3, r0
  76:	f1bb 0f00 	cmp.w	fp, #0
  7a:	d005      	beq.n	88 <ph_remove_any_head+0x88>
  7c:	fb18 900b 	smlabb	r0, r8, fp, r9
  80:	6821      	ldr	r1, [r4, #0]
  82:	4408      	add	r0, r1
  84:	7842      	ldrb	r2, [r0, #1]
  86:	b9d2      	cbnz	r2, be <ph_remove_any_head+0xbe>
  88:	4619      	mov	r1, r3
  8a:	465a      	mov	r2, fp
  8c:	4620      	mov	r0, r4
  8e:	f7ff fffe 	bl	0 <ph_remove_any_head>
  92:	6823      	ldr	r3, [r4, #0]
  94:	4601      	mov	r1, r0
  96:	eb03 0e07 	add.w	lr, r3, r7
  9a:	2e00      	cmp	r6, #0
  9c:	d1ca      	bne.n	34 <ph_remove_any_head+0x34>
  9e:	2900      	cmp	r1, #0
  a0:	d0d4      	beq.n	4c <ph_remove_any_head+0x4c>
  a2:	f04f 0c03 	mov.w	ip, #3
  a6:	f06f 0202 	mvn.w	r2, #2
  aa:	fb1c 2c01 	smlabb	ip, ip, r1, r2
  ae:	449c      	add	ip, r3
  b0:	2300      	movs	r3, #0
  b2:	f88c 3002 	strb.w	r3, [ip, #2]
  b6:	e7c9      	b.n	4c <ph_remove_any_head+0x4c>
  b8:	2a00      	cmp	r2, #0
  ba:	d1bb      	bne.n	34 <ph_remove_any_head+0x34>
  bc:	e7c6      	b.n	4c <ph_remove_any_head+0x4c>
  be:	fb18 9802 	smlabb	r8, r8, r2, r9
  c2:	eb01 0c08 	add.w	ip, r1, r8
  c6:	f89c 8001 	ldrb.w	r8, [ip, #1]
  ca:	4659      	mov	r1, fp
  cc:	f88c a001 	strb.w	sl, [ip, #1]
  d0:	f880 a001 	strb.w	sl, [r0, #1]
  d4:	4620      	mov	r0, r4
  d6:	9301      	str	r3, [sp, #4]
  d8:	f7ff fffe 	bl	0 <ph_remove_any_head>
  dc:	4641      	mov	r1, r8
  de:	4680      	mov	r8, r0
  e0:	4620      	mov	r0, r4
  e2:	f7ff fffe 	bl	0 <ph_remove_any_head>
  e6:	4641      	mov	r1, r8
  e8:	4602      	mov	r2, r0
  ea:	4620      	mov	r0, r4
  ec:	f7ff fffe 	bl	0 <ph_remove_any_head>
  f0:	9b01      	ldr	r3, [sp, #4]
  f2:	4683      	mov	fp, r0
  f4:	e7c8      	b.n	88 <ph_remove_any_head+0x88>
  f6:	bf00      	nop

Disassembly of section .text.ph_remove_head:

00000000 <ph_remove_head>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f04f 0803 	mov.w	r8, #3
   8:	f06f 0902 	mvn.w	r9, #2
   c:	7b45      	ldrb	r5, [r0, #13]
   e:	6803      	ldr	r3, [r0, #0]
  10:	fb18 9705 	smlabb	r7, r8, r5, r9
  14:	460e      	mov	r6, r1
  16:	5dd9      	ldrb	r1, [r3, r7]
  18:	4604      	mov	r4, r0
  1a:	b083      	sub	sp, #12
  1c:	eb03 0e07 	add.w	lr, r3, r7
  20:	2900      	cmp	r1, #0
  22:	d04a      	beq.n	ba <ph_remove_head+0xba>
  24:	fb18 9c01 	smlabb	ip, r8, r1, r9
  28:	449c      	add	ip, r3
  2a:	f89c 2001 	ldrb.w	r2, [ip, #1]
  2e:	b9aa      	cbnz	r2, 5c <ph_remove_head+0x5c>
  30:	2e00      	cmp	r6, #0
  32:	d03e      	beq.n	b2 <ph_remove_head+0xb2>
  34:	7be2      	ldrb	r2, [r4, #15]
  36:	b122      	cbz	r2, 42 <ph_remove_head+0x42>
  38:	2003      	movs	r0, #3
  3a:	fb00 3202 	mla	r2, r0, r2, r3
  3e:	f802 5c02 	strb.w	r5, [r2, #-2]
  42:	7ba2      	ldrb	r2, [r4, #14]
  44:	b902      	cbnz	r2, 48 <ph_remove_head+0x48>
  46:	73a5      	strb	r5, [r4, #14]
  48:	73e5      	strb	r5, [r4, #15]
  4a:	bb59      	cbnz	r1, a4 <ph_remove_head+0xa4>
  4c:	2300      	movs	r3, #0
  4e:	4628      	mov	r0, r5
  50:	f88e 3001 	strb.w	r3, [lr, #1]
  54:	7361      	strb	r1, [r4, #13]
  56:	b003      	add	sp, #12
  58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  5c:	f04f 0a00 	mov.w	sl, #0
  60:	fb18 9e02 	smlabb	lr, r8, r2, r9
  64:	4473      	add	r3, lr
  66:	f893 b001 	ldrb.w	fp, [r3, #1]
  6a:	f883 a001 	strb.w	sl, [r3, #1]
  6e:	f88c a001 	strb.w	sl, [ip, #1]
  72:	f7ff fffe 	bl	0 <ph_remove_head>
  76:	4603      	mov	r3, r0
  78:	f1bb 0f00 	cmp.w	fp, #0
  7c:	d005      	beq.n	8a <ph_remove_head+0x8a>
  7e:	fb18 900b 	smlabb	r0, r8, fp, r9
  82:	6821      	ldr	r1, [r4, #0]
  84:	4408      	add	r0, r1
  86:	7842      	ldrb	r2, [r0, #1]
  88:	b9d2      	cbnz	r2, c0 <ph_remove_head+0xc0>
  8a:	4619      	mov	r1, r3
  8c:	465a      	mov	r2, fp
  8e:	4620      	mov	r0, r4
  90:	f7ff fffe 	bl	0 <ph_remove_head>
  94:	6823      	ldr	r3, [r4, #0]
  96:	4601      	mov	r1, r0
  98:	eb03 0e07 	add.w	lr, r3, r7
  9c:	2e00      	cmp	r6, #0
  9e:	d1c9      	bne.n	34 <ph_remove_head+0x34>
  a0:	2900      	cmp	r1, #0
  a2:	d0d3      	beq.n	4c <ph_remove_head+0x4c>
  a4:	f04f 0c03 	mov.w	ip, #3
  a8:	f06f 0202 	mvn.w	r2, #2
  ac:	fb1c 2c01 	smlabb	ip, ip, r1, r2
  b0:	449c      	add	ip, r3
  b2:	2300      	movs	r3, #0
  b4:	f88c 3002 	strb.w	r3, [ip, #2]
  b8:	e7c8      	b.n	4c <ph_remove_head+0x4c>
  ba:	2e00      	cmp	r6, #0
  bc:	d1ba      	bne.n	34 <ph_remove_head+0x34>
  be:	e7c5      	b.n	4c <ph_remove_head+0x4c>
  c0:	fb18 9802 	smlabb	r8, r8, r2, r9
  c4:	eb01 0c08 	add.w	ip, r1, r8
  c8:	f89c 8001 	ldrb.w	r8, [ip, #1]
  cc:	4659      	mov	r1, fp
  ce:	f88c a001 	strb.w	sl, [ip, #1]
  d2:	f880 a001 	strb.w	sl, [r0, #1]
  d6:	4620      	mov	r0, r4
  d8:	9301      	str	r3, [sp, #4]
  da:	f7ff fffe 	bl	0 <ph_remove_head>
  de:	4641      	mov	r1, r8
  e0:	4680      	mov	r8, r0
  e2:	4620      	mov	r0, r4
  e4:	f7ff fffe 	bl	0 <ph_remove_head>
  e8:	4641      	mov	r1, r8
  ea:	4602      	mov	r2, r0
  ec:	4620      	mov	r0, r4
  ee:	f7ff fffe 	bl	0 <ph_remove_head>
  f2:	9b01      	ldr	r3, [sp, #4]
  f4:	4683      	mov	fp, r0
  f6:	e7c8      	b.n	8a <ph_remove_head+0x8a>

Disassembly of section .text.ph_remove_and_free_node:

00000000 <ph_remove_and_free_node>:
   0:	468c      	mov	ip, r1
   2:	b371      	cbz	r1, 62 <ph_remove_and_free_node+0x62>
   4:	b538      	push	{r3, r4, r5, lr}
   6:	7b43      	ldrb	r3, [r0, #13]
   8:	4604      	mov	r4, r0
   a:	428b      	cmp	r3, r1
   c:	d030      	beq.n	70 <ph_remove_and_free_node+0x70>
   e:	f04f 0e03 	mov.w	lr, #3
  12:	f06f 0002 	mvn.w	r0, #2
  16:	fb1e 050c 	smlabb	r5, lr, ip, r0
  1a:	6821      	ldr	r1, [r4, #0]
  1c:	440d      	add	r5, r1
  1e:	78aa      	ldrb	r2, [r5, #2]
  20:	b30a      	cbz	r2, 66 <ph_remove_and_free_node+0x66>
  22:	fb1e 0202 	smlabb	r2, lr, r2, r0
  26:	5c8b      	ldrb	r3, [r1, r2]
  28:	4563      	cmp	r3, ip
  2a:	d101      	bne.n	30 <ph_remove_and_free_node+0x30>
  2c:	e01d      	b.n	6a <ph_remove_and_free_node+0x6a>
  2e:	b13b      	cbz	r3, 40 <ph_remove_and_free_node+0x40>
  30:	fb1e 0303 	smlabb	r3, lr, r3, r0
  34:	18ca      	adds	r2, r1, r3
  36:	7853      	ldrb	r3, [r2, #1]
  38:	4563      	cmp	r3, ip
  3a:	d1f8      	bne.n	2e <ph_remove_and_free_node+0x2e>
  3c:	786b      	ldrb	r3, [r5, #1]
  3e:	7053      	strb	r3, [r2, #1]
  40:	2300      	movs	r3, #0
  42:	4661      	mov	r1, ip
  44:	f8a5 3001 	strh.w	r3, [r5, #1]
  48:	2201      	movs	r2, #1
  4a:	4620      	mov	r0, r4
  4c:	f7ff fffe 	bl	0 <ph_remove_and_free_node>
  50:	7b61      	ldrb	r1, [r4, #13]
  52:	4602      	mov	r2, r0
  54:	4620      	mov	r0, r4
  56:	f7ff fffe 	bl	0 <ph_remove_and_free_node>
  5a:	4603      	mov	r3, r0
  5c:	7363      	strb	r3, [r4, #13]
  5e:	2001      	movs	r0, #1
  60:	bd38      	pop	{r3, r4, r5, pc}
  62:	4608      	mov	r0, r1
  64:	4770      	bx	lr
  66:	4610      	mov	r0, r2
  68:	bd38      	pop	{r3, r4, r5, pc}
  6a:	786b      	ldrb	r3, [r5, #1]
  6c:	548b      	strb	r3, [r1, r2]
  6e:	e7e7      	b.n	40 <ph_remove_and_free_node+0x40>
  70:	2201      	movs	r2, #1
  72:	f7ff fffe 	bl	0 <ph_remove_and_free_node>
  76:	4603      	mov	r3, r0
  78:	e7f0      	b.n	5c <ph_remove_and_free_node+0x5c>
  7a:	bf00      	nop

Disassembly of section .text.ph_dump:

00000000 <ph_dump>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	7b44      	ldrb	r4, [r0, #13]
   6:	b091      	sub	sp, #68	@ 0x44
   8:	9203      	str	r2, [sp, #12]
   a:	2c00      	cmp	r4, #0
   c:	f000 81f9 	beq.w	402 <ph_dump+0x402>
  10:	f04f 0b00 	mov.w	fp, #0
  14:	4688      	mov	r8, r1
  16:	46d9      	mov	r9, fp
  18:	9002      	str	r0, [sp, #8]
  1a:	9b02      	ldr	r3, [sp, #8]
  1c:	f06f 0602 	mvn.w	r6, #2
  20:	681f      	ldr	r7, [r3, #0]
  22:	2303      	movs	r3, #3
  24:	fb13 6604 	smlabb	r6, r3, r4, r6
  28:	19bd      	adds	r5, r7, r6
  2a:	f895 c002 	ldrb.w	ip, [r5, #2]
  2e:	786b      	ldrb	r3, [r5, #1]
  30:	5dba      	ldrb	r2, [r7, r6]
  32:	4621      	mov	r1, r4
  34:	48ca      	ldr	r0, [pc, #808]	@ (360 <ph_dump+0x360>)
  36:	f8cd c000 	str.w	ip, [sp]
  3a:	f7ff fffe 	bl	0 <printf>
  3e:	f1b8 0f00 	cmp.w	r8, #0
  42:	d002      	beq.n	4a <ph_dump+0x4a>
  44:	4620      	mov	r0, r4
  46:	9903      	ldr	r1, [sp, #12]
  48:	47c0      	blx	r8
  4a:	200a      	movs	r0, #10
  4c:	f7ff fffe 	bl	0 <putchar>
  50:	5dbc      	ldrb	r4, [r7, r6]
  52:	2c00      	cmp	r4, #0
  54:	f000 81c9 	beq.w	3ea <ph_dump+0x3ea>
  58:	2600      	movs	r6, #0
  5a:	46b3      	mov	fp, r6
  5c:	4646      	mov	r6, r8
  5e:	e9cd 5905 	strd	r5, r9, [sp, #20]
  62:	2020      	movs	r0, #32
  64:	f7ff fffe 	bl	0 <putchar>
  68:	2020      	movs	r0, #32
  6a:	f7ff fffe 	bl	0 <putchar>
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	f06f 0502 	mvn.w	r5, #2
  74:	f8d3 8000 	ldr.w	r8, [r3]
  78:	2303      	movs	r3, #3
  7a:	fb13 5504 	smlabb	r5, r3, r4, r5
  7e:	eb08 0905 	add.w	r9, r8, r5
  82:	f899 1002 	ldrb.w	r1, [r9, #2]
  86:	f899 3001 	ldrb.w	r3, [r9, #1]
  8a:	f818 2005 	ldrb.w	r2, [r8, r5]
  8e:	48b4      	ldr	r0, [pc, #720]	@ (360 <ph_dump+0x360>)
  90:	9100      	str	r1, [sp, #0]
  92:	4621      	mov	r1, r4
  94:	f7ff fffe 	bl	0 <printf>
  98:	b116      	cbz	r6, a0 <ph_dump+0xa0>
  9a:	4620      	mov	r0, r4
  9c:	9903      	ldr	r1, [sp, #12]
  9e:	47b0      	blx	r6
  a0:	200a      	movs	r0, #10
  a2:	f7ff fffe 	bl	0 <putchar>
  a6:	f818 4005 	ldrb.w	r4, [r8, r5]
  aa:	2c00      	cmp	r4, #0
  ac:	f000 818e 	beq.w	3cc <ph_dump+0x3cc>
  b0:	2100      	movs	r1, #0
  b2:	e9cd 9b07 	strd	r9, fp, [sp, #28]
  b6:	4689      	mov	r9, r1
  b8:	46b3      	mov	fp, r6
  ba:	2020      	movs	r0, #32
  bc:	f7ff fffe 	bl	0 <putchar>
  c0:	2020      	movs	r0, #32
  c2:	f7ff fffe 	bl	0 <putchar>
  c6:	2020      	movs	r0, #32
  c8:	f7ff fffe 	bl	0 <putchar>
  cc:	2020      	movs	r0, #32
  ce:	f7ff fffe 	bl	0 <putchar>
  d2:	9b02      	ldr	r3, [sp, #8]
  d4:	f06f 0502 	mvn.w	r5, #2
  d8:	681f      	ldr	r7, [r3, #0]
  da:	2303      	movs	r3, #3
  dc:	fb13 5504 	smlabb	r5, r3, r4, r5
  e0:	eb07 0a05 	add.w	sl, r7, r5
  e4:	f89a c002 	ldrb.w	ip, [sl, #2]
  e8:	f89a 3001 	ldrb.w	r3, [sl, #1]
  ec:	5d7a      	ldrb	r2, [r7, r5]
  ee:	4621      	mov	r1, r4
  f0:	489b      	ldr	r0, [pc, #620]	@ (360 <ph_dump+0x360>)
  f2:	f8cd c000 	str.w	ip, [sp]
  f6:	f7ff fffe 	bl	0 <printf>
  fa:	f1bb 0f00 	cmp.w	fp, #0
  fe:	d002      	beq.n	106 <ph_dump+0x106>
 100:	4620      	mov	r0, r4
 102:	9903      	ldr	r1, [sp, #12]
 104:	47d8      	blx	fp
 106:	200a      	movs	r0, #10
 108:	f7ff fffe 	bl	0 <putchar>
 10c:	f817 8005 	ldrb.w	r8, [r7, r5]
 110:	f1b8 0f00 	cmp.w	r8, #0
 114:	f000 8173 	beq.w	3fe <ph_dump+0x3fe>
 118:	4646      	mov	r6, r8
 11a:	2700      	movs	r7, #0
 11c:	46d0      	mov	r8, sl
 11e:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 122:	f04f 0906 	mov.w	r9, #6
 126:	2020      	movs	r0, #32
 128:	f7ff fffe 	bl	0 <putchar>
 12c:	f1b9 0901 	subs.w	r9, r9, #1
 130:	d1f9      	bne.n	126 <ph_dump+0x126>
 132:	9b02      	ldr	r3, [sp, #8]
 134:	f06f 0402 	mvn.w	r4, #2
 138:	681d      	ldr	r5, [r3, #0]
 13a:	2303      	movs	r3, #3
 13c:	fb13 4406 	smlabb	r4, r3, r6, r4
 140:	eb05 0a04 	add.w	sl, r5, r4
 144:	f89a c002 	ldrb.w	ip, [sl, #2]
 148:	f89a 3001 	ldrb.w	r3, [sl, #1]
 14c:	5d2a      	ldrb	r2, [r5, r4]
 14e:	4631      	mov	r1, r6
 150:	4883      	ldr	r0, [pc, #524]	@ (360 <ph_dump+0x360>)
 152:	f8cd c000 	str.w	ip, [sp]
 156:	f7ff fffe 	bl	0 <printf>
 15a:	f1bb 0f00 	cmp.w	fp, #0
 15e:	d002      	beq.n	166 <ph_dump+0x166>
 160:	4630      	mov	r0, r6
 162:	9903      	ldr	r1, [sp, #12]
 164:	47d8      	blx	fp
 166:	200a      	movs	r0, #10
 168:	f7ff fffe 	bl	0 <putchar>
 16c:	5d29      	ldrb	r1, [r5, r4]
 16e:	2900      	cmp	r1, #0
 170:	f000 80ea 	beq.w	348 <ph_dump+0x348>
 174:	e9cd 8a0a 	strd	r8, sl, [sp, #40]	@ 0x28
 178:	970c      	str	r7, [sp, #48]	@ 0x30
 17a:	46c8      	mov	r8, r9
 17c:	460f      	mov	r7, r1
 17e:	465d      	mov	r5, fp
 180:	f04f 0908 	mov.w	r9, #8
 184:	2020      	movs	r0, #32
 186:	f7ff fffe 	bl	0 <putchar>
 18a:	f1b9 0901 	subs.w	r9, r9, #1
 18e:	d1f9      	bne.n	184 <ph_dump+0x184>
 190:	9b02      	ldr	r3, [sp, #8]
 192:	f06f 0402 	mvn.w	r4, #2
 196:	681e      	ldr	r6, [r3, #0]
 198:	2303      	movs	r3, #3
 19a:	fb13 4407 	smlabb	r4, r3, r7, r4
 19e:	eb06 0a04 	add.w	sl, r6, r4
 1a2:	f89a c002 	ldrb.w	ip, [sl, #2]
 1a6:	f89a 3001 	ldrb.w	r3, [sl, #1]
 1aa:	5d32      	ldrb	r2, [r6, r4]
 1ac:	4639      	mov	r1, r7
 1ae:	486c      	ldr	r0, [pc, #432]	@ (360 <ph_dump+0x360>)
 1b0:	f8cd c000 	str.w	ip, [sp]
 1b4:	f7ff fffe 	bl	0 <printf>
 1b8:	b115      	cbz	r5, 1c0 <ph_dump+0x1c0>
 1ba:	4638      	mov	r0, r7
 1bc:	9903      	ldr	r1, [sp, #12]
 1be:	47a8      	blx	r5
 1c0:	200a      	movs	r0, #10
 1c2:	f7ff fffe 	bl	0 <putchar>
 1c6:	f816 b004 	ldrb.w	fp, [r6, r4]
 1ca:	f1bb 0f00 	cmp.w	fp, #0
 1ce:	f000 80ac 	beq.w	32a <ph_dump+0x32a>
 1d2:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 1d6:	465f      	mov	r7, fp
 1d8:	46c2      	mov	sl, r8
 1da:	260a      	movs	r6, #10
 1dc:	2020      	movs	r0, #32
 1de:	f7ff fffe 	bl	0 <putchar>
 1e2:	3e01      	subs	r6, #1
 1e4:	d1fa      	bne.n	1dc <ph_dump+0x1dc>
 1e6:	9b02      	ldr	r3, [sp, #8]
 1e8:	f06f 0402 	mvn.w	r4, #2
 1ec:	f8d3 b000 	ldr.w	fp, [r3]
 1f0:	2303      	movs	r3, #3
 1f2:	fb13 4407 	smlabb	r4, r3, r7, r4
 1f6:	eb0b 0804 	add.w	r8, fp, r4
 1fa:	f898 c002 	ldrb.w	ip, [r8, #2]
 1fe:	f898 3001 	ldrb.w	r3, [r8, #1]
 202:	f81b 2004 	ldrb.w	r2, [fp, r4]
 206:	4639      	mov	r1, r7
 208:	4855      	ldr	r0, [pc, #340]	@ (360 <ph_dump+0x360>)
 20a:	f8cd c000 	str.w	ip, [sp]
 20e:	f7ff fffe 	bl	0 <printf>
 212:	b115      	cbz	r5, 21a <ph_dump+0x21a>
 214:	4638      	mov	r0, r7
 216:	9903      	ldr	r1, [sp, #12]
 218:	47a8      	blx	r5
 21a:	200a      	movs	r0, #10
 21c:	f7ff fffe 	bl	0 <putchar>
 220:	f81b 1004 	ldrb.w	r1, [fp, r4]
 224:	2900      	cmp	r1, #0
 226:	d075      	beq.n	314 <ph_dump+0x314>
 228:	f8cd a03c 	str.w	sl, [sp, #60]	@ 0x3c
 22c:	46cb      	mov	fp, r9
 22e:	468a      	mov	sl, r1
 230:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
 234:	240c      	movs	r4, #12
 236:	2020      	movs	r0, #32
 238:	f7ff fffe 	bl	0 <putchar>
 23c:	3c01      	subs	r4, #1
 23e:	d1fa      	bne.n	236 <ph_dump+0x236>
 240:	9b02      	ldr	r3, [sp, #8]
 242:	f06f 0702 	mvn.w	r7, #2
 246:	f8d3 8000 	ldr.w	r8, [r3]
 24a:	2303      	movs	r3, #3
 24c:	fb13 770a 	smlabb	r7, r3, sl, r7
 250:	eb08 0907 	add.w	r9, r8, r7
 254:	f899 c002 	ldrb.w	ip, [r9, #2]
 258:	f899 3001 	ldrb.w	r3, [r9, #1]
 25c:	f818 2007 	ldrb.w	r2, [r8, r7]
 260:	4651      	mov	r1, sl
 262:	483f      	ldr	r0, [pc, #252]	@ (360 <ph_dump+0x360>)
 264:	f8cd c000 	str.w	ip, [sp]
 268:	f7ff fffe 	bl	0 <printf>
 26c:	b115      	cbz	r5, 274 <ph_dump+0x274>
 26e:	4650      	mov	r0, sl
 270:	9903      	ldr	r1, [sp, #12]
 272:	47a8      	blx	r5
 274:	200a      	movs	r0, #10
 276:	f7ff fffe 	bl	0 <putchar>
 27a:	f818 a007 	ldrb.w	sl, [r8, r7]
 27e:	f1ba 0f00 	cmp.w	sl, #0
 282:	d03b      	beq.n	2fc <ph_dump+0x2fc>
 284:	f8cd 9010 	str.w	r9, [sp, #16]
 288:	46d1      	mov	r9, sl
 28a:	46b2      	mov	sl, r6
 28c:	462e      	mov	r6, r5
 28e:	250e      	movs	r5, #14
 290:	2020      	movs	r0, #32
 292:	f7ff fffe 	bl	0 <putchar>
 296:	3d01      	subs	r5, #1
 298:	d1fa      	bne.n	290 <ph_dump+0x290>
 29a:	2203      	movs	r2, #3
 29c:	f06f 0702 	mvn.w	r7, #2
 2a0:	9b02      	ldr	r3, [sp, #8]
 2a2:	fb12 7709 	smlabb	r7, r2, r9, r7
 2a6:	681d      	ldr	r5, [r3, #0]
 2a8:	4649      	mov	r1, r9
 2aa:	eb05 0807 	add.w	r8, r5, r7
 2ae:	f898 c002 	ldrb.w	ip, [r8, #2]
 2b2:	f898 3001 	ldrb.w	r3, [r8, #1]
 2b6:	5dea      	ldrb	r2, [r5, r7]
 2b8:	4829      	ldr	r0, [pc, #164]	@ (360 <ph_dump+0x360>)
 2ba:	f8cd c000 	str.w	ip, [sp]
 2be:	f7ff fffe 	bl	0 <printf>
 2c2:	2e00      	cmp	r6, #0
 2c4:	d07a      	beq.n	3bc <ph_dump+0x3bc>
 2c6:	4648      	mov	r0, r9
 2c8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 2cc:	4649      	mov	r1, r9
 2ce:	47b0      	blx	r6
 2d0:	200a      	movs	r0, #10
 2d2:	f7ff fffe 	bl	0 <putchar>
 2d6:	2308      	movs	r3, #8
 2d8:	5de9      	ldrb	r1, [r5, r7]
 2da:	9300      	str	r3, [sp, #0]
 2dc:	464b      	mov	r3, r9
 2de:	4632      	mov	r2, r6
 2e0:	9802      	ldr	r0, [sp, #8]
 2e2:	f7ff fffe 	bl	0 <ph_dump>
 2e6:	f898 9001 	ldrb.w	r9, [r8, #1]
 2ea:	3401      	adds	r4, #1
 2ec:	4404      	add	r4, r0
 2ee:	f1b9 0f00 	cmp.w	r9, #0
 2f2:	d1cc      	bne.n	28e <ph_dump+0x28e>
 2f4:	4635      	mov	r5, r6
 2f6:	4656      	mov	r6, sl
 2f8:	f8dd 9010 	ldr.w	r9, [sp, #16]
 2fc:	f899 a001 	ldrb.w	sl, [r9, #1]
 300:	3601      	adds	r6, #1
 302:	4426      	add	r6, r4
 304:	f1ba 0f00 	cmp.w	sl, #0
 308:	d194      	bne.n	234 <ph_dump+0x234>
 30a:	46d9      	mov	r9, fp
 30c:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 310:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 314:	f898 7001 	ldrb.w	r7, [r8, #1]
 318:	f109 0901 	add.w	r9, r9, #1
 31c:	44b1      	add	r9, r6
 31e:	2f00      	cmp	r7, #0
 320:	f47f af5b 	bne.w	1da <ph_dump+0x1da>
 324:	46d0      	mov	r8, sl
 326:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 32a:	f89a 7001 	ldrb.w	r7, [sl, #1]
 32e:	f108 0301 	add.w	r3, r8, #1
 332:	eb03 0809 	add.w	r8, r3, r9
 336:	2f00      	cmp	r7, #0
 338:	f47f af22 	bne.w	180 <ph_dump+0x180>
 33c:	e9dd a70b 	ldrd	sl, r7, [sp, #44]	@ 0x2c
 340:	46ab      	mov	fp, r5
 342:	46c1      	mov	r9, r8
 344:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 348:	f89a 6001 	ldrb.w	r6, [sl, #1]
 34c:	1c7b      	adds	r3, r7, #1
 34e:	eb03 0709 	add.w	r7, r3, r9
 352:	2e00      	cmp	r6, #0
 354:	f47f aee5 	bne.w	122 <ph_dump+0x122>
 358:	46c2      	mov	sl, r8
 35a:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 35e:	e001      	b.n	364 <ph_dump+0x364>
 360:	00000000 	.word	0x00000000
 364:	f89a 4001 	ldrb.w	r4, [sl, #1]
 368:	f109 0301 	add.w	r3, r9, #1
 36c:	eb03 0907 	add.w	r9, r3, r7
 370:	2c00      	cmp	r4, #0
 372:	f47f aea2 	bne.w	ba <ph_dump+0xba>
 376:	4649      	mov	r1, r9
 378:	f8dd 901c 	ldr.w	r9, [sp, #28]
 37c:	465e      	mov	r6, fp
 37e:	f8dd b020 	ldr.w	fp, [sp, #32]
 382:	f899 4001 	ldrb.w	r4, [r9, #1]
 386:	f10b 0301 	add.w	r3, fp, #1
 38a:	eb03 0b01 	add.w	fp, r3, r1
 38e:	2c00      	cmp	r4, #0
 390:	f47f ae67 	bne.w	62 <ph_dump+0x62>
 394:	e9dd 5905 	ldrd	r5, r9, [sp, #20]
 398:	46b0      	mov	r8, r6
 39a:	465e      	mov	r6, fp
 39c:	786c      	ldrb	r4, [r5, #1]
 39e:	f109 0301 	add.w	r3, r9, #1
 3a2:	eb03 0906 	add.w	r9, r3, r6
 3a6:	2c00      	cmp	r4, #0
 3a8:	f47f ae37 	bne.w	1a <ph_dump+0x1a>
 3ac:	46cb      	mov	fp, r9
 3ae:	4659      	mov	r1, fp
 3b0:	4815      	ldr	r0, [pc, #84]	@ (408 <ph_dump+0x408>)
 3b2:	b011      	add	sp, #68	@ 0x44
 3b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 3b8:	f7ff bffe 	b.w	0 <printf>
 3bc:	200a      	movs	r0, #10
 3be:	f7ff fffe 	bl	0 <putchar>
 3c2:	2308      	movs	r3, #8
 3c4:	5de9      	ldrb	r1, [r5, r7]
 3c6:	9300      	str	r3, [sp, #0]
 3c8:	9b03      	ldr	r3, [sp, #12]
 3ca:	e788      	b.n	2de <ph_dump+0x2de>
 3cc:	4621      	mov	r1, r4
 3ce:	f899 4001 	ldrb.w	r4, [r9, #1]
 3d2:	f10b 0301 	add.w	r3, fp, #1
 3d6:	eb03 0b01 	add.w	fp, r3, r1
 3da:	2c00      	cmp	r4, #0
 3dc:	f47f ae41 	bne.w	62 <ph_dump+0x62>
 3e0:	e9dd 5905 	ldrd	r5, r9, [sp, #20]
 3e4:	46b0      	mov	r8, r6
 3e6:	465e      	mov	r6, fp
 3e8:	e7d8      	b.n	39c <ph_dump+0x39c>
 3ea:	4626      	mov	r6, r4
 3ec:	786c      	ldrb	r4, [r5, #1]
 3ee:	f109 0301 	add.w	r3, r9, #1
 3f2:	eb03 0906 	add.w	r9, r3, r6
 3f6:	2c00      	cmp	r4, #0
 3f8:	f47f ae0f 	bne.w	1a <ph_dump+0x1a>
 3fc:	e7d6      	b.n	3ac <ph_dump+0x3ac>
 3fe:	4647      	mov	r7, r8
 400:	e7b0      	b.n	364 <ph_dump+0x364>
 402:	46a3      	mov	fp, r4
 404:	e7d3      	b.n	3ae <ph_dump+0x3ae>
 406:	bf00      	nop
 408:	00000000 	.word	0x00000000

queue.c.o:     file format elf32-littlearm


Disassembly of section .text.queue_init_with_spinlock:

00000000 <queue_init_with_spinlock>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4616      	mov	r6, r2
   4:	460d      	mov	r5, r1
   6:	4619      	mov	r1, r3
   8:	4604      	mov	r4, r0
   a:	f7ff fffe 	bl	0 <lock_init>
   e:	4629      	mov	r1, r5
  10:	1c70      	adds	r0, r6, #1
  12:	f7ff fffe 	bl	0 <calloc>
  16:	2300      	movs	r3, #0
  18:	81e6      	strh	r6, [r4, #14]
  1a:	6060      	str	r0, [r4, #4]
  1c:	81a5      	strh	r5, [r4, #12]
  1e:	60a3      	str	r3, [r4, #8]
  20:	bd70      	pop	{r4, r5, r6, pc}
  22:	bf00      	nop

Disassembly of section .text.queue_free:

00000000 <queue_free>:
   0:	6840      	ldr	r0, [r0, #4]
   2:	f7ff bffe 	b.w	0 <free>
   6:	bf00      	nop

Disassembly of section .text.queue_try_add:

00000000 <queue_try_add>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	6803      	ldr	r3, [r0, #0]
   6:	f3ef 8510 	mrs	r5, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d3 0fcf 	ldaexb	r0, [r3]
  10:	2201      	movs	r2, #1
  12:	2800      	cmp	r0, #0
  14:	d1fa      	bne.n	c <queue_try_add+0xc>
  16:	e8c3 2f40 	strexb	r0, r2, [r3]
  1a:	2800      	cmp	r0, #0
  1c:	d1f6      	bne.n	c <queue_try_add+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	8920      	ldrh	r0, [r4, #8]
  24:	8963      	ldrh	r3, [r4, #10]
  26:	89e2      	ldrh	r2, [r4, #14]
  28:	1ac3      	subs	r3, r0, r3
  2a:	bf44      	itt	mi
  2c:	f102 0c01 	addmi.w	ip, r2, #1
  30:	4463      	addmi	r3, ip
  32:	4293      	cmp	r3, r2
  34:	d106      	bne.n	44 <queue_try_add+0x44>
  36:	2000      	movs	r0, #0
  38:	6823      	ldr	r3, [r4, #0]
  3a:	e8c3 0f8f 	stlb	r0, [r3]
  3e:	f385 8810 	msr	PRIMASK, r5
  42:	bd38      	pop	{r3, r4, r5, pc}
  44:	89a2      	ldrh	r2, [r4, #12]
  46:	6863      	ldr	r3, [r4, #4]
  48:	fb02 3000 	mla	r0, r2, r0, r3
  4c:	f7ff fffe 	bl	0 <memcpy>
  50:	2200      	movs	r2, #0
  52:	8923      	ldrh	r3, [r4, #8]
  54:	89e1      	ldrh	r1, [r4, #14]
  56:	3301      	adds	r3, #1
  58:	b29b      	uxth	r3, r3
  5a:	4299      	cmp	r1, r3
  5c:	bf38      	it	cc
  5e:	4613      	movcc	r3, r2
  60:	6821      	ldr	r1, [r4, #0]
  62:	8123      	strh	r3, [r4, #8]
  64:	e8c1 2f8f 	stlb	r2, [r1]
  68:	f385 8810 	msr	PRIMASK, r5
  6c:	bf40      	sev
  6e:	2001      	movs	r0, #1
  70:	bd38      	pop	{r3, r4, r5, pc}
  72:	bf00      	nop

Disassembly of section .text.queue_try_remove:

00000000 <queue_try_remove>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	6803      	ldr	r3, [r0, #0]
   6:	f3ef 8510 	mrs	r5, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d3 0fcf 	ldaexb	r0, [r3]
  10:	2201      	movs	r2, #1
  12:	2800      	cmp	r0, #0
  14:	d1fa      	bne.n	c <queue_try_remove+0xc>
  16:	e8c3 2f40 	strexb	r0, r2, [r3]
  1a:	2800      	cmp	r0, #0
  1c:	d1f6      	bne.n	c <queue_try_remove+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  26:	8923      	ldrh	r3, [r4, #8]
  28:	ebb3 000c 	subs.w	r0, r3, ip
  2c:	d406      	bmi.n	3c <queue_try_remove+0x3c>
  2e:	b948      	cbnz	r0, 44 <queue_try_remove+0x44>
  30:	6823      	ldr	r3, [r4, #0]
  32:	e8c3 0f8f 	stlb	r0, [r3]
  36:	f385 8810 	msr	PRIMASK, r5
  3a:	bd38      	pop	{r3, r4, r5, pc}
  3c:	89e3      	ldrh	r3, [r4, #14]
  3e:	3301      	adds	r3, #1
  40:	4418      	add	r0, r3
  42:	e7f4      	b.n	2e <queue_try_remove+0x2e>
  44:	b141      	cbz	r1, 58 <queue_try_remove+0x58>
  46:	4608      	mov	r0, r1
  48:	89a2      	ldrh	r2, [r4, #12]
  4a:	6861      	ldr	r1, [r4, #4]
  4c:	fb02 110c 	mla	r1, r2, ip, r1
  50:	f7ff fffe 	bl	0 <memcpy>
  54:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  58:	89e3      	ldrh	r3, [r4, #14]
  5a:	f10c 0c01 	add.w	ip, ip, #1
  5e:	fa1f fc8c 	uxth.w	ip, ip
  62:	4563      	cmp	r3, ip
  64:	bf38      	it	cc
  66:	f04f 0c00 	movcc.w	ip, #0
  6a:	6822      	ldr	r2, [r4, #0]
  6c:	2300      	movs	r3, #0
  6e:	f8a4 c00a 	strh.w	ip, [r4, #10]
  72:	e8c2 3f8f 	stlb	r3, [r2]
  76:	f385 8810 	msr	PRIMASK, r5
  7a:	bf40      	sev
  7c:	2001      	movs	r0, #1
  7e:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.queue_try_peek:

00000000 <queue_try_peek>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	6803      	ldr	r3, [r0, #0]
   6:	f3ef 8510 	mrs	r5, PRIMASK
   a:	b672      	cpsid	i
   c:	e8d3 0fcf 	ldaexb	r0, [r3]
  10:	2201      	movs	r2, #1
  12:	2800      	cmp	r0, #0
  14:	d1fa      	bne.n	c <queue_try_peek+0xc>
  16:	e8c3 2f40 	strexb	r0, r2, [r3]
  1a:	2800      	cmp	r0, #0
  1c:	d1f6      	bne.n	c <queue_try_peek+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  26:	8923      	ldrh	r3, [r4, #8]
  28:	ebb3 000c 	subs.w	r0, r3, ip
  2c:	d406      	bmi.n	3c <queue_try_peek+0x3c>
  2e:	b948      	cbnz	r0, 44 <queue_try_peek+0x44>
  30:	6823      	ldr	r3, [r4, #0]
  32:	e8c3 0f8f 	stlb	r0, [r3]
  36:	f385 8810 	msr	PRIMASK, r5
  3a:	bd38      	pop	{r3, r4, r5, pc}
  3c:	89e3      	ldrh	r3, [r4, #14]
  3e:	3301      	adds	r3, #1
  40:	4418      	add	r0, r3
  42:	e7f4      	b.n	2e <queue_try_peek+0x2e>
  44:	b131      	cbz	r1, 54 <queue_try_peek+0x54>
  46:	4608      	mov	r0, r1
  48:	89a2      	ldrh	r2, [r4, #12]
  4a:	6861      	ldr	r1, [r4, #4]
  4c:	fb02 110c 	mla	r1, r2, ip, r1
  50:	f7ff fffe 	bl	0 <memcpy>
  54:	2300      	movs	r3, #0
  56:	6822      	ldr	r2, [r4, #0]
  58:	e8c2 3f8f 	stlb	r3, [r2]
  5c:	f385 8810 	msr	PRIMASK, r5
  60:	bf40      	sev
  62:	2001      	movs	r0, #1
  64:	bd38      	pop	{r3, r4, r5, pc}
  66:	bf00      	nop

Disassembly of section .text.queue_add_blocking:

00000000 <queue_add_blocking>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	f04f 0e00 	mov.w	lr, #0
   6:	4604      	mov	r4, r0
   8:	e008      	b.n	1c <queue_add_blocking+0x1c>
   a:	89e2      	ldrh	r2, [r4, #14]
   c:	4293      	cmp	r3, r2
   e:	d11f      	bne.n	50 <queue_add_blocking+0x50>
  10:	6823      	ldr	r3, [r4, #0]
  12:	e8c3 ef8f 	stlb	lr, [r3]
  16:	f385 8810 	msr	PRIMASK, r5
  1a:	bf20      	wfe
  1c:	6823      	ldr	r3, [r4, #0]
  1e:	f3ef 8510 	mrs	r5, PRIMASK
  22:	b672      	cpsid	i
  24:	e8d3 0fcf 	ldaexb	r0, [r3]
  28:	2201      	movs	r2, #1
  2a:	2800      	cmp	r0, #0
  2c:	d1fa      	bne.n	24 <queue_add_blocking+0x24>
  2e:	e8c3 2f40 	strexb	r0, r2, [r3]
  32:	2800      	cmp	r0, #0
  34:	d1f6      	bne.n	24 <queue_add_blocking+0x24>
  36:	f3bf 8f5f 	dmb	sy
  3a:	8920      	ldrh	r0, [r4, #8]
  3c:	8963      	ldrh	r3, [r4, #10]
  3e:	1ac3      	subs	r3, r0, r3
  40:	d5e3      	bpl.n	a <queue_add_blocking+0xa>
  42:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
  46:	f10c 0201 	add.w	r2, ip, #1
  4a:	4413      	add	r3, r2
  4c:	459c      	cmp	ip, r3
  4e:	d0df      	beq.n	10 <queue_add_blocking+0x10>
  50:	89a2      	ldrh	r2, [r4, #12]
  52:	6863      	ldr	r3, [r4, #4]
  54:	fb02 3000 	mla	r0, r2, r0, r3
  58:	f7ff fffe 	bl	0 <memcpy>
  5c:	2200      	movs	r2, #0
  5e:	8923      	ldrh	r3, [r4, #8]
  60:	89e1      	ldrh	r1, [r4, #14]
  62:	3301      	adds	r3, #1
  64:	b29b      	uxth	r3, r3
  66:	4299      	cmp	r1, r3
  68:	bf38      	it	cc
  6a:	4613      	movcc	r3, r2
  6c:	6821      	ldr	r1, [r4, #0]
  6e:	8123      	strh	r3, [r4, #8]
  70:	e8c1 2f8f 	stlb	r2, [r1]
  74:	f385 8810 	msr	PRIMASK, r5
  78:	bf40      	sev
  7a:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.queue_remove_blocking:

00000000 <queue_remove_blocking>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	f04f 0e00 	mov.w	lr, #0
   8:	4608      	mov	r0, r1
   a:	e006      	b.n	1a <queue_remove_blocking+0x1a>
   c:	d121      	bne.n	52 <queue_remove_blocking+0x52>
   e:	6823      	ldr	r3, [r4, #0]
  10:	e8c3 ef8f 	stlb	lr, [r3]
  14:	f385 8810 	msr	PRIMASK, r5
  18:	bf20      	wfe
  1a:	6823      	ldr	r3, [r4, #0]
  1c:	f3ef 8510 	mrs	r5, PRIMASK
  20:	b672      	cpsid	i
  22:	e8d3 cfcf 	ldaexb	ip, [r3]
  26:	2201      	movs	r2, #1
  28:	f1bc 0f00 	cmp.w	ip, #0
  2c:	d1f9      	bne.n	22 <queue_remove_blocking+0x22>
  2e:	e8c3 2f4c 	strexb	ip, r2, [r3]
  32:	f1bc 0f00 	cmp.w	ip, #0
  36:	d1f4      	bne.n	22 <queue_remove_blocking+0x22>
  38:	f3bf 8f5f 	dmb	sy
  3c:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  40:	8923      	ldrh	r3, [r4, #8]
  42:	eba3 030c 	sub.w	r3, r3, ip
  46:	2b00      	cmp	r3, #0
  48:	dae0      	bge.n	c <queue_remove_blocking+0xc>
  4a:	89e2      	ldrh	r2, [r4, #14]
  4c:	3201      	adds	r2, #1
  4e:	42da      	cmn	r2, r3
  50:	d0dd      	beq.n	e <queue_remove_blocking+0xe>
  52:	b138      	cbz	r0, 64 <queue_remove_blocking+0x64>
  54:	89a2      	ldrh	r2, [r4, #12]
  56:	6861      	ldr	r1, [r4, #4]
  58:	fb02 110c 	mla	r1, r2, ip, r1
  5c:	f7ff fffe 	bl	0 <memcpy>
  60:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  64:	89e3      	ldrh	r3, [r4, #14]
  66:	f10c 0c01 	add.w	ip, ip, #1
  6a:	fa1f fc8c 	uxth.w	ip, ip
  6e:	4563      	cmp	r3, ip
  70:	bf38      	it	cc
  72:	f04f 0c00 	movcc.w	ip, #0
  76:	6822      	ldr	r2, [r4, #0]
  78:	2300      	movs	r3, #0
  7a:	f8a4 c00a 	strh.w	ip, [r4, #10]
  7e:	e8c2 3f8f 	stlb	r3, [r2]
  82:	f385 8810 	msr	PRIMASK, r5
  86:	bf40      	sev
  88:	bd38      	pop	{r3, r4, r5, pc}
  8a:	bf00      	nop

Disassembly of section .text.queue_peek_blocking:

00000000 <queue_peek_blocking>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	f04f 0e00 	mov.w	lr, #0
   8:	4608      	mov	r0, r1
   a:	e006      	b.n	1a <queue_peek_blocking+0x1a>
   c:	d121      	bne.n	52 <queue_peek_blocking+0x52>
   e:	6823      	ldr	r3, [r4, #0]
  10:	e8c3 ef8f 	stlb	lr, [r3]
  14:	f385 8810 	msr	PRIMASK, r5
  18:	bf20      	wfe
  1a:	6823      	ldr	r3, [r4, #0]
  1c:	f3ef 8510 	mrs	r5, PRIMASK
  20:	b672      	cpsid	i
  22:	e8d3 cfcf 	ldaexb	ip, [r3]
  26:	2201      	movs	r2, #1
  28:	f1bc 0f00 	cmp.w	ip, #0
  2c:	d1f9      	bne.n	22 <queue_peek_blocking+0x22>
  2e:	e8c3 2f4c 	strexb	ip, r2, [r3]
  32:	f1bc 0f00 	cmp.w	ip, #0
  36:	d1f4      	bne.n	22 <queue_peek_blocking+0x22>
  38:	f3bf 8f5f 	dmb	sy
  3c:	f8b4 c00a 	ldrh.w	ip, [r4, #10]
  40:	8923      	ldrh	r3, [r4, #8]
  42:	eba3 030c 	sub.w	r3, r3, ip
  46:	2b00      	cmp	r3, #0
  48:	dae0      	bge.n	c <queue_peek_blocking+0xc>
  4a:	89e2      	ldrh	r2, [r4, #14]
  4c:	3201      	adds	r2, #1
  4e:	42da      	cmn	r2, r3
  50:	d0dd      	beq.n	e <queue_peek_blocking+0xe>
  52:	b128      	cbz	r0, 60 <queue_peek_blocking+0x60>
  54:	89a2      	ldrh	r2, [r4, #12]
  56:	6861      	ldr	r1, [r4, #4]
  58:	fb02 110c 	mla	r1, r2, ip, r1
  5c:	f7ff fffe 	bl	0 <memcpy>
  60:	2300      	movs	r3, #0
  62:	6822      	ldr	r2, [r4, #0]
  64:	e8c2 3f8f 	stlb	r3, [r2]
  68:	f385 8810 	msr	PRIMASK, r5
  6c:	bf40      	sev
  6e:	bd38      	pop	{r3, r4, r5, pc}

uart.c.o:     file format elf32-littlearm


Disassembly of section .text.uart_init:

00000000 <uart_init>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4605      	mov	r5, r0
   4:	2006      	movs	r0, #6
   6:	460e      	mov	r6, r1
   8:	f7ff fffe 	bl	0 <clock_get_hz>
   c:	2800      	cmp	r0, #0
   e:	d042      	beq.n	96 <uart_init+0x96>
  10:	4a35      	ldr	r2, [pc, #212]	@ (e8 <uart_init+0xe8>)
  12:	4836      	ldr	r0, [pc, #216]	@ (ec <uart_init+0xec>)
  14:	4295      	cmp	r5, r2
  16:	bf14      	ite	ne
  18:	f04f 6280 	movne.w	r2, #67108864	@ 0x4000000
  1c:	f04f 6200 	moveq.w	r2, #134217728	@ 0x8000000
  20:	4b33      	ldr	r3, [pc, #204]	@ (f0 <uart_init+0xf0>)
  22:	4934      	ldr	r1, [pc, #208]	@ (f4 <uart_init+0xf4>)
  24:	6002      	str	r2, [r0, #0]
  26:	601a      	str	r2, [r3, #0]
  28:	688c      	ldr	r4, [r1, #8]
  2a:	ea32 0404 	bics.w	r4, r2, r4
  2e:	d1fb      	bne.n	28 <uart_init+0x28>
  30:	4b2d      	ldr	r3, [pc, #180]	@ (e8 <uart_init+0xe8>)
  32:	f44f 7180 	mov.w	r1, #256	@ 0x100
  36:	1aeb      	subs	r3, r5, r3
  38:	fab3 f383 	clz	r3, r3
  3c:	4a2e      	ldr	r2, [pc, #184]	@ (f8 <uart_init+0xf8>)
  3e:	095b      	lsrs	r3, r3, #5
  40:	2006      	movs	r0, #6
  42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  46:	f7ff fffe 	bl	0 <clock_get_hz>
  4a:	00c3      	lsls	r3, r0, #3
  4c:	fbb3 f3f6 	udiv	r3, r3, r6
  50:	3301      	adds	r3, #1
  52:	09da      	lsrs	r2, r3, #7
  54:	d120      	bne.n	98 <uart_init+0x98>
  56:	2640      	movs	r6, #64	@ 0x40
  58:	2101      	movs	r1, #1
  5a:	6269      	str	r1, [r5, #36]	@ 0x24
  5c:	62aa      	str	r2, [r5, #40]	@ 0x28
  5e:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
  60:	07fb      	lsls	r3, r7, #31
  62:	d422      	bmi.n	aa <uart_init+0xaa>
  64:	462b      	mov	r3, r5
  66:	2200      	movs	r2, #0
  68:	f853 1f2c 	ldr.w	r1, [r3, #44]!
  6c:	2006      	movs	r0, #6
  6e:	f503 5480 	add.w	r4, r3, #4096	@ 0x1000
  72:	6022      	str	r2, [r4, #0]
  74:	632f      	str	r7, [r5, #48]	@ 0x30
  76:	f7ff fffe 	bl	0 <clock_get_hz>
  7a:	f240 3101 	movw	r1, #769	@ 0x301
  7e:	2203      	movs	r2, #3
  80:	0080      	lsls	r0, r0, #2
  82:	fbb0 f0f6 	udiv	r0, r0, r6
  86:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  88:	f083 0370 	eor.w	r3, r3, #112	@ 0x70
  8c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
  90:	6023      	str	r3, [r4, #0]
  92:	6329      	str	r1, [r5, #48]	@ 0x30
  94:	64aa      	str	r2, [r5, #72]	@ 0x48
  96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  98:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
  9c:	428a      	cmp	r2, r1
  9e:	d91b      	bls.n	d8 <uart_init+0xd8>
  a0:	4622      	mov	r2, r4
  a2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
  a6:	4e15      	ldr	r6, [pc, #84]	@ (fc <uart_init+0xfc>)
  a8:	e7d7      	b.n	5a <uart_init+0x5a>
  aa:	f240 3201 	movw	r2, #769	@ 0x301
  ae:	f505 5340 	add.w	r3, r5, #12288	@ 0x3000
  b2:	631a      	str	r2, [r3, #48]	@ 0x30
  b4:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  b6:	6aac      	ldr	r4, [r5, #40]	@ 0x28
  b8:	2006      	movs	r0, #6
  ba:	eb04 1483 	add.w	r4, r4, r3, lsl #6
  be:	f7ff fffe 	bl	0 <clock_get_hz>
  c2:	4b0f      	ldr	r3, [pc, #60]	@ (100 <uart_init+0x100>)
  c4:	02a4      	lsls	r4, r4, #10
  c6:	fba3 2300 	umull	r2, r3, r3, r0
  ca:	0adb      	lsrs	r3, r3, #11
  cc:	2100      	movs	r1, #0
  ce:	fbb4 f0f3 	udiv	r0, r4, r3
  d2:	f7ff fffe 	bl	0 <busy_wait_us>
  d6:	e7c5      	b.n	64 <uart_init+0x64>
  d8:	f3c3 0345 	ubfx	r3, r3, #1, #6
  dc:	4611      	mov	r1, r2
  de:	eb03 1682 	add.w	r6, r3, r2, lsl #6
  e2:	461a      	mov	r2, r3
  e4:	e7b9      	b.n	5a <uart_init+0x5a>
  e6:	bf00      	nop
  e8:	40078000 	.word	0x40078000
  ec:	40022000 	.word	0x40022000
  f0:	40023000 	.word	0x40023000
  f4:	40020000 	.word	0x40020000
  f8:	00000000 	.word	0x00000000
  fc:	003fffc0 	.word	0x003fffc0
 100:	8f2b7b75 	.word	0x8f2b7b75

Disassembly of section .text.uart_deinit:

00000000 <uart_deinit>:
   0:	4a04      	ldr	r2, [pc, #16]	@ (14 <uart_deinit+0x14>)
   2:	4b05      	ldr	r3, [pc, #20]	@ (18 <uart_deinit+0x18>)
   4:	4290      	cmp	r0, r2
   6:	bf14      	ite	ne
   8:	f04f 6080 	movne.w	r0, #67108864	@ 0x4000000
   c:	f04f 6000 	moveq.w	r0, #134217728	@ 0x8000000
  10:	6018      	str	r0, [r3, #0]
  12:	4770      	bx	lr
  14:	40078000 	.word	0x40078000
  18:	40022000 	.word	0x40022000

Disassembly of section .text.uart_set_baudrate:

00000000 <uart_set_baudrate>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4604      	mov	r4, r0
   4:	2006      	movs	r0, #6
   6:	460d      	mov	r5, r1
   8:	f7ff fffe 	bl	0 <clock_get_hz>
   c:	00c3      	lsls	r3, r0, #3
   e:	fbb3 f3f5 	udiv	r3, r3, r5
  12:	3301      	adds	r3, #1
  14:	09da      	lsrs	r2, r3, #7
  16:	d008      	beq.n	2a <uart_set_baudrate+0x2a>
  18:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
  1c:	428a      	cmp	r2, r1
  1e:	d91a      	bls.n	56 <uart_set_baudrate+0x56>
  20:	2200      	movs	r2, #0
  22:	f64f 71ff 	movw	r1, #65535	@ 0xffff
  26:	4d1b      	ldr	r5, [pc, #108]	@ (94 <uart_set_baudrate+0x94>)
  28:	e001      	b.n	2e <uart_set_baudrate+0x2e>
  2a:	2540      	movs	r5, #64	@ 0x40
  2c:	2101      	movs	r1, #1
  2e:	6261      	str	r1, [r4, #36]	@ 0x24
  30:	62a2      	str	r2, [r4, #40]	@ 0x28
  32:	6b26      	ldr	r6, [r4, #48]	@ 0x30
  34:	07f3      	lsls	r3, r6, #31
  36:	d415      	bmi.n	64 <uart_set_baudrate+0x64>
  38:	4623      	mov	r3, r4
  3a:	2200      	movs	r2, #0
  3c:	f853 1f2c 	ldr.w	r1, [r3, #44]!
  40:	2006      	movs	r0, #6
  42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  46:	601a      	str	r2, [r3, #0]
  48:	6326      	str	r6, [r4, #48]	@ 0x30
  4a:	f7ff fffe 	bl	0 <clock_get_hz>
  4e:	0080      	lsls	r0, r0, #2
  50:	fbb0 f0f5 	udiv	r0, r0, r5
  54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  56:	f3c3 0345 	ubfx	r3, r3, #1, #6
  5a:	4611      	mov	r1, r2
  5c:	eb03 1582 	add.w	r5, r3, r2, lsl #6
  60:	461a      	mov	r2, r3
  62:	e7e4      	b.n	2e <uart_set_baudrate+0x2e>
  64:	f240 3201 	movw	r2, #769	@ 0x301
  68:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  6c:	631a      	str	r2, [r3, #48]	@ 0x30
  6e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  70:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
  72:	2006      	movs	r0, #6
  74:	eb07 1783 	add.w	r7, r7, r3, lsl #6
  78:	f7ff fffe 	bl	0 <clock_get_hz>
  7c:	4b06      	ldr	r3, [pc, #24]	@ (98 <uart_set_baudrate+0x98>)
  7e:	02bf      	lsls	r7, r7, #10
  80:	fba3 3000 	umull	r3, r0, r3, r0
  84:	0ac0      	lsrs	r0, r0, #11
  86:	2100      	movs	r1, #0
  88:	fbb7 f0f0 	udiv	r0, r7, r0
  8c:	f7ff fffe 	bl	0 <busy_wait_us>
  90:	e7d2      	b.n	38 <uart_set_baudrate+0x38>
  92:	bf00      	nop
  94:	003fffc0 	.word	0x003fffc0
  98:	8f2b7b75 	.word	0x8f2b7b75

Disassembly of section .text.uart_set_format:

00000000 <uart_set_format>:
   0:	3a01      	subs	r2, #1
   2:	3905      	subs	r1, #5
   4:	00d2      	lsls	r2, r2, #3
   6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8:	4605      	mov	r5, r0
   a:	ea42 1441 	orr.w	r4, r2, r1, lsl #5
   e:	b143      	cbz	r3, 22 <uart_set_format+0x22>
  10:	f1a3 0301 	sub.w	r3, r3, #1
  14:	fab3 f383 	clz	r3, r3
  18:	095b      	lsrs	r3, r3, #5
  1a:	ea44 0383 	orr.w	r3, r4, r3, lsl #2
  1e:	f043 0402 	orr.w	r4, r3, #2
  22:	6b2e      	ldr	r6, [r5, #48]	@ 0x30
  24:	07f3      	lsls	r3, r6, #31
  26:	d40a      	bmi.n	3e <uart_set_format+0x3e>
  28:	462b      	mov	r3, r5
  2a:	f853 2f2c 	ldr.w	r2, [r3, #44]!
  2e:	4062      	eors	r2, r4
  30:	f002 026e 	and.w	r2, r2, #110	@ 0x6e
  34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  38:	601a      	str	r2, [r3, #0]
  3a:	632e      	str	r6, [r5, #48]	@ 0x30
  3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  3e:	f240 3201 	movw	r2, #769	@ 0x301
  42:	f505 5340 	add.w	r3, r5, #12288	@ 0x3000
  46:	631a      	str	r2, [r3, #48]	@ 0x30
  48:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  4a:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
  4c:	2006      	movs	r0, #6
  4e:	eb07 1783 	add.w	r7, r7, r3, lsl #6
  52:	f7ff fffe 	bl	0 <clock_get_hz>
  56:	4b05      	ldr	r3, [pc, #20]	@ (6c <uart_set_format+0x6c>)
  58:	02bf      	lsls	r7, r7, #10
  5a:	fba3 3000 	umull	r3, r0, r3, r0
  5e:	0ac0      	lsrs	r0, r0, #11
  60:	2100      	movs	r1, #0
  62:	fbb7 f0f0 	udiv	r0, r7, r0
  66:	f7ff fffe 	bl	0 <busy_wait_us>
  6a:	e7dd      	b.n	28 <uart_set_format+0x28>
  6c:	8f2b7b75 	.word	0x8f2b7b75

Disassembly of section .text.uart_set_fifo_enabled:

00000000 <uart_set_fifo_enabled>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	6b06      	ldr	r6, [r0, #48]	@ 0x30
   4:	4605      	mov	r5, r0
   6:	07f3      	lsls	r3, r6, #31
   8:	ea4f 1401 	mov.w	r4, r1, lsl #4
   c:	d40a      	bmi.n	24 <uart_set_fifo_enabled+0x24>
   e:	462b      	mov	r3, r5
  10:	f853 2f2c 	ldr.w	r2, [r3, #44]!
  14:	4054      	eors	r4, r2
  16:	f004 0410 	and.w	r4, r4, #16
  1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  1e:	601c      	str	r4, [r3, #0]
  20:	632e      	str	r6, [r5, #48]	@ 0x30
  22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  24:	f240 3201 	movw	r2, #769	@ 0x301
  28:	f500 5340 	add.w	r3, r0, #12288	@ 0x3000
  2c:	631a      	str	r2, [r3, #48]	@ 0x30
  2e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  30:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
  32:	2006      	movs	r0, #6
  34:	eb07 1783 	add.w	r7, r7, r3, lsl #6
  38:	f7ff fffe 	bl	0 <clock_get_hz>
  3c:	4b05      	ldr	r3, [pc, #20]	@ (54 <uart_set_fifo_enabled+0x54>)
  3e:	02bf      	lsls	r7, r7, #10
  40:	fba3 3000 	umull	r3, r0, r3, r0
  44:	0ac0      	lsrs	r0, r0, #11
  46:	2100      	movs	r1, #0
  48:	fbb7 f0f0 	udiv	r0, r7, r0
  4c:	f7ff fffe 	bl	0 <busy_wait_us>
  50:	e7dd      	b.n	e <uart_set_fifo_enabled+0xe>
  52:	bf00      	nop
  54:	8f2b7b75 	.word	0x8f2b7b75

Disassembly of section .text.uart_set_break:

00000000 <uart_set_break>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	6b06      	ldr	r6, [r0, #48]	@ 0x30
   4:	4604      	mov	r4, r0
   6:	07f3      	lsls	r3, r6, #31
   8:	460d      	mov	r5, r1
   a:	d40a      	bmi.n	22 <uart_set_break+0x22>
   c:	4623      	mov	r3, r4
   e:	f853 1f2c 	ldr.w	r1, [r3, #44]!
  12:	4069      	eors	r1, r5
  14:	f001 0101 	and.w	r1, r1, #1
  18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  1c:	6019      	str	r1, [r3, #0]
  1e:	6326      	str	r6, [r4, #48]	@ 0x30
  20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  22:	f240 3201 	movw	r2, #769	@ 0x301
  26:	f500 5340 	add.w	r3, r0, #12288	@ 0x3000
  2a:	631a      	str	r2, [r3, #48]	@ 0x30
  2c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  2e:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
  30:	2006      	movs	r0, #6
  32:	eb07 1783 	add.w	r7, r7, r3, lsl #6
  36:	f7ff fffe 	bl	0 <clock_get_hz>
  3a:	4b05      	ldr	r3, [pc, #20]	@ (50 <uart_set_break+0x50>)
  3c:	02bf      	lsls	r7, r7, #10
  3e:	fba3 3000 	umull	r3, r0, r3, r0
  42:	0ac0      	lsrs	r0, r0, #11
  44:	2100      	movs	r1, #0
  46:	fbb7 f0f0 	udiv	r0, r7, r0
  4a:	f7ff fffe 	bl	0 <busy_wait_us>
  4e:	e7dd      	b.n	c <uart_set_break+0xc>
  50:	8f2b7b75 	.word	0x8f2b7b75

Disassembly of section .text.uart_set_translate_crlf:

00000000 <uart_set_translate_crlf>:
   0:	b410      	push	{r4}
   2:	4c08      	ldr	r4, [pc, #32]	@ (24 <uart_set_translate_crlf+0x24>)
   4:	2900      	cmp	r1, #0
   6:	eba0 0004 	sub.w	r0, r0, r4
   a:	fab0 f080 	clz	r0, r0
   e:	bf0c      	ite	eq
  10:	f44f 7280 	moveq.w	r2, #256	@ 0x100
  14:	220a      	movne	r2, #10
  16:	4b04      	ldr	r3, [pc, #16]	@ (28 <uart_set_translate_crlf+0x28>)
  18:	0940      	lsrs	r0, r0, #5
  1a:	f85d 4b04 	ldr.w	r4, [sp], #4
  1e:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
  22:	4770      	bx	lr
  24:	40078000 	.word	0x40078000
  28:	00000000 	.word	0x00000000

Disassembly of section .text.uart_is_readable_within_us:

00000000 <uart_is_readable_within_us>:
   0:	4a09      	ldr	r2, [pc, #36]	@ (28 <uart_is_readable_within_us+0x28>)
   2:	b410      	push	{r4}
   4:	6a94      	ldr	r4, [r2, #40]	@ 0x28
   6:	e003      	b.n	10 <uart_is_readable_within_us+0x10>
   8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
   a:	1b1b      	subs	r3, r3, r4
   c:	428b      	cmp	r3, r1
   e:	d806      	bhi.n	1e <uart_is_readable_within_us+0x1e>
  10:	6983      	ldr	r3, [r0, #24]
  12:	06db      	lsls	r3, r3, #27
  14:	d4f8      	bmi.n	8 <uart_is_readable_within_us+0x8>
  16:	2001      	movs	r0, #1
  18:	f85d 4b04 	ldr.w	r4, [sp], #4
  1c:	4770      	bx	lr
  1e:	2000      	movs	r0, #0
  20:	f85d 4b04 	ldr.w	r4, [sp], #4
  24:	4770      	bx	lr
  26:	bf00      	nop
  28:	400b0000 	.word	0x400b0000

clocks.c.o:     file format elf32-littlearm


Disassembly of section .text.clocks_irq_handler:

00000000 <clocks_irq_handler>:
   0:	4b1d      	ldr	r3, [pc, #116]	@ (78 <clocks_irq_handler+0x78>)
   2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
   6:	07d1      	lsls	r1, r2, #31
   8:	d400      	bmi.n	c <clocks_irq_handler+0xc>
   a:	4770      	bx	lr
   c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
   e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  12:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
  16:	bf38      	it	cc
  18:	f44f 3280 	movcc.w	r2, #65536	@ 0x10000
  1c:	4917      	ldr	r1, [pc, #92]	@ (7c <clocks_irq_handler+0x7c>)
  1e:	b430      	push	{r4, r5}
  20:	690c      	ldr	r4, [r1, #16]
  22:	bf38      	it	cc
  24:	641a      	strcc	r2, [r3, #64]	@ 0x40
  26:	694b      	ldr	r3, [r1, #20]
  28:	4a15      	ldr	r2, [pc, #84]	@ (80 <clocks_irq_handler+0x80>)
  2a:	63d0      	str	r0, [r2, #60]	@ 0x3c
  2c:	bb03      	cbnz	r3, 70 <clocks_irq_handler+0x70>
  2e:	4b12      	ldr	r3, [pc, #72]	@ (78 <clocks_irq_handler+0x78>)
  30:	4814      	ldr	r0, [pc, #80]	@ (84 <clocks_irq_handler+0x84>)
  32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  34:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  38:	63c2      	str	r2, [r0, #60]	@ 0x3c
  3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  3c:	f002 0203 	and.w	r2, r2, #3
  40:	63c2      	str	r2, [r0, #60]	@ 0x3c
  42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
  44:	07d2      	lsls	r2, r2, #31
  46:	d5fc      	bpl.n	42 <clocks_irq_handler+0x42>
  48:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  4c:	f44f 6500 	mov.w	r5, #2048	@ 0x800
  50:	480d      	ldr	r0, [pc, #52]	@ (88 <clocks_irq_handler+0x88>)
  52:	614c      	str	r4, [r1, #20]
  54:	63c5      	str	r5, [r0, #60]	@ 0x3c
  56:	641a      	str	r2, [r3, #64]	@ 0x40
  58:	4b0c      	ldr	r3, [pc, #48]	@ (8c <clocks_irq_handler+0x8c>)
  5a:	4909      	ldr	r1, [pc, #36]	@ (80 <clocks_irq_handler+0x80>)
  5c:	681b      	ldr	r3, [r3, #0]
  5e:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  62:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
  66:	b10b      	cbz	r3, 6c <clocks_irq_handler+0x6c>
  68:	bc30      	pop	{r4, r5}
  6a:	4718      	bx	r3
  6c:	bc30      	pop	{r4, r5}
  6e:	4770      	bx	lr
  70:	2306      	movs	r3, #6
  72:	3b03      	subs	r3, #3
  74:	d2fd      	bcs.n	72 <clocks_irq_handler+0x72>
  76:	e7da      	b.n	2e <clocks_irq_handler+0x2e>
  78:	40010000 	.word	0x40010000
  7c:	00000000 	.word	0x00000000
  80:	40013000 	.word	0x40013000
  84:	40011000 	.word	0x40011000
  88:	40012000 	.word	0x40012000
  8c:	00000000 	.word	0x00000000

Disassembly of section .text.clock_stop:

00000000 <clock_stop>:
   0:	b410      	push	{r4}
   2:	2100      	movs	r1, #0
   4:	f44f 6400 	mov.w	r4, #2048	@ 0x800
   8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   c:	009b      	lsls	r3, r3, #2
   e:	4a05      	ldr	r2, [pc, #20]	@ (24 <clock_stop+0x24>)
  10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
  14:	f503 3398 	add.w	r3, r3, #77824	@ 0x13000
  18:	601c      	str	r4, [r3, #0]
  1a:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
  1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  22:	4770      	bx	lr
  24:	00000000 	.word	0x00000000

Disassembly of section .text.clock_configure:

00000000 <clock_configure>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	9c08      	ldr	r4, [sp, #32]
   6:	429c      	cmp	r4, r3
   8:	d84f      	bhi.n	aa <clock_configure+0xaa>
   a:	4606      	mov	r6, r0
   c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  10:	041d      	lsls	r5, r3, #16
  12:	460f      	mov	r7, r1
  14:	4690      	mov	r8, r2
  16:	2300      	movs	r3, #0
  18:	4622      	mov	r2, r4
  1a:	4628      	mov	r0, r5
  1c:	4651      	mov	r1, sl
  1e:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  22:	eb06 0446 	add.w	r4, r6, r6, lsl #1
  26:	00a4      	lsls	r4, r4, #2
  28:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
  2c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
  30:	b371      	cbz	r1, 90 <clock_configure+0x90>
  32:	4651      	mov	r1, sl
  34:	f04f 0900 	mov.w	r9, #0
  38:	6863      	ldr	r3, [r4, #4]
  3a:	1f30      	subs	r0, r6, #4
  3c:	b2c0      	uxtb	r0, r0
  3e:	2801      	cmp	r0, #1
  40:	d936      	bls.n	b0 <clock_configure+0xb0>
  42:	f44f 6500 	mov.w	r5, #2048	@ 0x800
  46:	4a29      	ldr	r2, [pc, #164]	@ (ec <clock_configure+0xec>)
  48:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  4c:	601d      	str	r5, [r3, #0]
  4e:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
  52:	b13d      	cbz	r5, 64 <clock_configure+0x64>
  54:	6953      	ldr	r3, [r2, #20]
  56:	fbb3 f3f5 	udiv	r3, r3, r5
  5a:	3301      	adds	r3, #1
  5c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  60:	3b03      	subs	r3, #3
  62:	d2fd      	bcs.n	60 <clock_configure+0x60>
  64:	6823      	ldr	r3, [r4, #0]
  66:	f504 5580 	add.w	r5, r4, #4096	@ 0x1000
  6a:	ea83 1348 	eor.w	r3, r3, r8, lsl #5
  6e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  72:	2801      	cmp	r0, #1
  74:	602b      	str	r3, [r5, #0]
  76:	d92d      	bls.n	d4 <clock_configure+0xd4>
  78:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
  7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  80:	f504 5300 	add.w	r3, r4, #8192	@ 0x2000
  84:	601a      	str	r2, [r3, #0]
  86:	2001      	movs	r0, #1
  88:	f8c4 9004 	str.w	r9, [r4, #4]
  8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  90:	6863      	ldr	r3, [r4, #4]
  92:	4681      	mov	r9, r0
  94:	4298      	cmp	r0, r3
  96:	d900      	bls.n	9a <clock_configure+0x9a>
  98:	6060      	str	r0, [r4, #4]
  9a:	4602      	mov	r2, r0
  9c:	460b      	mov	r3, r1
  9e:	4628      	mov	r0, r5
  a0:	4651      	mov	r1, sl
  a2:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  a6:	4601      	mov	r1, r0
  a8:	e7c7      	b.n	3a <clock_configure+0x3a>
  aa:	2000      	movs	r0, #0
  ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  b0:	2f01      	cmp	r7, #1
  b2:	d1c6      	bne.n	42 <clock_configure+0x42>
  b4:	2203      	movs	r2, #3
  b6:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  ba:	601a      	str	r2, [r3, #0]
  bc:	68a3      	ldr	r3, [r4, #8]
  be:	07db      	lsls	r3, r3, #31
  c0:	d5fc      	bpl.n	bc <clock_configure+0xbc>
  c2:	6823      	ldr	r3, [r4, #0]
  c4:	f504 5580 	add.w	r5, r4, #4096	@ 0x1000
  c8:	ea83 1348 	eor.w	r3, r3, r8, lsl #5
  cc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  d0:	4a06      	ldr	r2, [pc, #24]	@ (ec <clock_configure+0xec>)
  d2:	602b      	str	r3, [r5, #0]
  d4:	2001      	movs	r0, #1
  d6:	6823      	ldr	r3, [r4, #0]
  d8:	40b8      	lsls	r0, r7
  da:	407b      	eors	r3, r7
  dc:	f003 0303 	and.w	r3, r3, #3
  e0:	602b      	str	r3, [r5, #0]
  e2:	68a3      	ldr	r3, [r4, #8]
  e4:	4203      	tst	r3, r0
  e6:	d0fc      	beq.n	e2 <clock_configure+0xe2>
  e8:	e7c6      	b.n	78 <clock_configure+0x78>
  ea:	bf00      	nop
  ec:	00000000 	.word	0x00000000

Disassembly of section .text.clock_configure_int_divider:

00000000 <clock_configure_int_divider>:
   0:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
   4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
   c:	9d06      	ldr	r5, [sp, #24]
   e:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
  12:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
  16:	fbb3 f4f5 	udiv	r4, r3, r5
  1a:	f8dc 3004 	ldr.w	r3, [ip, #4]
  1e:	042e      	lsls	r6, r5, #16
  20:	ebb3 4f05 	cmp.w	r3, r5, lsl #16
  24:	f1a0 0304 	sub.w	r3, r0, #4
  28:	b2db      	uxtb	r3, r3
  2a:	bf38      	it	cc
  2c:	f8cc 6004 	strcc.w	r6, [ip, #4]
  30:	2b01      	cmp	r3, #1
  32:	4690      	mov	r8, r2
  34:	d92a      	bls.n	8c <clock_configure_int_divider+0x8c>
  36:	f44f 6e00 	mov.w	lr, #2048	@ 0x800
  3a:	4d25      	ldr	r5, [pc, #148]	@ (d0 <clock_configure_int_divider+0xd0>)
  3c:	f50c 5240 	add.w	r2, ip, #12288	@ 0x3000
  40:	f8c2 e000 	str.w	lr, [r2]
  44:	f855 2020 	ldr.w	r2, [r5, r0, lsl #2]
  48:	b9aa      	cbnz	r2, 76 <clock_configure_int_divider+0x76>
  4a:	f8dc 2000 	ldr.w	r2, [ip]
  4e:	f50c 5780 	add.w	r7, ip, #4096	@ 0x1000
  52:	ea82 1248 	eor.w	r2, r2, r8, lsl #5
  56:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  5a:	2b01      	cmp	r3, #1
  5c:	603a      	str	r2, [r7, #0]
  5e:	d929      	bls.n	b4 <clock_configure_int_divider+0xb4>
  60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  64:	f50c 5300 	add.w	r3, ip, #8192	@ 0x2000
  68:	601a      	str	r2, [r3, #0]
  6a:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  6e:	f8cc 6004 	str.w	r6, [ip, #4]
  72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  76:	696f      	ldr	r7, [r5, #20]
  78:	fbb7 fef2 	udiv	lr, r7, r2
  7c:	f10e 0e01 	add.w	lr, lr, #1
  80:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
  84:	f1be 0e03 	subs.w	lr, lr, #3
  88:	d2fc      	bcs.n	84 <clock_configure_int_divider+0x84>
  8a:	e7de      	b.n	4a <clock_configure_int_divider+0x4a>
  8c:	2901      	cmp	r1, #1
  8e:	d1d2      	bne.n	36 <clock_configure_int_divider+0x36>
  90:	2203      	movs	r2, #3
  92:	f50c 5340 	add.w	r3, ip, #12288	@ 0x3000
  96:	601a      	str	r2, [r3, #0]
  98:	f8dc 3008 	ldr.w	r3, [ip, #8]
  9c:	07db      	lsls	r3, r3, #31
  9e:	d5fb      	bpl.n	98 <clock_configure_int_divider+0x98>
  a0:	f8dc 3000 	ldr.w	r3, [ip]
  a4:	f50c 5780 	add.w	r7, ip, #4096	@ 0x1000
  a8:	ea83 1348 	eor.w	r3, r3, r8, lsl #5
  ac:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  b0:	4d07      	ldr	r5, [pc, #28]	@ (d0 <clock_configure_int_divider+0xd0>)
  b2:	603b      	str	r3, [r7, #0]
  b4:	2301      	movs	r3, #1
  b6:	f8dc 2000 	ldr.w	r2, [ip]
  ba:	408b      	lsls	r3, r1
  bc:	404a      	eors	r2, r1
  be:	f002 0203 	and.w	r2, r2, #3
  c2:	603a      	str	r2, [r7, #0]
  c4:	f8dc 2008 	ldr.w	r2, [ip, #8]
  c8:	421a      	tst	r2, r3
  ca:	d0fb      	beq.n	c4 <clock_configure_int_divider+0xc4>
  cc:	e7c8      	b.n	60 <clock_configure_int_divider+0x60>
  ce:	bf00      	nop
  d0:	00000000 	.word	0x00000000

Disassembly of section .text.clock_configure_undivided:

00000000 <clock_configure_undivided>:
   0:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
   4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
   8:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
   c:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
  10:	b5f0      	push	{r4, r5, r6, r7, lr}
  12:	4616      	mov	r6, r2
  14:	f8dc 2004 	ldr.w	r2, [ip, #4]
  18:	1f05      	subs	r5, r0, #4
  1a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
  1e:	bf38      	it	cc
  20:	f44f 3280 	movcc.w	r2, #65536	@ 0x10000
  24:	b2ed      	uxtb	r5, r5
  26:	bf38      	it	cc
  28:	f8cc 2004 	strcc.w	r2, [ip, #4]
  2c:	2d01      	cmp	r5, #1
  2e:	d92a      	bls.n	86 <clock_configure_undivided+0x86>
  30:	f44f 6700 	mov.w	r7, #2048	@ 0x800
  34:	4c25      	ldr	r4, [pc, #148]	@ (cc <clock_configure_undivided+0xcc>)
  36:	f50c 5240 	add.w	r2, ip, #12288	@ 0x3000
  3a:	6017      	str	r7, [r2, #0]
  3c:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
  40:	b9b2      	cbnz	r2, 70 <clock_configure_undivided+0x70>
  42:	f8dc 2000 	ldr.w	r2, [ip]
  46:	2d01      	cmp	r5, #1
  48:	ea82 1246 	eor.w	r2, r2, r6, lsl #5
  4c:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  50:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
  54:	6032      	str	r2, [r6, #0]
  56:	d92a      	bls.n	ae <clock_configure_undivided+0xae>
  58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  5c:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
  60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  64:	f50c 5200 	add.w	r2, ip, #8192	@ 0x2000
  68:	6011      	str	r1, [r2, #0]
  6a:	f8cc 3004 	str.w	r3, [ip, #4]
  6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  70:	6967      	ldr	r7, [r4, #20]
  72:	fbb7 fef2 	udiv	lr, r7, r2
  76:	f10e 0e01 	add.w	lr, lr, #1
  7a:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
  7e:	f1be 0e03 	subs.w	lr, lr, #3
  82:	d2fc      	bcs.n	7e <clock_configure_undivided+0x7e>
  84:	e7dd      	b.n	42 <clock_configure_undivided+0x42>
  86:	2901      	cmp	r1, #1
  88:	d1d2      	bne.n	30 <clock_configure_undivided+0x30>
  8a:	2403      	movs	r4, #3
  8c:	f50c 5240 	add.w	r2, ip, #12288	@ 0x3000
  90:	6014      	str	r4, [r2, #0]
  92:	f8dc 2008 	ldr.w	r2, [ip, #8]
  96:	07d2      	lsls	r2, r2, #31
  98:	d5fb      	bpl.n	92 <clock_configure_undivided+0x92>
  9a:	f8dc 2000 	ldr.w	r2, [ip]
  9e:	4c0b      	ldr	r4, [pc, #44]	@ (cc <clock_configure_undivided+0xcc>)
  a0:	ea82 1246 	eor.w	r2, r2, r6, lsl #5
  a4:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  a8:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
  ac:	6032      	str	r2, [r6, #0]
  ae:	2201      	movs	r2, #1
  b0:	f8dc 5000 	ldr.w	r5, [ip]
  b4:	404d      	eors	r5, r1
  b6:	f005 0503 	and.w	r5, r5, #3
  ba:	6035      	str	r5, [r6, #0]
  bc:	fa02 f101 	lsl.w	r1, r2, r1
  c0:	f8dc 2008 	ldr.w	r2, [ip, #8]
  c4:	420a      	tst	r2, r1
  c6:	d0fb      	beq.n	c0 <clock_configure_undivided+0xc0>
  c8:	e7c6      	b.n	58 <clock_configure_undivided+0x58>
  ca:	bf00      	nop
  cc:	00000000 	.word	0x00000000

Disassembly of section .text.clock_get_hz:

00000000 <clock_get_hz>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <clock_get_hz+0x8>)
   2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   6:	4770      	bx	lr
   8:	00000000 	.word	0x00000000

Disassembly of section .text.clock_set_reported_hz:

00000000 <clock_set_reported_hz>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <clock_set_reported_hz+0x8>)
   2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
   6:	4770      	bx	lr
   8:	00000000 	.word	0x00000000

Disassembly of section .text.frequency_count_khz:

00000000 <frequency_count_khz>:
   0:	b430      	push	{r4, r5}
   2:	4a11      	ldr	r2, [pc, #68]	@ (48 <frequency_count_khz+0x48>)
   4:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
   8:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
   c:	d1fa      	bne.n	4 <frequency_count_khz+0x4>
   e:	490f      	ldr	r1, [pc, #60]	@ (4c <frequency_count_khz+0x4c>)
  10:	4c0f      	ldr	r4, [pc, #60]	@ (50 <frequency_count_khz+0x50>)
  12:	6909      	ldr	r1, [r1, #16]
  14:	250a      	movs	r5, #10
  16:	fba4 4101 	umull	r4, r1, r4, r1
  1a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
  1e:	0989      	lsrs	r1, r1, #6
  20:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  24:	4908      	ldr	r1, [pc, #32]	@ (48 <frequency_count_khz+0x48>)
  26:	f8c2 509c 	str.w	r5, [r2, #156]	@ 0x9c
  2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  2e:	f8c2 4094 	str.w	r4, [r2, #148]	@ 0x94
  32:	f8c2 00a0 	str.w	r0, [r2, #160]	@ 0xa0
  36:	f8d1 30a4 	ldr.w	r3, [r1, #164]	@ 0xa4
  3a:	06db      	lsls	r3, r3, #27
  3c:	d5fb      	bpl.n	36 <frequency_count_khz+0x36>
  3e:	bc30      	pop	{r4, r5}
  40:	f8d1 00a8 	ldr.w	r0, [r1, #168]	@ 0xa8
  44:	0940      	lsrs	r0, r0, #5
  46:	4770      	bx	lr
  48:	40010000 	.word	0x40010000
  4c:	00000000 	.word	0x00000000
  50:	10624dd3 	.word	0x10624dd3

Disassembly of section .text.clocks_enable_resus:

00000000 <clocks_enable_resus>:
   0:	4602      	mov	r2, r0
   2:	4b09      	ldr	r3, [pc, #36]	@ (28 <clocks_enable_resus+0x28>)
   4:	b510      	push	{r4, lr}
   6:	201e      	movs	r0, #30
   8:	4908      	ldr	r1, [pc, #32]	@ (2c <clocks_enable_resus+0x2c>)
   a:	601a      	str	r2, [r3, #0]
   c:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  10:	2101      	movs	r1, #1
  12:	4c07      	ldr	r4, [pc, #28]	@ (30 <clocks_enable_resus+0x30>)
  14:	201e      	movs	r0, #30
  16:	f8c4 10c8 	str.w	r1, [r4, #200]	@ 0xc8
  1a:	f7ff fffe 	bl	0 <irq_set_enabled>
  1e:	f44f 7383 	mov.w	r3, #262	@ 0x106
  22:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  26:	bd10      	pop	{r4, pc}
	...
  30:	40010000 	.word	0x40010000

Disassembly of section .text.clock_gpio_init_int_frac16:

00000000 <clock_gpio_init_int_frac16>:
   0:	b430      	push	{r4, r5}
   2:	f1a0 040f 	sub.w	r4, r0, #15
   6:	2c0a      	cmp	r4, #10
   8:	bf8c      	ite	hi
   a:	2400      	movhi	r4, #0
   c:	4d0c      	ldrls	r5, [pc, #48]	@ (40 <clock_gpio_init_int_frac16+0x40>)
   e:	ea4f 1141 	mov.w	r1, r1, lsl #5
  12:	bf98      	it	ls
  14:	f855 4024 	ldrls.w	r4, [r5, r4, lsl #2]
  18:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
  1c:	eb04 0c44 	add.w	ip, r4, r4, lsl #1
  20:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
  24:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
  28:	f50c 3c80 	add.w	ip, ip, #65536	@ 0x10000
  2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  30:	f8cc 1000 	str.w	r1, [ip]
  34:	bc30      	pop	{r4, r5}
  36:	2109      	movs	r1, #9
  38:	f8cc 3004 	str.w	r3, [ip, #4]
  3c:	f7ff bffe 	b.w	0 <gpio_set_function>
  40:	00000000 	.word	0x00000000

Disassembly of section .text.clock_configure_gpin:

00000000 <clock_configure_gpin>:
   0:	290e      	cmp	r1, #14
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	bf1c      	itt	ne
   8:	f1a1 0816 	subne.w	r8, r1, #22
   c:	fab8 f888 	clzne	r8, r8
  10:	4605      	mov	r5, r0
  12:	4614      	mov	r4, r2
  14:	461e      	mov	r6, r3
  16:	4b3c      	ldr	r3, [pc, #240]	@ (108 <clock_configure_gpin+0x108>)
  18:	4608      	mov	r0, r1
  1a:	f04f 0109 	mov.w	r1, #9
  1e:	bf0c      	ite	eq
  20:	f04f 0801 	moveq.w	r8, #1
  24:	ea4f 1858 	movne.w	r8, r8, lsr #5
  28:	f813 9005 	ldrb.w	r9, [r3, r5]
  2c:	f7ff fffe 	bl	0 <gpio_set_function>
  30:	42b4      	cmp	r4, r6
  32:	d366      	bcc.n	102 <clock_configure_gpin+0x102>
  34:	4632      	mov	r2, r6
  36:	ea4f 4a14 	mov.w	sl, r4, lsr #16
  3a:	0426      	lsls	r6, r4, #16
  3c:	2300      	movs	r3, #0
  3e:	4630      	mov	r0, r6
  40:	4651      	mov	r1, sl
  42:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  46:	eb05 0445 	add.w	r4, r5, r5, lsl #1
  4a:	00a4      	lsls	r4, r4, #2
  4c:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
  50:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
  54:	2900      	cmp	r1, #0
  56:	d132      	bne.n	be <clock_configure_gpin+0xbe>
  58:	6863      	ldr	r3, [r4, #4]
  5a:	4607      	mov	r7, r0
  5c:	4298      	cmp	r0, r3
  5e:	d900      	bls.n	62 <clock_configure_gpin+0x62>
  60:	6060      	str	r0, [r4, #4]
  62:	460b      	mov	r3, r1
  64:	4602      	mov	r2, r0
  66:	4651      	mov	r1, sl
  68:	4630      	mov	r0, r6
  6a:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  6e:	1f2b      	subs	r3, r5, #4
  70:	2b01      	cmp	r3, #1
  72:	44c1      	add	r9, r8
  74:	d92b      	bls.n	ce <clock_configure_gpin+0xce>
  76:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  7a:	4a24      	ldr	r2, [pc, #144]	@ (10c <clock_configure_gpin+0x10c>)
  7c:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  80:	6019      	str	r1, [r3, #0]
  82:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
  86:	b139      	cbz	r1, 98 <clock_configure_gpin+0x98>
  88:	6953      	ldr	r3, [r2, #20]
  8a:	fbb3 f3f1 	udiv	r3, r3, r1
  8e:	3301      	adds	r3, #1
  90:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  94:	3b03      	subs	r3, #3
  96:	d2fd      	bcs.n	94 <clock_configure_gpin+0x94>
  98:	6823      	ldr	r3, [r4, #0]
  9a:	f504 5180 	add.w	r1, r4, #4096	@ 0x1000
  9e:	ea83 1349 	eor.w	r3, r3, r9, lsl #5
  a2:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  a6:	600b      	str	r3, [r1, #0]
  a8:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
  ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  b0:	f504 5300 	add.w	r3, r4, #8192	@ 0x2000
  b4:	601a      	str	r2, [r3, #0]
  b6:	2001      	movs	r0, #1
  b8:	6067      	str	r7, [r4, #4]
  ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  be:	6863      	ldr	r3, [r4, #4]
  c0:	1f2b      	subs	r3, r5, #4
  c2:	2b01      	cmp	r3, #1
  c4:	4650      	mov	r0, sl
  c6:	f04f 0700 	mov.w	r7, #0
  ca:	44c1      	add	r9, r8
  cc:	d8d3      	bhi.n	76 <clock_configure_gpin+0x76>
  ce:	2203      	movs	r2, #3
  d0:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  d4:	601a      	str	r2, [r3, #0]
  d6:	68a3      	ldr	r3, [r4, #8]
  d8:	07da      	lsls	r2, r3, #31
  da:	d5fc      	bpl.n	d6 <clock_configure_gpin+0xd6>
  dc:	6823      	ldr	r3, [r4, #0]
  de:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
  e2:	ea83 1349 	eor.w	r3, r3, r9, lsl #5
  e6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  ea:	6013      	str	r3, [r2, #0]
  ec:	6823      	ldr	r3, [r4, #0]
  ee:	f083 0301 	eor.w	r3, r3, #1
  f2:	f003 0303 	and.w	r3, r3, #3
  f6:	6013      	str	r3, [r2, #0]
  f8:	68a3      	ldr	r3, [r4, #8]
  fa:	079b      	lsls	r3, r3, #30
  fc:	d5fc      	bpl.n	f8 <clock_configure_gpin+0xf8>
  fe:	4a03      	ldr	r2, [pc, #12]	@ (10c <clock_configure_gpin+0x10c>)
 100:	e7d2      	b.n	a8 <clock_configure_gpin+0xa8>
 102:	2000      	movs	r0, #0
 104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

Disassembly of section .text.set_sys_clock_48mhz:

00000000 <set_sys_clock_48mhz>:
   0:	4b27      	ldr	r3, [pc, #156]	@ (a0 <set_sys_clock_48mhz+0xa0>)
   2:	2103      	movs	r1, #3
   4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
   6:	b570      	push	{r4, r5, r6, lr}
   8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
   c:	bf3c      	itt	cc
   e:	f44f 3280 	movcc.w	r2, #65536	@ 0x10000
  12:	641a      	strcc	r2, [r3, #64]	@ 0x40
  14:	4b23      	ldr	r3, [pc, #140]	@ (a4 <set_sys_clock_48mhz+0xa4>)
  16:	4a22      	ldr	r2, [pc, #136]	@ (a0 <set_sys_clock_48mhz+0xa0>)
  18:	63d9      	str	r1, [r3, #60]	@ 0x3c
  1a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
  1c:	07d9      	lsls	r1, r3, #31
  1e:	d5fc      	bpl.n	1a <set_sys_clock_48mhz+0x1a>
  20:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  22:	4921      	ldr	r1, [pc, #132]	@ (a8 <set_sys_clock_48mhz+0xa8>)
  24:	f083 0320 	eor.w	r3, r3, #32
  28:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  2c:	63cb      	str	r3, [r1, #60]	@ 0x3c
  2e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  30:	4c1b      	ldr	r4, [pc, #108]	@ (a0 <set_sys_clock_48mhz+0xa0>)
  32:	f083 0301 	eor.w	r3, r3, #1
  36:	f003 0303 	and.w	r3, r3, #3
  3a:	63cb      	str	r3, [r1, #60]	@ 0x3c
  3c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  3e:	079b      	lsls	r3, r3, #30
  40:	d5fc      	bpl.n	3c <set_sys_clock_48mhz+0x3c>
  42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  46:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
  4a:	4b18      	ldr	r3, [pc, #96]	@ (ac <set_sys_clock_48mhz+0xac>)
  4c:	4918      	ldr	r1, [pc, #96]	@ (b0 <set_sys_clock_48mhz+0xb0>)
  4e:	4d19      	ldr	r5, [pc, #100]	@ (b4 <set_sys_clock_48mhz+0xb4>)
  50:	4819      	ldr	r0, [pc, #100]	@ (b8 <set_sys_clock_48mhz+0xb8>)
  52:	6169      	str	r1, [r5, #20]
  54:	63da      	str	r2, [r3, #60]	@ 0x3c
  56:	6426      	str	r6, [r4, #64]	@ 0x40
  58:	f7ff fffe 	bl	0 <pll_deinit>
  5c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  60:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  62:	42b3      	cmp	r3, r6
  64:	bf38      	it	cc
  66:	64e6      	strcc	r6, [r4, #76]	@ 0x4c
  68:	4b0e      	ldr	r3, [pc, #56]	@ (a4 <set_sys_clock_48mhz+0xa4>)
  6a:	69aa      	ldr	r2, [r5, #24]
  6c:	6499      	str	r1, [r3, #72]	@ 0x48
  6e:	b13a      	cbz	r2, 80 <set_sys_clock_48mhz+0x80>
  70:	696b      	ldr	r3, [r5, #20]
  72:	fbb3 f3f2 	udiv	r3, r3, r2
  76:	3301      	adds	r3, #1
  78:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  7c:	3b03      	subs	r3, #3
  7e:	d2fd      	bcs.n	7c <set_sys_clock_48mhz+0x7c>
  80:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  84:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  88:	4a05      	ldr	r2, [pc, #20]	@ (a0 <set_sys_clock_48mhz+0xa0>)
  8a:	4c07      	ldr	r4, [pc, #28]	@ (a8 <set_sys_clock_48mhz+0xa8>)
  8c:	6c93      	ldr	r3, [r2, #72]	@ 0x48
  8e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  92:	64a3      	str	r3, [r4, #72]	@ 0x48
  94:	4b05      	ldr	r3, [pc, #20]	@ (ac <set_sys_clock_48mhz+0xac>)
  96:	4c06      	ldr	r4, [pc, #24]	@ (b0 <set_sys_clock_48mhz+0xb0>)
  98:	61ac      	str	r4, [r5, #24]
  9a:	6498      	str	r0, [r3, #72]	@ 0x48
  9c:	64d1      	str	r1, [r2, #76]	@ 0x4c
  9e:	bd70      	pop	{r4, r5, r6, pc}
  a0:	40010000 	.word	0x40010000
  a4:	40013000 	.word	0x40013000
  a8:	40011000 	.word	0x40011000
  ac:	40012000 	.word	0x40012000
  b0:	02dc6c00 	.word	0x02dc6c00
  b4:	00000000 	.word	0x00000000
  b8:	40050000 	.word	0x40050000

Disassembly of section .text.set_sys_clock_pll:

00000000 <set_sys_clock_pll>:
   0:	4b58      	ldr	r3, [pc, #352]	@ (164 <set_sys_clock_pll+0x164>)
   2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   6:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
   8:	4617      	mov	r7, r2
   a:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
   e:	bf38      	it	cc
  10:	f44f 3280 	movcc.w	r2, #65536	@ 0x10000
  14:	460e      	mov	r6, r1
  16:	f04f 0103 	mov.w	r1, #3
  1a:	4680      	mov	r8, r0
  1c:	bf38      	it	cc
  1e:	641a      	strcc	r2, [r3, #64]	@ 0x40
  20:	4a51      	ldr	r2, [pc, #324]	@ (168 <set_sys_clock_pll+0x168>)
  22:	4b50      	ldr	r3, [pc, #320]	@ (164 <set_sys_clock_pll+0x164>)
  24:	b083      	sub	sp, #12
  26:	63d1      	str	r1, [r2, #60]	@ 0x3c
  28:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
  2a:	07e5      	lsls	r5, r4, #31
  2c:	d5fc      	bpl.n	28 <set_sys_clock_pll+0x28>
  2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  30:	494e      	ldr	r1, [pc, #312]	@ (16c <set_sys_clock_pll+0x16c>)
  32:	f082 0220 	eor.w	r2, r2, #32
  36:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  3a:	63ca      	str	r2, [r1, #60]	@ 0x3c
  3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  3e:	4d49      	ldr	r5, [pc, #292]	@ (164 <set_sys_clock_pll+0x164>)
  40:	f083 0301 	eor.w	r3, r3, #1
  44:	f003 0303 	and.w	r3, r3, #3
  48:	63cb      	str	r3, [r1, #60]	@ 0x3c
  4a:	6c6c      	ldr	r4, [r5, #68]	@ 0x44
  4c:	07a4      	lsls	r4, r4, #30
  4e:	d5fc      	bpl.n	4a <set_sys_clock_pll+0x4a>
  50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  54:	f44f 3980 	mov.w	r9, #65536	@ 0x10000
  58:	4b45      	ldr	r3, [pc, #276]	@ (170 <set_sys_clock_pll+0x170>)
  5a:	4c46      	ldr	r4, [pc, #280]	@ (174 <set_sys_clock_pll+0x174>)
  5c:	63da      	str	r2, [r3, #60]	@ 0x3c
  5e:	4b46      	ldr	r3, [pc, #280]	@ (178 <set_sys_clock_pll+0x178>)
  60:	4642      	mov	r2, r8
  62:	6163      	str	r3, [r4, #20]
  64:	2101      	movs	r1, #1
  66:	4633      	mov	r3, r6
  68:	f8c5 9040 	str.w	r9, [r5, #64]	@ 0x40
  6c:	4843      	ldr	r0, [pc, #268]	@ (17c <set_sys_clock_pll+0x17c>)
  6e:	9700      	str	r7, [sp, #0]
  70:	f7ff fffe 	bl	0 <pll_init>
  74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  78:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  7a:	fb07 f606 	mul.w	r6, r7, r6
  7e:	454b      	cmp	r3, r9
  80:	bf38      	it	cc
  82:	f8c5 9034 	strcc.w	r9, [r5, #52]	@ 0x34
  86:	4b38      	ldr	r3, [pc, #224]	@ (168 <set_sys_clock_pll+0x168>)
  88:	6922      	ldr	r2, [r4, #16]
  8a:	fbb8 f6f6 	udiv	r6, r8, r6
  8e:	6319      	str	r1, [r3, #48]	@ 0x30
  90:	b13a      	cbz	r2, a2 <set_sys_clock_pll+0xa2>
  92:	6963      	ldr	r3, [r4, #20]
  94:	fbb3 f3f2 	udiv	r3, r3, r2
  98:	3301      	adds	r3, #1
  9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  9e:	3b03      	subs	r3, #3
  a0:	d2fd      	bcs.n	9e <set_sys_clock_pll+0x9e>
  a2:	4b30      	ldr	r3, [pc, #192]	@ (164 <set_sys_clock_pll+0x164>)
  a4:	4931      	ldr	r1, [pc, #196]	@ (16c <set_sys_clock_pll+0x16c>)
  a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  a8:	f002 02e0 	and.w	r2, r2, #224	@ 0xe0
  ac:	630a      	str	r2, [r1, #48]	@ 0x30
  ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  b0:	f082 0202 	eor.w	r2, r2, #2
  b4:	f002 0203 	and.w	r2, r2, #3
  b8:	630a      	str	r2, [r1, #48]	@ 0x30
  ba:	6b99      	ldr	r1, [r3, #56]	@ 0x38
  bc:	0748      	lsls	r0, r1, #29
  be:	d5fc      	bpl.n	ba <set_sys_clock_pll+0xba>
  c0:	f44f 6500 	mov.w	r5, #2048	@ 0x800
  c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  c8:	4929      	ldr	r1, [pc, #164]	@ (170 <set_sys_clock_pll+0x170>)
  ca:	630d      	str	r5, [r1, #48]	@ 0x30
  cc:	492c      	ldr	r1, [pc, #176]	@ (180 <set_sys_clock_pll+0x180>)
  ce:	635a      	str	r2, [r3, #52]	@ 0x34
  d0:	6121      	str	r1, [r4, #16]
  d2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
  d4:	4291      	cmp	r1, r2
  d6:	f04f 0103 	mov.w	r1, #3
  da:	bf38      	it	cc
  dc:	641a      	strcc	r2, [r3, #64]	@ 0x40
  de:	4b22      	ldr	r3, [pc, #136]	@ (168 <set_sys_clock_pll+0x168>)
  e0:	4a20      	ldr	r2, [pc, #128]	@ (164 <set_sys_clock_pll+0x164>)
  e2:	63d9      	str	r1, [r3, #60]	@ 0x3c
  e4:	6c53      	ldr	r3, [r2, #68]	@ 0x44
  e6:	07d9      	lsls	r1, r3, #31
  e8:	d5fc      	bpl.n	e4 <set_sys_clock_pll+0xe4>
  ea:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  ec:	4d1f      	ldr	r5, [pc, #124]	@ (16c <set_sys_clock_pll+0x16c>)
  ee:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
  f2:	63eb      	str	r3, [r5, #60]	@ 0x3c
  f4:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  f6:	491b      	ldr	r1, [pc, #108]	@ (164 <set_sys_clock_pll+0x164>)
  f8:	f083 0301 	eor.w	r3, r3, #1
  fc:	f003 0303 	and.w	r3, r3, #3
 100:	63eb      	str	r3, [r5, #60]	@ 0x3c
 102:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
 104:	079b      	lsls	r3, r3, #30
 106:	d5fc      	bpl.n	102 <set_sys_clock_pll+0x102>
 108:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 10c:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 110:	4a17      	ldr	r2, [pc, #92]	@ (170 <set_sys_clock_pll+0x170>)
 112:	6166      	str	r6, [r4, #20]
 114:	63d5      	str	r5, [r2, #60]	@ 0x3c
 116:	640b      	str	r3, [r1, #64]	@ 0x40
 118:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 11a:	429a      	cmp	r2, r3
 11c:	bf38      	it	cc
 11e:	64cb      	strcc	r3, [r1, #76]	@ 0x4c
 120:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 124:	4b10      	ldr	r3, [pc, #64]	@ (168 <set_sys_clock_pll+0x168>)
 126:	69a2      	ldr	r2, [r4, #24]
 128:	6499      	str	r1, [r3, #72]	@ 0x48
 12a:	b13a      	cbz	r2, 13c <set_sys_clock_pll+0x13c>
 12c:	6963      	ldr	r3, [r4, #20]
 12e:	fbb3 f3f2 	udiv	r3, r3, r2
 132:	3301      	adds	r3, #1
 134:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 138:	3b03      	subs	r3, #3
 13a:	d2fd      	bcs.n	138 <set_sys_clock_pll+0x138>
 13c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 140:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 144:	4a07      	ldr	r2, [pc, #28]	@ (164 <set_sys_clock_pll+0x164>)
 146:	4d09      	ldr	r5, [pc, #36]	@ (16c <set_sys_clock_pll+0x16c>)
 148:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 14a:	f083 0340 	eor.w	r3, r3, #64	@ 0x40
 14e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 152:	64ab      	str	r3, [r5, #72]	@ 0x48
 154:	4b06      	ldr	r3, [pc, #24]	@ (170 <set_sys_clock_pll+0x170>)
 156:	4d08      	ldr	r5, [pc, #32]	@ (178 <set_sys_clock_pll+0x178>)
 158:	61a5      	str	r5, [r4, #24]
 15a:	6498      	str	r0, [r3, #72]	@ 0x48
 15c:	64d1      	str	r1, [r2, #76]	@ 0x4c
 15e:	b003      	add	sp, #12
 160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 164:	40010000 	.word	0x40010000
 168:	40013000 	.word	0x40013000
 16c:	40011000 	.word	0x40011000
 170:	40012000 	.word	0x40012000
 174:	00000000 	.word	0x00000000
 178:	02dc6c00 	.word	0x02dc6c00
 17c:	40050000 	.word	0x40050000
 180:	00b71b00 	.word	0x00b71b00

Disassembly of section .text.check_sys_clock_hz:

00000000 <check_sys_clock_hz>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4688      	mov	r8, r1
   6:	b085      	sub	sp, #20
   8:	e9cd 2301 	strd	r2, r3, [sp, #4]
   c:	4c4d      	ldr	r4, [pc, #308]	@ (144 <check_sys_clock_hz+0x144>)
   e:	f8df 913c 	ldr.w	r9, [pc, #316]	@ 14c <check_sys_clock_hz+0x14c>
  12:	f8df a13c 	ldr.w	sl, [pc, #316]	@ 150 <check_sys_clock_hz+0x150>
  16:	454c      	cmp	r4, r9
  18:	d907      	bls.n	2a <check_sys_clock_hz+0x2a>
  1a:	f5a4 0437 	sub.w	r4, r4, #11993088	@ 0xb70000
  1e:	f5a4 54d8 	sub.w	r4, r4, #6912	@ 0x1b00
  22:	4554      	cmp	r4, sl
  24:	d1f7      	bne.n	16 <check_sys_clock_hz+0x16>
  26:	2000      	movs	r0, #0
  28:	e05f      	b.n	ea <check_sys_clock_hz+0xea>
  2a:	2307      	movs	r3, #7
  2c:	4a46      	ldr	r2, [pc, #280]	@ (148 <check_sys_clock_hz+0x148>)
  2e:	9403      	str	r4, [sp, #12]
  30:	18a2      	adds	r2, r4, r2
  32:	fb03 f403 	mul.w	r4, r3, r3
  36:	fbb2 fef4 	udiv	lr, r2, r4
  3a:	4570      	cmp	r0, lr
  3c:	f04f 0c01 	mov.w	ip, #1
  40:	f04f 0702 	mov.w	r7, #2
  44:	f04f 0603 	mov.w	r6, #3
  48:	f04f 0504 	mov.w	r5, #4
  4c:	f04f 0105 	mov.w	r1, #5
  50:	d03e      	beq.n	d0 <check_sys_clock_hz+0xd0>
  52:	f1b3 0e01 	subs.w	lr, r3, #1
  56:	d06e      	beq.n	136 <check_sys_clock_hz+0x136>
  58:	fb0e f403 	mul.w	r4, lr, r3
  5c:	fbb2 fbf4 	udiv	fp, r2, r4
  60:	4558      	cmp	r0, fp
  62:	d045      	beq.n	f0 <check_sys_clock_hz+0xf0>
  64:	b319      	cbz	r1, ae <check_sys_clock_hz+0xae>
  66:	fb01 f403 	mul.w	r4, r1, r3
  6a:	fbb2 fbf4 	udiv	fp, r2, r4
  6e:	4558      	cmp	r0, fp
  70:	d043      	beq.n	fa <check_sys_clock_hz+0xfa>
  72:	b1e5      	cbz	r5, ae <check_sys_clock_hz+0xae>
  74:	fb05 f403 	mul.w	r4, r5, r3
  78:	fbb2 fbf4 	udiv	fp, r2, r4
  7c:	4558      	cmp	r0, fp
  7e:	d042      	beq.n	106 <check_sys_clock_hz+0x106>
  80:	b1ae      	cbz	r6, ae <check_sys_clock_hz+0xae>
  82:	fb06 f403 	mul.w	r4, r6, r3
  86:	fbb2 fbf4 	udiv	fp, r2, r4
  8a:	4558      	cmp	r0, fp
  8c:	d041      	beq.n	112 <check_sys_clock_hz+0x112>
  8e:	b177      	cbz	r7, ae <check_sys_clock_hz+0xae>
  90:	fb07 f403 	mul.w	r4, r7, r3
  94:	fbb2 fbf4 	udiv	fp, r2, r4
  98:	4558      	cmp	r0, fp
  9a:	d040      	beq.n	11e <check_sys_clock_hz+0x11e>
  9c:	f1bc 0f00 	cmp.w	ip, #0
  a0:	d005      	beq.n	ae <check_sys_clock_hz+0xae>
  a2:	fb0c f403 	mul.w	r4, ip, r3
  a6:	fbb2 fbf4 	udiv	fp, r2, r4
  aa:	4583      	cmp	fp, r0
  ac:	d03d      	beq.n	12a <check_sys_clock_hz+0x12a>
  ae:	4673      	mov	r3, lr
  b0:	fb03 f403 	mul.w	r4, r3, r3
  b4:	fbb2 fef4 	udiv	lr, r2, r4
  b8:	4570      	cmp	r0, lr
  ba:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
  be:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
  c2:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
  c6:	f107 37ff 	add.w	r7, r7, #4294967295	@ 0xffffffff
  ca:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
  ce:	d1c0      	bne.n	52 <check_sys_clock_hz+0x52>
  d0:	fb04 2410 	mls	r4, r4, r0, r2
  d4:	2c00      	cmp	r4, #0
  d6:	d1bc      	bne.n	52 <check_sys_clock_hz+0x52>
  d8:	469e      	mov	lr, r3
  da:	2001      	movs	r0, #1
  dc:	f8c8 2000 	str.w	r2, [r8]
  e0:	9a01      	ldr	r2, [sp, #4]
  e2:	6013      	str	r3, [r2, #0]
  e4:	9b02      	ldr	r3, [sp, #8]
  e6:	f8c3 e000 	str.w	lr, [r3]
  ea:	b005      	add	sp, #20
  ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  f0:	fb04 2410 	mls	r4, r4, r0, r2
  f4:	2c00      	cmp	r4, #0
  f6:	d1b5      	bne.n	64 <check_sys_clock_hz+0x64>
  f8:	e7ef      	b.n	da <check_sys_clock_hz+0xda>
  fa:	fb04 2410 	mls	r4, r4, r0, r2
  fe:	2c00      	cmp	r4, #0
 100:	d1b7      	bne.n	72 <check_sys_clock_hz+0x72>
 102:	468e      	mov	lr, r1
 104:	e7e9      	b.n	da <check_sys_clock_hz+0xda>
 106:	fb04 2410 	mls	r4, r4, r0, r2
 10a:	2c00      	cmp	r4, #0
 10c:	d1b8      	bne.n	80 <check_sys_clock_hz+0x80>
 10e:	46ae      	mov	lr, r5
 110:	e7e3      	b.n	da <check_sys_clock_hz+0xda>
 112:	fb04 2410 	mls	r4, r4, r0, r2
 116:	2c00      	cmp	r4, #0
 118:	d1b9      	bne.n	8e <check_sys_clock_hz+0x8e>
 11a:	46b6      	mov	lr, r6
 11c:	e7dd      	b.n	da <check_sys_clock_hz+0xda>
 11e:	fb04 2410 	mls	r4, r4, r0, r2
 122:	2c00      	cmp	r4, #0
 124:	d1ba      	bne.n	9c <check_sys_clock_hz+0x9c>
 126:	46be      	mov	lr, r7
 128:	e7d7      	b.n	da <check_sys_clock_hz+0xda>
 12a:	fb04 2410 	mls	r4, r4, r0, r2
 12e:	2c00      	cmp	r4, #0
 130:	d1bd      	bne.n	ae <check_sys_clock_hz+0xae>
 132:	46e6      	mov	lr, ip
 134:	e7d1      	b.n	da <check_sys_clock_hz+0xda>
 136:	9c03      	ldr	r4, [sp, #12]
 138:	f5a4 0437 	sub.w	r4, r4, #11993088	@ 0xb70000
 13c:	f5a4 54d8 	sub.w	r4, r4, #6912	@ 0x1b00
 140:	e769      	b.n	16 <check_sys_clock_hz+0x16>
 142:	bf00      	nop
 144:	b82da880 	.word	0xb82da880
 148:	2cb41780 	.word	0x2cb41780
 14c:	32a9f880 	.word	0x32a9f880
 150:	de067d80 	.word	0xde067d80

Disassembly of section .text.check_sys_clock_khz:

00000000 <check_sys_clock_khz>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f44f 78a0 	mov.w	r8, #320	@ 0x140
   8:	4699      	mov	r9, r3
   a:	b085      	sub	sp, #20
   c:	e9cd 1202 	strd	r1, r2, [sp, #8]
  10:	4c5f      	ldr	r4, [pc, #380]	@ (190 <check_sys_clock_khz+0x190>)
  12:	f8df a184 	ldr.w	sl, [pc, #388]	@ 198 <check_sys_clock_khz+0x198>
  16:	4554      	cmp	r4, sl
  18:	d90a      	bls.n	30 <check_sys_clock_khz+0x30>
  1a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
  1e:	f5a4 543b 	sub.w	r4, r4, #11968	@ 0x2ec0
  22:	f1b8 0f0f 	cmp.w	r8, #15
  26:	f1a4 0420 	sub.w	r4, r4, #32
  2a:	d1f4      	bne.n	16 <check_sys_clock_khz+0x16>
  2c:	2000      	movs	r0, #0
  2e:	e069      	b.n	104 <check_sys_clock_khz+0x104>
  30:	2307      	movs	r3, #7
  32:	f504 2237 	add.w	r2, r4, #749568	@ 0xb7000
  36:	9401      	str	r4, [sp, #4]
  38:	fb03 f403 	mul.w	r4, r3, r3
  3c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
  40:	fbb2 fef4 	udiv	lr, r2, r4
  44:	4570      	cmp	r0, lr
  46:	f04f 0c01 	mov.w	ip, #1
  4a:	f04f 0702 	mov.w	r7, #2
  4e:	f04f 0603 	mov.w	r6, #3
  52:	f04f 0504 	mov.w	r5, #4
  56:	f04f 0105 	mov.w	r1, #5
  5a:	d03f      	beq.n	dc <check_sys_clock_khz+0xdc>
  5c:	f1b3 0e01 	subs.w	lr, r3, #1
  60:	f000 8094 	beq.w	18c <check_sys_clock_khz+0x18c>
  64:	fb0e f403 	mul.w	r4, lr, r3
  68:	fbb2 fbf4 	udiv	fp, r2, r4
  6c:	4558      	cmp	r0, fp
  6e:	d04c      	beq.n	10a <check_sys_clock_khz+0x10a>
  70:	b319      	cbz	r1, ba <check_sys_clock_khz+0xba>
  72:	fb01 f403 	mul.w	r4, r1, r3
  76:	fbb2 fbf4 	udiv	fp, r2, r4
  7a:	4558      	cmp	r0, fp
  7c:	d04f      	beq.n	11e <check_sys_clock_khz+0x11e>
  7e:	b1e5      	cbz	r5, ba <check_sys_clock_khz+0xba>
  80:	fb05 f403 	mul.w	r4, r5, r3
  84:	fbb2 fbf4 	udiv	fp, r2, r4
  88:	4558      	cmp	r0, fp
  8a:	d053      	beq.n	134 <check_sys_clock_khz+0x134>
  8c:	b1ae      	cbz	r6, ba <check_sys_clock_khz+0xba>
  8e:	fb06 f403 	mul.w	r4, r6, r3
  92:	fbb2 fbf4 	udiv	fp, r2, r4
  96:	4558      	cmp	r0, fp
  98:	d057      	beq.n	14a <check_sys_clock_khz+0x14a>
  9a:	b177      	cbz	r7, ba <check_sys_clock_khz+0xba>
  9c:	fb07 f403 	mul.w	r4, r7, r3
  a0:	fbb2 fbf4 	udiv	fp, r2, r4
  a4:	4558      	cmp	r0, fp
  a6:	d05b      	beq.n	160 <check_sys_clock_khz+0x160>
  a8:	f1bc 0f00 	cmp.w	ip, #0
  ac:	d005      	beq.n	ba <check_sys_clock_khz+0xba>
  ae:	fb0c f403 	mul.w	r4, ip, r3
  b2:	fbb2 fbf4 	udiv	fp, r2, r4
  b6:	4583      	cmp	fp, r0
  b8:	d05d      	beq.n	176 <check_sys_clock_khz+0x176>
  ba:	4673      	mov	r3, lr
  bc:	fb03 f403 	mul.w	r4, r3, r3
  c0:	fbb2 fef4 	udiv	lr, r2, r4
  c4:	4570      	cmp	r0, lr
  c6:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
  ca:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
  ce:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
  d2:	f107 37ff 	add.w	r7, r7, #4294967295	@ 0xffffffff
  d6:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
  da:	d1bf      	bne.n	5c <check_sys_clock_khz+0x5c>
  dc:	fb04 2410 	mls	r4, r4, r0, r2
  e0:	2c00      	cmp	r4, #0
  e2:	d1bb      	bne.n	5c <check_sys_clock_khz+0x5c>
  e4:	469e      	mov	lr, r3
  e6:	464a      	mov	r2, r9
  e8:	f8dd b008 	ldr.w	fp, [sp, #8]
  ec:	f8dd 900c 	ldr.w	r9, [sp, #12]
  f0:	2001      	movs	r0, #1
  f2:	4928      	ldr	r1, [pc, #160]	@ (194 <check_sys_clock_khz+0x194>)
  f4:	fb01 f108 	mul.w	r1, r1, r8
  f8:	f8cb 1000 	str.w	r1, [fp]
  fc:	f8c9 3000 	str.w	r3, [r9]
 100:	f8c2 e000 	str.w	lr, [r2]
 104:	b005      	add	sp, #20
 106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10a:	fb04 2410 	mls	r4, r4, r0, r2
 10e:	2c00      	cmp	r4, #0
 110:	d1ae      	bne.n	70 <check_sys_clock_khz+0x70>
 112:	464a      	mov	r2, r9
 114:	f8dd b008 	ldr.w	fp, [sp, #8]
 118:	f8dd 900c 	ldr.w	r9, [sp, #12]
 11c:	e7e8      	b.n	f0 <check_sys_clock_khz+0xf0>
 11e:	fb04 2410 	mls	r4, r4, r0, r2
 122:	2c00      	cmp	r4, #0
 124:	d1ab      	bne.n	7e <check_sys_clock_khz+0x7e>
 126:	464a      	mov	r2, r9
 128:	468e      	mov	lr, r1
 12a:	f8dd b008 	ldr.w	fp, [sp, #8]
 12e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 132:	e7dd      	b.n	f0 <check_sys_clock_khz+0xf0>
 134:	fb04 2410 	mls	r4, r4, r0, r2
 138:	2c00      	cmp	r4, #0
 13a:	d1a7      	bne.n	8c <check_sys_clock_khz+0x8c>
 13c:	464a      	mov	r2, r9
 13e:	46ae      	mov	lr, r5
 140:	f8dd b008 	ldr.w	fp, [sp, #8]
 144:	f8dd 900c 	ldr.w	r9, [sp, #12]
 148:	e7d2      	b.n	f0 <check_sys_clock_khz+0xf0>
 14a:	fb04 2410 	mls	r4, r4, r0, r2
 14e:	2c00      	cmp	r4, #0
 150:	d1a3      	bne.n	9a <check_sys_clock_khz+0x9a>
 152:	464a      	mov	r2, r9
 154:	46b6      	mov	lr, r6
 156:	f8dd b008 	ldr.w	fp, [sp, #8]
 15a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 15e:	e7c7      	b.n	f0 <check_sys_clock_khz+0xf0>
 160:	fb04 2410 	mls	r4, r4, r0, r2
 164:	2c00      	cmp	r4, #0
 166:	d19f      	bne.n	a8 <check_sys_clock_khz+0xa8>
 168:	464a      	mov	r2, r9
 16a:	46be      	mov	lr, r7
 16c:	f8dd b008 	ldr.w	fp, [sp, #8]
 170:	f8dd 900c 	ldr.w	r9, [sp, #12]
 174:	e7bc      	b.n	f0 <check_sys_clock_khz+0xf0>
 176:	fb04 2410 	mls	r4, r4, r0, r2
 17a:	2c00      	cmp	r4, #0
 17c:	d19d      	bne.n	ba <check_sys_clock_khz+0xba>
 17e:	464a      	mov	r2, r9
 180:	46e6      	mov	lr, ip
 182:	f8dd b008 	ldr.w	fp, [sp, #8]
 186:	f8dd 900c 	ldr.w	r9, [sp, #12]
 18a:	e7b1      	b.n	f0 <check_sys_clock_khz+0xf0>
 18c:	9c01      	ldr	r4, [sp, #4]
 18e:	e744      	b.n	1a <check_sys_clock_khz+0x1a>
 190:	002f2650 	.word	0x002f2650
 194:	00b71b00 	.word	0x00b71b00
 198:	000cf850 	.word	0x000cf850

pll.c.o:     file format elf32-littlearm


Disassembly of section .text.pll_init:

00000000 <pll_init>:
   0:	b470      	push	{r4, r5, r6}
   2:	9d03      	ldr	r5, [sp, #12]
   4:	6804      	ldr	r4, [r0, #0]
   6:	032d      	lsls	r5, r5, #12
   8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
   c:	4b1b      	ldr	r3, [pc, #108]	@ (7c <pll_init+0x7c>)
   e:	2c00      	cmp	r4, #0
  10:	fbb3 f3f1 	udiv	r3, r3, r1
  14:	fbb2 f6f3 	udiv	r6, r2, r3
  18:	db1f      	blt.n	5a <pll_init+0x5a>
  1a:	4a19      	ldr	r2, [pc, #100]	@ (80 <pll_init+0x80>)
  1c:	4b19      	ldr	r3, [pc, #100]	@ (84 <pll_init+0x84>)
  1e:	4290      	cmp	r0, r2
  20:	bf14      	ite	ne
  22:	f44f 4280 	movne.w	r2, #16384	@ 0x4000
  26:	f44f 4200 	moveq.w	r2, #32768	@ 0x8000
  2a:	4c17      	ldr	r4, [pc, #92]	@ (88 <pll_init+0x88>)
  2c:	601a      	str	r2, [r3, #0]
  2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
  32:	601a      	str	r2, [r3, #0]
  34:	68a3      	ldr	r3, [r4, #8]
  36:	ea32 0303 	bics.w	r3, r2, r3
  3a:	d1fb      	bne.n	34 <pll_init+0x34>
  3c:	2221      	movs	r2, #33	@ 0x21
  3e:	f500 5340 	add.w	r3, r0, #12288	@ 0x3000
  42:	3304      	adds	r3, #4
  44:	6001      	str	r1, [r0, #0]
  46:	6086      	str	r6, [r0, #8]
  48:	601a      	str	r2, [r3, #0]
  4a:	6802      	ldr	r2, [r0, #0]
  4c:	2a00      	cmp	r2, #0
  4e:	dafc      	bge.n	4a <pll_init+0x4a>
  50:	2208      	movs	r2, #8
  52:	60c5      	str	r5, [r0, #12]
  54:	601a      	str	r2, [r3, #0]
  56:	bc70      	pop	{r4, r5, r6}
  58:	4770      	bx	lr
  5a:	6803      	ldr	r3, [r0, #0]
  5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
  60:	428b      	cmp	r3, r1
  62:	d1da      	bne.n	1a <pll_init+0x1a>
  64:	6883      	ldr	r3, [r0, #8]
  66:	f3c3 030b 	ubfx	r3, r3, #0, #12
  6a:	42b3      	cmp	r3, r6
  6c:	d1d5      	bne.n	1a <pll_init+0x1a>
  6e:	68c3      	ldr	r3, [r0, #12]
  70:	f403 23ee 	and.w	r3, r3, #487424	@ 0x77000
  74:	42ab      	cmp	r3, r5
  76:	d1d0      	bne.n	1a <pll_init+0x1a>
  78:	e7ed      	b.n	56 <pll_init+0x56>
  7a:	bf00      	nop
  7c:	00b71b00 	.word	0x00b71b00
  80:	40058000 	.word	0x40058000
  84:	40022000 	.word	0x40022000
  88:	40020000 	.word	0x40020000

Disassembly of section .text.pll_deinit:

00000000 <pll_deinit>:
   0:	232d      	movs	r3, #45	@ 0x2d
   2:	6043      	str	r3, [r0, #4]
   4:	4770      	bx	lr
   6:	bf00      	nop

vreg.c.o:     file format elf32-littlearm


Disassembly of section .text.vreg_set_voltage:

00000000 <vreg_set_voltage>:
   0:	4b0a      	ldr	r3, [pc, #40]	@ (2c <vreg_set_voltage+0x2c>)
   2:	490b      	ldr	r1, [pc, #44]	@ (30 <vreg_set_voltage+0x30>)
   4:	4a0b      	ldr	r2, [pc, #44]	@ (34 <vreg_set_voltage+0x34>)
   6:	6059      	str	r1, [r3, #4]
   8:	68d3      	ldr	r3, [r2, #12]
   a:	0419      	lsls	r1, r3, #16
   c:	d4fc      	bmi.n	8 <vreg_set_voltage+0x8>
   e:	4b0a      	ldr	r3, [pc, #40]	@ (38 <vreg_set_voltage+0x38>)
  10:	68d2      	ldr	r2, [r2, #12]
  12:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  16:	4909      	ldr	r1, [pc, #36]	@ (3c <vreg_set_voltage+0x3c>)
  18:	4053      	eors	r3, r2
  1a:	4809      	ldr	r0, [pc, #36]	@ (40 <vreg_set_voltage+0x40>)
  1c:	4019      	ands	r1, r3
  1e:	4a05      	ldr	r2, [pc, #20]	@ (34 <vreg_set_voltage+0x34>)
  20:	60c1      	str	r1, [r0, #12]
  22:	68d3      	ldr	r3, [r2, #12]
  24:	041b      	lsls	r3, r3, #16
  26:	d4fc      	bmi.n	22 <vreg_set_voltage+0x22>
  28:	4770      	bx	lr
  2a:	bf00      	nop
  2c:	40102000 	.word	0x40102000
  30:	5afe2000 	.word	0x5afe2000
  34:	40100000 	.word	0x40100000
  38:	5afe0000 	.word	0x5afe0000
  3c:	5afe01f0 	.word	0x5afe01f0
  40:	40101000 	.word	0x40101000

Disassembly of section .text.vreg_get_voltage:

00000000 <vreg_get_voltage>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <vreg_get_voltage+0xc>)
   2:	68d8      	ldr	r0, [r3, #12]
   4:	f3c0 1004 	ubfx	r0, r0, #4, #5
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	40100000 	.word	0x40100000

Disassembly of section .text.vreg_disable_voltage_limit:

00000000 <vreg_disable_voltage_limit>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <vreg_disable_voltage_limit+0x8>)
   2:	4a02      	ldr	r2, [pc, #8]	@ (c <vreg_disable_voltage_limit+0xc>)
   4:	605a      	str	r2, [r3, #4]
   6:	4770      	bx	lr
   8:	40102000 	.word	0x40102000
   c:	5afe0100 	.word	0x5afe0100

watchdog.c.o:     file format elf32-littlearm


Disassembly of section .text.watchdog_start_tick:

00000000 <watchdog_start_tick>:
   0:	4601      	mov	r1, r0
   2:	2004      	movs	r0, #4
   4:	f7ff bffe 	b.w	0 <tick_start>

Disassembly of section .text.watchdog_update:

00000000 <watchdog_update>:
   0:	4a02      	ldr	r2, [pc, #8]	@ (c <watchdog_update+0xc>)
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <watchdog_update+0x10>)
   4:	6812      	ldr	r2, [r2, #0]
   6:	605a      	str	r2, [r3, #4]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000
  10:	400d8000 	.word	0x400d8000

Disassembly of section .text.watchdog_get_time_remaining_ms:

00000000 <watchdog_get_time_remaining_ms>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <watchdog_get_time_remaining_ms+0xc>)
   2:	6818      	ldr	r0, [r3, #0]
   4:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400d8000 	.word	0x400d8000

Disassembly of section .text._watchdog_enable:

00000000 <_watchdog_enable>:
   0:	b430      	push	{r4, r5}
   2:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
   6:	4a15      	ldr	r2, [pc, #84]	@ (5c <_watchdog_enable+0x5c>)
   8:	4b15      	ldr	r3, [pc, #84]	@ (60 <_watchdog_enable+0x60>)
   a:	4c16      	ldr	r4, [pc, #88]	@ (64 <_watchdog_enable+0x64>)
   c:	601d      	str	r5, [r3, #0]
   e:	6094      	str	r4, [r2, #8]
  10:	f04f 62e0 	mov.w	r2, #117440512	@ 0x7000000
  14:	b149      	cbz	r1, 2a <_watchdog_enable+0x2a>
  16:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
  1a:	601a      	str	r2, [r3, #0]
  1c:	b940      	cbnz	r0, 30 <_watchdog_enable+0x30>
  1e:	bc30      	pop	{r4, r5}
  20:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
  24:	4b10      	ldr	r3, [pc, #64]	@ (68 <_watchdog_enable+0x68>)
  26:	601a      	str	r2, [r3, #0]
  28:	4770      	bx	lr
  2a:	601a      	str	r2, [r3, #0]
  2c:	2800      	cmp	r0, #0
  2e:	d0f6      	beq.n	1e <_watchdog_enable+0x1e>
  30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
  34:	fb03 f000 	mul.w	r0, r3, r0
  38:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
  3c:	bf2a      	itet	cs
  3e:	f06f 437f 	mvncs.w	r3, #4278190080	@ 0xff000000
  42:	4603      	movcc	r3, r0
  44:	4618      	movcs	r0, r3
  46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  4a:	4c08      	ldr	r4, [pc, #32]	@ (6c <_watchdog_enable+0x6c>)
  4c:	4908      	ldr	r1, [pc, #32]	@ (70 <_watchdog_enable+0x70>)
  4e:	6023      	str	r3, [r4, #0]
  50:	4b05      	ldr	r3, [pc, #20]	@ (68 <_watchdog_enable+0x68>)
  52:	6048      	str	r0, [r1, #4]
  54:	bc30      	pop	{r4, r5}
  56:	601a      	str	r2, [r3, #0]
  58:	4770      	bx	lr
  5a:	bf00      	nop
  5c:	4001a000 	.word	0x4001a000
  60:	400db000 	.word	0x400db000
  64:	01fffff3 	.word	0x01fffff3
  68:	400da000 	.word	0x400da000
  6c:	00000000 	.word	0x00000000
  70:	400d8000 	.word	0x400d8000

Disassembly of section .text.watchdog_enable:

00000000 <watchdog_enable>:
   0:	b430      	push	{r4, r5}
   2:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
   6:	4b17      	ldr	r3, [pc, #92]	@ (64 <watchdog_enable+0x64>)
   8:	4a17      	ldr	r2, [pc, #92]	@ (68 <watchdog_enable+0x68>)
   a:	4c18      	ldr	r4, [pc, #96]	@ (6c <watchdog_enable+0x6c>)
   c:	61da      	str	r2, [r3, #28]
   e:	4a18      	ldr	r2, [pc, #96]	@ (70 <watchdog_enable+0x70>)
  10:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
  14:	601d      	str	r5, [r3, #0]
  16:	6094      	str	r4, [r2, #8]
  18:	f04f 62e0 	mov.w	r2, #117440512	@ 0x7000000
  1c:	b149      	cbz	r1, 32 <watchdog_enable+0x32>
  1e:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
  22:	601a      	str	r2, [r3, #0]
  24:	b940      	cbnz	r0, 38 <watchdog_enable+0x38>
  26:	bc30      	pop	{r4, r5}
  28:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
  2c:	4b11      	ldr	r3, [pc, #68]	@ (74 <watchdog_enable+0x74>)
  2e:	601a      	str	r2, [r3, #0]
  30:	4770      	bx	lr
  32:	601a      	str	r2, [r3, #0]
  34:	2800      	cmp	r0, #0
  36:	d0f6      	beq.n	26 <watchdog_enable+0x26>
  38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
  3c:	fb03 f000 	mul.w	r0, r3, r0
  40:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
  44:	bf2a      	itet	cs
  46:	f06f 437f 	mvncs.w	r3, #4278190080	@ 0xff000000
  4a:	4603      	movcc	r3, r0
  4c:	4618      	movcs	r0, r3
  4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  52:	4c09      	ldr	r4, [pc, #36]	@ (78 <watchdog_enable+0x78>)
  54:	4903      	ldr	r1, [pc, #12]	@ (64 <watchdog_enable+0x64>)
  56:	6023      	str	r3, [r4, #0]
  58:	4b06      	ldr	r3, [pc, #24]	@ (74 <watchdog_enable+0x74>)
  5a:	6048      	str	r0, [r1, #4]
  5c:	bc30      	pop	{r4, r5}
  5e:	601a      	str	r2, [r3, #0]
  60:	4770      	bx	lr
  62:	bf00      	nop
  64:	400d8000 	.word	0x400d8000
  68:	6ab73121 	.word	0x6ab73121
  6c:	01fffff3 	.word	0x01fffff3
  70:	4001a000 	.word	0x4001a000
  74:	400da000 	.word	0x400da000
  78:	00000000 	.word	0x00000000

Disassembly of section .text.watchdog_disable:

00000000 <watchdog_disable>:
   0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
   4:	4b01      	ldr	r3, [pc, #4]	@ (c <watchdog_disable+0xc>)
   6:	601a      	str	r2, [r3, #0]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	400db000 	.word	0x400db000

Disassembly of section .text.watchdog_reboot:

00000000 <watchdog_reboot>:
   0:	b430      	push	{r4, r5}
   2:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
   6:	4b1c      	ldr	r3, [pc, #112]	@ (78 <watchdog_reboot+0x78>)
   8:	601c      	str	r4, [r3, #0]
   a:	b1e0      	cbz	r0, 46 <watchdog_reboot+0x46>
   c:	4c1b      	ldr	r4, [pc, #108]	@ (7c <watchdog_reboot+0x7c>)
   e:	f5a3 5340 	sub.w	r3, r3, #12288	@ 0x3000
  12:	61dc      	str	r4, [r3, #28]
  14:	4c1a      	ldr	r4, [pc, #104]	@ (80 <watchdog_reboot+0x80>)
  16:	f040 0001 	orr.w	r0, r0, #1
  1a:	4044      	eors	r4, r0
  1c:	621c      	str	r4, [r3, #32]
  1e:	6259      	str	r1, [r3, #36]	@ 0x24
  20:	6298      	str	r0, [r3, #40]	@ 0x28
  22:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
  26:	f04f 61e0 	mov.w	r1, #117440512	@ 0x7000000
  2a:	4b13      	ldr	r3, [pc, #76]	@ (78 <watchdog_reboot+0x78>)
  2c:	4815      	ldr	r0, [pc, #84]	@ (84 <watchdog_reboot+0x84>)
  2e:	4c16      	ldr	r4, [pc, #88]	@ (88 <watchdog_reboot+0x88>)
  30:	601d      	str	r5, [r3, #0]
  32:	6084      	str	r4, [r0, #8]
  34:	6019      	str	r1, [r3, #0]
  36:	b94a      	cbnz	r2, 4c <watchdog_reboot+0x4c>
  38:	bc30      	pop	{r4, r5}
  3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
  3e:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
  42:	601a      	str	r2, [r3, #0]
  44:	4770      	bx	lr
  46:	4b11      	ldr	r3, [pc, #68]	@ (8c <watchdog_reboot+0x8c>)
  48:	61d8      	str	r0, [r3, #28]
  4a:	e7ea      	b.n	22 <watchdog_reboot+0x22>
  4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
  50:	fb03 f202 	mul.w	r2, r3, r2
  54:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
  58:	bf2a      	itet	cs
  5a:	f06f 437f 	mvncs.w	r3, #4278190080	@ 0xff000000
  5e:	4613      	movcc	r3, r2
  60:	461a      	movcs	r2, r3
  62:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
  66:	4c0a      	ldr	r4, [pc, #40]	@ (90 <watchdog_reboot+0x90>)
  68:	4808      	ldr	r0, [pc, #32]	@ (8c <watchdog_reboot+0x8c>)
  6a:	6023      	str	r3, [r4, #0]
  6c:	4b09      	ldr	r3, [pc, #36]	@ (94 <watchdog_reboot+0x94>)
  6e:	6042      	str	r2, [r0, #4]
  70:	bc30      	pop	{r4, r5}
  72:	6019      	str	r1, [r3, #0]
  74:	4770      	bx	lr
  76:	bf00      	nop
  78:	400db000 	.word	0x400db000
  7c:	b007c0d3 	.word	0xb007c0d3
  80:	4ff83f2d 	.word	0x4ff83f2d
  84:	4001a000 	.word	0x4001a000
  88:	01fffff3 	.word	0x01fffff3
  8c:	400d8000 	.word	0x400d8000
  90:	00000000 	.word	0x00000000
  94:	400da000 	.word	0x400da000

Disassembly of section .text.watchdog_caused_reboot:

00000000 <watchdog_caused_reboot>:
   0:	4b14      	ldr	r3, [pc, #80]	@ (54 <watchdog_caused_reboot+0x54>)
   2:	689b      	ldr	r3, [r3, #8]
   4:	b90b      	cbnz	r3, a <watchdog_caused_reboot+0xa>
   6:	2000      	movs	r0, #0
   8:	4770      	bx	lr
   a:	2300      	movs	r3, #0
   c:	b500      	push	{lr}
   e:	8adb      	ldrh	r3, [r3, #22]
  10:	b087      	sub	sp, #28
  12:	2200      	movs	r2, #0
  14:	e842 f200 	tt	r2, r2
  18:	0252      	lsls	r2, r2, #9
  1a:	bf54      	ite	pl
  1c:	2110      	movpl	r1, #16
  1e:	2104      	movmi	r1, #4
  20:	f245 3047 	movw	r0, #21319	@ 0x5347
  24:	4798      	blx	r3
  26:	2240      	movs	r2, #64	@ 0x40
  28:	4603      	mov	r3, r0
  2a:	2105      	movs	r1, #5
  2c:	a801      	add	r0, sp, #4
  2e:	4798      	blx	r3
  30:	2805      	cmp	r0, #5
  32:	d10b      	bne.n	4c <watchdog_caused_reboot+0x4c>
  34:	9b01      	ldr	r3, [sp, #4]
  36:	2b40      	cmp	r3, #64	@ 0x40
  38:	d108      	bne.n	4c <watchdog_caused_reboot+0x4c>
  3a:	9b02      	ldr	r3, [sp, #8]
  3c:	f413 4ffe 	tst.w	r3, #32512	@ 0x7f00
  40:	bf0c      	ite	eq
  42:	2001      	moveq	r0, #1
  44:	2000      	movne	r0, #0
  46:	b007      	add	sp, #28
  48:	f85d fb04 	ldr.w	pc, [sp], #4
  4c:	2000      	movs	r0, #0
  4e:	b007      	add	sp, #28
  50:	f85d fb04 	ldr.w	pc, [sp], #4
  54:	400d8000 	.word	0x400d8000

Disassembly of section .text.watchdog_enable_caused_reboot:

00000000 <watchdog_enable_caused_reboot>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <watchdog_enable_caused_reboot+0x14>)
   2:	6898      	ldr	r0, [r3, #8]
   4:	b128      	cbz	r0, 12 <watchdog_enable_caused_reboot+0x12>
   6:	69d8      	ldr	r0, [r3, #28]
   8:	4b03      	ldr	r3, [pc, #12]	@ (18 <watchdog_enable_caused_reboot+0x18>)
   a:	1ac0      	subs	r0, r0, r3
   c:	fab0 f080 	clz	r0, r0
  10:	0940      	lsrs	r0, r0, #5
  12:	4770      	bx	lr
  14:	400d8000 	.word	0x400d8000
  18:	6ab73121 	.word	0x6ab73121

ticks.c.o:     file format elf32-littlearm


Disassembly of section .text.tick_start:

00000000 <tick_start>:
   0:	2301      	movs	r3, #1
   2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   6:	0080      	lsls	r0, r0, #2
   8:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
   c:	f500 1084 	add.w	r0, r0, #1081344	@ 0x108000
  10:	6041      	str	r1, [r0, #4]
  12:	6003      	str	r3, [r0, #0]
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.tick_stop:

00000000 <tick_stop>:
   0:	2201      	movs	r2, #1
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <tick_stop+0x10>)
   4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8:	0080      	lsls	r0, r0, #2
   a:	4403      	add	r3, r0
   c:	601a      	str	r2, [r3, #0]
   e:	4770      	bx	lr
  10:	4010b000 	.word	0x4010b000

Disassembly of section .text.tick_is_running:

00000000 <tick_is_running>:
   0:	4b03      	ldr	r3, [pc, #12]	@ (10 <tick_is_running+0x10>)
   2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   6:	0080      	lsls	r0, r0, #2
   8:	5818      	ldr	r0, [r3, r0]
   a:	f3c0 0040 	ubfx	r0, r0, #1, #1
   e:	4770      	bx	lr
  10:	40108000 	.word	0x40108000

bootrom.c.o:     file format elf32-littlearm


Disassembly of section .text.rom_reboot.constprop.0.isra.0:

00000000 <rom_reboot.constprop.0.isra.0>:
   0:	2300      	movs	r3, #0
   2:	b570      	push	{r4, r5, r6, lr}
   4:	8adb      	ldrh	r3, [r3, #22]
   6:	4604      	mov	r4, r0
   8:	460d      	mov	r5, r1
   a:	2200      	movs	r2, #0
   c:	e842 f200 	tt	r2, r2
  10:	0252      	lsls	r2, r2, #9
  12:	bf54      	ite	pl
  14:	2110      	movpl	r1, #16
  16:	2104      	movmi	r1, #4
  18:	f244 2052 	movw	r0, #16978	@ 0x4252
  1c:	4798      	blx	r3
  1e:	4686      	mov	lr, r0
  20:	462b      	mov	r3, r5
  22:	4622      	mov	r2, r4
  24:	46f4      	mov	ip, lr
  26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  2a:	210a      	movs	r1, #10
  2c:	f44f 7081 	mov.w	r0, #258	@ 0x102
  30:	4760      	bx	ip
  32:	bf00      	nop

Disassembly of section .text.rom_func_lookup:

00000000 <rom_func_lookup>:
   0:	2300      	movs	r3, #0
   2:	8adb      	ldrh	r3, [r3, #22]
   4:	2200      	movs	r2, #0
   6:	e842 f200 	tt	r2, r2
   a:	0252      	lsls	r2, r2, #9
   c:	d401      	bmi.n	12 <rom_func_lookup+0x12>
   e:	2110      	movs	r1, #16
  10:	4718      	bx	r3
  12:	2104      	movs	r1, #4
  14:	4718      	bx	r3
  16:	bf00      	nop

Disassembly of section .text.rom_data_lookup:

00000000 <rom_data_lookup>:
   0:	2300      	movs	r3, #0
   2:	2140      	movs	r1, #64	@ 0x40
   4:	8adb      	ldrh	r3, [r3, #22]
   6:	4718      	bx	r3

Disassembly of section .text.rom_funcs_lookup:

00000000 <rom_funcs_lookup>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b1d1      	cbz	r1, 3c <rom_funcs_lookup+0x3c>
   6:	2500      	movs	r5, #0
   8:	460f      	mov	r7, r1
   a:	2601      	movs	r6, #1
   c:	46a8      	mov	r8, r5
   e:	1f04      	subs	r4, r0, #4
  10:	f854 0f04 	ldr.w	r0, [r4, #4]!
  14:	f8b8 3016 	ldrh.w	r3, [r8, #22]
  18:	2200      	movs	r2, #0
  1a:	e842 f200 	tt	r2, r2
  1e:	0252      	lsls	r2, r2, #9
  20:	bf54      	ite	pl
  22:	2110      	movpl	r1, #16
  24:	2104      	movmi	r1, #4
  26:	4798      	blx	r3
  28:	3501      	adds	r5, #1
  2a:	2800      	cmp	r0, #0
  2c:	bf08      	it	eq
  2e:	2600      	moveq	r6, #0
  30:	42af      	cmp	r7, r5
  32:	6020      	str	r0, [r4, #0]
  34:	d1ec      	bne.n	10 <rom_funcs_lookup+0x10>
  36:	4630      	mov	r0, r6
  38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  3c:	2601      	movs	r6, #1
  3e:	4630      	mov	r0, r6
  40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.rom_reset_usb_boot:

00000000 <rom_reset_usb_boot>:
   0:	b508      	push	{r3, lr}
   2:	4603      	mov	r3, r0
   4:	4608      	mov	r0, r1
   6:	b12b      	cbz	r3, 14 <rom_reset_usb_boot+0x14>
   8:	fa93 f3a3 	rbit	r3, r3
   c:	fab3 f383 	clz	r3, r3
  10:	f041 0020 	orr.w	r0, r1, #32
  14:	4619      	mov	r1, r3
  16:	f7ff fffe 	bl	0 <rom_reset_usb_boot>
  1a:	bf00      	nop

Disassembly of section .text.rom_reset_usb_boot_extra:

00000000 <rom_reset_usb_boot_extra>:
   0:	b508      	push	{r3, lr}
   2:	4603      	mov	r3, r0
   4:	4608      	mov	r0, r1
   6:	1e19      	subs	r1, r3, #0
   8:	db02      	blt.n	10 <rom_reset_usb_boot_extra+0x10>
   a:	b11a      	cbz	r2, 14 <rom_reset_usb_boot_extra+0x14>
   c:	f040 0030 	orr.w	r0, r0, #48	@ 0x30
  10:	f7ff fffe 	bl	0 <rom_reset_usb_boot_extra>
  14:	f040 0020 	orr.w	r0, r0, #32
  18:	e7fa      	b.n	10 <rom_reset_usb_boot_extra+0x10>
  1a:	bf00      	nop

Disassembly of section .text.rom_get_boot_random:

00000000 <rom_get_boot_random>:
   0:	2300      	movs	r3, #0
   2:	b510      	push	{r4, lr}
   4:	8ada      	ldrh	r2, [r3, #22]
   6:	4604      	mov	r4, r0
   8:	b086      	sub	sp, #24
   a:	2300      	movs	r3, #0
   c:	e843 f300 	tt	r3, r3
  10:	025b      	lsls	r3, r3, #9
  12:	bf54      	ite	pl
  14:	2110      	movpl	r1, #16
  16:	2104      	movmi	r1, #4
  18:	f245 3047 	movw	r0, #21319	@ 0x5347
  1c:	4790      	blx	r2
  1e:	2210      	movs	r2, #16
  20:	4603      	mov	r3, r0
  22:	2105      	movs	r1, #5
  24:	a801      	add	r0, sp, #4
  26:	4798      	blx	r3
  28:	2805      	cmp	r0, #5
  2a:	d002      	beq.n	32 <rom_get_boot_random+0x32>
  2c:	2000      	movs	r0, #0
  2e:	b006      	add	sp, #24
  30:	bd10      	pop	{r4, pc}
  32:	f10d 0c08 	add.w	ip, sp, #8
  36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  3a:	6020      	str	r0, [r4, #0]
  3c:	2001      	movs	r0, #1
  3e:	6061      	str	r1, [r4, #4]
  40:	60a2      	str	r2, [r4, #8]
  42:	60e3      	str	r3, [r4, #12]
  44:	b006      	add	sp, #24
  46:	bd10      	pop	{r4, pc}

Disassembly of section .text.rom_add_flash_runtime_partition:

00000000 <rom_add_flash_runtime_partition>:
   0:	ea40 0301 	orr.w	r3, r0, r1
   4:	f3c3 030b 	ubfx	r3, r3, #0, #12
   8:	bb4b      	cbnz	r3, 5e <rom_add_flash_runtime_partition+0x5e>
   a:	b371      	cbz	r1, 6a <rom_add_flash_runtime_partition+0x6a>
   c:	b570      	push	{r4, r5, r6, lr}
   e:	1844      	adds	r4, r0, r1
  10:	f1b4 7f00 	cmp.w	r4, #33554432	@ 0x2000000
  14:	4605      	mov	r5, r0
  16:	d825      	bhi.n	64 <rom_add_flash_runtime_partition+0x64>
  18:	f032 437c 	bics.w	r3, r2, #4227858432	@ 0xfc000000
  1c:	4616      	mov	r6, r2
  1e:	d121      	bne.n	64 <rom_add_flash_runtime_partition+0x64>
  20:	8adb      	ldrh	r3, [r3, #22]
  22:	2140      	movs	r1, #64	@ 0x40
  24:	f245 4050 	movw	r0, #21584	@ 0x5450
  28:	4798      	blx	r3
  2a:	6803      	ldr	r3, [r0, #0]
  2c:	7858      	ldrb	r0, [r3, #1]
  2e:	781a      	ldrb	r2, [r3, #0]
  30:	4290      	cmp	r0, r2
  32:	bf3c      	itt	cc
  34:	4610      	movcc	r0, r2
  36:	705a      	strbcc	r2, [r3, #1]
  38:	280f      	cmp	r0, #15
  3a:	d80d      	bhi.n	58 <rom_add_flash_runtime_partition+0x58>
  3c:	f5a4 5180 	sub.w	r1, r4, #4096	@ 0x1000
  40:	0b09      	lsrs	r1, r1, #12
  42:	ea46 3515 	orr.w	r5, r6, r5, lsr #12
  46:	eb03 02c0 	add.w	r2, r3, r0, lsl #3
  4a:	ea45 3541 	orr.w	r5, r5, r1, lsl #13
  4e:	e9c2 5602 	strd	r5, r6, [r2, #8]
  52:	1c42      	adds	r2, r0, #1
  54:	705a      	strb	r2, [r3, #1]
  56:	bd70      	pop	{r4, r5, r6, pc}
  58:	f06f 0008 	mvn.w	r0, #8
  5c:	bd70      	pop	{r4, r5, r6, pc}
  5e:	f06f 000a 	mvn.w	r0, #10
  62:	4770      	bx	lr
  64:	f06f 0004 	mvn.w	r0, #4
  68:	bd70      	pop	{r4, r5, r6, pc}
  6a:	f06f 0004 	mvn.w	r0, #4
  6e:	4770      	bx	lr

bootrom_lock.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_bootrom_locking_enable:

00000000 <runtime_init_bootrom_locking_enable>:
   0:	4a03      	ldr	r2, [pc, #12]	@ (10 <runtime_init_bootrom_locking_enable+0x10>)
   2:	f8d2 3828 	ldr.w	r3, [r2, #2088]	@ 0x828
   6:	2b00      	cmp	r3, #0
   8:	d0fb      	beq.n	2 <runtime_init_bootrom_locking_enable+0x2>
   a:	f3bf 8f5f 	dmb	sy
   e:	4770      	bx	lr
  10:	400e0000 	.word	0x400e0000

boot_lock.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_boot_locks_reset:

00000000 <runtime_init_boot_locks_reset>:
   0:	2100      	movs	r1, #0
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <runtime_init_boot_locks_reset+0x14>)
   4:	4a04      	ldr	r2, [pc, #16]	@ (18 <runtime_init_boot_locks_reset+0x18>)
   6:	f3bf 8f5f 	dmb	sy
   a:	f843 1b04 	str.w	r1, [r3], #4
   e:	4293      	cmp	r3, r2
  10:	d1f9      	bne.n	6 <runtime_init_boot_locks_reset+0x6>
  12:	4770      	bx	lr
  14:	400e080c 	.word	0x400e080c
  18:	400e082c 	.word	0x400e082c

Disassembly of section .text.boot_locks_reset:

00000000 <boot_locks_reset>:
   0:	2100      	movs	r1, #0
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <boot_locks_reset+0x14>)
   4:	4a04      	ldr	r2, [pc, #16]	@ (18 <boot_locks_reset+0x18>)
   6:	f3bf 8f5f 	dmb	sy
   a:	f843 1b04 	str.w	r1, [r3], #4
   e:	4293      	cmp	r3, r2
  10:	d1f9      	bne.n	6 <boot_locks_reset+0x6>
  12:	4770      	bx	lr
  14:	400e080c 	.word	0x400e080c
  18:	400e082c 	.word	0x400e082c

Disassembly of section .text.boot_lock_init:

00000000 <boot_lock_init>:
   0:	4b03      	ldr	r3, [pc, #12]	@ (10 <boot_lock_init+0x10>)
   2:	4403      	add	r3, r0
   4:	0098      	lsls	r0, r3, #2
   6:	f3bf 8f5f 	dmb	sy
   a:	2300      	movs	r3, #0
   c:	6003      	str	r3, [r0, #0]
   e:	4770      	bx	lr
  10:	10038203 	.word	0x10038203

flash.c.o:     file format elf32-littlearm


Disassembly of section .text.default_core_init_deinit:

00000000 <default_core_init_deinit>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.default_enter_safe_zone_timeout_ms:

00000000 <default_enter_safe_zone_timeout_ms>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	681a      	ldr	r2, [r3, #0]
   6:	f3ef 8110 	mrs	r1, PRIMASK
   a:	b672      	cpsid	i
   c:	4b02      	ldr	r3, [pc, #8]	@ (18 <default_enter_safe_zone_timeout_ms+0x18>)
   e:	2000      	movs	r0, #0
  10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.default_exit_safe_zone_timeout_ms:

00000000 <default_exit_safe_zone_timeout_ms>:
   0:	f04f 4250 	mov.w	r2, #3489660928	@ 0xd0000000
   4:	4b03      	ldr	r3, [pc, #12]	@ (14 <default_exit_safe_zone_timeout_ms+0x14>)
   6:	6812      	ldr	r2, [r2, #0]
   8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   c:	f383 8810 	msr	PRIMASK, r3
  10:	2000      	movs	r0, #0
  12:	4770      	bx	lr
  14:	00000000 	.word	0x00000000

Disassembly of section .text.get_flash_safety_helper:

00000000 <get_flash_safety_helper>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <get_flash_safety_helper+0x4>)
   2:	4770      	bx	lr
   4:	00000000 	.word	0x00000000

Disassembly of section .text.flash_safe_execute_core_init:

00000000 <flash_safe_execute_core_init>:
   0:	b510      	push	{r4, lr}
   2:	f7ff fffe 	bl	0 <flash_safe_execute_core_init>
   6:	b128      	cbz	r0, 14 <flash_safe_execute_core_init+0x14>
   8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   c:	4603      	mov	r3, r0
   e:	2001      	movs	r0, #1
  10:	681b      	ldr	r3, [r3, #0]
  12:	4718      	bx	r3
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop

Disassembly of section .text.flash_safe_execute_core_deinit:

00000000 <flash_safe_execute_core_deinit>:
   0:	b510      	push	{r4, lr}
   2:	f7ff fffe 	bl	0 <flash_safe_execute_core_deinit>
   6:	b128      	cbz	r0, 14 <flash_safe_execute_core_deinit+0x14>
   8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   c:	4603      	mov	r3, r0
   e:	2000      	movs	r0, #0
  10:	681b      	ldr	r3, [r3, #0]
  12:	4718      	bx	r3
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop

Disassembly of section .text.flash_safe_execute:

00000000 <flash_safe_execute>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4606      	mov	r6, r0
   6:	460f      	mov	r7, r1
   8:	4615      	mov	r5, r2
   a:	f7ff fffe 	bl	0 <flash_safe_execute>
   e:	b158      	cbz	r0, 28 <flash_safe_execute+0x28>
  10:	4604      	mov	r4, r0
  12:	6843      	ldr	r3, [r0, #4]
  14:	4628      	mov	r0, r5
  16:	4798      	blx	r3
  18:	b940      	cbnz	r0, 2c <flash_safe_execute+0x2c>
  1a:	4638      	mov	r0, r7
  1c:	47b0      	blx	r6
  1e:	4628      	mov	r0, r5
  20:	68a3      	ldr	r3, [r4, #8]
  22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  26:	4718      	bx	r3
  28:	f06f 0003 	mvn.w	r0, #3
  2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

xosc.c.o:     file format elf32-littlearm


Disassembly of section .text.xosc_init:

00000000 <xosc_init>:
   0:	b410      	push	{r4}
   2:	f44f 708d 	mov.w	r0, #282	@ 0x11a
   6:	f44f 642a 	mov.w	r4, #2720	@ 0xaa0
   a:	4a06      	ldr	r2, [pc, #24]	@ (24 <xosc_init+0x24>)
   c:	4b06      	ldr	r3, [pc, #24]	@ (28 <xosc_init+0x28>)
   e:	4907      	ldr	r1, [pc, #28]	@ (2c <xosc_init+0x2c>)
  10:	6014      	str	r4, [r2, #0]
  12:	60d0      	str	r0, [r2, #12]
  14:	6019      	str	r1, [r3, #0]
  16:	6853      	ldr	r3, [r2, #4]
  18:	2b00      	cmp	r3, #0
  1a:	dafc      	bge.n	16 <xosc_init+0x16>
  1c:	f85d 4b04 	ldr.w	r4, [sp], #4
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	40048000 	.word	0x40048000
  28:	4004a000 	.word	0x4004a000
  2c:	00fab000 	.word	0x00fab000

Disassembly of section .text.xosc_disable:

00000000 <xosc_disable>:
   0:	4a06      	ldr	r2, [pc, #24]	@ (1c <xosc_disable+0x1c>)
   2:	6813      	ldr	r3, [r2, #0]
   4:	f36f 3317 	bfc	r3, #12, #12
   8:	f443 0351 	orr.w	r3, r3, #13697024	@ 0xd10000
   c:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
  10:	6013      	str	r3, [r2, #0]
  12:	6853      	ldr	r3, [r2, #4]
  14:	2b00      	cmp	r3, #0
  16:	dbfc      	blt.n	12 <xosc_disable+0x12>
  18:	4770      	bx	lr
  1a:	bf00      	nop
  1c:	40048000 	.word	0x40048000

Disassembly of section .text.xosc_dormant:

00000000 <xosc_dormant>:
   0:	4a03      	ldr	r2, [pc, #12]	@ (10 <xosc_dormant+0x10>)
   2:	4b04      	ldr	r3, [pc, #16]	@ (14 <xosc_dormant+0x14>)
   4:	6093      	str	r3, [r2, #8]
   6:	6853      	ldr	r3, [r2, #4]
   8:	2b00      	cmp	r3, #0
   a:	dafc      	bge.n	6 <xosc_dormant+0x6>
   c:	4770      	bx	lr
   e:	bf00      	nop
  10:	40048000 	.word	0x40048000
  14:	636f6d61 	.word	0x636f6d61

divider.c.o:     file format elf32-littlearm


runtime.c.o:     file format elf32-littlearm


Disassembly of section .text.first_per_core_initializer:

00000000 <first_per_core_initializer>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.hard_assertion_failure:

00000000 <hard_assertion_failure>:
   0:	b508      	push	{r3, lr}
   2:	4801      	ldr	r0, [pc, #4]	@ (8 <hard_assertion_failure+0x8>)
   4:	f7ff fffe 	bl	0 <panic>
   8:	00000000 	.word	0x00000000

Disassembly of section .text.runtime_run_initializers:

00000000 <runtime_run_initializers>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4c05      	ldr	r4, [pc, #20]	@ (18 <runtime_run_initializers+0x18>)
   4:	4d05      	ldr	r5, [pc, #20]	@ (1c <runtime_run_initializers+0x1c>)
   6:	42ac      	cmp	r4, r5
   8:	d204      	bcs.n	14 <runtime_run_initializers+0x14>
   a:	f854 3b04 	ldr.w	r3, [r4], #4
   e:	4798      	blx	r3
  10:	42ac      	cmp	r4, r5
  12:	d3fa      	bcc.n	a <runtime_run_initializers+0xa>
  14:	bd38      	pop	{r3, r4, r5, pc}
  16:	bf00      	nop
	...

Disassembly of section .text.runtime_run_per_core_initializers:

00000000 <runtime_run_per_core_initializers>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4c05      	ldr	r4, [pc, #20]	@ (18 <runtime_run_per_core_initializers+0x18>)
   4:	4d05      	ldr	r5, [pc, #20]	@ (1c <runtime_run_per_core_initializers+0x1c>)
   6:	42ac      	cmp	r4, r5
   8:	d204      	bcs.n	14 <runtime_run_per_core_initializers+0x14>
   a:	f854 3b04 	ldr.w	r3, [r4], #4
   e:	4798      	blx	r3
  10:	42ac      	cmp	r4, r5
  12:	d3fa      	bcc.n	a <runtime_run_per_core_initializers+0xa>
  14:	bd38      	pop	{r3, r4, r5, pc}
  16:	bf00      	nop
	...

runtime_init.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_early_resets:

00000000 <runtime_init_early_resets>:
   0:	b410      	push	{r4}
   2:	4807      	ldr	r0, [pc, #28]	@ (20 <runtime_init_early_resets+0x20>)
   4:	4c07      	ldr	r4, [pc, #28]	@ (24 <runtime_init_early_resets+0x24>)
   6:	4b08      	ldr	r3, [pc, #32]	@ (28 <runtime_init_early_resets+0x28>)
   8:	4a08      	ldr	r2, [pc, #32]	@ (2c <runtime_init_early_resets+0x2c>)
   a:	4909      	ldr	r1, [pc, #36]	@ (30 <runtime_init_early_resets+0x30>)
   c:	6004      	str	r4, [r0, #0]
   e:	601a      	str	r2, [r3, #0]
  10:	688b      	ldr	r3, [r1, #8]
  12:	ea32 0303 	bics.w	r3, r2, r3
  16:	d1fb      	bne.n	10 <runtime_init_early_resets+0x10>
  18:	f85d 4b04 	ldr.w	r4, [sp], #4
  1c:	4770      	bx	lr
  1e:	bf00      	nop
  20:	40022000 	.word	0x40022000
  24:	efef3b7f 	.word	0xefef3b7f
  28:	40023000 	.word	0x40023000
  2c:	03f3fff6 	.word	0x03f3fff6
  30:	40020000 	.word	0x40020000

Disassembly of section .text.runtime_init_usb_power_down:

00000000 <runtime_init_usb_power_down>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <runtime_init_usb_power_down+0x14>)
   2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
   4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
   8:	d103      	bne.n	12 <runtime_init_usb_power_down+0x12>
   a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
   e:	4b02      	ldr	r3, [pc, #8]	@ (18 <runtime_init_usb_power_down+0x18>)
  10:	64da      	str	r2, [r3, #76]	@ 0x4c
  12:	4770      	bx	lr
  14:	50110000 	.word	0x50110000
  18:	50112000 	.word	0x50112000

Disassembly of section .text.runtime_init_per_core_enable_coprocessors:

00000000 <runtime_init_per_core_enable_coprocessors>:
   0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
   4:	4b04      	ldr	r3, [pc, #16]	@ (18 <runtime_init_per_core_enable_coprocessors+0x18>)
   6:	f8d2 1d88 	ldr.w	r1, [r2, #3464]	@ 0xd88
   a:	430b      	orrs	r3, r1
   c:	f8c2 3d88 	str.w	r3, [r2, #3464]	@ 0xd88
  10:	ee10 0430 	cfmvrdh	r0, mvd0
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	00300303 	.word	0x00300303

Disassembly of section .text.runtime_init_post_clock_resets:

00000000 <runtime_init_post_clock_resets>:
   0:	f06f 4160 	mvn.w	r1, #3758096384	@ 0xe0000000
   4:	4b04      	ldr	r3, [pc, #16]	@ (18 <runtime_init_post_clock_resets+0x18>)
   6:	4a05      	ldr	r2, [pc, #20]	@ (1c <runtime_init_post_clock_resets+0x1c>)
   8:	6019      	str	r1, [r3, #0]
   a:	6893      	ldr	r3, [r2, #8]
   c:	43db      	mvns	r3, r3
   e:	f033 4360 	bics.w	r3, r3, #3758096384	@ 0xe0000000
  12:	d1fa      	bne.n	a <runtime_init_post_clock_resets+0xa>
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	40023000 	.word	0x40023000
  1c:	40020000 	.word	0x40020000

Disassembly of section .text.runtime_init_bootrom_reset:

00000000 <runtime_init_bootrom_reset>:
   0:	b510      	push	{r4, lr}
   2:	f245 2053 	movw	r0, #21075	@ 0x5253
   6:	f7ff fffe 	bl	0 <rom_func_lookup>
   a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   e:	4603      	mov	r3, r0
  10:	2004      	movs	r0, #4
  12:	4718      	bx	r3

Disassembly of section .text.runtime_init_per_core_bootrom_reset:

00000000 <runtime_init_per_core_bootrom_reset>:
   0:	b510      	push	{r4, lr}
   2:	f245 2053 	movw	r0, #21075	@ 0x5253
   6:	f7ff fffe 	bl	0 <rom_func_lookup>
   a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   e:	4603      	mov	r3, r0
  10:	2001      	movs	r0, #1
  12:	4718      	bx	r3

Disassembly of section .text.runtime_init_spin_locks_reset:

00000000 <runtime_init_spin_locks_reset>:
   0:	f7ff bffe 	b.w	0 <spin_locks_reset>

Disassembly of section .text.runtime_init_install_ram_vector_table:

00000000 <runtime_init_install_ram_vector_table>:
   0:	b510      	push	{r4, lr}
   2:	4b05      	ldr	r3, [pc, #20]	@ (18 <runtime_init_install_ram_vector_table+0x18>)
   4:	4c05      	ldr	r4, [pc, #20]	@ (1c <runtime_init_install_ram_vector_table+0x1c>)
   6:	f44f 7288 	mov.w	r2, #272	@ 0x110
   a:	4618      	mov	r0, r3
   c:	68a1      	ldr	r1, [r4, #8]
   e:	f7ff fffe 	bl	0 <memcpy>
  12:	60a0      	str	r0, [r4, #8]
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000
  1c:	e000ed00 	.word	0xe000ed00

runtime_init_clocks.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_clocks:

00000000 <runtime_init_clocks>:
   0:	2300      	movs	r3, #0
   2:	b570      	push	{r4, r5, r6, lr}
   4:	4c2b      	ldr	r4, [pc, #172]	@ (b4 <runtime_init_clocks+0xb4>)
   6:	b082      	sub	sp, #8
   8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
   c:	f7ff fffe 	bl	0 <xosc_init>
  10:	2201      	movs	r2, #1
  12:	4b29      	ldr	r3, [pc, #164]	@ (b8 <runtime_init_clocks+0xb8>)
  14:	63da      	str	r2, [r3, #60]	@ 0x3c
  16:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  18:	2b01      	cmp	r3, #1
  1a:	d1fc      	bne.n	16 <runtime_init_clocks+0x16>
  1c:	2103      	movs	r1, #3
  1e:	4a26      	ldr	r2, [pc, #152]	@ (b8 <runtime_init_clocks+0xb8>)
  20:	4b24      	ldr	r3, [pc, #144]	@ (b4 <runtime_init_clocks+0xb4>)
  22:	6311      	str	r1, [r2, #48]	@ 0x30
  24:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
  26:	2c01      	cmp	r4, #1
  28:	d1fc      	bne.n	24 <runtime_init_clocks+0x24>
  2a:	2602      	movs	r6, #2
  2c:	2505      	movs	r5, #5
  2e:	4621      	mov	r1, r4
  30:	2305      	movs	r3, #5
  32:	4a22      	ldr	r2, [pc, #136]	@ (bc <runtime_init_clocks+0xbc>)
  34:	4822      	ldr	r0, [pc, #136]	@ (c0 <runtime_init_clocks+0xc0>)
  36:	9600      	str	r6, [sp, #0]
  38:	f7ff fffe 	bl	0 <pll_init>
  3c:	4621      	mov	r1, r4
  3e:	462b      	mov	r3, r5
  40:	4a20      	ldr	r2, [pc, #128]	@ (c4 <runtime_init_clocks+0xc4>)
  42:	4821      	ldr	r0, [pc, #132]	@ (c8 <runtime_init_clocks+0xc8>)
  44:	9500      	str	r5, [sp, #0]
  46:	f7ff fffe 	bl	0 <pll_init>
  4a:	2200      	movs	r2, #0
  4c:	2004      	movs	r0, #4
  4e:	4631      	mov	r1, r6
  50:	4b1e      	ldr	r3, [pc, #120]	@ (cc <runtime_init_clocks+0xcc>)
  52:	f7ff fffe 	bl	0 <clock_configure_undivided>
  56:	4621      	mov	r1, r4
  58:	4628      	mov	r0, r5
  5a:	2200      	movs	r2, #0
  5c:	4b1c      	ldr	r3, [pc, #112]	@ (d0 <runtime_init_clocks+0xd0>)
  5e:	f7ff fffe 	bl	0 <clock_configure_undivided>
  62:	2200      	movs	r2, #0
  64:	2008      	movs	r0, #8
  66:	4611      	mov	r1, r2
  68:	4b1a      	ldr	r3, [pc, #104]	@ (d4 <runtime_init_clocks+0xd4>)
  6a:	f7ff fffe 	bl	0 <clock_configure_undivided>
  6e:	2200      	movs	r2, #0
  70:	2009      	movs	r0, #9
  72:	4611      	mov	r1, r2
  74:	4b17      	ldr	r3, [pc, #92]	@ (d4 <runtime_init_clocks+0xd4>)
  76:	f7ff fffe 	bl	0 <clock_configure_undivided>
  7a:	2200      	movs	r2, #0
  7c:	2006      	movs	r0, #6
  7e:	4611      	mov	r1, r2
  80:	4b13      	ldr	r3, [pc, #76]	@ (d0 <runtime_init_clocks+0xd0>)
  82:	f7ff fffe 	bl	0 <clock_configure_undivided>
  86:	2200      	movs	r2, #0
  88:	4b11      	ldr	r3, [pc, #68]	@ (d0 <runtime_init_clocks+0xd0>)
  8a:	2007      	movs	r0, #7
  8c:	4611      	mov	r1, r2
  8e:	f7ff fffe 	bl	0 <clock_configure_undivided>
  92:	2004      	movs	r0, #4
  94:	f7ff fffe 	bl	0 <clock_get_hz>
  98:	2400      	movs	r4, #0
  9a:	4b0f      	ldr	r3, [pc, #60]	@ (d8 <runtime_init_clocks+0xd8>)
  9c:	fba3 3500 	umull	r3, r5, r3, r0
  a0:	0cad      	lsrs	r5, r5, #18
  a2:	b2e0      	uxtb	r0, r4
  a4:	4629      	mov	r1, r5
  a6:	3401      	adds	r4, #1
  a8:	f7ff fffe 	bl	0 <tick_start>
  ac:	2c06      	cmp	r4, #6
  ae:	d1f8      	bne.n	a2 <runtime_init_clocks+0xa2>
  b0:	b002      	add	sp, #8
  b2:	bd70      	pop	{r4, r5, r6, pc}
  b4:	40010000 	.word	0x40010000
  b8:	40013000 	.word	0x40013000
  bc:	59682f00 	.word	0x59682f00
  c0:	40050000 	.word	0x40050000
  c4:	47868c00 	.word	0x47868c00
  c8:	40058000 	.word	0x40058000
  cc:	00b71b00 	.word	0x00b71b00
  d0:	08f0d180 	.word	0x08f0d180
  d4:	02dc6c00 	.word	0x02dc6c00
  d8:	431bde83 	.word	0x431bde83

runtime_init_stack_guard.c.o:     file format elf32-littlearm


Disassembly of section .text.runtime_init_per_core_install_stack_guard:

00000000 <runtime_init_per_core_install_stack_guard>:
   0:	f380 880a 	msr	MSPLIM, r0
   4:	4770      	bx	lr
   6:	bf00      	nop

bit_ops_aeabi.S.o:     file format elf32-littlearm


Disassembly of section .text.__rev:

00000000 <__rev>:
   0:	fa90 f0a0 	rbit	r0, r0
   4:	4770      	bx	lr

Disassembly of section .text.__revll:

00000000 <__revll>:
   0:	460a      	mov	r2, r1
   2:	fa90 f1a0 	rbit	r1, r0
   6:	fa92 f0a2 	rbit	r0, r2
   a:	4770      	bx	lr

Disassembly of section .text.ctzdi:

00000000 <__wrap___ctzdi2>:
   0:	b120      	cbz	r0, c <__wrap___ctzdi2+0xc>
   2:	fa90 f0a0 	rbit	r0, r0
   6:	fab0 f080 	clz	r0, r0
   a:	4770      	bx	lr
   c:	fa91 f0a1 	rbit	r0, r1
  10:	fab0 f080 	clz	r0, r0
  14:	3020      	adds	r0, #32
  16:	4770      	bx	lr

divider_compiler.c.o:     file format elf32-littlearm


Disassembly of section .text.div_s32s32:

00000000 <div_s32s32>:
   0:	b111      	cbz	r1, 8 <div_s32s32+0x8>
   2:	fb90 f0f1 	sdiv	r0, r0, r1
   6:	4770      	bx	lr
   8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.divmod_s32s32:

00000000 <divmod_s32s32>:
   0:	4603      	mov	r3, r0
   2:	b121      	cbz	r1, e <divmod_s32s32+0xe>
   4:	fb90 f0f1 	sdiv	r0, r0, r1
   8:	fb01 3110 	mls	r1, r1, r0, r3
   c:	4770      	bx	lr
   e:	2800      	cmp	r0, #0
  10:	dd03      	ble.n	1a <divmod_s32s32+0x1a>
  12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  16:	4619      	mov	r1, r3
  18:	4770      	bx	lr
  1a:	bf14      	ite	ne
  1c:	2001      	movne	r0, #1
  1e:	2000      	moveq	r0, #0
  20:	4619      	mov	r1, r3
  22:	4770      	bx	lr

Disassembly of section .text.div_u32u32:

00000000 <div_u32u32>:
   0:	b111      	cbz	r1, 8 <div_u32u32+0x8>
   2:	fbb0 f0f1 	udiv	r0, r0, r1
   6:	4770      	bx	lr
   8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.divmod_u32u32:

00000000 <divmod_u32u32>:
   0:	4603      	mov	r3, r0
   2:	b121      	cbz	r1, e <divmod_u32u32+0xe>
   4:	fbb0 f0f1 	udiv	r0, r0, r1
   8:	fb01 3110 	mls	r1, r1, r0, r3
   c:	4770      	bx	lr
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4619      	mov	r1, r3
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.div_s64s64:

00000000 <div_s64s64>:
   0:	b510      	push	{r4, lr}
   2:	ea52 0403 	orrs.w	r4, r2, r3
   6:	d109      	bne.n	1c <div_s64s64+0x1c>
   8:	2801      	cmp	r0, #1
   a:	f171 0300 	sbcs.w	r3, r1, #0
   e:	4684      	mov	ip, r0
  10:	468e      	mov	lr, r1
  12:	db06      	blt.n	22 <div_s64s64+0x22>
  14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  18:	4601      	mov	r1, r0
  1a:	bd10      	pop	{r4, pc}
  1c:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  20:	bd10      	pop	{r4, pc}
  22:	ea5c 0001 	orrs.w	r0, ip, r1
  26:	bf14      	ite	ne
  28:	2001      	movne	r0, #1
  2a:	2000      	moveq	r0, #0
  2c:	2100      	movs	r1, #0
  2e:	bd10      	pop	{r4, pc}

Disassembly of section .text.divmod_s64s64_rem:

00000000 <divmod_s64s64_rem>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	ea52 0c03 	orrs.w	ip, r2, r3
   6:	9e04      	ldr	r6, [sp, #16]
   8:	d10b      	bne.n	22 <divmod_s64s64_rem+0x22>
   a:	2801      	cmp	r0, #1
   c:	f171 0300 	sbcs.w	r3, r1, #0
  10:	4605      	mov	r5, r0
  12:	460c      	mov	r4, r1
  14:	db0c      	blt.n	30 <divmod_s64s64_rem+0x30>
  16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  1a:	e9c6 5400 	strd	r5, r4, [r6]
  1e:	4601      	mov	r1, r0
  20:	bd70      	pop	{r4, r5, r6, pc}
  22:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  26:	461c      	mov	r4, r3
  28:	4615      	mov	r5, r2
  2a:	e9c6 5400 	strd	r5, r4, [r6]
  2e:	bd70      	pop	{r4, r5, r6, pc}
  30:	ea50 0301 	orrs.w	r3, r0, r1
  34:	bf14      	ite	ne
  36:	2001      	movne	r0, #1
  38:	2000      	moveq	r0, #0
  3a:	2100      	movs	r1, #0
  3c:	e9c6 5400 	strd	r5, r4, [r6]
  40:	bd70      	pop	{r4, r5, r6, pc}
  42:	bf00      	nop

Disassembly of section .text.divmod_s64s64:

00000000 <divmod_s64s64>:
   0:	b510      	push	{r4, lr}
   2:	ea52 0403 	orrs.w	r4, r2, r3
   6:	d109      	bne.n	1c <divmod_s64s64+0x1c>
   8:	2801      	cmp	r0, #1
   a:	f171 0300 	sbcs.w	r3, r1, #0
   e:	4684      	mov	ip, r0
  10:	468e      	mov	lr, r1
  12:	db06      	blt.n	22 <divmod_s64s64+0x22>
  14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  18:	4601      	mov	r1, r0
  1a:	bd10      	pop	{r4, pc}
  1c:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  20:	bd10      	pop	{r4, pc}
  22:	ea5c 0001 	orrs.w	r0, ip, r1
  26:	bf14      	ite	ne
  28:	2001      	movne	r0, #1
  2a:	2000      	moveq	r0, #0
  2c:	2100      	movs	r1, #0
  2e:	bd10      	pop	{r4, pc}

Disassembly of section .text.div_u64u64:

00000000 <div_u64u64>:
   0:	ea52 0c03 	orrs.w	ip, r2, r3
   4:	d003      	beq.n	e <div_u64u64+0xe>
   6:	b508      	push	{r3, lr}
   8:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
   c:	bd08      	pop	{r3, pc}
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4601      	mov	r1, r0
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.divmod_u64u64_rem:

00000000 <divmod_u64u64_rem>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	ea52 0c03 	orrs.w	ip, r2, r3
   6:	9e04      	ldr	r6, [sp, #16]
   8:	d006      	beq.n	18 <divmod_u64u64_rem+0x18>
   a:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
   e:	4615      	mov	r5, r2
  10:	461c      	mov	r4, r3
  12:	e9c6 5400 	strd	r5, r4, [r6]
  16:	bd70      	pop	{r4, r5, r6, pc}
  18:	4605      	mov	r5, r0
  1a:	460c      	mov	r4, r1
  1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  20:	e9c6 5400 	strd	r5, r4, [r6]
  24:	4601      	mov	r1, r0
  26:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.divmod_u64u64:

00000000 <divmod_u64u64>:
   0:	ea52 0c03 	orrs.w	ip, r2, r3
   4:	d003      	beq.n	e <divmod_u64u64+0xe>
   6:	b508      	push	{r3, lr}
   8:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
   c:	bd08      	pop	{r3, pc}
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4601      	mov	r1, r0
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.div_s32s32_unsafe:

00000000 <div_s32s32_unsafe>:
   0:	b111      	cbz	r1, 8 <div_s32s32_unsafe+0x8>
   2:	fb90 f0f1 	sdiv	r0, r0, r1
   6:	4770      	bx	lr
   8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.divmod_s32s32_rem_unsafe:

00000000 <divmod_s32s32_rem_unsafe>:
   0:	4603      	mov	r3, r0
   2:	b129      	cbz	r1, 10 <divmod_s32s32_rem_unsafe+0x10>
   4:	fb90 f0f1 	sdiv	r0, r0, r1
   8:	fb01 3310 	mls	r3, r1, r0, r3
   c:	6013      	str	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	2800      	cmp	r0, #0
  12:	dd03      	ble.n	1c <divmod_s32s32_rem_unsafe+0x1c>
  14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  18:	6013      	str	r3, [r2, #0]
  1a:	4770      	bx	lr
  1c:	bf14      	ite	ne
  1e:	2001      	movne	r0, #1
  20:	2000      	moveq	r0, #0
  22:	6013      	str	r3, [r2, #0]
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.divmod_s32s32_unsafe:

00000000 <divmod_s32s32_unsafe>:
   0:	4603      	mov	r3, r0
   2:	b121      	cbz	r1, e <divmod_s32s32_unsafe+0xe>
   4:	fb90 f0f1 	sdiv	r0, r0, r1
   8:	fb01 3110 	mls	r1, r1, r0, r3
   c:	4770      	bx	lr
   e:	2800      	cmp	r0, #0
  10:	dd03      	ble.n	1a <divmod_s32s32_unsafe+0x1a>
  12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  16:	4619      	mov	r1, r3
  18:	4770      	bx	lr
  1a:	bf14      	ite	ne
  1c:	2001      	movne	r0, #1
  1e:	2000      	moveq	r0, #0
  20:	4619      	mov	r1, r3
  22:	4770      	bx	lr

Disassembly of section .text.div_u32u32_unsafe:

00000000 <div_u32u32_unsafe>:
   0:	b111      	cbz	r1, 8 <div_u32u32_unsafe+0x8>
   2:	fbb0 f0f1 	udiv	r0, r0, r1
   6:	4770      	bx	lr
   8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   c:	4770      	bx	lr
   e:	bf00      	nop

Disassembly of section .text.divmod_u32u32_rem_unsafe:

00000000 <divmod_u32u32_rem_unsafe>:
   0:	4603      	mov	r3, r0
   2:	b129      	cbz	r1, 10 <divmod_u32u32_rem_unsafe+0x10>
   4:	fbb0 f0f1 	udiv	r0, r0, r1
   8:	fb01 3310 	mls	r3, r1, r0, r3
   c:	6013      	str	r3, [r2, #0]
   e:	4770      	bx	lr
  10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  14:	6013      	str	r3, [r2, #0]
  16:	4770      	bx	lr

Disassembly of section .text.divmod_u32u32_unsafe:

00000000 <divmod_u32u32_unsafe>:
   0:	4603      	mov	r3, r0
   2:	b121      	cbz	r1, e <divmod_u32u32_unsafe+0xe>
   4:	fbb0 f0f1 	udiv	r0, r0, r1
   8:	fb01 3110 	mls	r1, r1, r0, r3
   c:	4770      	bx	lr
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4619      	mov	r1, r3
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.div_s64s64_unsafe:

00000000 <div_s64s64_unsafe>:
   0:	b510      	push	{r4, lr}
   2:	ea52 0403 	orrs.w	r4, r2, r3
   6:	d109      	bne.n	1c <div_s64s64_unsafe+0x1c>
   8:	2801      	cmp	r0, #1
   a:	f171 0300 	sbcs.w	r3, r1, #0
   e:	4684      	mov	ip, r0
  10:	468e      	mov	lr, r1
  12:	db06      	blt.n	22 <div_s64s64_unsafe+0x22>
  14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  18:	4601      	mov	r1, r0
  1a:	bd10      	pop	{r4, pc}
  1c:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  20:	bd10      	pop	{r4, pc}
  22:	ea5c 0001 	orrs.w	r0, ip, r1
  26:	bf14      	ite	ne
  28:	2001      	movne	r0, #1
  2a:	2000      	moveq	r0, #0
  2c:	2100      	movs	r1, #0
  2e:	bd10      	pop	{r4, pc}

Disassembly of section .text.divmod_s64s64_rem_unsafe:

00000000 <divmod_s64s64_rem_unsafe>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	ea52 0c03 	orrs.w	ip, r2, r3
   6:	9e04      	ldr	r6, [sp, #16]
   8:	d10b      	bne.n	22 <divmod_s64s64_rem_unsafe+0x22>
   a:	2801      	cmp	r0, #1
   c:	f171 0300 	sbcs.w	r3, r1, #0
  10:	4605      	mov	r5, r0
  12:	460c      	mov	r4, r1
  14:	db0c      	blt.n	30 <divmod_s64s64_rem_unsafe+0x30>
  16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  1a:	e9c6 5400 	strd	r5, r4, [r6]
  1e:	4601      	mov	r1, r0
  20:	bd70      	pop	{r4, r5, r6, pc}
  22:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  26:	461c      	mov	r4, r3
  28:	4615      	mov	r5, r2
  2a:	e9c6 5400 	strd	r5, r4, [r6]
  2e:	bd70      	pop	{r4, r5, r6, pc}
  30:	ea50 0301 	orrs.w	r3, r0, r1
  34:	bf14      	ite	ne
  36:	2001      	movne	r0, #1
  38:	2000      	moveq	r0, #0
  3a:	2100      	movs	r1, #0
  3c:	e9c6 5400 	strd	r5, r4, [r6]
  40:	bd70      	pop	{r4, r5, r6, pc}
  42:	bf00      	nop

Disassembly of section .text.div_u64u64_unsafe:

00000000 <div_u64u64_unsafe>:
   0:	ea52 0c03 	orrs.w	ip, r2, r3
   4:	d003      	beq.n	e <div_u64u64_unsafe+0xe>
   6:	b508      	push	{r3, lr}
   8:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
   c:	bd08      	pop	{r3, pc}
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4601      	mov	r1, r0
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.divmod_u64u64_rem_unsafe:

00000000 <divmod_u64u64_rem_unsafe>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	ea52 0c03 	orrs.w	ip, r2, r3
   6:	9e04      	ldr	r6, [sp, #16]
   8:	d006      	beq.n	18 <divmod_u64u64_rem_unsafe+0x18>
   a:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
   e:	4615      	mov	r5, r2
  10:	461c      	mov	r4, r3
  12:	e9c6 5400 	strd	r5, r4, [r6]
  16:	bd70      	pop	{r4, r5, r6, pc}
  18:	4605      	mov	r5, r0
  1a:	460c      	mov	r4, r1
  1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  20:	e9c6 5400 	strd	r5, r4, [r6]
  24:	4601      	mov	r1, r0
  26:	bd70      	pop	{r4, r5, r6, pc}

double_math.c.o:     file format elf32-littlearm


Disassembly of section .text.dpow_1:

00000000 <dpow_1>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f3c1 590a 	ubfx	r9, r1, #20, #11
   8:	4616      	mov	r6, r2
   a:	461f      	mov	r7, r3
   c:	b087      	sub	sp, #28
   e:	f2a9 38ff 	subw	r8, r9, #1023	@ 0x3ff
  12:	f1b9 0f00 	cmp.w	r9, #0
  16:	d051      	beq.n	bc <dpow_1+0xbc>
  18:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  1c:	45a1      	cmp	r9, r4
  1e:	d04d      	beq.n	bc <dpow_1+0xbc>
  20:	2400      	movs	r4, #0
  22:	f5c9 727f 	rsb	r2, r9, #1020	@ 0x3fc
  26:	3203      	adds	r2, #3
  28:	1820      	adds	r0, r4, r0
  2a:	eb01 5102 	add.w	r1, r1, r2, lsl #20
  2e:	f7ff fffe 	bl	0 <log>
  32:	a385      	add	r3, pc, #532	@ (adr r3, 248 <dpow_1+0x248>)
  34:	e9d3 2300 	ldrd	r2, r3, [r3]
  38:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  3c:	2200      	movs	r2, #0
  3e:	4b84      	ldr	r3, [pc, #528]	@ (250 <dpow_1+0x250>)
  40:	4604      	mov	r4, r0
  42:	460d      	mov	r5, r1
  44:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  48:	b148      	cbz	r0, 5e <dpow_1+0x5e>
  4a:	4620      	mov	r0, r4
  4c:	4629      	mov	r1, r5
  4e:	2200      	movs	r2, #0
  50:	4b80      	ldr	r3, [pc, #512]	@ (254 <dpow_1+0x254>)
  52:	f7ff fffe 	bl	0 <__aeabi_dsub>
  56:	4604      	mov	r4, r0
  58:	460d      	mov	r5, r1
  5a:	f2a9 38fe 	subw	r8, r9, #1022	@ 0x3fe
  5e:	f1b8 0f00 	cmp.w	r8, #0
  62:	d020      	beq.n	a6 <dpow_1+0xa6>
  64:	4630      	mov	r0, r6
  66:	4639      	mov	r1, r7
  68:	2200      	movs	r2, #0
  6a:	4b7b      	ldr	r3, [pc, #492]	@ (258 <dpow_1+0x258>)
  6c:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
  70:	b140      	cbz	r0, 84 <dpow_1+0x84>
  72:	f1b8 0f00 	cmp.w	r8, #0
  76:	f04f 0000 	mov.w	r0, #0
  7a:	db10      	blt.n	9e <dpow_1+0x9e>
  7c:	4977      	ldr	r1, [pc, #476]	@ (25c <dpow_1+0x25c>)
  7e:	b007      	add	sp, #28
  80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  84:	4630      	mov	r0, r6
  86:	4639      	mov	r1, r7
  88:	2200      	movs	r2, #0
  8a:	4b75      	ldr	r3, [pc, #468]	@ (260 <dpow_1+0x260>)
  8c:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  90:	4681      	mov	r9, r0
  92:	b368      	cbz	r0, f0 <dpow_1+0xf0>
  94:	f1b8 0f00 	cmp.w	r8, #0
  98:	f04f 0000 	mov.w	r0, #0
  9c:	dbee      	blt.n	7c <dpow_1+0x7c>
  9e:	2100      	movs	r1, #0
  a0:	b007      	add	sp, #28
  a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  a6:	4632      	mov	r2, r6
  a8:	463b      	mov	r3, r7
  aa:	4620      	mov	r0, r4
  ac:	4629      	mov	r1, r5
  ae:	f7ff fffe 	bl	0 <__aeabi_dmul>
  b2:	b007      	add	sp, #28
  b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  b8:	f7ff bffe 	b.w	0 <exp2>
  bc:	f7ff fffe 	bl	0 <log>
  c0:	a361      	add	r3, pc, #388	@ (adr r3, 248 <dpow_1+0x248>)
  c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  c6:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  ca:	2200      	movs	r2, #0
  cc:	4b60      	ldr	r3, [pc, #384]	@ (250 <dpow_1+0x250>)
  ce:	4604      	mov	r4, r0
  d0:	460d      	mov	r5, r1
  d2:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  d6:	2800      	cmp	r0, #0
  d8:	d0c4      	beq.n	64 <dpow_1+0x64>
  da:	4620      	mov	r0, r4
  dc:	4629      	mov	r1, r5
  de:	2200      	movs	r2, #0
  e0:	4b5c      	ldr	r3, [pc, #368]	@ (254 <dpow_1+0x254>)
  e2:	f7ff fffe 	bl	0 <__aeabi_dsub>
  e6:	f2a9 38fe 	subw	r8, r9, #1022	@ 0x3fe
  ea:	4604      	mov	r4, r0
  ec:	460d      	mov	r5, r1
  ee:	e7b9      	b.n	64 <dpow_1+0x64>
  f0:	4630      	mov	r0, r6
  f2:	4639      	mov	r1, r7
  f4:	f7ff fffe 	bl	0 <round>
  f8:	460b      	mov	r3, r1
  fa:	4602      	mov	r2, r0
  fc:	4639      	mov	r1, r7
  fe:	4630      	mov	r0, r6
 100:	461f      	mov	r7, r3
 102:	4616      	mov	r6, r2
 104:	f7ff fffe 	bl	0 <__aeabi_dsub>
 108:	4682      	mov	sl, r0
 10a:	468b      	mov	fp, r1
 10c:	221a      	movs	r2, #26
 10e:	e9cd ab00 	strd	sl, fp, [sp]
 112:	f7ff fffe 	bl	0 <ldexp>
 116:	f7ff fffe 	bl	0 <round>
 11a:	f3c1 530a 	ubfx	r3, r1, #20, #11
 11e:	f240 7cff 	movw	ip, #2047	@ 0x7ff
 122:	4682      	mov	sl, r0
 124:	468b      	mov	fp, r1
 126:	b14b      	cbz	r3, 13c <dpow_1+0x13c>
 128:	4563      	cmp	r3, ip
 12a:	d007      	beq.n	13c <dpow_1+0x13c>
 12c:	2b1a      	cmp	r3, #26
 12e:	bfd5      	itete	le
 130:	46ca      	movle	sl, r9
 132:	4682      	movgt	sl, r0
 134:	f001 4b00 	andle.w	fp, r1, #2147483648	@ 0x80000000
 138:	f1a1 7bd0 	subgt.w	fp, r1, #27262976	@ 0x1a00000
 13c:	4639      	mov	r1, r7
 13e:	4630      	mov	r0, r6
 140:	f7ff fffe 	bl	0 <__aeabi_d2iz>
 144:	4681      	mov	r9, r0
 146:	4640      	mov	r0, r8
 148:	f7ff fffe 	bl	0 <__aeabi_i2d>
 14c:	4602      	mov	r2, r0
 14e:	460b      	mov	r3, r1
 150:	e9cd 2302 	strd	r2, r3, [sp, #8]
 154:	4652      	mov	r2, sl
 156:	465b      	mov	r3, fp
 158:	f7ff fffe 	bl	0 <__aeabi_dmul>
 15c:	4606      	mov	r6, r0
 15e:	460f      	mov	r7, r1
 160:	f7ff fffe 	bl	0 <round>
 164:	4602      	mov	r2, r0
 166:	460b      	mov	r3, r1
 168:	4630      	mov	r0, r6
 16a:	4639      	mov	r1, r7
 16c:	4616      	mov	r6, r2
 16e:	461f      	mov	r7, r3
 170:	e9cd 6704 	strd	r6, r7, [sp, #16]
 174:	f7ff fffe 	bl	0 <__aeabi_dsub>
 178:	4606      	mov	r6, r0
 17a:	460f      	mov	r7, r1
 17c:	e9dd 0100 	ldrd	r0, r1, [sp]
 180:	4652      	mov	r2, sl
 182:	465b      	mov	r3, fp
 184:	f7ff fffe 	bl	0 <__aeabi_dsub>
 188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 18c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 190:	4632      	mov	r2, r6
 192:	463b      	mov	r3, r7
 194:	f7ff fffe 	bl	0 <__aeabi_dadd>
 198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 19c:	4648      	mov	r0, r9
 19e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 1a2:	4622      	mov	r2, r4
 1a4:	462b      	mov	r3, r5
 1a6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 1aa:	4606      	mov	r6, r0
 1ac:	460f      	mov	r7, r1
 1ae:	f7ff fffe 	bl	0 <round>
 1b2:	4682      	mov	sl, r0
 1b4:	468b      	mov	fp, r1
 1b6:	4630      	mov	r0, r6
 1b8:	4639      	mov	r1, r7
 1ba:	4652      	mov	r2, sl
 1bc:	465b      	mov	r3, fp
 1be:	f7ff fffe 	bl	0 <__aeabi_dsub>
 1c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1c6:	f7ff fffe 	bl	0 <__aeabi_dadd>
 1ca:	4606      	mov	r6, r0
 1cc:	460f      	mov	r7, r1
 1ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 1d2:	4622      	mov	r2, r4
 1d4:	462b      	mov	r3, r5
 1d6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 1da:	4632      	mov	r2, r6
 1dc:	463b      	mov	r3, r7
 1de:	f7ff fffe 	bl	0 <__aeabi_dadd>
 1e2:	f7ff fffe 	bl	0 <exp2>
 1e6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 1ea:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 1ee:	460d      	mov	r5, r1
 1f0:	4606      	mov	r6, r0
 1f2:	2c00      	cmp	r4, #0
 1f4:	f43f af43 	beq.w	7e <dpow_1+0x7e>
 1f8:	429c      	cmp	r4, r3
 1fa:	f43f af40 	beq.w	7e <dpow_1+0x7e>
 1fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 202:	f7ff fffe 	bl	0 <__aeabi_d2iz>
 206:	fb08 f909 	mul.w	r9, r8, r9
 20a:	4659      	mov	r1, fp
 20c:	4481      	add	r9, r0
 20e:	4650      	mov	r0, sl
 210:	f7ff fffe 	bl	0 <__aeabi_d2iz>
 214:	eb00 0309 	add.w	r3, r0, r9
 218:	441c      	add	r4, r3
 21a:	2c00      	cmp	r4, #0
 21c:	dd0b      	ble.n	236 <dpow_1+0x236>
 21e:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 222:	4294      	cmp	r4, r2
 224:	dd0b      	ble.n	23e <dpow_1+0x23e>
 226:	f005 4500 	and.w	r5, r5, #2147483648	@ 0x80000000
 22a:	f045 41ff 	orr.w	r1, r5, #2139095040	@ 0x7f800000
 22e:	2000      	movs	r0, #0
 230:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
 234:	e723      	b.n	7e <dpow_1+0x7e>
 236:	2000      	movs	r0, #0
 238:	f005 4100 	and.w	r1, r5, #2147483648	@ 0x80000000
 23c:	e71f      	b.n	7e <dpow_1+0x7e>
 23e:	2200      	movs	r2, #0
 240:	eb05 5103 	add.w	r1, r5, r3, lsl #20
 244:	1990      	adds	r0, r2, r6
 246:	e71a      	b.n	7e <dpow_1+0x7e>
 248:	fefa39ef 	.word	0xfefa39ef
 24c:	3fe62e42 	.word	0x3fe62e42
 250:	3fe00000 	.word	0x3fe00000
 254:	3ff00000 	.word	0x3ff00000
 258:	40b00000 	.word	0x40b00000
 25c:	7ff00000 	.word	0x7ff00000
 260:	c0b00000 	.word	0xc0b00000

Disassembly of section .text.dpow_int2:

00000000 <dpow_int2>:
   0:	2a01      	cmp	r2, #1
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	4606      	mov	r6, r0
   8:	460f      	mov	r7, r1
   a:	f000 8081 	beq.w	110 <dpow_int2+0x110>
   e:	eb02 75d2 	add.w	r5, r2, r2, lsr #31
  12:	106d      	asrs	r5, r5, #1
  14:	2d01      	cmp	r5, #1
  16:	4614      	mov	r4, r2
  18:	d066      	beq.n	e8 <dpow_int2+0xe8>
  1a:	4690      	mov	r8, r2
  1c:	2a00      	cmp	r2, #0
  1e:	bfb8      	it	lt
  20:	f102 0803 	addlt.w	r8, r2, #3
  24:	ea4f 08a8 	mov.w	r8, r8, asr #2
  28:	f1b8 0f01 	cmp.w	r8, #1
  2c:	d079      	beq.n	122 <dpow_int2+0x122>
  2e:	4691      	mov	r9, r2
  30:	2a00      	cmp	r2, #0
  32:	bfb8      	it	lt
  34:	f102 0907 	addlt.w	r9, r2, #7
  38:	ea4f 09e9 	mov.w	r9, r9, asr #3
  3c:	f1b9 0f01 	cmp.w	r9, #1
  40:	d06c      	beq.n	11c <dpow_int2+0x11c>
  42:	4692      	mov	sl, r2
  44:	2a00      	cmp	r2, #0
  46:	bfb8      	it	lt
  48:	f102 0a0f 	addlt.w	sl, r2, #15
  4c:	ea4f 1a2a 	mov.w	sl, sl, asr #4
  50:	f1ba 0f01 	cmp.w	sl, #1
  54:	d068      	beq.n	128 <dpow_int2+0x128>
  56:	f1a2 0320 	sub.w	r3, r2, #32
  5a:	2b1f      	cmp	r3, #31
  5c:	d967      	bls.n	12e <dpow_int2+0x12e>
  5e:	2200      	movs	r2, #0
  60:	f7ff ffce 	bl	0 <dpow_int2>
  64:	4602      	mov	r2, r0
  66:	460b      	mov	r3, r1
  68:	f7ff fffe 	bl	0 <__aeabi_dmul>
  6c:	4602      	mov	r2, r0
  6e:	460b      	mov	r3, r1
  70:	4610      	mov	r0, r2
  72:	4619      	mov	r1, r3
  74:	f7ff fffe 	bl	0 <__aeabi_dmul>
  78:	f01a 0f01 	tst.w	sl, #1
  7c:	4602      	mov	r2, r0
  7e:	460b      	mov	r3, r1
  80:	d005      	beq.n	8e <dpow_int2+0x8e>
  82:	4632      	mov	r2, r6
  84:	463b      	mov	r3, r7
  86:	f7ff fffe 	bl	0 <__aeabi_dmul>
  8a:	4602      	mov	r2, r0
  8c:	460b      	mov	r3, r1
  8e:	4610      	mov	r0, r2
  90:	4619      	mov	r1, r3
  92:	f7ff fffe 	bl	0 <__aeabi_dmul>
  96:	f019 0f01 	tst.w	r9, #1
  9a:	4602      	mov	r2, r0
  9c:	460b      	mov	r3, r1
  9e:	d005      	beq.n	ac <dpow_int2+0xac>
  a0:	4632      	mov	r2, r6
  a2:	463b      	mov	r3, r7
  a4:	f7ff fffe 	bl	0 <__aeabi_dmul>
  a8:	4602      	mov	r2, r0
  aa:	460b      	mov	r3, r1
  ac:	4610      	mov	r0, r2
  ae:	4619      	mov	r1, r3
  b0:	f7ff fffe 	bl	0 <__aeabi_dmul>
  b4:	f018 0f01 	tst.w	r8, #1
  b8:	4602      	mov	r2, r0
  ba:	460b      	mov	r3, r1
  bc:	d005      	beq.n	ca <dpow_int2+0xca>
  be:	4632      	mov	r2, r6
  c0:	463b      	mov	r3, r7
  c2:	f7ff fffe 	bl	0 <__aeabi_dmul>
  c6:	4602      	mov	r2, r0
  c8:	460b      	mov	r3, r1
  ca:	4610      	mov	r0, r2
  cc:	4619      	mov	r1, r3
  ce:	f7ff fffe 	bl	0 <__aeabi_dmul>
  d2:	07ed      	lsls	r5, r5, #31
  d4:	4602      	mov	r2, r0
  d6:	460b      	mov	r3, r1
  d8:	d508      	bpl.n	ec <dpow_int2+0xec>
  da:	4632      	mov	r2, r6
  dc:	463b      	mov	r3, r7
  de:	f7ff fffe 	bl	0 <__aeabi_dmul>
  e2:	4602      	mov	r2, r0
  e4:	460b      	mov	r3, r1
  e6:	e001      	b.n	ec <dpow_int2+0xec>
  e8:	4602      	mov	r2, r0
  ea:	460b      	mov	r3, r1
  ec:	4610      	mov	r0, r2
  ee:	4619      	mov	r1, r3
  f0:	f7ff fffe 	bl	0 <__aeabi_dmul>
  f4:	07e4      	lsls	r4, r4, #31
  f6:	4602      	mov	r2, r0
  f8:	460b      	mov	r3, r1
  fa:	d505      	bpl.n	108 <dpow_int2+0x108>
  fc:	4632      	mov	r2, r6
  fe:	463b      	mov	r3, r7
 100:	f7ff fffe 	bl	0 <__aeabi_dmul>
 104:	4602      	mov	r2, r0
 106:	460b      	mov	r3, r1
 108:	4610      	mov	r0, r2
 10a:	4619      	mov	r1, r3
 10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 110:	4602      	mov	r2, r0
 112:	460b      	mov	r3, r1
 114:	4610      	mov	r0, r2
 116:	4619      	mov	r1, r3
 118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 11c:	4602      	mov	r2, r0
 11e:	460b      	mov	r3, r1
 120:	e7c4      	b.n	ac <dpow_int2+0xac>
 122:	4602      	mov	r2, r0
 124:	460b      	mov	r3, r1
 126:	e7d0      	b.n	ca <dpow_int2+0xca>
 128:	4602      	mov	r2, r0
 12a:	460b      	mov	r3, r1
 12c:	e7af      	b.n	8e <dpow_int2+0x8e>
 12e:	4602      	mov	r2, r0
 130:	460b      	mov	r3, r1
 132:	e79d      	b.n	70 <dpow_int2+0x70>

Disassembly of section .text.dpowint_0:

00000000 <dpowint_0>:
   0:	2900      	cmp	r1, #0
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	4616      	mov	r6, r2
   8:	4604      	mov	r4, r0
   a:	460d      	mov	r5, r1
   c:	f280 808d 	bge.w	12a <dpowint_0+0x12a>
  10:	4610      	mov	r0, r2
  12:	f7ff fffe 	bl	0 <__aeabi_i2d>
  16:	f3c1 530a 	ubfx	r3, r1, #20, #11
  1a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  1e:	2b00      	cmp	r3, #0
  20:	468c      	mov	ip, r1
  22:	db26      	blt.n	72 <dpowint_0+0x72>
  24:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
  28:	d423      	bmi.n	72 <dpowint_0+0x72>
  2a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  2e:	f1a3 0720 	sub.w	r7, r3, #32
  32:	fa01 f807 	lsl.w	r8, r1, r7
  36:	fa01 f203 	lsl.w	r2, r1, r3
  3a:	f1c3 0e20 	rsb	lr, r3, #32
  3e:	ea42 0208 	orr.w	r2, r2, r8
  42:	fa21 f80e 	lsr.w	r8, r1, lr
  46:	ea42 0208 	orr.w	r2, r2, r8
  4a:	4099      	lsls	r1, r3
  4c:	ea20 0101 	bic.w	r1, r0, r1
  50:	ea2c 0202 	bic.w	r2, ip, r2
  54:	4311      	orrs	r1, r2
  56:	d10c      	bne.n	72 <dpowint_0+0x72>
  58:	2b34      	cmp	r3, #52	@ 0x34
  5a:	d033      	beq.n	c4 <dpowint_0+0xc4>
  5c:	40d8      	lsrs	r0, r3
  5e:	fa0c fe0e 	lsl.w	lr, ip, lr
  62:	ea40 000e 	orr.w	r0, r0, lr
  66:	fa2c fc07 	lsr.w	ip, ip, r7
  6a:	ea40 000c 	orr.w	r0, r0, ip
  6e:	07c3      	lsls	r3, r0, #31
  70:	d428      	bmi.n	c4 <dpowint_0+0xc4>
  72:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
  76:	460d      	mov	r5, r1
  78:	46a0      	mov	r8, r4
  7a:	4689      	mov	r9, r1
  7c:	0d2b      	lsrs	r3, r5, #20
  7e:	d02c      	beq.n	da <dpowint_0+0xda>
  80:	f240 71ff 	movw	r1, #2047	@ 0x7ff
  84:	428b      	cmp	r3, r1
  86:	d028      	beq.n	da <dpowint_0+0xda>
  88:	f3c5 0213 	ubfx	r2, r5, #0, #20
  8c:	4322      	orrs	r2, r4
  8e:	d124      	bne.n	da <dpowint_0+0xda>
  90:	4a29      	ldr	r2, [pc, #164]	@ (138 <dpowint_0+0x138>)
  92:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  96:	42b2      	cmp	r2, r6
  98:	bfb8      	it	lt
  9a:	4632      	movlt	r2, r6
  9c:	428a      	cmp	r2, r1
  9e:	bfa8      	it	ge
  a0:	460a      	movge	r2, r1
  a2:	fb02 f103 	mul.w	r1, r2, r3
  a6:	f201 33ff 	addw	r3, r1, #1023	@ 0x3ff
  aa:	2b00      	cmp	r3, #0
  ac:	dd3a      	ble.n	124 <dpowint_0+0x124>
  ae:	f240 72fe 	movw	r2, #2046	@ 0x7fe
  b2:	4293      	cmp	r3, r2
  b4:	dc3c      	bgt.n	130 <dpowint_0+0x130>
  b6:	2200      	movs	r2, #0
  b8:	4820      	ldr	r0, [pc, #128]	@ (13c <dpowint_0+0x13c>)
  ba:	eb00 5301 	add.w	r3, r0, r1, lsl #20
  be:	4619      	mov	r1, r3
  c0:	4610      	mov	r0, r2
  c2:	e008      	b.n	d6 <dpowint_0+0xd6>
  c4:	4632      	mov	r2, r6
  c6:	4620      	mov	r0, r4
  c8:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
  cc:	f7ff ff98 	bl	0 <dpowint_0>
  d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
  d4:	4619      	mov	r1, r3
  d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  da:	b1ae      	cbz	r6, 108 <dpowint_0+0x108>
  dc:	f106 0320 	add.w	r3, r6, #32
  e0:	2b40      	cmp	r3, #64	@ 0x40
  e2:	d814      	bhi.n	10e <dpowint_0+0x10e>
  e4:	2e00      	cmp	r6, #0
  e6:	da08      	bge.n	fa <dpowint_0+0xfa>
  e8:	4642      	mov	r2, r8
  ea:	464b      	mov	r3, r9
  ec:	2000      	movs	r0, #0
  ee:	4913      	ldr	r1, [pc, #76]	@ (13c <dpowint_0+0x13c>)
  f0:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  f4:	4680      	mov	r8, r0
  f6:	4689      	mov	r9, r1
  f8:	4276      	negs	r6, r6
  fa:	4632      	mov	r2, r6
  fc:	4640      	mov	r0, r8
  fe:	4649      	mov	r1, r9
 100:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 104:	f7ff bffe 	b.w	0 <dpowint_0>
 108:	2000      	movs	r0, #0
 10a:	490c      	ldr	r1, [pc, #48]	@ (13c <dpowint_0+0x13c>)
 10c:	e7e3      	b.n	d6 <dpowint_0+0xd6>
 10e:	4630      	mov	r0, r6
 110:	f7ff fffe 	bl	0 <__aeabi_i2d>
 114:	4602      	mov	r2, r0
 116:	460b      	mov	r3, r1
 118:	4640      	mov	r0, r8
 11a:	4649      	mov	r1, r9
 11c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 120:	f7ff bffe 	b.w	0 <dpowint_0>
 124:	2000      	movs	r0, #0
 126:	2100      	movs	r1, #0
 128:	e7d5      	b.n	d6 <dpowint_0+0xd6>
 12a:	4680      	mov	r8, r0
 12c:	4689      	mov	r9, r1
 12e:	e7a5      	b.n	7c <dpowint_0+0x7c>
 130:	2000      	movs	r0, #0
 132:	4903      	ldr	r1, [pc, #12]	@ (140 <dpowint_0+0x140>)
 134:	e7cf      	b.n	d6 <dpowint_0+0xd6>
 136:	bf00      	nop
 138:	fffff800 	.word	0xfffff800
 13c:	3ff00000 	.word	0x3ff00000
 140:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.dpow_0:

00000000 <dpow_0>:
   0:	2900      	cmp	r1, #0
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	4616      	mov	r6, r2
   8:	461f      	mov	r7, r3
   a:	4604      	mov	r4, r0
   c:	460d      	mov	r5, r1
   e:	f280 8092 	bge.w	136 <dpow_0+0x136>
  12:	f3c3 530a 	ubfx	r3, r3, #20, #11
  16:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  1a:	2b00      	cmp	r3, #0
  1c:	db28      	blt.n	70 <dpow_0+0x70>
  1e:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
  22:	d425      	bmi.n	70 <dpow_0+0x70>
  24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  28:	f1a3 0820 	sub.w	r8, r3, #32
  2c:	fa02 f908 	lsl.w	r9, r2, r8
  30:	fa02 f103 	lsl.w	r1, r2, r3
  34:	f1c3 0e20 	rsb	lr, r3, #32
  38:	ea41 0109 	orr.w	r1, r1, r9
  3c:	fa22 f90e 	lsr.w	r9, r2, lr
  40:	ea41 0109 	orr.w	r1, r1, r9
  44:	409a      	lsls	r2, r3
  46:	ea26 0202 	bic.w	r2, r6, r2
  4a:	ea27 0101 	bic.w	r1, r7, r1
  4e:	430a      	orrs	r2, r1
  50:	d10e      	bne.n	70 <dpow_0+0x70>
  52:	2b34      	cmp	r3, #52	@ 0x34
  54:	d03b      	beq.n	ce <dpow_0+0xce>
  56:	fa26 fc03 	lsr.w	ip, r6, r3
  5a:	fa07 fe0e 	lsl.w	lr, r7, lr
  5e:	ea4c 0c0e 	orr.w	ip, ip, lr
  62:	fa27 f008 	lsr.w	r0, r7, r8
  66:	ea4c 0c00 	orr.w	ip, ip, r0
  6a:	f01c 0f01 	tst.w	ip, #1
  6e:	d12e      	bne.n	ce <dpow_0+0xce>
  70:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
  74:	460d      	mov	r5, r1
  76:	46a0      	mov	r8, r4
  78:	4689      	mov	r9, r1
  7a:	4630      	mov	r0, r6
  7c:	4639      	mov	r1, r7
  7e:	f7ff fffe 	bl	0 <__aeabi_d2iz>
  82:	0d2b      	lsrs	r3, r5, #20
  84:	4682      	mov	sl, r0
  86:	4602      	mov	r2, r0
  88:	d02d      	beq.n	e6 <dpow_0+0xe6>
  8a:	f240 70ff 	movw	r0, #2047	@ 0x7ff
  8e:	4283      	cmp	r3, r0
  90:	d029      	beq.n	e6 <dpow_0+0xe6>
  92:	f3c5 0113 	ubfx	r1, r5, #0, #20
  96:	4321      	orrs	r1, r4
  98:	d125      	bne.n	e6 <dpow_0+0xe6>
  9a:	4a2a      	ldr	r2, [pc, #168]	@ (144 <dpow_0+0x144>)
  9c:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  a0:	4552      	cmp	r2, sl
  a2:	bfb8      	it	lt
  a4:	4652      	movlt	r2, sl
  a6:	4282      	cmp	r2, r0
  a8:	bfa8      	it	ge
  aa:	4602      	movge	r2, r0
  ac:	fb02 f103 	mul.w	r1, r2, r3
  b0:	f201 33ff 	addw	r3, r1, #1023	@ 0x3ff
  b4:	2b00      	cmp	r3, #0
  b6:	dd3b      	ble.n	130 <dpow_0+0x130>
  b8:	f240 72fe 	movw	r2, #2046	@ 0x7fe
  bc:	4293      	cmp	r3, r2
  be:	dc3d      	bgt.n	13c <dpow_0+0x13c>
  c0:	2200      	movs	r2, #0
  c2:	4821      	ldr	r0, [pc, #132]	@ (148 <dpow_0+0x148>)
  c4:	eb00 5301 	add.w	r3, r0, r1, lsl #20
  c8:	4619      	mov	r1, r3
  ca:	4610      	mov	r0, r2
  cc:	e009      	b.n	e2 <dpow_0+0xe2>
  ce:	463b      	mov	r3, r7
  d0:	4632      	mov	r2, r6
  d2:	4620      	mov	r0, r4
  d4:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
  d8:	f7ff ff92 	bl	0 <dpow_0>
  dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
  e0:	4619      	mov	r1, r3
  e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  e6:	f1ba 0f00 	cmp.w	sl, #0
  ea:	d016      	beq.n	11a <dpow_0+0x11a>
  ec:	f10a 0320 	add.w	r3, sl, #32
  f0:	2b40      	cmp	r3, #64	@ 0x40
  f2:	d815      	bhi.n	120 <dpow_0+0x120>
  f4:	f1ba 0f00 	cmp.w	sl, #0
  f8:	da09      	bge.n	10e <dpow_0+0x10e>
  fa:	4642      	mov	r2, r8
  fc:	464b      	mov	r3, r9
  fe:	2000      	movs	r0, #0
 100:	4911      	ldr	r1, [pc, #68]	@ (148 <dpow_0+0x148>)
 102:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 106:	4680      	mov	r8, r0
 108:	4689      	mov	r9, r1
 10a:	f1ca 0200 	rsb	r2, sl, #0
 10e:	4640      	mov	r0, r8
 110:	4649      	mov	r1, r9
 112:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 116:	f7ff bffe 	b.w	0 <dpow_0>
 11a:	2000      	movs	r0, #0
 11c:	490a      	ldr	r1, [pc, #40]	@ (148 <dpow_0+0x148>)
 11e:	e7e0      	b.n	e2 <dpow_0+0xe2>
 120:	4632      	mov	r2, r6
 122:	463b      	mov	r3, r7
 124:	4640      	mov	r0, r8
 126:	4649      	mov	r1, r9
 128:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 12c:	f7ff bffe 	b.w	0 <dpow_0>
 130:	2000      	movs	r0, #0
 132:	2100      	movs	r1, #0
 134:	e7d5      	b.n	e2 <dpow_0+0xe2>
 136:	4680      	mov	r8, r0
 138:	4689      	mov	r9, r1
 13a:	e79e      	b.n	7a <dpow_0+0x7a>
 13c:	2000      	movs	r0, #0
 13e:	4903      	ldr	r1, [pc, #12]	@ (14c <dpow_0+0x14c>)
 140:	e7cf      	b.n	e2 <dpow_0+0xe2>
 142:	bf00      	nop
 144:	fffff800 	.word	0xfffff800
 148:	3ff00000 	.word	0x3ff00000
 14c:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_ldexp:

00000000 <__wrap_ldexp>:
   0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   4:	b1c3      	cbz	r3, 38 <__wrap_ldexp+0x38>
   6:	b510      	push	{r4, lr}
   8:	f240 7eff 	movw	lr, #2047	@ 0x7ff
   c:	4573      	cmp	r3, lr
   e:	d00e      	beq.n	2e <__wrap_ldexp+0x2e>
  10:	4413      	add	r3, r2
  12:	2b00      	cmp	r3, #0
  14:	468c      	mov	ip, r1
  16:	dd0b      	ble.n	30 <__wrap_ldexp+0x30>
  18:	f240 71fe 	movw	r1, #2046	@ 0x7fe
  1c:	428b      	cmp	r3, r1
  1e:	dd0c      	ble.n	3a <__wrap_ldexp+0x3a>
  20:	2000      	movs	r0, #0
  22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
  26:	f04c 41ff 	orr.w	r1, ip, #2139095040	@ 0x7f800000
  2a:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
  2e:	bd10      	pop	{r4, pc}
  30:	2000      	movs	r0, #0
  32:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  36:	bd10      	pop	{r4, pc}
  38:	4770      	bx	lr
  3a:	2300      	movs	r3, #0
  3c:	eb0c 5102 	add.w	r1, ip, r2, lsl #20
  40:	1818      	adds	r0, r3, r0
  42:	bd10      	pop	{r4, pc}

Disassembly of section .text.__wrap_copysign:

00000000 <__wrap_copysign>:
   0:	b430      	push	{r4, r5}
   2:	f361 031e 	bfi	r3, r1, #0, #31
   6:	4619      	mov	r1, r3
   8:	bc30      	pop	{r4, r5}
   a:	4770      	bx	lr

Disassembly of section .text.__wrap_trunc:

00000000 <__wrap_trunc>:
   0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   4:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
   8:	2b00      	cmp	r3, #0
   a:	468c      	mov	ip, r1
   c:	db19      	blt.n	42 <__wrap_trunc+0x42>
   e:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
  12:	2b00      	cmp	r3, #0
  14:	dd19      	ble.n	4a <__wrap_trunc+0x4a>
  16:	2201      	movs	r2, #1
  18:	b500      	push	{lr}
  1a:	4686      	mov	lr, r0
  1c:	f1a3 0120 	sub.w	r1, r3, #32
  20:	f1c3 0020 	rsb	r0, r3, #32
  24:	fa22 f000 	lsr.w	r0, r2, r0
  28:	fa02 f101 	lsl.w	r1, r2, r1
  2c:	409a      	lsls	r2, r3
  2e:	4301      	orrs	r1, r0
  30:	4252      	negs	r2, r2
  32:	eb61 0341 	sbc.w	r3, r1, r1, lsl #1
  36:	ea02 000e 	and.w	r0, r2, lr
  3a:	ea03 010c 	and.w	r1, r3, ip
  3e:	f85d fb04 	ldr.w	pc, [sp], #4
  42:	2000      	movs	r0, #0
  44:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  48:	4770      	bx	lr
  4a:	4770      	bx	lr

Disassembly of section .text.__wrap_round:

00000000 <__wrap_round>:
   0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   4:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
   8:	1c5a      	adds	r2, r3, #1
   a:	468c      	mov	ip, r1
   c:	db2a      	blt.n	64 <__wrap_round+0x64>
   e:	d02d      	beq.n	6c <__wrap_round+0x6c>
  10:	2b34      	cmp	r3, #52	@ 0x34
  12:	da26      	bge.n	62 <__wrap_round+0x62>
  14:	2201      	movs	r2, #1
  16:	b570      	push	{r4, r5, r6, lr}
  18:	2102      	movs	r1, #2
  1a:	4605      	mov	r5, r0
  1c:	f1c3 0433 	rsb	r4, r3, #51	@ 0x33
  20:	f1c3 0e13 	rsb	lr, r3, #19
  24:	3b13      	subs	r3, #19
  26:	fa22 f303 	lsr.w	r3, r2, r3
  2a:	fa02 fe0e 	lsl.w	lr, r2, lr
  2e:	ea4e 0e03 	orr.w	lr, lr, r3
  32:	f1a4 0020 	sub.w	r0, r4, #32
  36:	fa02 f304 	lsl.w	r3, r2, r4
  3a:	f1c4 0620 	rsb	r6, r4, #32
  3e:	195b      	adds	r3, r3, r5
  40:	fa21 f606 	lsr.w	r6, r1, r6
  44:	fa01 f000 	lsl.w	r0, r1, r0
  48:	fa01 f104 	lsl.w	r1, r1, r4
  4c:	eb4c 0c0e 	adc.w	ip, ip, lr
  50:	4330      	orrs	r0, r6
  52:	424a      	negs	r2, r1
  54:	eb60 0e40 	sbc.w	lr, r0, r0, lsl #1
  58:	ea0e 010c 	and.w	r1, lr, ip
  5c:	ea02 0003 	and.w	r0, r2, r3
  60:	bd70      	pop	{r4, r5, r6, pc}
  62:	4770      	bx	lr
  64:	2000      	movs	r0, #0
  66:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  6a:	4770      	bx	lr
  6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
  70:	f04c 517f 	orr.w	r1, ip, #1069547520	@ 0x3fc00000
  74:	2000      	movs	r0, #0
  76:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
  7a:	4770      	bx	lr

Disassembly of section .text.__wrap_floor:

00000000 <__wrap_floor>:
   0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   4:	460a      	mov	r2, r1
   6:	b37b      	cbz	r3, 68 <__wrap_floor+0x68>
   8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
   c:	2b00      	cmp	r3, #0
   e:	db25      	blt.n	5c <__wrap_floor+0x5c>
  10:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
  14:	2b00      	cmp	r3, #0
  16:	dd2b      	ble.n	70 <__wrap_floor+0x70>
  18:	2101      	movs	r1, #1
  1a:	f1c3 0c20 	rsb	ip, r3, #32
  1e:	b500      	push	{lr}
  20:	4686      	mov	lr, r0
  22:	f1a3 0020 	sub.w	r0, r3, #32
  26:	fa01 f000 	lsl.w	r0, r1, r0
  2a:	fa21 fc0c 	lsr.w	ip, r1, ip
  2e:	2a00      	cmp	r2, #0
  30:	ea40 000c 	orr.w	r0, r0, ip
  34:	fa01 f303 	lsl.w	r3, r1, r3
  38:	da07      	bge.n	4a <__wrap_floor+0x4a>
  3a:	f11e 3eff 	adds.w	lr, lr, #4294967295	@ 0xffffffff
  3e:	f142 32ff 	adc.w	r2, r2, #4294967295	@ 0xffffffff
  42:	eb1e 0e03 	adds.w	lr, lr, r3
  46:	eb40 0202 	adc.w	r2, r0, r2
  4a:	425b      	negs	r3, r3
  4c:	eb60 0c40 	sbc.w	ip, r0, r0, lsl #1
  50:	ea0c 0102 	and.w	r1, ip, r2
  54:	ea03 000e 	and.w	r0, r3, lr
  58:	f85d fb04 	ldr.w	pc, [sp], #4
  5c:	2900      	cmp	r1, #0
  5e:	f04f 0000 	mov.w	r0, #0
  62:	da06      	bge.n	72 <__wrap_floor+0x72>
  64:	4904      	ldr	r1, [pc, #16]	@ (78 <__wrap_floor+0x78>)
  66:	4770      	bx	lr
  68:	4618      	mov	r0, r3
  6a:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  6e:	4770      	bx	lr
  70:	4770      	bx	lr
  72:	2100      	movs	r1, #0
  74:	4770      	bx	lr
  76:	bf00      	nop
  78:	bff00000 	.word	0xbff00000

Disassembly of section .text.__wrap_ceil:

00000000 <__wrap_ceil>:
   0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   4:	460a      	mov	r2, r1
   6:	b383      	cbz	r3, 6a <__wrap_ceil+0x6a>
   8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
   c:	2b00      	cmp	r3, #0
   e:	db25      	blt.n	5c <__wrap_ceil+0x5c>
  10:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
  14:	2b00      	cmp	r3, #0
  16:	dd2c      	ble.n	72 <__wrap_ceil+0x72>
  18:	2101      	movs	r1, #1
  1a:	f1c3 0c20 	rsb	ip, r3, #32
  1e:	b500      	push	{lr}
  20:	4686      	mov	lr, r0
  22:	f1a3 0020 	sub.w	r0, r3, #32
  26:	fa01 f000 	lsl.w	r0, r1, r0
  2a:	fa21 fc0c 	lsr.w	ip, r1, ip
  2e:	2a00      	cmp	r2, #0
  30:	ea40 000c 	orr.w	r0, r0, ip
  34:	fa01 f303 	lsl.w	r3, r1, r3
  38:	db07      	blt.n	4a <__wrap_ceil+0x4a>
  3a:	f11e 3eff 	adds.w	lr, lr, #4294967295	@ 0xffffffff
  3e:	f142 32ff 	adc.w	r2, r2, #4294967295	@ 0xffffffff
  42:	eb1e 0e03 	adds.w	lr, lr, r3
  46:	eb40 0202 	adc.w	r2, r0, r2
  4a:	425b      	negs	r3, r3
  4c:	eb60 0c40 	sbc.w	ip, r0, r0, lsl #1
  50:	ea0c 0102 	and.w	r1, ip, r2
  54:	ea03 000e 	and.w	r0, r3, lr
  58:	f85d fb04 	ldr.w	pc, [sp], #4
  5c:	2900      	cmp	r1, #0
  5e:	f04f 0000 	mov.w	r0, #0
  62:	da07      	bge.n	74 <__wrap_ceil+0x74>
  64:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
  68:	4770      	bx	lr
  6a:	4618      	mov	r0, r3
  6c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  70:	4770      	bx	lr
  72:	4770      	bx	lr
  74:	4900      	ldr	r1, [pc, #0]	@ (78 <__wrap_ceil+0x78>)
  76:	4770      	bx	lr
  78:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_asin:

00000000 <__wrap_asin>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4622      	mov	r2, r4
   a:	462b      	mov	r3, r5
   c:	2000      	movs	r0, #0
   e:	4912      	ldr	r1, [pc, #72]	@ (58 <__wrap_asin+0x58>)
  10:	f7ff fffe 	bl	0 <__aeabi_dsub>
  14:	2200      	movs	r2, #0
  16:	4606      	mov	r6, r0
  18:	460f      	mov	r7, r1
  1a:	4b0f      	ldr	r3, [pc, #60]	@ (58 <__wrap_asin+0x58>)
  1c:	4620      	mov	r0, r4
  1e:	4629      	mov	r1, r5
  20:	f7ff fffe 	bl	0 <__aeabi_dadd>
  24:	4602      	mov	r2, r0
  26:	460b      	mov	r3, r1
  28:	4630      	mov	r0, r6
  2a:	4639      	mov	r1, r7
  2c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  30:	f3c1 520a 	ubfx	r2, r1, #20, #11
  34:	b10a      	cbz	r2, 3a <__wrap_asin+0x3a>
  36:	2900      	cmp	r1, #0
  38:	db09      	blt.n	4e <__wrap_asin+0x4e>
  3a:	f7ff fffe 	bl	0 <sqrt>
  3e:	4602      	mov	r2, r0
  40:	460b      	mov	r3, r1
  42:	4620      	mov	r0, r4
  44:	4629      	mov	r1, r5
  46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4a:	f7ff bffe 	b.w	0 <atan2>
  4e:	2000      	movs	r0, #0
  50:	4902      	ldr	r1, [pc, #8]	@ (5c <__wrap_asin+0x5c>)
  52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  56:	bf00      	nop
  58:	3ff00000 	.word	0x3ff00000
  5c:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_acos:

00000000 <__wrap_acos>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	460d      	mov	r5, r1
   8:	4622      	mov	r2, r4
   a:	462b      	mov	r3, r5
   c:	2000      	movs	r0, #0
   e:	4911      	ldr	r1, [pc, #68]	@ (54 <__wrap_acos+0x54>)
  10:	f7ff fffe 	bl	0 <__aeabi_dsub>
  14:	2200      	movs	r2, #0
  16:	4606      	mov	r6, r0
  18:	460f      	mov	r7, r1
  1a:	4b0e      	ldr	r3, [pc, #56]	@ (54 <__wrap_acos+0x54>)
  1c:	4620      	mov	r0, r4
  1e:	4629      	mov	r1, r5
  20:	f7ff fffe 	bl	0 <__aeabi_dadd>
  24:	4602      	mov	r2, r0
  26:	460b      	mov	r3, r1
  28:	4630      	mov	r0, r6
  2a:	4639      	mov	r1, r7
  2c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  30:	f3c1 520a 	ubfx	r2, r1, #20, #11
  34:	b10a      	cbz	r2, 3a <__wrap_acos+0x3a>
  36:	2900      	cmp	r1, #0
  38:	db07      	blt.n	4a <__wrap_acos+0x4a>
  3a:	f7ff fffe 	bl	0 <sqrt>
  3e:	4622      	mov	r2, r4
  40:	462b      	mov	r3, r5
  42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  46:	f7ff bffe 	b.w	0 <atan2>
  4a:	2000      	movs	r0, #0
  4c:	4902      	ldr	r1, [pc, #8]	@ (58 <__wrap_acos+0x58>)
  4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  52:	bf00      	nop
  54:	3ff00000 	.word	0x3ff00000
  58:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_atan:

00000000 <__wrap_atan>:
   0:	f240 7cff 	movw	ip, #2047	@ 0x7ff
   4:	0d0b      	lsrs	r3, r1, #20
   6:	4563      	cmp	r3, ip
   8:	d00b      	beq.n	22 <__wrap_atan+0x22>
   a:	f640 72ff 	movw	r2, #4095	@ 0xfff
   e:	4293      	cmp	r3, r2
  10:	d003      	beq.n	1a <__wrap_atan+0x1a>
  12:	2200      	movs	r2, #0
  14:	4b0a      	ldr	r3, [pc, #40]	@ (40 <__wrap_atan+0x40>)
  16:	f7ff bffe 	b.w	0 <atan2>
  1a:	a105      	add	r1, pc, #20	@ (adr r1, 30 <__wrap_atan+0x30>)
  1c:	e9d1 0100 	ldrd	r0, r1, [r1]
  20:	4770      	bx	lr
  22:	a105      	add	r1, pc, #20	@ (adr r1, 38 <__wrap_atan+0x38>)
  24:	e9d1 0100 	ldrd	r0, r1, [r1]
  28:	4770      	bx	lr
  2a:	bf00      	nop
  2c:	f3af 8000 	nop.w
  30:	54442d18 	.word	0x54442d18
  34:	bff921fb 	.word	0xbff921fb
  38:	54442d18 	.word	0x54442d18
  3c:	3ff921fb 	.word	0x3ff921fb
  40:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_sinh:

00000000 <__wrap_sinh>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	460d      	mov	r5, r1
   4:	4604      	mov	r4, r0
   6:	f7ff fffe 	bl	0 <exp>
   a:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
   e:	4606      	mov	r6, r0
  10:	460f      	mov	r7, r1
  12:	4620      	mov	r0, r4
  14:	4619      	mov	r1, r3
  16:	f7ff fffe 	bl	0 <exp>
  1a:	460b      	mov	r3, r1
  1c:	4602      	mov	r2, r0
  1e:	4639      	mov	r1, r7
  20:	4630      	mov	r0, r6
  22:	f7ff fffe 	bl	0 <__aeabi_dsub>
  26:	f3c1 530a 	ubfx	r3, r1, #20, #11
  2a:	b13b      	cbz	r3, 3c <__wrap_sinh+0x3c>
  2c:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  30:	42a3      	cmp	r3, r4
  32:	d003      	beq.n	3c <__wrap_sinh+0x3c>
  34:	2b01      	cmp	r3, #1
  36:	d002      	beq.n	3e <__wrap_sinh+0x3e>
  38:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
  3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  3e:	2000      	movs	r0, #0
  40:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  46:	bf00      	nop

Disassembly of section .text.__wrap_cosh:

00000000 <__wrap_cosh>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	460d      	mov	r5, r1
   4:	4604      	mov	r4, r0
   6:	f7ff fffe 	bl	0 <exp>
   a:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
   e:	4606      	mov	r6, r0
  10:	460f      	mov	r7, r1
  12:	4620      	mov	r0, r4
  14:	4619      	mov	r1, r3
  16:	f7ff fffe 	bl	0 <exp>
  1a:	460b      	mov	r3, r1
  1c:	4602      	mov	r2, r0
  1e:	4639      	mov	r1, r7
  20:	4630      	mov	r0, r6
  22:	f7ff fffe 	bl	0 <__aeabi_dadd>
  26:	f3c1 530a 	ubfx	r3, r1, #20, #11
  2a:	b13b      	cbz	r3, 3c <__wrap_cosh+0x3c>
  2c:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  30:	42a3      	cmp	r3, r4
  32:	d003      	beq.n	3c <__wrap_cosh+0x3c>
  34:	2b01      	cmp	r3, #1
  36:	d002      	beq.n	3e <__wrap_cosh+0x3e>
  38:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
  3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  3e:	2000      	movs	r0, #0
  40:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  46:	bf00      	nop

Disassembly of section .text.__wrap_tanh:

00000000 <__wrap_tanh>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f240 4403 	movw	r4, #1027	@ 0x403
   6:	f3c1 520a 	ubfx	r2, r1, #20, #11
   a:	42a2      	cmp	r2, r4
   c:	dd05      	ble.n	1a <__wrap_tanh+0x1a>
   e:	2900      	cmp	r1, #0
  10:	f04f 0000 	mov.w	r0, #0
  14:	db1b      	blt.n	4e <__wrap_tanh+0x4e>
  16:	490f      	ldr	r1, [pc, #60]	@ (54 <__wrap_tanh+0x54>)
  18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  1a:	b10a      	cbz	r2, 20 <__wrap_tanh+0x20>
  1c:	f501 1180 	add.w	r1, r1, #1048576	@ 0x100000
  20:	f7ff fffe 	bl	0 <exp>
  24:	2200      	movs	r2, #0
  26:	4b0b      	ldr	r3, [pc, #44]	@ (54 <__wrap_tanh+0x54>)
  28:	4606      	mov	r6, r0
  2a:	460f      	mov	r7, r1
  2c:	f7ff fffe 	bl	0 <__aeabi_dsub>
  30:	2200      	movs	r2, #0
  32:	4604      	mov	r4, r0
  34:	460d      	mov	r5, r1
  36:	4630      	mov	r0, r6
  38:	4639      	mov	r1, r7
  3a:	4b06      	ldr	r3, [pc, #24]	@ (54 <__wrap_tanh+0x54>)
  3c:	f7ff fffe 	bl	0 <__aeabi_dadd>
  40:	4602      	mov	r2, r0
  42:	460b      	mov	r3, r1
  44:	4620      	mov	r0, r4
  46:	4629      	mov	r1, r5
  48:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4e:	4902      	ldr	r1, [pc, #8]	@ (58 <__wrap_tanh+0x58>)
  50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  52:	bf00      	nop
  54:	3ff00000 	.word	0x3ff00000
  58:	bff00000 	.word	0xbff00000

Disassembly of section .text.__wrap_asinh:

00000000 <__wrap_asinh>:
   0:	f240 421e 	movw	r2, #1054	@ 0x41e
   4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   6:	f3c1 560a 	ubfx	r6, r1, #20, #11
   a:	4296      	cmp	r6, r2
   c:	dd0e      	ble.n	2c <__wrap_asinh+0x2c>
   e:	2900      	cmp	r1, #0
  10:	da2b      	bge.n	6a <__wrap_asinh+0x6a>
  12:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
  16:	f7ff fffe 	bl	0 <log>
  1a:	a31d      	add	r3, pc, #116	@ (adr r3, 90 <__wrap_asinh+0x90>)
  1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  20:	f7ff fffe 	bl	0 <__aeabi_dadd>
  24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
  28:	4619      	mov	r1, r3
  2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2c:	4602      	mov	r2, r0
  2e:	460b      	mov	r3, r1
  30:	4604      	mov	r4, r0
  32:	460d      	mov	r5, r1
  34:	f7ff fffe 	bl	0 <__aeabi_dmul>
  38:	2200      	movs	r2, #0
  3a:	4b17      	ldr	r3, [pc, #92]	@ (98 <__wrap_asinh+0x98>)
  3c:	f7ff fffe 	bl	0 <__aeabi_dadd>
  40:	2200      	movs	r2, #0
  42:	4606      	mov	r6, r0
  44:	460f      	mov	r7, r1
  46:	2300      	movs	r3, #0
  48:	4620      	mov	r0, r4
  4a:	4629      	mov	r1, r5
  4c:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  50:	b198      	cbz	r0, 7a <__wrap_asinh+0x7a>
  52:	4630      	mov	r0, r6
  54:	4639      	mov	r1, r7
  56:	f7ff fffe 	bl	0 <sqrt>
  5a:	4622      	mov	r2, r4
  5c:	462b      	mov	r3, r5
  5e:	f7ff fffe 	bl	0 <__aeabi_dadd>
  62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  66:	f7ff bffe 	b.w	0 <log>
  6a:	f7ff fffe 	bl	0 <log>
  6e:	a308      	add	r3, pc, #32	@ (adr r3, 90 <__wrap_asinh+0x90>)
  70:	e9d3 2300 	ldrd	r2, r3, [r3]
  74:	f7ff fffe 	bl	0 <__aeabi_dadd>
  78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  7a:	4630      	mov	r0, r6
  7c:	4639      	mov	r1, r7
  7e:	f7ff fffe 	bl	0 <sqrt>
  82:	4622      	mov	r2, r4
  84:	462b      	mov	r3, r5
  86:	f7ff fffe 	bl	0 <__aeabi_dsub>
  8a:	f7ff fffe 	bl	0 <log>
  8e:	e7c9      	b.n	24 <__wrap_asinh+0x24>
  90:	fefa39ef 	.word	0xfefa39ef
  94:	3fe62e42 	.word	0x3fe62e42
  98:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_acosh:

00000000 <__wrap_acosh>:
   0:	2900      	cmp	r1, #0
   2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   4:	460f      	mov	r7, r1
   6:	da28      	bge.n	5a <__wrap_acosh+0x5a>
   8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
   c:	461f      	mov	r7, r3
   e:	f240 421e 	movw	r2, #1054	@ 0x41e
  12:	4606      	mov	r6, r0
  14:	ebb2 5f17 	cmp.w	r2, r7, lsr #20
  18:	4634      	mov	r4, r6
  1a:	461d      	mov	r5, r3
  1c:	db24      	blt.n	68 <__wrap_acosh+0x68>
  1e:	2200      	movs	r2, #0
  20:	4620      	mov	r0, r4
  22:	4629      	mov	r1, r5
  24:	4b18      	ldr	r3, [pc, #96]	@ (88 <__wrap_acosh+0x88>)
  26:	f7ff fffe 	bl	0 <__aeabi_dsub>
  2a:	2200      	movs	r2, #0
  2c:	4606      	mov	r6, r0
  2e:	460f      	mov	r7, r1
  30:	4620      	mov	r0, r4
  32:	4629      	mov	r1, r5
  34:	4b14      	ldr	r3, [pc, #80]	@ (88 <__wrap_acosh+0x88>)
  36:	f7ff fffe 	bl	0 <__aeabi_dadd>
  3a:	4602      	mov	r2, r0
  3c:	460b      	mov	r3, r1
  3e:	4630      	mov	r0, r6
  40:	4639      	mov	r1, r7
  42:	f7ff fffe 	bl	0 <__aeabi_dmul>
  46:	f7ff fffe 	bl	0 <sqrt>
  4a:	4622      	mov	r2, r4
  4c:	462b      	mov	r3, r5
  4e:	f7ff fffe 	bl	0 <__aeabi_dadd>
  52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  56:	f7ff bffe 	b.w	0 <log>
  5a:	f240 421e 	movw	r2, #1054	@ 0x41e
  5e:	ebb2 5f17 	cmp.w	r2, r7, lsr #20
  62:	4604      	mov	r4, r0
  64:	460d      	mov	r5, r1
  66:	dada      	bge.n	1e <__wrap_acosh+0x1e>
  68:	4620      	mov	r0, r4
  6a:	4629      	mov	r1, r5
  6c:	f7ff fffe 	bl	0 <log>
  70:	a303      	add	r3, pc, #12	@ (adr r3, 80 <__wrap_acosh+0x80>)
  72:	e9d3 2300 	ldrd	r2, r3, [r3]
  76:	f7ff fffe 	bl	0 <__aeabi_dadd>
  7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  7c:	f3af 8000 	nop.w
  80:	fefa39ef 	.word	0xfefa39ef
  84:	3fe62e42 	.word	0x3fe62e42
  88:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_atanh:

00000000 <__wrap_atanh>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	2200      	movs	r2, #0
   4:	4b12      	ldr	r3, [pc, #72]	@ (50 <__wrap_atanh+0x50>)
   6:	4606      	mov	r6, r0
   8:	460f      	mov	r7, r1
   a:	f7ff fffe 	bl	0 <__aeabi_dadd>
   e:	4632      	mov	r2, r6
  10:	4604      	mov	r4, r0
  12:	460d      	mov	r5, r1
  14:	463b      	mov	r3, r7
  16:	2000      	movs	r0, #0
  18:	490d      	ldr	r1, [pc, #52]	@ (50 <__wrap_atanh+0x50>)
  1a:	f7ff fffe 	bl	0 <__aeabi_dsub>
  1e:	460b      	mov	r3, r1
  20:	4602      	mov	r2, r0
  22:	4629      	mov	r1, r5
  24:	4620      	mov	r0, r4
  26:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  2a:	f7ff fffe 	bl	0 <log>
  2e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  32:	b13b      	cbz	r3, 44 <__wrap_atanh+0x44>
  34:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  38:	42a3      	cmp	r3, r4
  3a:	d003      	beq.n	44 <__wrap_atanh+0x44>
  3c:	2b01      	cmp	r3, #1
  3e:	d002      	beq.n	46 <__wrap_atanh+0x46>
  40:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
  44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  46:	2000      	movs	r0, #0
  48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4e:	bf00      	nop
  50:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_exp2:

00000000 <__wrap_exp2>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f640 73ff 	movw	r3, #4095	@ 0xfff
   6:	ebb3 5f11 	cmp.w	r3, r1, lsr #20
   a:	d040      	beq.n	8e <__wrap_exp2+0x8e>
   c:	2200      	movs	r2, #0
   e:	4b28      	ldr	r3, [pc, #160]	@ (b0 <__wrap_exp2+0xb0>)
  10:	4604      	mov	r4, r0
  12:	460d      	mov	r5, r1
  14:	f7ff fffe 	bl	0 <__aeabi_dcmple>
  18:	bbc8      	cbnz	r0, 8e <__wrap_exp2+0x8e>
  1a:	2200      	movs	r2, #0
  1c:	4620      	mov	r0, r4
  1e:	4629      	mov	r1, r5
  20:	4b24      	ldr	r3, [pc, #144]	@ (b4 <__wrap_exp2+0xb4>)
  22:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
  26:	4606      	mov	r6, r0
  28:	b110      	cbz	r0, 30 <__wrap_exp2+0x30>
  2a:	2000      	movs	r0, #0
  2c:	4922      	ldr	r1, [pc, #136]	@ (b8 <__wrap_exp2+0xb8>)
  2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  30:	4620      	mov	r0, r4
  32:	4629      	mov	r1, r5
  34:	f7ff fffe 	bl	0 <round>
  38:	f7ff fffe 	bl	0 <__aeabi_d2iz>
  3c:	4607      	mov	r7, r0
  3e:	f7ff fffe 	bl	0 <__aeabi_i2d>
  42:	4602      	mov	r2, r0
  44:	460b      	mov	r3, r1
  46:	4620      	mov	r0, r4
  48:	4629      	mov	r1, r5
  4a:	f7ff fffe 	bl	0 <__aeabi_dsub>
  4e:	a316      	add	r3, pc, #88	@ (adr r3, a8 <__wrap_exp2+0xa8>)
  50:	e9d3 2300 	ldrd	r2, r3, [r3]
  54:	f7ff fffe 	bl	0 <__aeabi_dmul>
  58:	f7ff fffe 	bl	0 <exp>
  5c:	f3c1 530a 	ubfx	r3, r1, #20, #11
  60:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  64:	4605      	mov	r5, r0
  66:	460a      	mov	r2, r1
  68:	2b00      	cmp	r3, #0
  6a:	d0e0      	beq.n	2e <__wrap_exp2+0x2e>
  6c:	42a3      	cmp	r3, r4
  6e:	d0de      	beq.n	2e <__wrap_exp2+0x2e>
  70:	443b      	add	r3, r7
  72:	2b00      	cmp	r3, #0
  74:	dd0e      	ble.n	94 <__wrap_exp2+0x94>
  76:	f240 71fe 	movw	r1, #2046	@ 0x7fe
  7a:	428b      	cmp	r3, r1
  7c:	dd0e      	ble.n	9c <__wrap_exp2+0x9c>
  7e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
  82:	f042 41ff 	orr.w	r1, r2, #2139095040	@ 0x7f800000
  86:	4630      	mov	r0, r6
  88:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
  8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  8e:	2000      	movs	r0, #0
  90:	2100      	movs	r1, #0
  92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  94:	4630      	mov	r0, r6
  96:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  9c:	1970      	adds	r0, r6, r5
  9e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
  a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  a4:	f3af 8000 	nop.w
  a8:	fefa39ef 	.word	0xfefa39ef
  ac:	3fe62e42 	.word	0x3fe62e42
  b0:	c0b00000 	.word	0xc0b00000
  b4:	40b00000 	.word	0x40b00000
  b8:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_log2:

00000000 <__wrap_log2>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <log>
   6:	a304      	add	r3, pc, #16	@ (adr r3, 18 <__wrap_log2+0x18>)
   8:	e9d3 2300 	ldrd	r2, r3, [r3]
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	bd08      	pop	{r3, pc}
  12:	bf00      	nop
  14:	f3af 8000 	nop.w
  18:	652b82fe 	.word	0x652b82fe
  1c:	3ff71547 	.word	0x3ff71547

Disassembly of section .text.__wrap_exp10:

00000000 <__wrap_exp10>:
   0:	4602      	mov	r2, r0
   2:	460b      	mov	r3, r1
   4:	2000      	movs	r0, #0
   6:	4901      	ldr	r1, [pc, #4]	@ (c <__wrap_exp10+0xc>)
   8:	f7ff bffe 	b.w	0 <pow>
   c:	40240000 	.word	0x40240000

Disassembly of section .text.__wrap_log10:

00000000 <__wrap_log10>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <log>
   6:	a304      	add	r3, pc, #16	@ (adr r3, 18 <__wrap_log10+0x18>)
   8:	e9d3 2300 	ldrd	r2, r3, [r3]
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	bd08      	pop	{r3, pc}
  12:	bf00      	nop
  14:	f3af 8000 	nop.w
  18:	1526e50e 	.word	0x1526e50e
  1c:	3fdbcb7b 	.word	0x3fdbcb7b

Disassembly of section .text.__wrap_expm1:

00000000 <__wrap_expm1>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <exp>
   6:	2200      	movs	r2, #0
   8:	4b01      	ldr	r3, [pc, #4]	@ (10 <__wrap_expm1+0x10>)
   a:	f7ff fffe 	bl	0 <__aeabi_dsub>
   e:	bd08      	pop	{r3, pc}
  10:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_log1p:

00000000 <__wrap_log1p>:
   0:	b508      	push	{r3, lr}
   2:	2200      	movs	r2, #0
   4:	4b03      	ldr	r3, [pc, #12]	@ (14 <__wrap_log1p+0x14>)
   6:	f7ff fffe 	bl	0 <__aeabi_dadd>
   a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   e:	f7ff bffe 	b.w	0 <log>
  12:	bf00      	nop
  14:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_powint:

00000000 <__wrap_powint>:
   0:	b5d0      	push	{r4, r6, r7, lr}
   2:	4b25      	ldr	r3, [pc, #148]	@ (98 <__wrap_powint+0x98>)
   4:	4614      	mov	r4, r2
   6:	2200      	movs	r2, #0
   8:	4606      	mov	r6, r0
   a:	460f      	mov	r7, r1
   c:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  10:	b988      	cbnz	r0, 36 <__wrap_powint+0x36>
  12:	b16c      	cbz	r4, 30 <__wrap_powint+0x30>
  14:	f3c7 520a 	ubfx	r2, r7, #20, #11
  18:	f240 70ff 	movw	r0, #2047	@ 0x7ff
  1c:	0d39      	lsrs	r1, r7, #20
  1e:	b96a      	cbnz	r2, 3c <__wrap_powint+0x3c>
  20:	2c00      	cmp	r4, #0
  22:	f004 0101 	and.w	r1, r4, #1
  26:	dd18      	ble.n	5a <__wrap_powint+0x5a>
  28:	b929      	cbnz	r1, 36 <__wrap_powint+0x36>
  2a:	2000      	movs	r0, #0
  2c:	2100      	movs	r1, #0
  2e:	bdd0      	pop	{r4, r6, r7, pc}
  30:	2000      	movs	r0, #0
  32:	4919      	ldr	r1, [pc, #100]	@ (98 <__wrap_powint+0x98>)
  34:	bdd0      	pop	{r4, r6, r7, pc}
  36:	4630      	mov	r0, r6
  38:	4639      	mov	r1, r7
  3a:	bdd0      	pop	{r4, r6, r7, pc}
  3c:	4281      	cmp	r1, r0
  3e:	d016      	beq.n	6e <__wrap_powint+0x6e>
  40:	f640 73ff 	movw	r3, #4095	@ 0xfff
  44:	4299      	cmp	r1, r3
  46:	d118      	bne.n	7a <__wrap_powint+0x7a>
  48:	2c00      	cmp	r4, #0
  4a:	f04f 0000 	mov.w	r0, #0
  4e:	f004 0301 	and.w	r3, r4, #1
  52:	dd1b      	ble.n	8c <__wrap_powint+0x8c>
  54:	b17b      	cbz	r3, 76 <__wrap_powint+0x76>
  56:	4911      	ldr	r1, [pc, #68]	@ (9c <__wrap_powint+0x9c>)
  58:	bdd0      	pop	{r4, r6, r7, pc}
  5a:	2000      	movs	r0, #0
  5c:	b159      	cbz	r1, 76 <__wrap_powint+0x76>
  5e:	f007 4300 	and.w	r3, r7, #2147483648	@ 0x80000000
  62:	f043 41ff 	orr.w	r1, r3, #2139095040	@ 0x7f800000
  66:	4610      	mov	r0, r2
  68:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
  6c:	bdd0      	pop	{r4, r6, r7, pc}
  6e:	2c00      	cmp	r4, #0
  70:	f04f 0000 	mov.w	r0, #0
  74:	db08      	blt.n	88 <__wrap_powint+0x88>
  76:	490a      	ldr	r1, [pc, #40]	@ (a0 <__wrap_powint+0xa0>)
  78:	bdd0      	pop	{r4, r6, r7, pc}
  7a:	4622      	mov	r2, r4
  7c:	4630      	mov	r0, r6
  7e:	4639      	mov	r1, r7
  80:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
  84:	f7ff bffe 	b.w	0 <__wrap_powint>
  88:	2100      	movs	r1, #0
  8a:	bdd0      	pop	{r4, r6, r7, pc}
  8c:	2b00      	cmp	r3, #0
  8e:	d0fb      	beq.n	88 <__wrap_powint+0x88>
  90:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
  94:	bdd0      	pop	{r4, r6, r7, pc}
  96:	bf00      	nop
  98:	3ff00000 	.word	0x3ff00000
  9c:	fff00000 	.word	0xfff00000
  a0:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_pow:

00000000 <__wrap_pow>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4616      	mov	r6, r2
   6:	461f      	mov	r7, r3
   8:	b083      	sub	sp, #12
   a:	2200      	movs	r2, #0
   c:	4bab      	ldr	r3, [pc, #684]	@ (2bc <__wrap_pow+0x2bc>)
   e:	4604      	mov	r4, r0
  10:	460d      	mov	r5, r1
  12:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  16:	2800      	cmp	r0, #0
  18:	d17f      	bne.n	11a <__wrap_pow+0x11a>
  1a:	0d3b      	lsrs	r3, r7, #20
  1c:	f3c7 590a 	ubfx	r9, r7, #20, #11
  20:	46b3      	mov	fp, r6
  22:	46b8      	mov	r8, r7
  24:	f240 7aff 	movw	sl, #2047	@ 0x7ff
  28:	9301      	str	r3, [sp, #4]
  2a:	f1b9 0f00 	cmp.w	r9, #0
  2e:	d040      	beq.n	b2 <__wrap_pow+0xb2>
  30:	4620      	mov	r0, r4
  32:	4629      	mov	r1, r5
  34:	2200      	movs	r2, #0
  36:	4ba2      	ldr	r3, [pc, #648]	@ (2c0 <__wrap_pow+0x2c0>)
  38:	f7ff fffe 	bl	0 <__aeabi_dcmpeq>
  3c:	2800      	cmp	r0, #0
  3e:	d03d      	beq.n	bc <__wrap_pow+0xbc>
  40:	45d1      	cmp	r9, sl
  42:	d036      	beq.n	b2 <__wrap_pow+0xb2>
  44:	9b01      	ldr	r3, [sp, #4]
  46:	4553      	cmp	r3, sl
  48:	f000 8092 	beq.w	170 <__wrap_pow+0x170>
  4c:	461a      	mov	r2, r3
  4e:	f640 73ff 	movw	r3, #4095	@ 0xfff
  52:	429a      	cmp	r2, r3
  54:	f000 8091 	beq.w	17a <__wrap_pow+0x17a>
  58:	4a99      	ldr	r2, [pc, #612]	@ (2c0 <__wrap_pow+0x2c0>)
  5a:	f2a9 39ff 	subw	r9, r9, #1023	@ 0x3ff
  5e:	f1b9 0f00 	cmp.w	r9, #0
  62:	f2c0 8102 	blt.w	26a <__wrap_pow+0x26a>
  66:	f1c9 0934 	rsb	r9, r9, #52	@ 0x34
  6a:	f1b9 0f00 	cmp.w	r9, #0
  6e:	dd17      	ble.n	a0 <__wrap_pow+0xa0>
  70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  74:	f1a9 0c20 	sub.w	ip, r9, #32
  78:	fa03 fc0c 	lsl.w	ip, r3, ip
  7c:	fa03 f109 	lsl.w	r1, r3, r9
  80:	f1c9 0020 	rsb	r0, r9, #32
  84:	fa23 f000 	lsr.w	r0, r3, r0
  88:	ea41 010c 	orr.w	r1, r1, ip
  8c:	4301      	orrs	r1, r0
  8e:	fa03 f309 	lsl.w	r3, r3, r9
  92:	ea2b 0303 	bic.w	r3, fp, r3
  96:	ea28 0101 	bic.w	r1, r8, r1
  9a:	430b      	orrs	r3, r1
  9c:	f040 80e5 	bne.w	26a <__wrap_pow+0x26a>
  a0:	4632      	mov	r2, r6
  a2:	463b      	mov	r3, r7
  a4:	4620      	mov	r0, r4
  a6:	4629      	mov	r1, r5
  a8:	b003      	add	sp, #12
  aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ae:	f7ff bffe 	b.w	0 <__wrap_pow>
  b2:	2000      	movs	r0, #0
  b4:	4981      	ldr	r1, [pc, #516]	@ (2bc <__wrap_pow+0x2bc>)
  b6:	b003      	add	sp, #12
  b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  bc:	f3c5 530a 	ubfx	r3, r5, #20, #11
  c0:	462a      	mov	r2, r5
  c2:	0d29      	lsrs	r1, r5, #20
  c4:	bb73      	cbnz	r3, 124 <__wrap_pow+0x124>
  c6:	2f00      	cmp	r7, #0
  c8:	f2a9 33ff 	subw	r3, r9, #1023	@ 0x3ff
  cc:	db34      	blt.n	138 <__wrap_pow+0x138>
  ce:	2b00      	cmp	r3, #0
  d0:	db53      	blt.n	17a <__wrap_pow+0x17a>
  d2:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
  d6:	d450      	bmi.n	17a <__wrap_pow+0x17a>
  d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  dc:	f1a3 0020 	sub.w	r0, r3, #32
  e0:	fa02 f700 	lsl.w	r7, r2, r0
  e4:	fa02 f103 	lsl.w	r1, r2, r3
  e8:	f1c3 0620 	rsb	r6, r3, #32
  ec:	4339      	orrs	r1, r7
  ee:	fa22 f706 	lsr.w	r7, r2, r6
  f2:	4339      	orrs	r1, r7
  f4:	409a      	lsls	r2, r3
  f6:	ea2b 0202 	bic.w	r2, fp, r2
  fa:	ea28 0101 	bic.w	r1, r8, r1
  fe:	430a      	orrs	r2, r1
 100:	d13b      	bne.n	17a <__wrap_pow+0x17a>
 102:	2b34      	cmp	r3, #52	@ 0x34
 104:	d009      	beq.n	11a <__wrap_pow+0x11a>
 106:	fa2b f303 	lsr.w	r3, fp, r3
 10a:	fa08 f606 	lsl.w	r6, r8, r6
 10e:	fa28 f000 	lsr.w	r0, r8, r0
 112:	4333      	orrs	r3, r6
 114:	4303      	orrs	r3, r0
 116:	07d8      	lsls	r0, r3, #31
 118:	d52f      	bpl.n	17a <__wrap_pow+0x17a>
 11a:	4620      	mov	r0, r4
 11c:	4629      	mov	r1, r5
 11e:	b003      	add	sp, #12
 120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 124:	4551      	cmp	r1, sl
 126:	d140      	bne.n	1aa <__wrap_pow+0x1aa>
 128:	2f00      	cmp	r7, #0
 12a:	f04f 0000 	mov.w	r0, #0
 12e:	da20      	bge.n	172 <__wrap_pow+0x172>
 130:	2100      	movs	r1, #0
 132:	b003      	add	sp, #12
 134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 138:	f240 31fe 	movw	r1, #1022	@ 0x3fe
 13c:	4589      	cmp	r9, r1
 13e:	dd17      	ble.n	170 <__wrap_pow+0x170>
 140:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
 144:	d414      	bmi.n	170 <__wrap_pow+0x170>
 146:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 14a:	f1a3 0420 	sub.w	r4, r3, #32
 14e:	fa01 f604 	lsl.w	r6, r1, r4
 152:	fa01 f003 	lsl.w	r0, r1, r3
 156:	f1c3 0520 	rsb	r5, r3, #32
 15a:	4330      	orrs	r0, r6
 15c:	fa21 f605 	lsr.w	r6, r1, r5
 160:	4330      	orrs	r0, r6
 162:	4099      	lsls	r1, r3
 164:	ea2b 0101 	bic.w	r1, fp, r1
 168:	ea27 0000 	bic.w	r0, r7, r0
 16c:	4301      	orrs	r1, r0
 16e:	d007      	beq.n	180 <__wrap_pow+0x180>
 170:	2000      	movs	r0, #0
 172:	4954      	ldr	r1, [pc, #336]	@ (2c4 <__wrap_pow+0x2c4>)
 174:	b003      	add	sp, #12
 176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 17a:	2000      	movs	r0, #0
 17c:	2100      	movs	r1, #0
 17e:	e7d8      	b.n	132 <__wrap_pow+0x132>
 180:	2b34      	cmp	r3, #52	@ 0x34
 182:	f04f 0000 	mov.w	r0, #0
 186:	d009      	beq.n	19c <__wrap_pow+0x19c>
 188:	fa2b f303 	lsr.w	r3, fp, r3
 18c:	fa07 f505 	lsl.w	r5, r7, r5
 190:	432b      	orrs	r3, r5
 192:	fa27 f404 	lsr.w	r4, r7, r4
 196:	4323      	orrs	r3, r4
 198:	07d9      	lsls	r1, r3, #31
 19a:	d5ea      	bpl.n	172 <__wrap_pow+0x172>
 19c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 1a0:	f042 41ff 	orr.w	r1, r2, #2139095040	@ 0x7f800000
 1a4:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
 1a8:	e785      	b.n	b6 <__wrap_pow+0xb6>
 1aa:	f640 70ff 	movw	r0, #4095	@ 0xfff
 1ae:	4281      	cmp	r1, r0
 1b0:	d16d      	bne.n	28e <__wrap_pow+0x28e>
 1b2:	2f00      	cmp	r7, #0
 1b4:	f2a9 33ff 	subw	r3, r9, #1023	@ 0x3ff
 1b8:	db29      	blt.n	20e <__wrap_pow+0x20e>
 1ba:	2b00      	cmp	r3, #0
 1bc:	dbd8      	blt.n	170 <__wrap_pow+0x170>
 1be:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
 1c2:	d4d5      	bmi.n	170 <__wrap_pow+0x170>
 1c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 1c8:	f1a3 0020 	sub.w	r0, r3, #32
 1cc:	fa02 f500 	lsl.w	r5, r2, r0
 1d0:	fa02 f103 	lsl.w	r1, r2, r3
 1d4:	f1c3 0420 	rsb	r4, r3, #32
 1d8:	4329      	orrs	r1, r5
 1da:	fa22 f504 	lsr.w	r5, r2, r4
 1de:	4329      	orrs	r1, r5
 1e0:	409a      	lsls	r2, r3
 1e2:	ea26 0202 	bic.w	r2, r6, r2
 1e6:	ea27 0101 	bic.w	r1, r7, r1
 1ea:	430a      	orrs	r2, r1
 1ec:	d1c0      	bne.n	170 <__wrap_pow+0x170>
 1ee:	2b34      	cmp	r3, #52	@ 0x34
 1f0:	d046      	beq.n	280 <__wrap_pow+0x280>
 1f2:	fa26 f303 	lsr.w	r3, r6, r3
 1f6:	fa07 f404 	lsl.w	r4, r7, r4
 1fa:	fa27 f000 	lsr.w	r0, r7, r0
 1fe:	4323      	orrs	r3, r4
 200:	4303      	orrs	r3, r0
 202:	07da      	lsls	r2, r3, #31
 204:	f04f 0000 	mov.w	r0, #0
 208:	d5b3      	bpl.n	172 <__wrap_pow+0x172>
 20a:	492f      	ldr	r1, [pc, #188]	@ (2c8 <__wrap_pow+0x2c8>)
 20c:	e753      	b.n	b6 <__wrap_pow+0xb6>
 20e:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 212:	4591      	cmp	r9, r2
 214:	ddb1      	ble.n	17a <__wrap_pow+0x17a>
 216:	f1d3 0334 	rsbs	r3, r3, #52	@ 0x34
 21a:	d4ae      	bmi.n	17a <__wrap_pow+0x17a>
 21c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 220:	f1a3 0020 	sub.w	r0, r3, #32
 224:	fa02 f500 	lsl.w	r5, r2, r0
 228:	fa02 f103 	lsl.w	r1, r2, r3
 22c:	f1c3 0420 	rsb	r4, r3, #32
 230:	4329      	orrs	r1, r5
 232:	fa22 f504 	lsr.w	r5, r2, r4
 236:	4329      	orrs	r1, r5
 238:	409a      	lsls	r2, r3
 23a:	ea26 0202 	bic.w	r2, r6, r2
 23e:	ea27 0101 	bic.w	r1, r7, r1
 242:	430a      	orrs	r2, r1
 244:	d199      	bne.n	17a <__wrap_pow+0x17a>
 246:	2b34      	cmp	r3, #52	@ 0x34
 248:	d01d      	beq.n	286 <__wrap_pow+0x286>
 24a:	fa26 f303 	lsr.w	r3, r6, r3
 24e:	fa07 f404 	lsl.w	r4, r7, r4
 252:	fa27 f000 	lsr.w	r0, r7, r0
 256:	4323      	orrs	r3, r4
 258:	4303      	orrs	r3, r0
 25a:	07db      	lsls	r3, r3, #31
 25c:	f04f 0000 	mov.w	r0, #0
 260:	f57f af66 	bpl.w	130 <__wrap_pow+0x130>
 264:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 268:	e725      	b.n	b6 <__wrap_pow+0xb6>
 26a:	2a00      	cmp	r2, #0
 26c:	db80      	blt.n	170 <__wrap_pow+0x170>
 26e:	4632      	mov	r2, r6
 270:	463b      	mov	r3, r7
 272:	4620      	mov	r0, r4
 274:	4629      	mov	r1, r5
 276:	b003      	add	sp, #12
 278:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 27c:	f7ff bffe 	b.w	0 <__wrap_pow>
 280:	2000      	movs	r0, #0
 282:	4911      	ldr	r1, [pc, #68]	@ (2c8 <__wrap_pow+0x2c8>)
 284:	e717      	b.n	b6 <__wrap_pow+0xb6>
 286:	2000      	movs	r0, #0
 288:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 28c:	e713      	b.n	b6 <__wrap_pow+0xb6>
 28e:	9901      	ldr	r1, [sp, #4]
 290:	4551      	cmp	r1, sl
 292:	d00b      	beq.n	2ac <__wrap_pow+0x2ac>
 294:	9901      	ldr	r1, [sp, #4]
 296:	4281      	cmp	r1, r0
 298:	f47f aedf 	bne.w	5a <__wrap_pow+0x5a>
 29c:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 2a0:	4293      	cmp	r3, r2
 2a2:	f04f 0000 	mov.w	r0, #0
 2a6:	f77f af64 	ble.w	172 <__wrap_pow+0x172>
 2aa:	e741      	b.n	130 <__wrap_pow+0x130>
 2ac:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 2b0:	4293      	cmp	r3, r2
 2b2:	f04f 0000 	mov.w	r0, #0
 2b6:	f77f af3b 	ble.w	130 <__wrap_pow+0x130>
 2ba:	e75a      	b.n	172 <__wrap_pow+0x172>
 2bc:	3ff00000 	.word	0x3ff00000
 2c0:	bff00000 	.word	0xbff00000
 2c4:	7ff00000 	.word	0x7ff00000
 2c8:	fff00000 	.word	0xfff00000

Disassembly of section .text.__wrap_hypot:

00000000 <__wrap_hypot>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	f240 588e 	movw	r8, #1422	@ 0x58e
   8:	4614      	mov	r4, r2
   a:	f3c1 570a 	ubfx	r7, r1, #20, #11
   e:	4547      	cmp	r7, r8
  10:	461d      	mov	r5, r3
  12:	469c      	mov	ip, r3
  14:	f240 79ff 	movw	r9, #2047	@ 0x7ff
  18:	4602      	mov	r2, r0
  1a:	468e      	mov	lr, r1
  1c:	4626      	mov	r6, r4
  1e:	f3c3 530a 	ubfx	r3, r3, #20, #11
  22:	dc25      	bgt.n	70 <__wrap_hypot+0x70>
  24:	4543      	cmp	r3, r8
  26:	dc1b      	bgt.n	60 <__wrap_hypot+0x60>
  28:	f5b7 7f1c 	cmp.w	r7, #624	@ 0x270
  2c:	da02      	bge.n	34 <__wrap_hypot+0x34>
  2e:	f5b3 7f1c 	cmp.w	r3, #624	@ 0x270
  32:	db53      	blt.n	dc <__wrap_hypot+0xdc>
  34:	4602      	mov	r2, r0
  36:	460b      	mov	r3, r1
  38:	f7ff fffe 	bl	0 <__aeabi_dmul>
  3c:	4622      	mov	r2, r4
  3e:	4606      	mov	r6, r0
  40:	460f      	mov	r7, r1
  42:	462b      	mov	r3, r5
  44:	4620      	mov	r0, r4
  46:	4629      	mov	r1, r5
  48:	f7ff fffe 	bl	0 <__aeabi_dmul>
  4c:	460b      	mov	r3, r1
  4e:	4602      	mov	r2, r0
  50:	4639      	mov	r1, r7
  52:	4630      	mov	r0, r6
  54:	f7ff fffe 	bl	0 <__aeabi_dadd>
  58:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  5c:	f7ff bffe 	b.w	0 <sqrt>
  60:	2f00      	cmp	r7, #0
  62:	d16b      	bne.n	13c <__wrap_hypot+0x13c>
  64:	454b      	cmp	r3, r9
  66:	d009      	beq.n	7c <__wrap_hypot+0x7c>
  68:	4634      	mov	r4, r6
  6a:	f1ac 5516 	sub.w	r5, ip, #629145600	@ 0x25800000
  6e:	e005      	b.n	7c <__wrap_hypot+0x7c>
  70:	454f      	cmp	r7, r9
  72:	bf18      	it	ne
  74:	f1a1 5116 	subne.w	r1, r1, #629145600	@ 0x25800000
  78:	2b00      	cmp	r3, #0
  7a:	d16f      	bne.n	15c <__wrap_hypot+0x15c>
  7c:	4602      	mov	r2, r0
  7e:	460b      	mov	r3, r1
  80:	f7ff fffe 	bl	0 <__aeabi_dmul>
  84:	4622      	mov	r2, r4
  86:	462b      	mov	r3, r5
  88:	4606      	mov	r6, r0
  8a:	460f      	mov	r7, r1
  8c:	4620      	mov	r0, r4
  8e:	4629      	mov	r1, r5
  90:	f7ff fffe 	bl	0 <__aeabi_dmul>
  94:	4602      	mov	r2, r0
  96:	460b      	mov	r3, r1
  98:	4630      	mov	r0, r6
  9a:	4639      	mov	r1, r7
  9c:	f7ff fffe 	bl	0 <__aeabi_dadd>
  a0:	f7ff fffe 	bl	0 <sqrt>
  a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
  a8:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  ac:	460a      	mov	r2, r1
  ae:	4605      	mov	r5, r0
  b0:	b16b      	cbz	r3, ce <__wrap_hypot+0xce>
  b2:	42a3      	cmp	r3, r4
  b4:	d00b      	beq.n	ce <__wrap_hypot+0xce>
  b6:	f240 51a6 	movw	r1, #1446	@ 0x5a6
  ba:	428b      	cmp	r3, r1
  bc:	f04f 0000 	mov.w	r0, #0
  c0:	dd07      	ble.n	d2 <__wrap_hypot+0xd2>
  c2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
  c6:	f042 41ff 	orr.w	r1, r2, #2139095040	@ 0x7f800000
  ca:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
  ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  d2:	4628      	mov	r0, r5
  d4:	f102 5116 	add.w	r1, r2, #629145600	@ 0x25800000
  d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  dc:	b10f      	cbz	r7, e2 <__wrap_hypot+0xe2>
  de:	f101 5116 	add.w	r1, r1, #629145600	@ 0x25800000
  e2:	b113      	cbz	r3, ea <__wrap_hypot+0xea>
  e4:	4634      	mov	r4, r6
  e6:	f10c 5516 	add.w	r5, ip, #629145600	@ 0x25800000
  ea:	4602      	mov	r2, r0
  ec:	460b      	mov	r3, r1
  ee:	f7ff fffe 	bl	0 <__aeabi_dmul>
  f2:	4622      	mov	r2, r4
  f4:	462b      	mov	r3, r5
  f6:	4606      	mov	r6, r0
  f8:	460f      	mov	r7, r1
  fa:	4620      	mov	r0, r4
  fc:	4629      	mov	r1, r5
  fe:	f7ff fffe 	bl	0 <__aeabi_dmul>
 102:	4602      	mov	r2, r0
 104:	460b      	mov	r3, r1
 106:	4630      	mov	r0, r6
 108:	4639      	mov	r1, r7
 10a:	f7ff fffe 	bl	0 <__aeabi_dadd>
 10e:	f7ff fffe 	bl	0 <sqrt>
 112:	f3c1 530a 	ubfx	r3, r1, #20, #11
 116:	f240 74ff 	movw	r4, #2047	@ 0x7ff
 11a:	460a      	mov	r2, r1
 11c:	4605      	mov	r5, r0
 11e:	2b00      	cmp	r3, #0
 120:	d0d5      	beq.n	ce <__wrap_hypot+0xce>
 122:	42a3      	cmp	r3, r4
 124:	d0d3      	beq.n	ce <__wrap_hypot+0xce>
 126:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 12a:	f04f 0000 	mov.w	r0, #0
 12e:	bfd2      	itee	le
 130:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 134:	4628      	movgt	r0, r5
 136:	f1a2 5116 	subgt.w	r1, r2, #629145600	@ 0x25800000
 13a:	e7c8      	b.n	ce <__wrap_hypot+0xce>
 13c:	f5b7 7f16 	cmp.w	r7, #600	@ 0x258
 140:	f04f 0000 	mov.w	r0, #0
 144:	bfc8      	it	gt
 146:	4610      	movgt	r0, r2
 148:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 14c:	bfd4      	ite	le
 14e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 152:	f1ae 5116 	subgt.w	r1, lr, #629145600	@ 0x25800000
 156:	4293      	cmp	r3, r2
 158:	d186      	bne.n	68 <__wrap_hypot+0x68>
 15a:	e78f      	b.n	7c <__wrap_hypot+0x7c>
 15c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 160:	4293      	cmp	r3, r2
 162:	d08b      	beq.n	7c <__wrap_hypot+0x7c>
 164:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 168:	f73f af7e 	bgt.w	68 <__wrap_hypot+0x68>
 16c:	2400      	movs	r4, #0
 16e:	f005 4500 	and.w	r5, r5, #2147483648	@ 0x80000000
 172:	e783      	b.n	7c <__wrap_hypot+0x7c>

Disassembly of section .text.__wrap_cbrt:

00000000 <__wrap_cbrt>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	ea5f 7ed1 	movs.w	lr, r1, lsr #31
   6:	460b      	mov	r3, r1
   8:	4684      	mov	ip, r0
   a:	d13c      	bne.n	86 <__wrap_cbrt+0x86>
   c:	0d0a      	lsrs	r2, r1, #20
   e:	d037      	beq.n	80 <__wrap_cbrt+0x80>
  10:	f245 5555 	movw	r5, #21845	@ 0x5555
  14:	f240 76ff 	movw	r6, #2047	@ 0x7ff
  18:	4c29      	ldr	r4, [pc, #164]	@ (c0 <__wrap_cbrt+0xc0>)
  1a:	42b2      	cmp	r2, r6
  1c:	fb05 4402 	mla	r4, r5, r2, r4
  20:	ea4f 4424 	mov.w	r4, r4, asr #16
  24:	eba4 0584 	sub.w	r5, r4, r4, lsl #2
  28:	d009      	beq.n	3e <__wrap_cbrt+0x3e>
  2a:	442a      	add	r2, r5
  2c:	2a00      	cmp	r2, #0
  2e:	dd3b      	ble.n	a8 <__wrap_cbrt+0xa8>
  30:	f240 71fe 	movw	r1, #2046	@ 0x7fe
  34:	428a      	cmp	r2, r1
  36:	f04f 0000 	mov.w	r0, #0
  3a:	dd2c      	ble.n	96 <__wrap_cbrt+0x96>
  3c:	4921      	ldr	r1, [pc, #132]	@ (c4 <__wrap_cbrt+0xc4>)
  3e:	f7ff fffe 	bl	0 <log>
  42:	a31d      	add	r3, pc, #116	@ (adr r3, b8 <__wrap_cbrt+0xb8>)
  44:	e9d3 2300 	ldrd	r2, r3, [r3]
  48:	f7ff fffe 	bl	0 <__aeabi_dmul>
  4c:	f7ff fffe 	bl	0 <exp>
  50:	f3c1 530a 	ubfx	r3, r1, #20, #11
  54:	f240 75ff 	movw	r5, #2047	@ 0x7ff
  58:	460a      	mov	r2, r1
  5a:	4606      	mov	r6, r0
  5c:	b17b      	cbz	r3, 7e <__wrap_cbrt+0x7e>
  5e:	42ab      	cmp	r3, r5
  60:	d00d      	beq.n	7e <__wrap_cbrt+0x7e>
  62:	4423      	add	r3, r4
  64:	2b00      	cmp	r3, #0
  66:	dd1b      	ble.n	a0 <__wrap_cbrt+0xa0>
  68:	f240 71fe 	movw	r1, #2046	@ 0x7fe
  6c:	428b      	cmp	r3, r1
  6e:	dd1e      	ble.n	ae <__wrap_cbrt+0xae>
  70:	2000      	movs	r0, #0
  72:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
  76:	f042 41ff 	orr.w	r1, r2, #2139095040	@ 0x7f800000
  7a:	f441 01e0 	orr.w	r1, r1, #7340032	@ 0x700000
  7e:	bd70      	pop	{r4, r5, r6, pc}
  80:	2000      	movs	r0, #0
  82:	2100      	movs	r1, #0
  84:	bd70      	pop	{r4, r5, r6, pc}
  86:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
  8a:	f7ff fffe 	bl	0 <cbrt>
  8e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
  92:	4619      	mov	r1, r3
  94:	bd70      	pop	{r4, r5, r6, pc}
  96:	eb1e 000c 	adds.w	r0, lr, ip
  9a:	eb03 5105 	add.w	r1, r3, r5, lsl #20
  9e:	e7ce      	b.n	3e <__wrap_cbrt+0x3e>
  a0:	2000      	movs	r0, #0
  a2:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
  a6:	bd70      	pop	{r4, r5, r6, pc}
  a8:	2000      	movs	r0, #0
  aa:	2100      	movs	r1, #0
  ac:	e7c7      	b.n	3e <__wrap_cbrt+0x3e>
  ae:	2300      	movs	r3, #0
  b0:	eb02 5104 	add.w	r1, r2, r4, lsl #20
  b4:	1998      	adds	r0, r3, r6
  b6:	bd70      	pop	{r4, r5, r6, pc}
  b8:	55555555 	.word	0x55555555
  bc:	3fd55555 	.word	0x3fd55555
  c0:	feab8155 	.word	0xfeab8155
  c4:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_fmod:

00000000 <__wrap_fmod>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	f240 77ff 	movw	r7, #2047	@ 0x7ff
   8:	461c      	mov	r4, r3
   a:	f3c1 530a 	ubfx	r3, r1, #20, #11
   e:	42bb      	cmp	r3, r7
  10:	f3c4 550a 	ubfx	r5, r4, #20, #11
  14:	d065      	beq.n	e2 <__wrap_fmod+0xe2>
  16:	2d00      	cmp	r5, #0
  18:	d063      	beq.n	e2 <__wrap_fmod+0xe2>
  1a:	0fcf      	lsrs	r7, r1, #31
  1c:	b92b      	cbnz	r3, 2a <__wrap_fmod+0x2a>
  1e:	2000      	movs	r0, #0
  20:	2f00      	cmp	r7, #0
  22:	d162      	bne.n	ea <__wrap_fmod+0xea>
  24:	2100      	movs	r1, #0
  26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  2a:	42ab      	cmp	r3, r5
  2c:	dbfb      	blt.n	26 <__wrap_fmod+0x26>
  2e:	f3c1 0113 	ubfx	r1, r1, #0, #20
  32:	f3c4 0413 	ubfx	r4, r4, #0, #20
  36:	ebb3 0e05 	subs.w	lr, r3, r5
  3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
  3e:	f444 1480 	orr.w	r4, r4, #1048576	@ 0x100000
  42:	d056      	beq.n	f2 <__wrap_fmod+0xf2>
  44:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
  48:	1123      	asrs	r3, r4, #4
  4a:	fbb6 f6f3 	udiv	r6, r6, r3
  4e:	f1be 0f0c 	cmp.w	lr, #12
  52:	46f4      	mov	ip, lr
  54:	bfa8      	it	ge
  56:	f04f 0c0c 	movge.w	ip, #12
  5a:	118b      	asrs	r3, r1, #6
  5c:	fb06 f303 	mul.w	r3, r6, r3
  60:	fa01 f80c 	lsl.w	r8, r1, ip
  64:	f1cc 011d 	rsb	r1, ip, #29
  68:	410b      	asrs	r3, r1
  6a:	3301      	adds	r3, #1
  6c:	ea4f 0963 	mov.w	r9, r3, asr #1
  70:	fb09 f104 	mul.w	r1, r9, r4
  74:	17db      	asrs	r3, r3, #31
  76:	fb02 1103 	mla	r1, r2, r3, r1
  7a:	fba9 3902 	umull	r3, r9, r9, r2
  7e:	4449      	add	r1, r9
  80:	f1ac 0920 	sub.w	r9, ip, #32
  84:	fa00 f909 	lsl.w	r9, r0, r9
  88:	ea48 0809 	orr.w	r8, r8, r9
  8c:	f1cc 0920 	rsb	r9, ip, #32
  90:	ebae 0e0c 	sub.w	lr, lr, ip
  94:	fa20 f909 	lsr.w	r9, r0, r9
  98:	fa00 fc0c 	lsl.w	ip, r0, ip
  9c:	ebbc 0003 	subs.w	r0, ip, r3
  a0:	ea48 0809 	orr.w	r8, r8, r9
  a4:	eb68 0101 	sbc.w	r1, r8, r1
  a8:	f1be 0f00 	cmp.w	lr, #0
  ac:	dccf      	bgt.n	4e <__wrap_fmod+0x4e>
  ae:	4290      	cmp	r0, r2
  b0:	eb71 0304 	sbcs.w	r3, r1, r4
  b4:	db27      	blt.n	106 <__wrap_fmod+0x106>
  b6:	1a80      	subs	r0, r0, r2
  b8:	eb61 0104 	sbc.w	r1, r1, r4
  bc:	4290      	cmp	r0, r2
  be:	eb71 0304 	sbcs.w	r3, r1, r4
  c2:	db03      	blt.n	cc <__wrap_fmod+0xcc>
  c4:	1a82      	subs	r2, r0, r2
  c6:	4610      	mov	r0, r2
  c8:	eb61 0104 	sbc.w	r1, r1, r4
  cc:	b117      	cbz	r7, d4 <__wrap_fmod+0xd4>
  ce:	4240      	negs	r0, r0
  d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  d4:	f5c5 6286 	rsb	r2, r5, #1072	@ 0x430
  d8:	3203      	adds	r2, #3
  da:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  de:	f7ff bffe 	b.w	0 <fix642double>
  e2:	2000      	movs	r0, #0
  e4:	490e      	ldr	r1, [pc, #56]	@ (120 <__wrap_fmod+0x120>)
  e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  ea:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
  ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  f2:	4290      	cmp	r0, r2
  f4:	eb71 0304 	sbcs.w	r3, r1, r4
  f8:	dbe8      	blt.n	cc <__wrap_fmod+0xcc>
  fa:	1a82      	subs	r2, r0, r2
  fc:	eb61 0404 	sbc.w	r4, r1, r4
 100:	4610      	mov	r0, r2
 102:	4621      	mov	r1, r4
 104:	e7e2      	b.n	cc <__wrap_fmod+0xcc>
 106:	2900      	cmp	r1, #0
 108:	dae0      	bge.n	cc <__wrap_fmod+0xcc>
 10a:	1810      	adds	r0, r2, r0
 10c:	eb41 0104 	adc.w	r1, r1, r4
 110:	2900      	cmp	r1, #0
 112:	dadb      	bge.n	cc <__wrap_fmod+0xcc>
 114:	1812      	adds	r2, r2, r0
 116:	4610      	mov	r0, r2
 118:	eb41 0104 	adc.w	r1, r1, r4
 11c:	e7d6      	b.n	cc <__wrap_fmod+0xcc>
 11e:	bf00      	nop
 120:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_remquo:

00000000 <__wrap_remquo>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	469a      	mov	sl, r3
   6:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
   a:	4606      	mov	r6, r0
   c:	4604      	mov	r4, r0
   e:	460f      	mov	r7, r1
  10:	460d      	mov	r5, r1
  12:	f3c1 530a 	ubfx	r3, r1, #20, #11
  16:	f3ca 500a 	ubfx	r0, sl, #20, #11
  1a:	f1b8 0f00 	cmp.w	r8, #0
  1e:	d002      	beq.n	26 <__wrap_remquo+0x26>
  20:	2100      	movs	r1, #0
  22:	f8c8 1000 	str.w	r1, [r8]
  26:	f240 71ff 	movw	r1, #2047	@ 0x7ff
  2a:	428b      	cmp	r3, r1
  2c:	f000 8089 	beq.w	142 <__wrap_remquo+0x142>
  30:	2800      	cmp	r0, #0
  32:	f000 8086 	beq.w	142 <__wrap_remquo+0x142>
  36:	2b00      	cmp	r3, #0
  38:	f000 8087 	beq.w	14a <__wrap_remquo+0x14a>
  3c:	4288      	cmp	r0, r1
  3e:	f000 808c 	beq.w	15a <__wrap_remquo+0x15a>
  42:	1e41      	subs	r1, r0, #1
  44:	4299      	cmp	r1, r3
  46:	f300 8088 	bgt.w	15a <__wrap_remquo+0x15a>
  4a:	f3c5 0113 	ubfx	r1, r5, #0, #20
  4e:	f3ca 0913 	ubfx	r9, sl, #0, #20
  52:	ea4f 75d5 	mov.w	r5, r5, lsr #31
  56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
  5a:	f449 1980 	orr.w	r9, r9, #1048576	@ 0x100000
  5e:	d078      	beq.n	152 <__wrap_remquo+0x152>
  60:	2d00      	cmp	r5, #0
  62:	d07e      	beq.n	162 <__wrap_remquo+0x162>
  64:	4264      	negs	r4, r4
  66:	eba3 0c00 	sub.w	ip, r3, r0
  6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  6e:	f1bc 0f00 	cmp.w	ip, #0
  72:	f340 8091 	ble.w	198 <__wrap_remquo+0x198>
  76:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
  7a:	ea4f 1329 	mov.w	r3, r9, asr #4
  7e:	fbb7 f7f3 	udiv	r7, r7, r3
  82:	2500      	movs	r5, #0
  84:	4663      	mov	r3, ip
  86:	2b0c      	cmp	r3, #12
  88:	bfa8      	it	ge
  8a:	230c      	movge	r3, #12
  8c:	ea4f 1ea1 	mov.w	lr, r1, asr #6
  90:	fb0e fe07 	mul.w	lr, lr, r7
  94:	f1c3 061d 	rsb	r6, r3, #29
  98:	fa4e fe06 	asr.w	lr, lr, r6
  9c:	f10e 0e01 	add.w	lr, lr, #1
  a0:	ea4f 066e 	mov.w	r6, lr, asr #1
  a4:	ea4f 7bee 	mov.w	fp, lr, asr #31
  a8:	fb06 fe09 	mul.w	lr, r6, r9
  ac:	409d      	lsls	r5, r3
  ae:	fb02 ee0b 	mla	lr, r2, fp, lr
  b2:	4435      	add	r5, r6
  b4:	fba6 b602 	umull	fp, r6, r6, r2
  b8:	44b6      	add	lr, r6
  ba:	f1a3 0620 	sub.w	r6, r3, #32
  be:	fa04 f606 	lsl.w	r6, r4, r6
  c2:	4099      	lsls	r1, r3
  c4:	4331      	orrs	r1, r6
  c6:	f1c3 0620 	rsb	r6, r3, #32
  ca:	ebac 0c03 	sub.w	ip, ip, r3
  ce:	fa24 f606 	lsr.w	r6, r4, r6
  d2:	fa04 f303 	lsl.w	r3, r4, r3
  d6:	ebb3 040b 	subs.w	r4, r3, fp
  da:	ea41 0106 	orr.w	r1, r1, r6
  de:	eb61 010e 	sbc.w	r1, r1, lr
  e2:	f1bc 0f00 	cmp.w	ip, #0
  e6:	dccd      	bgt.n	84 <__wrap_remquo+0x84>
  e8:	4294      	cmp	r4, r2
  ea:	eb71 0309 	sbcs.w	r3, r1, r9
  ee:	db5e      	blt.n	1ae <__wrap_remquo+0x1ae>
  f0:	1aa4      	subs	r4, r4, r2
  f2:	eb61 0109 	sbc.w	r1, r1, r9
  f6:	4294      	cmp	r4, r2
  f8:	eb71 0309 	sbcs.w	r3, r1, r9
  fc:	bfb8      	it	lt
  fe:	3501      	addlt	r5, #1
 100:	db03      	blt.n	10a <__wrap_remquo+0x10a>
 102:	1aa4      	subs	r4, r4, r2
 104:	eb61 0109 	sbc.w	r1, r1, r9
 108:	3502      	adds	r5, #2
 10a:	1926      	adds	r6, r4, r4
 10c:	eb41 0301 	adc.w	r3, r1, r1
 110:	42b2      	cmp	r2, r6
 112:	eb79 0703 	sbcs.w	r7, r9, r3
 116:	db4f      	blt.n	1b8 <__wrap_remquo+0x1b8>
 118:	454b      	cmp	r3, r9
 11a:	bf08      	it	eq
 11c:	4296      	cmpeq	r6, r2
 11e:	d049      	beq.n	1b4 <__wrap_remquo+0x1b4>
 120:	f1ba 0f00 	cmp.w	sl, #0
 124:	bfb8      	it	lt
 126:	426d      	neglt	r5, r5
 128:	f1b8 0f00 	cmp.w	r8, #0
 12c:	d001      	beq.n	132 <__wrap_remquo+0x132>
 12e:	f8c8 5000 	str.w	r5, [r8]
 132:	f5c0 6286 	rsb	r2, r0, #1072	@ 0x430
 136:	3203      	adds	r2, #3
 138:	4620      	mov	r0, r4
 13a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 13e:	f7ff bffe 	b.w	0 <fix642double>
 142:	2000      	movs	r0, #0
 144:	4924      	ldr	r1, [pc, #144]	@ (1d8 <__wrap_remquo+0x1d8>)
 146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 14a:	2000      	movs	r0, #0
 14c:	2100      	movs	r1, #0
 14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 152:	42a2      	cmp	r2, r4
 154:	eb79 0001 	sbcs.w	r0, r9, r1
 158:	db12      	blt.n	180 <__wrap_remquo+0x180>
 15a:	4630      	mov	r0, r6
 15c:	4639      	mov	r1, r7
 15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 162:	eba3 0c00 	sub.w	ip, r3, r0
 166:	f1bc 0f00 	cmp.w	ip, #0
 16a:	dc84      	bgt.n	76 <__wrap_remquo+0x76>
 16c:	4294      	cmp	r4, r2
 16e:	eb71 0309 	sbcs.w	r3, r1, r9
 172:	db21      	blt.n	1b8 <__wrap_remquo+0x1b8>
 174:	1aa4      	subs	r4, r4, r2
 176:	f04f 0501 	mov.w	r5, #1
 17a:	eb61 0109 	sbc.w	r1, r1, r9
 17e:	e7c4      	b.n	10a <__wrap_remquo+0x10a>
 180:	1892      	adds	r2, r2, r2
 182:	eb49 0909 	adc.w	r9, r9, r9
 186:	b9ed      	cbnz	r5, 1c4 <__wrap_remquo+0x1c4>
 188:	1aa2      	subs	r2, r4, r2
 18a:	eb61 0909 	sbc.w	r9, r1, r9
 18e:	4614      	mov	r4, r2
 190:	4649      	mov	r1, r9
 192:	4618      	mov	r0, r3
 194:	2501      	movs	r5, #1
 196:	e7c3      	b.n	120 <__wrap_remquo+0x120>
 198:	2500      	movs	r5, #0
 19a:	1914      	adds	r4, r2, r4
 19c:	eb41 0109 	adc.w	r1, r1, r9
 1a0:	2900      	cmp	r1, #0
 1a2:	da17      	bge.n	1d4 <__wrap_remquo+0x1d4>
 1a4:	1914      	adds	r4, r2, r4
 1a6:	eb41 0109 	adc.w	r1, r1, r9
 1aa:	3d02      	subs	r5, #2
 1ac:	e7ad      	b.n	10a <__wrap_remquo+0x10a>
 1ae:	2900      	cmp	r1, #0
 1b0:	daab      	bge.n	10a <__wrap_remquo+0x10a>
 1b2:	e7f2      	b.n	19a <__wrap_remquo+0x19a>
 1b4:	07eb      	lsls	r3, r5, #31
 1b6:	d5b3      	bpl.n	120 <__wrap_remquo+0x120>
 1b8:	1aa2      	subs	r2, r4, r2
 1ba:	4614      	mov	r4, r2
 1bc:	eb61 0109 	sbc.w	r1, r1, r9
 1c0:	3501      	adds	r5, #1
 1c2:	e7ad      	b.n	120 <__wrap_remquo+0x120>
 1c4:	1b12      	subs	r2, r2, r4
 1c6:	4614      	mov	r4, r2
 1c8:	4618      	mov	r0, r3
 1ca:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 1ce:	eb69 0101 	sbc.w	r1, r9, r1
 1d2:	e7a5      	b.n	120 <__wrap_remquo+0x120>
 1d4:	3d01      	subs	r5, #1
 1d6:	e798      	b.n	10a <__wrap_remquo+0x10a>
 1d8:	7ff00000 	.word	0x7ff00000

Disassembly of section .text.__wrap_drem:

00000000 <__wrap_drem>:
   0:	b510      	push	{r4, lr}
   2:	2400      	movs	r4, #0
   4:	b082      	sub	sp, #8
   6:	9400      	str	r4, [sp, #0]
   8:	f7ff fffe 	bl	0 <remquo>
   c:	b002      	add	sp, #8
   e:	bd10      	pop	{r4, pc}

Disassembly of section .text.__wrap_remainder:

00000000 <__wrap_remainder>:
   0:	b510      	push	{r4, lr}
   2:	2400      	movs	r4, #0
   4:	b082      	sub	sp, #8
   6:	9400      	str	r4, [sp, #0]
   8:	f7ff fffe 	bl	0 <remquo>
   c:	b002      	add	sp, #8
   e:	bd10      	pop	{r4, pc}

double_aeabi_dcp.S.o:     file format elf32-littlearm


Disassembly of section .text.__rp2350_dcp_engaged_state_save_restore:

00000000 <generic_save_state>:
   0:	b086      	sub	sp, #24
   2:	b403      	push	{r0, r1}
   4:	fc51 0408 	mrrc2	4, 0, r0, r1, cr8
   8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   c:	fc51 0409 	mrrc2	4, 0, r0, r1, cr9
  10:	e9cd 0104 	strd	r0, r1, [sp, #16]
  14:	ec51 040a 	cfldrd	mvd0, [r1], {10}
  18:	e9cd 0106 	strd	r0, r1, [sp, #24]
  1c:	bc03      	pop	{r0, r1}
  1e:	47f0      	blx	lr

00000020 <generic_restore_state>:
  20:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  24:	ec4e c400 	cfstrd	mvd12, [lr], {-0}
  28:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  2c:	ec4e c401 	cfstrd	mvd12, [lr], {1}
  30:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  34:	ec4e c402 	cfstrd	mvd12, [lr], {2}
  38:	bd00      	pop	{pc}

Disassembly of section .text.__wrap___aeabi_dadd:

00000000 <__wrap___aeabi_dadd-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dadd-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dadd+0x6>

00000008 <__wrap___aeabi_dadd>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dadd-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  1e:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  22:	ec51 0410 	cfldrd	mvd0, [r1], {16}
  26:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dsub:

00000000 <__wrap___aeabi_dsub-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dsub-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dsub+0x6>

00000008 <__wrap___aeabi_dsub>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dsub-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 0421 	cfmuld	mvd0, mvd0, mvd1
  1e:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  22:	ec51 0430 	cfldrd	mvd0, [r1], {48}	@ 0x30
  26:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_drsub:

00000000 <__wrap___aeabi_drsub-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_drsub-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_drsub+0x6>

00000008 <__wrap___aeabi_drsub>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_drsub-0x8>
   e:	ec43 2410 	cfstrd	mvd2, [r3], {16}
  12:	ec41 0411 	cfstrd	mvd0, [r1], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 0421 	cfmuld	mvd0, mvd0, mvd1
  1e:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  22:	ec51 0430 	cfldrd	mvd0, [r1], {48}	@ 0x30
  26:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dmul:

00000000 <__wrap___aeabi_dmul-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dmul-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dmul+0x6>

00000008 <__wrap___aeabi_dmul>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dmul-0x8>
   e:	b510      	push	{r4, lr}
  10:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  14:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  18:	ec51 0404 	cfldrd	mvd0, [r1], {4}
  1c:	ec53 2405 	cfldrd	mvd2, [r3], {5}
  20:	fba0 4c02 	umull	r4, ip, r0, r2
  24:	f05f 0e00 	movs.w	lr, #0
  28:	fbe0 ce03 	umlal	ip, lr, r0, r3
  2c:	fbe1 ce02 	umlal	ip, lr, r1, r2
  30:	ec4c 4420 	cfstrd	mvd4, [ip], {32}
  34:	2400      	movs	r4, #0
  36:	fbe1 e403 	umlal	lr, r4, r1, r3
  3a:	ec44 e430 	cfstrd	mvd14, [r4], {48}	@ 0x30
  3e:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  42:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
  46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4a:	4770      	bx	lr

Disassembly of section .text.ddiv_fast:

00000000 <ddiv_fast-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <ddiv_fast-0x8>
   6:	e002      	b.n	e <ddiv_fast+0x6>

00000008 <ddiv_fast>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <ddiv_fast-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ec51 0421 	cfldrd	mvd0, [r1], {33}	@ 0x21
  1a:	fba0 1201 	umull	r1, r2, r0, r1
  1e:	ea6f 0282 	mvn.w	r2, r2, lsl #2
  22:	fb52 0010 	smmlar	r0, r2, r0, r0
  26:	fb52 f212 	smmulr	r2, r2, r2
  2a:	fb52 0010 	smmlar	r0, r2, r0, r0
  2e:	eba0 7cd0 	sub.w	ip, r0, r0, lsr #31
  32:	ec53 2404 	cfldrd	mvd2, [r3], {4}
  36:	fb5c f113 	smmulr	r1, ip, r3
  3a:	ec53 2415 	cfldrd	mvd2, [r3], {21}
  3e:	fba1 2002 	umull	r2, r0, r1, r2
  42:	fb01 0003 	mla	r0, r1, r3, r0
  46:	ec53 2444 	cfldrd	mvd2, [r3], {68}	@ 0x44
  4a:	eba2 0000 	sub.w	r0, r2, r0
  4e:	fb50 f21c 	smmulr	r2, r0, ip
  52:	ea4f 1311 	mov.w	r3, r1, lsr #4
  56:	eb12 7001 	adds.w	r0, r2, r1, lsl #28
  5a:	eb43 71e2 	adc.w	r1, r3, r2, asr #31
  5e:	ec41 0440 	cfstrd	mvd0, [r1], {64}	@ 0x40
  62:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  66:	ec51 0470 	cfldrd	mvd0, [r1], {112}	@ 0x70
  6a:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_ddiv:

00000000 <__wrap___aeabi_ddiv-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_ddiv-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_ddiv+0x6>

00000008 <__wrap___aeabi_ddiv>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_ddiv-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ec51 0421 	cfldrd	mvd0, [r1], {33}	@ 0x21
  1a:	fba0 1201 	umull	r1, r2, r0, r1
  1e:	ea6f 0282 	mvn.w	r2, r2, lsl #2
  22:	fb52 0010 	smmlar	r0, r2, r0, r0
  26:	fb52 f212 	smmulr	r2, r2, r2
  2a:	fb52 0010 	smmlar	r0, r2, r0, r0
  2e:	eba0 7cd0 	sub.w	ip, r0, r0, lsr #31
  32:	ec53 2404 	cfldrd	mvd2, [r3], {4}
  36:	fb5c f113 	smmulr	r1, ip, r3
  3a:	ec53 2415 	cfldrd	mvd2, [r3], {21}
  3e:	fba1 2002 	umull	r2, r0, r1, r2
  42:	fb01 0003 	mla	r0, r1, r3, r0
  46:	ec53 2444 	cfldrd	mvd2, [r3], {68}	@ 0x44
  4a:	eba2 0000 	sub.w	r0, r2, r0
  4e:	fb50 f21c 	smmulr	r2, r0, ip
  52:	ea4f 1311 	mov.w	r3, r1, lsr #4
  56:	eb12 7001 	adds.w	r0, r2, r1, lsl #28
  5a:	eb43 71e2 	adc.w	r1, r3, r2, asr #31
  5e:	ea40 5051 	orr.w	r0, r0, r1, lsr #21
  62:	ea20 5091 	bic.w	r0, r0, r1, lsr #22
  66:	f020 0007 	bic.w	r0, r0, #7
  6a:	ec53 2475 	cfldrd	mvd2, [r3], {117}	@ 0x75
  6e:	fba0 3c02 	umull	r3, ip, r0, r2
  72:	ec53 2475 	cfldrd	mvd2, [r3], {117}	@ 0x75
  76:	fb00 cc03 	mla	ip, r0, r3, ip
  7a:	fb01 cc02 	mla	ip, r1, r2, ip
  7e:	ec53 2404 	cfldrd	mvd2, [r3], {4}
  82:	ebac 4c82 	sub.w	ip, ip, r2, lsl #18
  86:	ea40 705c 	orr.w	r0, r0, ip, lsr #29
  8a:	f1a0 0001 	sub.w	r0, r0, #1
  8e:	ec41 0440 	cfstrd	mvd0, [r1], {64}	@ 0x40
  92:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  96:	ec51 0470 	cfldrd	mvd0, [r1], {112}	@ 0x70
  9a:	4770      	bx	lr

Disassembly of section .text.sqrt_fast:

00000000 <sqrt_fast-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <sqrt_fast-0x8>
   6:	e002      	b.n	e <sqrt_fast+0x6>

00000008 <sqrt_fast>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <sqrt_fast-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ee20 0401 	cdp	4, 2, cr0, cr0, cr1, {0}
  16:	ec53 2441 	cfldrd	mvd2, [r3], {65}	@ 0x41
  1a:	fba2 0102 	umull	r0, r1, r2, r2
  1e:	fba1 0103 	umull	r0, r1, r1, r3
  22:	ea4f 01c1 	mov.w	r1, r1, lsl #3
  26:	f1a1 4100 	sub.w	r1, r1, #2147483648	@ 0x80000000
  2a:	fb62 2211 	smmlsr	r2, r2, r1, r2
  2e:	fba2 0102 	umull	r0, r1, r2, r2
  32:	fba1 0103 	umull	r0, r1, r1, r3
  36:	0f00      	lsrs	r0, r0, #28
  38:	eb40 1101 	adc.w	r1, r0, r1, lsl #4
  3c:	fb51 f012 	smmulr	r0, r1, r2
  40:	eba2 0260 	sub.w	r2, r2, r0, asr #1
  44:	fba2 0103 	umull	r0, r1, r2, r3
  48:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4c:	fba1 3001 	umull	r3, r0, r1, r1
  50:	ec5c 0464 	cfldrd	mvd0, [ip], {100}	@ 0x64
  54:	eba0 0003 	sub.w	r0, r0, r3
  58:	fb50 f012 	smmulr	r0, r0, r2
  5c:	eb01 7120 	add.w	r1, r1, r0, asr #28
  60:	ea4f 1000 	mov.w	r0, r0, lsl #4
  64:	ec41 0450 	cfstrd	mvd0, [r1], {80}	@ 0x50
  68:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  6c:	ec51 0490 	cfldrd	mvd0, [r1], {144}	@ 0x90
  70:	4770      	bx	lr
  72:	bf00      	nop

Disassembly of section .text.__wrap_sqrt:

00000000 <__wrap_sqrt-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap_sqrt-0x8>
   6:	e002      	b.n	e <__wrap_sqrt+0x6>

00000008 <__wrap_sqrt>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap_sqrt-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ee20 0401 	cdp	4, 2, cr0, cr0, cr1, {0}
  16:	ec53 2441 	cfldrd	mvd2, [r3], {65}	@ 0x41
  1a:	fba2 0102 	umull	r0, r1, r2, r2
  1e:	fba1 0103 	umull	r0, r1, r1, r3
  22:	ea4f 01c1 	mov.w	r1, r1, lsl #3
  26:	f1a1 4100 	sub.w	r1, r1, #2147483648	@ 0x80000000
  2a:	fb62 2211 	smmlsr	r2, r2, r1, r2
  2e:	fba2 0102 	umull	r0, r1, r2, r2
  32:	fba1 0103 	umull	r0, r1, r1, r3
  36:	0f00      	lsrs	r0, r0, #28
  38:	eb40 1101 	adc.w	r1, r0, r1, lsl #4
  3c:	fb51 f012 	smmulr	r0, r1, r2
  40:	eba2 0260 	sub.w	r2, r2, r0, asr #1
  44:	fba2 0103 	umull	r0, r1, r2, r3
  48:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4c:	fba1 3001 	umull	r3, r0, r1, r1
  50:	ec5c 0464 	cfldrd	mvd0, [ip], {100}	@ 0x64
  54:	eba0 0303 	sub.w	r3, r0, r3
  58:	fb53 f312 	smmulr	r3, r3, r2
  5c:	eb01 7123 	add.w	r1, r1, r3, asr #28
  60:	ea4f 1303 	mov.w	r3, r3, lsl #4
  64:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
  68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
  6c:	fba3 c203 	umull	ip, r2, r3, r3
  70:	fb01 fc01 	mul.w	ip, r1, r1
  74:	fbe1 2c03 	umlal	r2, ip, r1, r3
  78:	fbe1 2c03 	umlal	r2, ip, r1, r3
  7c:	ebac 0c00 	sub.w	ip, ip, r0
  80:	ea43 631c 	orr.w	r3, r3, ip, lsr #24
  84:	f1a3 030b 	sub.w	r3, r3, #11
  88:	ec41 3450 	cfstrd	mvd3, [r1], {80}	@ 0x50
  8c:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  90:	ec51 0490 	cfldrd	mvd0, [r1], {144}	@ 0x90
  94:	4770      	bx	lr
  96:	bf00      	nop

Disassembly of section .text.dclassify:

00000000 <dclassify-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <dclassify-0x8>
   6:	e002      	b.n	e <dclassify+0x6>

00000008 <dclassify>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <dclassify-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ee10 f410 	cfmvrdl	pc, mvd0
  16:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_d2f:

00000000 <__wrap___aeabi_d2f-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_d2f-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_d2f+0x6>

00000008 <__wrap___aeabi_d2f>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_d2f-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ee80 0422 	cdp	4, 8, cr0, cr0, cr2, {1}
  16:	ee10 04b2 	cfcmpd	r0, mvd0, mvd2
  1a:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_i2d:

00000000 <__wrap___aeabi_i2d-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_i2d-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_i2d+0x6>

00000008 <__wrap___aeabi_i2d>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_i2d-0x8>
   e:	ec40 0470 	cfstrd	mvd0, [r0], {112}	@ 0x70
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0421 	cfmuld	mvd0, mvd0, mvd1
  1a:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  1e:	ec51 0430 	cfldrd	mvd0, [r1], {48}	@ 0x30
  22:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_ui2d:

00000000 <__wrap___aeabi_ui2d-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_ui2d-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_ui2d+0x6>

00000008 <__wrap___aeabi_ui2d>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_ui2d-0x8>
   e:	ec40 0460 	cfstrd	mvd0, [r0], {96}	@ 0x60
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0421 	cfmuld	mvd0, mvd0, mvd1
  1a:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  1e:	ec51 0430 	cfldrd	mvd0, [r1], {48}	@ 0x30
  22:	4770      	bx	lr

Disassembly of section .text.double2fix_z:

00000000 <double2fix_z-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2fix_z-0x8>
   6:	e002      	b.n	e <double2fix_z+0x6>

00000008 <double2fix_z>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2fix_z-0x8>
   e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  12:	189b      	adds	r3, r3, r2
  14:	d007      	beq.n	26 <double2fix_z+0x1e>
  16:	ea5f 2ce3 	movs.w	ip, r3, asr #11
  1a:	d004      	beq.n	26 <double2fix_z+0x1e>
  1c:	bf54      	ite	pl
  1e:	f240 73ff 	movwpl	r3, #2047	@ 0x7ff
  22:	f05f 0300 	movsmi.w	r3, #0
  26:	f363 511e 	bfi	r1, r3, #20, #11
  2a:	f000 b805 	b.w	e <double2fix_z+0x6>
  2e:	bf00      	nop

Disassembly of section .text.double2ufix:

00000000 <double2ufix-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2ufix-0x8>
   6:	e002      	b.n	e <double2ufix_z_entry>

00000008 <double2ufix>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2ufix-0x8>

0000000e <double2ufix_z_entry>:
   e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  12:	189b      	adds	r3, r3, r2
  14:	d007      	beq.n	26 <double2ufix_z_entry+0x18>
  16:	ea5f 2ce3 	movs.w	ip, r3, asr #11
  1a:	d004      	beq.n	26 <double2ufix_z_entry+0x18>
  1c:	bf54      	ite	pl
  1e:	ea5f 5311 	movspl.w	r3, r1, lsr #20
  22:	f05f 0300 	movsmi.w	r3, #0
  26:	f363 511e 	bfi	r1, r3, #20, #11
  2a:	f000 b805 	b.w	e <double2ufix_z_entry>
  2e:	bf00      	nop

Disassembly of section .text.double2fix:

00000000 <double2fix-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2fix-0x8>
   6:	e002      	b.n	e <double2fix+0x6>

00000008 <double2fix>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2fix-0x8>
   e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  12:	b16b      	cbz	r3, 30 <double2fix+0x28>
  14:	189b      	adds	r3, r3, r2
  16:	d007      	beq.n	28 <double2fix+0x20>
  18:	ea5f 2ce3 	movs.w	ip, r3, asr #11
  1c:	d004      	beq.n	28 <double2fix+0x20>
  1e:	bf54      	ite	pl
  20:	f240 73ff 	movwpl	r3, #2047	@ 0x7ff
  24:	f05f 0300 	movsmi.w	r3, #0
  28:	f363 511e 	bfi	r1, r3, #20, #11
  2c:	f000 b805 	b.w	e <double2fix+0x6>
  30:	2000      	movs	r0, #0
  32:	4770      	bx	lr

Disassembly of section .text.double2int:

00000000 <double2int-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2int-0x8>
   6:	e002      	b.n	e <double2int_entry>

00000008 <double2int>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2int-0x8>

0000000e <double2int_entry>:
   e:	004a      	lsls	r2, r1, #1
  10:	f0c0 8005 	bcc.w	e <double2int_entry>
  14:	0d53      	lsrs	r3, r2, #21
  16:	f000 8005 	beq.w	e <double2int_entry>
  1a:	0d52      	lsrs	r2, r2, #21
  1c:	3201      	adds	r2, #1
  1e:	f5b2 6280 	subs.w	r2, r2, #1024	@ 0x400
  22:	d30a      	bcc.n	3a <double2int_entry+0x2c>
  24:	2a1f      	cmp	r2, #31
  26:	f280 8005 	bge.w	e <double2int_entry>
  2a:	030b      	lsls	r3, r1, #12
  2c:	eb13 5310 	adds.w	r3, r3, r0, lsr #20
  30:	4093      	lsls	r3, r2
  32:	ea53 3300 	orrs.w	r3, r3, r0, lsl #12
  36:	f000 8005 	beq.w	e <double2int_entry>
  3a:	ec41 0480 	cfstrd	mvd0, [r1], {128}	@ 0x80
  3e:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  42:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  46:	ee80 0440 	cdp	4, 8, cr0, cr0, cr0, {2}
  4a:	ee10 0413 	cfmvrdl	r0, mvd0
  4e:	3801      	subs	r0, #1
  50:	4770      	bx	lr
  52:	bf00      	nop

Disassembly of section .text.__wrap___aeabi_d2iz:

00000000 <__wrap___aeabi_d2iz-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_d2iz-0x8>
   6:	e002      	b.n	e <double2int_z_entry>

00000008 <__wrap___aeabi_d2iz>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_d2iz-0x8>

0000000e <double2int_z_entry>:
   e:	ec41 0480 	cfstrd	mvd0, [r1], {128}	@ 0x80
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  1a:	ee80 0440 	cdp	4, 8, cr0, cr0, cr0, {2}
  1e:	ee10 0413 	cfmvrdl	r0, mvd0
  22:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_d2uiz:

00000000 <__wrap___aeabi_d2uiz-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_d2uiz-0x8>
   6:	e002      	b.n	e <double2uint_z_entry>

00000008 <__wrap___aeabi_d2uiz>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_d2uiz-0x8>

0000000e <double2uint_z_entry>:
   e:	ec41 0480 	cfstrd	mvd0, [r1], {128}	@ 0x80
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  1a:	ee80 0440 	cdp	4, 8, cr0, cr0, cr0, {2}
  1e:	ee10 0433 	mrc	4, 0, r0, cr0, cr3, {1}
  22:	4770      	bx	lr

Disassembly of section .text.double2int_r:

00000000 <double2int_r-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2int_r-0x8>
   6:	e002      	b.n	e <double2int_r+0x6>

00000008 <double2int_r>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2int_r-0x8>
   e:	ec41 0480 	cfstrd	mvd0, [r1], {128}	@ 0x80
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  1a:	ee80 0460 	cdp	4, 8, cr0, cr0, cr0, {3}
  1e:	ee10 0413 	cfmvrdl	r0, mvd0
  22:	4770      	bx	lr

Disassembly of section .text.double2uint_r:

00000000 <double2uint_r-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <double2uint_r-0x8>
   6:	e002      	b.n	e <double2uint_r+0x6>

00000008 <double2uint_r>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <double2uint_r-0x8>
   e:	ec41 0480 	cfstrd	mvd0, [r1], {128}	@ 0x80
  12:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  16:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  1a:	ee80 0460 	cdp	4, 8, cr0, cr0, cr0, {3}
  1e:	ee10 0433 	mrc	4, 0, r0, cr0, cr3, {1}
  22:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dcmpun:

00000000 <__wrap___aeabi_dcmpun-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmpun-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmpun+0x6>

00000008 <__wrap___aeabi_dcmpun>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmpun-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 0430 	cfmvrdh	r0, mvd0
  1e:	f3c0 7000 	ubfx	r0, r0, #28, #1
  22:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dcmp:

00000000 <__wrap___aeabi_cdrcmple-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_cdrcmple-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_cdrcmple+0x6>

00000008 <__wrap___aeabi_cdrcmple>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_cdrcmple-0x8>
   e:	ec43 2410 	cfstrd	mvd2, [r3], {16}
  12:	ec41 0411 	cfstrd	mvd0, [r1], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 f430 	cfmvrdh	pc, mvd0
  1e:	d624      	bvs.n	6a <cmp_nan>
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	b500      	push	{lr}
  26:	f7ff fffe 	bl	0 <__wrap___aeabi_cdrcmple-0x8>
  2a:	e002      	b.n	32 <__wrap___aeabi_cdcmple+0x6>

0000002c <__wrap___aeabi_cdcmple>:
  2c:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
  30:	d4f8      	bmi.n	24 <__wrap___aeabi_cdrcmple+0x1c>
  32:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  36:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  3a:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  3e:	ee10 f430 	cfmvrdh	pc, mvd0
  42:	d612      	bvs.n	6a <cmp_nan>
  44:	4770      	bx	lr
  46:	bf00      	nop
  48:	b500      	push	{lr}
  4a:	f7ff fffe 	bl	0 <__wrap___aeabi_cdrcmple-0x8>
  4e:	e002      	b.n	56 <__wrap___aeabi_cdcmpeq+0x6>

00000050 <__wrap___aeabi_cdcmpeq>:
  50:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
  54:	d4f8      	bmi.n	48 <__wrap___aeabi_cdcmple+0x1c>
  56:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  5a:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  5e:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  62:	ee10 f430 	cfmvrdh	pc, mvd0
  66:	d600      	bvs.n	6a <cmp_nan>
  68:	4770      	bx	lr

0000006a <cmp_nan>:
  6a:	f05f 0c03 	movs.w	ip, #3
  6e:	ea5f 0c5c 	movs.w	ip, ip, lsr #1
  72:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dcmpeq:

00000000 <__wrap___aeabi_dcmpeq-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmpeq-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmpeq+0x6>

00000008 <__wrap___aeabi_dcmpeq>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmpeq-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 0430 	cfmvrdh	r0, mvd0
  1e:	f3c0 7080 	ubfx	r0, r0, #30, #1
  22:	4770      	bx	lr

Disassembly of section .text.__wrap___aeabi_dcmplt:

00000000 <__wrap___aeabi_dcmplt-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmplt-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmplt+0x6>

00000008 <__wrap___aeabi_dcmplt>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmplt-0x8>
   e:	ec43 2410 	cfstrd	mvd2, [r3], {16}
  12:	ec41 0411 	cfstrd	mvd0, [r1], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 f430 	cfmvrdh	pc, mvd0
  1e:	bf8c      	ite	hi
  20:	2001      	movhi	r0, #1
  22:	2000      	movls	r0, #0
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.__wrap___aeabi_dcmple:

00000000 <__wrap___aeabi_dcmple-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmple-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmple+0x6>

00000008 <__wrap___aeabi_dcmple>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmple-0x8>
   e:	ec43 2410 	cfstrd	mvd2, [r3], {16}
  12:	ec41 0411 	cfstrd	mvd0, [r1], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 f430 	cfmvrdh	pc, mvd0
  1e:	bf2c      	ite	cs
  20:	2001      	movcs	r0, #1
  22:	2000      	movcc	r0, #0
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.__wrap___aeabi_dcmpge:

00000000 <__wrap___aeabi_dcmpge-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmpge-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmpge+0x6>

00000008 <__wrap___aeabi_dcmpge>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmpge-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 f430 	cfmvrdh	pc, mvd0
  1e:	bf2c      	ite	cs
  20:	2001      	movcs	r0, #1
  22:	2000      	movcc	r0, #0
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.__wrap___aeabi_dcmpgt:

00000000 <__wrap___aeabi_dcmpgt-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap___aeabi_dcmpgt-0x8>
   6:	e002      	b.n	e <__wrap___aeabi_dcmpgt+0x6>

00000008 <__wrap___aeabi_dcmpgt>:
   8:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   c:	d4f8      	bmi.n	0 <__wrap___aeabi_dcmpgt-0x8>
   e:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  12:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  16:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  1a:	ee10 f430 	cfmvrdh	pc, mvd0
  1e:	bf8c      	ite	hi
  20:	2001      	movhi	r0, #1
  22:	2000      	movls	r0, #0
  24:	4770      	bx	lr
  26:	bf00      	nop

double_fma_dcp.S.o:     file format elf32-littlearm


Disassembly of section .text.__rp2350_dcp_engaged_state_save_restore_copy:

00000000 <__dcp_save_state>:
   0:	b086      	sub	sp, #24
   2:	b403      	push	{r0, r1}
   4:	fc51 0408 	mrrc2	4, 0, r0, r1, cr8
   8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   c:	fc51 0409 	mrrc2	4, 0, r0, r1, cr9
  10:	e9cd 0104 	strd	r0, r1, [sp, #16]
  14:	ec51 040a 	cfldrd	mvd0, [r1], {10}
  18:	e9cd 0106 	strd	r0, r1, [sp, #24]
  1c:	bc03      	pop	{r0, r1}
  1e:	47f0      	blx	lr

00000020 <__dcp_restore_state>:
  20:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  24:	ec4e c400 	cfstrd	mvd12, [lr], {-0}
  28:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  2c:	ec4e c401 	cfstrd	mvd12, [lr], {1}
  30:	e8bd 5000 	ldmia.w	sp!, {ip, lr}
  34:	ec4e c402 	cfstrd	mvd12, [lr], {2}
  38:	bd00      	pop	{pc}

Disassembly of section .text.__wrap___dfma:

00000000 <__wrap_fma-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <__wrap_fma-0x8>
   6:	e003      	b.n	10 <__wrap_fma+0x8>

00000008 <__wrap_fma>:
   8:	46ec      	mov	ip, sp
   a:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   e:	d4f7      	bmi.n	0 <__wrap_fma-0x8>
  10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  14:	e9dc 4500 	ldrd	r4, r5, [ip]
  18:	f3c1 570a 	ubfx	r7, r1, #20, #11
  1c:	f3c3 580a 	ubfx	r8, r3, #20, #11
  20:	44b8      	add	r8, r7
  22:	ea91 0603 	eors.w	r6, r1, r3
  26:	406e      	eors	r6, r5
  28:	ec45 4410 	cfstrd	mvd4, [r5], {16}
  2c:	fc5c e40a 	mrrc2	4, 0, lr, ip, cr10
  30:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  34:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  38:	fc5c 640a 	mrrc2	4, 0, r6, ip, cr10
  3c:	ea4e 0e06 	orr.w	lr, lr, r6
  40:	ea4e 0e0c 	orr.w	lr, lr, ip
  44:	ec56 3404 	cfldrd	mvd3, [r6], {4}
  48:	ec5c 7405 	cfldrd	mvd7, [ip], {5}
  4c:	fba3 0107 	umull	r0, r1, r3, r7
  50:	f04f 0200 	mov.w	r2, #0
  54:	fbe3 120c 	umlal	r1, r2, r3, ip
  58:	fbe6 1207 	umlal	r1, r2, r6, r7
  5c:	f04f 0300 	mov.w	r3, #0
  60:	fbe6 230c 	umlal	r2, r3, r6, ip
  64:	f100 80e7 	bmi.w	236 <__wrap_fma+0x22e>
  68:	f01e 4fe0 	tst.w	lr, #1879048192	@ 0x70000000
  6c:	f040 80c5 	bne.w	1fa <__wrap_fma+0x1f2>
  70:	f3c5 5e0a 	ubfx	lr, r5, #20, #11
  74:	f2a8 37fd 	subw	r7, r8, #1021	@ 0x3fd
  78:	ebb7 070e 	subs.w	r7, r7, lr
  7c:	db7d      	blt.n	17a <__wrap_fma+0x172>
  7e:	f05f 0801 	movs.w	r8, #1
  82:	f368 551f 	bfi	r5, r8, #20, #12
  86:	f1d7 074a 	rsbs	r7, r7, #74	@ 0x4a
  8a:	f007 081f 	and.w	r8, r7, #31
  8e:	f04f 0c01 	mov.w	ip, #1
  92:	fa0c fc08 	lsl.w	ip, ip, r8
  96:	fba5 560c 	umull	r5, r6, r5, ip
  9a:	f1ac 0c01 	sub.w	ip, ip, #1
  9e:	fbe4 450c 	umlal	r4, r5, r4, ip
  a2:	d42e      	bmi.n	102 <__wrap_fma+0xfa>
  a4:	2f40      	cmp	r7, #64	@ 0x40
  a6:	da1f      	bge.n	e8 <__wrap_fma+0xe0>
  a8:	2f20      	cmp	r7, #32
  aa:	da0f      	bge.n	cc <__wrap_fma+0xc4>
  ac:	1900      	adds	r0, r0, r4
  ae:	4169      	adcs	r1, r5
  b0:	4172      	adcs	r2, r6
  b2:	f153 0300 	adcs.w	r3, r3, #0
  b6:	ec41 0420 	cfstrd	mvd0, [r1], {32}
  ba:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
  be:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  c2:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
  c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  ca:	4770      	bx	lr
  cc:	1909      	adds	r1, r1, r4
  ce:	416a      	adcs	r2, r5
  d0:	4173      	adcs	r3, r6
  d2:	ec41 0420 	cfstrd	mvd0, [r1], {32}
  d6:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
  da:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  de:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
  e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  e6:	4770      	bx	lr
  e8:	1912      	adds	r2, r2, r4
  ea:	416b      	adcs	r3, r5
  ec:	ec41 0420 	cfstrd	mvd0, [r1], {32}
  f0:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
  f4:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  f8:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
  fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 100:	4770      	bx	lr
 102:	f117 0f20 	cmn.w	r7, #32
 106:	da0f      	bge.n	128 <__wrap_fma+0x120>
 108:	f117 0f40 	cmn.w	r7, #64	@ 0x40
 10c:	da1f      	bge.n	14e <__wrap_fma+0x146>
 10e:	f040 0001 	orr.w	r0, r0, #1
 112:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 116:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 11a:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 11e:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 126:	4770      	bx	lr
 128:	1940      	adds	r0, r0, r5
 12a:	4171      	adcs	r1, r6
 12c:	f152 0200 	adcs.w	r2, r2, #0
 130:	f153 0300 	adcs.w	r3, r3, #0
 134:	ea40 0004 	orr.w	r0, r0, r4
 138:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 13c:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 140:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 144:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 148:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 14c:	4770      	bx	lr
 14e:	1980      	adds	r0, r0, r6
 150:	f151 0100 	adcs.w	r1, r1, #0
 154:	f152 0200 	adcs.w	r2, r2, #0
 158:	f153 0300 	adcs.w	r3, r3, #0
 15c:	ea40 0004 	orr.w	r0, r0, r4
 160:	ea40 0005 	orr.w	r0, r0, r5
 164:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 168:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 16c:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 170:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 174:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 178:	4770      	bx	lr
 17a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 17e:	d102      	bne.n	186 <__wrap_fma+0x17e>
 180:	1892      	adds	r2, r2, r2
 182:	415b      	adcs	r3, r3
 184:	3f01      	subs	r7, #1
 186:	3f02      	subs	r7, #2
 188:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 18c:	0a52      	lsrs	r2, r2, #9
 18e:	ea42 52c3 	orr.w	r2, r2, r3, lsl #23
 192:	0a5b      	lsrs	r3, r3, #9
 194:	4308      	orrs	r0, r1
 196:	bf18      	it	ne
 198:	f042 0201 	orrne.w	r2, r2, #1
 19c:	0fee      	lsrs	r6, r5, #31
 19e:	ea43 73c6 	orr.w	r3, r3, r6, lsl #31
 1a2:	eb17 0e0e 	adds.w	lr, r7, lr
 1a6:	eb03 530e 	add.w	r3, r3, lr, lsl #20
 1aa:	d40e      	bmi.n	1ca <__wrap_fma+0x1c2>
 1ac:	ec43 2410 	cfstrd	mvd2, [r3], {16}
 1b0:	ec45 4411 	cfstrd	mvd4, [r5], {17}
 1b4:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
 1b8:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
 1bc:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 1c0:	ec51 0410 	cfldrd	mvd0, [r1], {16}
 1c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 1c8:	4770      	bx	lr
 1ca:	f117 0f40 	cmn.w	r7, #64	@ 0x40
 1ce:	dd2b      	ble.n	228 <__wrap_fma+0x220>
 1d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 1d4:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 1d8:	ec43 2410 	cfstrd	mvd2, [r3], {16}
 1dc:	ec45 4411 	cfstrd	mvd4, [r5], {17}
 1e0:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
 1e4:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
 1e8:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 1ec:	ec51 0410 	cfldrd	mvd0, [r1], {16}
 1f0:	f1a1 4180 	sub.w	r1, r1, #1073741824	@ 0x40000000
 1f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 1f8:	4770      	bx	lr
 1fa:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 1fe:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 202:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 206:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 20a:	ec41 0410 	cfstrd	mvd0, [r1], {16}
 20e:	ec45 4411 	cfstrd	mvd4, [r5], {17}
 212:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
 216:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
 21a:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 21e:	ec51 0410 	cfldrd	mvd0, [r1], {16}
 222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 226:	4770      	bx	lr
 228:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 22c:	0020      	movs	r0, r4
 22e:	0029      	movs	r1, r5
 230:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 234:	4770      	bx	lr
 236:	f01e 4fe0 	tst.w	lr, #1879048192	@ 0x70000000
 23a:	d1de      	bne.n	1fa <__wrap_fma+0x1f2>
 23c:	f3c5 5e0a 	ubfx	lr, r5, #20, #11
 240:	f2a8 38fc 	subw	r8, r8, #1020	@ 0x3fc
 244:	ebb8 070e 	subs.w	r7, r8, lr
 248:	f2c0 810b 	blt.w	462 <__wrap_fma+0x45a>
 24c:	d027      	beq.n	29e <__wrap_fma+0x296>
 24e:	f1d7 074b 	rsbs	r7, r7, #75	@ 0x4b
 252:	ea6f 7ed5 	mvn.w	lr, r5, lsr #31
 256:	f007 061f 	and.w	r6, r7, #31
 25a:	f04f 0c01 	mov.w	ip, #1
 25e:	f36c 551f 	bfi	r5, ip, #20, #12
 262:	fa0c fc06 	lsl.w	ip, ip, r6
 266:	fba5 560c 	umull	r5, r6, r5, ip
 26a:	f1ac 0c01 	sub.w	ip, ip, #1
 26e:	fbe4 450c 	umlal	r4, r5, r4, ip
 272:	f100 80b3 	bmi.w	3dc <__wrap_fma+0x3d4>
 276:	2f40      	cmp	r7, #64	@ 0x40
 278:	da37      	bge.n	2ea <__wrap_fma+0x2e2>
 27a:	2f20      	cmp	r7, #32
 27c:	da27      	bge.n	2ce <__wrap_fma+0x2c6>
 27e:	1b00      	subs	r0, r0, r4
 280:	41a9      	sbcs	r1, r5
 282:	41b2      	sbcs	r2, r6
 284:	f173 0300 	sbcs.w	r3, r3, #0
 288:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 28c:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 290:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 294:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 298:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 29c:	4770      	bx	lr
 29e:	02ed      	lsls	r5, r5, #11
 2a0:	ea55 5554 	orrs.w	r5, r5, r4, lsr #21
 2a4:	02e4      	lsls	r4, r4, #11
 2a6:	f055 4500 	orrs.w	r5, r5, #2147483648	@ 0x80000000
 2aa:	2600      	movs	r6, #0
 2ac:	1a30      	subs	r0, r6, r0
 2ae:	418e      	sbcs	r6, r1
 2b0:	4194      	sbcs	r4, r2
 2b2:	419d      	sbcs	r5, r3
 2b4:	ec46 0420 	cfstrd	mvd0, [r6], {32}
 2b8:	ec45 4430 	cfstrd	mvd4, [r5], {48}	@ 0x30
 2bc:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 2c0:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 2c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 2c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 2cc:	4770      	bx	lr
 2ce:	1b09      	subs	r1, r1, r4
 2d0:	41aa      	sbcs	r2, r5
 2d2:	41b3      	sbcs	r3, r6
 2d4:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 2d8:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 2dc:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 2e0:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 2e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 2e8:	4770      	bx	lr
 2ea:	1b12      	subs	r2, r2, r4
 2ec:	41ab      	sbcs	r3, r5
 2ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 2f2:	db0a      	blt.n	30a <__wrap_fma+0x302>
 2f4:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 2f8:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 2fc:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 300:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 304:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 308:	4770      	bx	lr
 30a:	f1a8 0801 	sub.w	r8, r8, #1
 30e:	ec57 6450 	cfldrd	mvd6, [r7], {80}	@ 0x50
 312:	d309      	bcc.n	328 <__wrap_fma+0x320>
 314:	2600      	movs	r6, #0
 316:	1a30      	subs	r0, r6, r0
 318:	eb76 0101 	sbcs.w	r1, r6, r1
 31c:	eb76 0202 	sbcs.w	r2, r6, r2
 320:	eb76 0303 	sbcs.w	r3, r6, r3
 324:	f08e 0e01 	eor.w	lr, lr, #1
 328:	ea52 0603 	orrs.w	r6, r2, r3
 32c:	d105      	bne.n	33a <__wrap_fma+0x332>
 32e:	000b      	movs	r3, r1
 330:	0002      	movs	r2, r0
 332:	2100      	movs	r1, #0
 334:	2000      	movs	r0, #0
 336:	f1a8 0840 	sub.w	r8, r8, #64	@ 0x40
 33a:	2b00      	cmp	r3, #0
 33c:	d105      	bne.n	34a <__wrap_fma+0x342>
 33e:	0013      	movs	r3, r2
 340:	000a      	movs	r2, r1
 342:	0001      	movs	r1, r0
 344:	2000      	movs	r0, #0
 346:	f1a8 0820 	sub.w	r8, r8, #32
 34a:	2b00      	cmp	r3, #0
 34c:	d03d      	beq.n	3ca <__wrap_fma+0x3c2>
 34e:	fab3 f683 	clz	r6, r3
 352:	ebb8 0806 	subs.w	r8, r8, r6
 356:	2701      	movs	r7, #1
 358:	40b7      	lsls	r7, r6
 35a:	437b      	muls	r3, r7
 35c:	3f01      	subs	r7, #1
 35e:	fbe2 2307 	umlal	r2, r3, r2, r7
 362:	fbe1 1207 	umlal	r1, r2, r1, r7
 366:	fbe0 0107 	umlal	r0, r1, r0, r7
 36a:	4308      	orrs	r0, r1
 36c:	bf18      	it	ne
 36e:	f042 0201 	orrne.w	r2, r2, #1
 372:	0ad0      	lsrs	r0, r2, #11
 374:	0ad9      	lsrs	r1, r3, #11
 376:	ea40 5043 	orr.w	r0, r0, r3, lsl #21
 37a:	0592      	lsls	r2, r2, #22
 37c:	d31e      	bcc.n	3bc <__wrap_fma+0x3b4>
 37e:	d00d      	beq.n	39c <__wrap_fma+0x394>
 380:	f150 0000 	adcs.w	r0, r0, #0
 384:	f151 0100 	adcs.w	r1, r1, #0
 388:	eb18 5811 	adds.w	r8, r8, r1, lsr #20
 38c:	dd20      	ble.n	3d0 <__wrap_fma+0x3c8>
 38e:	f368 511e 	bfi	r1, r8, #20, #11
 392:	ea41 71ce 	orr.w	r1, r1, lr, lsl #31
 396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 39a:	4770      	bx	lr
 39c:	f150 0000 	adcs.w	r0, r0, #0
 3a0:	f151 0100 	adcs.w	r1, r1, #0
 3a4:	f020 0001 	bic.w	r0, r0, #1
 3a8:	eb18 5811 	adds.w	r8, r8, r1, lsr #20
 3ac:	dd10      	ble.n	3d0 <__wrap_fma+0x3c8>
 3ae:	f368 511e 	bfi	r1, r8, #20, #11
 3b2:	ea41 71ce 	orr.w	r1, r1, lr, lsl #31
 3b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 3ba:	4770      	bx	lr
 3bc:	eb18 5811 	adds.w	r8, r8, r1, lsr #20
 3c0:	dd06      	ble.n	3d0 <__wrap_fma+0x3c8>
 3c2:	f368 511e 	bfi	r1, r8, #20, #11
 3c6:	ea41 71ce 	orr.w	r1, r1, lr, lsl #31
 3ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 3ce:	4770      	bx	lr
 3d0:	ea4f 71ce 	mov.w	r1, lr, lsl #31
 3d4:	2000      	movs	r0, #0
 3d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 3da:	4770      	bx	lr
 3dc:	f117 0f20 	cmn.w	r7, #32
 3e0:	da16      	bge.n	410 <__wrap_fma+0x408>
 3e2:	f117 0f40 	cmn.w	r7, #64	@ 0x40
 3e6:	da27      	bge.n	438 <__wrap_fma+0x430>
 3e8:	3801      	subs	r0, #1
 3ea:	f171 0100 	sbcs.w	r1, r1, #0
 3ee:	f172 0200 	sbcs.w	r2, r2, #0
 3f2:	f173 0300 	sbcs.w	r3, r3, #0
 3f6:	f040 0001 	orr.w	r0, r0, #1
 3fa:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 3fe:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 402:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 406:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 40a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 40e:	4770      	bx	lr
 410:	4264      	negs	r4, r4
 412:	41a8      	sbcs	r0, r5
 414:	41b1      	sbcs	r1, r6
 416:	f172 0200 	sbcs.w	r2, r2, #0
 41a:	f173 0300 	sbcs.w	r3, r3, #0
 41e:	ea40 0004 	orr.w	r0, r0, r4
 422:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 426:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 42a:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 42e:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 436:	4770      	bx	lr
 438:	2700      	movs	r7, #0
 43a:	1b3c      	subs	r4, r7, r4
 43c:	eb77 0505 	sbcs.w	r5, r7, r5
 440:	41b0      	sbcs	r0, r6
 442:	41b9      	sbcs	r1, r7
 444:	41ba      	sbcs	r2, r7
 446:	41bb      	sbcs	r3, r7
 448:	4320      	orrs	r0, r4
 44a:	4328      	orrs	r0, r5
 44c:	ec41 0420 	cfstrd	mvd0, [r1], {32}
 450:	ec43 2430 	cfstrd	mvd2, [r3], {48}	@ 0x30
 454:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 458:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
 45c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 460:	4770      	bx	lr
 462:	0f5e      	lsrs	r6, r3, #29
 464:	d102      	bne.n	46c <__wrap_fma+0x464>
 466:	1892      	adds	r2, r2, r2
 468:	415b      	adcs	r3, r3
 46a:	3f01      	subs	r7, #1
 46c:	3f03      	subs	r7, #3
 46e:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 472:	0a52      	lsrs	r2, r2, #9
 474:	ea42 52c3 	orr.w	r2, r2, r3, lsl #23
 478:	0a5b      	lsrs	r3, r3, #9
 47a:	4308      	orrs	r0, r1
 47c:	bf18      	it	ne
 47e:	f042 0201 	orrne.w	r2, r2, #1
 482:	ea6f 76d5 	mvn.w	r6, r5, lsr #31
 486:	ea43 73c6 	orr.w	r3, r3, r6, lsl #31
 48a:	eb17 0e0e 	adds.w	lr, r7, lr
 48e:	eb03 530e 	add.w	r3, r3, lr, lsl #20
 492:	d40e      	bmi.n	4b2 <__wrap_fma+0x4aa>
 494:	ec43 2410 	cfstrd	mvd2, [r3], {16}
 498:	ec45 4411 	cfstrd	mvd4, [r5], {17}
 49c:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
 4a0:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
 4a4:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 4a8:	ec51 0410 	cfldrd	mvd0, [r1], {16}
 4ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 4b0:	4770      	bx	lr
 4b2:	f117 0f40 	cmn.w	r7, #64	@ 0x40
 4b6:	f77f aeb7 	ble.w	228 <__wrap_fma+0x220>
 4ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 4be:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 4c2:	ec43 2410 	cfstrd	mvd2, [r3], {16}
 4c6:	ec45 4411 	cfstrd	mvd4, [r5], {17}
 4ca:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
 4ce:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
 4d2:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
 4d6:	ec51 0410 	cfldrd	mvd0, [r1], {16}
 4da:	f3c1 520a 	ubfx	r2, r1, #20, #11
 4de:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 4e2:	bf9a      	itte	ls
 4e4:	f001 4100 	andls.w	r1, r1, #2147483648	@ 0x80000000
 4e8:	2000      	movls	r0, #0
 4ea:	f1a1 4180 	subhi.w	r1, r1, #1073741824	@ 0x40000000
 4ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 4f2:	4770      	bx	lr

Disassembly of section .text.fma_fast:

00000000 <fma_fast-0x8>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	0 <fma_fast-0x8>
   6:	e003      	b.n	10 <fma_fast+0x8>

00000008 <fma_fast>:
   8:	46ec      	mov	ip, sp
   a:	fe10 f430 	mrc2	4, 0, pc, cr0, cr0, {1}
   e:	d4f7      	bmi.n	0 <fma_fast-0x8>
  10:	b530      	push	{r4, r5, lr}
  12:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  16:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  1a:	ec51 0404 	cfldrd	mvd0, [r1], {4}
  1e:	ec53 2405 	cfldrd	mvd2, [r3], {5}
  22:	fba0 4502 	umull	r4, r5, r0, r2
  26:	f05f 0e00 	movs.w	lr, #0
  2a:	fbe0 5e03 	umlal	r5, lr, r0, r3
  2e:	fbe1 5e02 	umlal	r5, lr, r1, r2
  32:	ec45 4420 	cfstrd	mvd4, [r5], {32}
  36:	2400      	movs	r4, #0
  38:	fbe1 e403 	umlal	lr, r4, r1, r3
  3c:	ec44 e430 	cfstrd	mvd14, [r4], {48}	@ 0x30
  40:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  44:	ec51 0450 	cfldrd	mvd0, [r1], {80}	@ 0x50
  48:	e9dc 2300 	ldrd	r2, r3, [ip]
  4c:	ec41 0410 	cfstrd	mvd0, [r1], {16}
  50:	ec43 2411 	cfstrd	mvd2, [r3], {17}
  54:	ee00 0401 	cdp	4, 0, cr0, cr0, cr1, {0}
  58:	ee10 0401 	cfmuls	mvf0, mvf0, mvf1
  5c:	ee80 0420 	cdp	4, 8, cr0, cr0, cr0, {1}
  60:	ec51 0410 	cfldrd	mvd0, [r1], {16}
  64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  68:	4770      	bx	lr

double_sci_m33.S.o:     file format elf32-littlearm


Disassembly of section .text.rtwopi:

00000000 <rtwopi-0x4>:
   0:	00000000 	.word	0x00000000

00000004 <rtwopi>:
	...
   c:	28be60db 	.word	0x28be60db
  10:	9391054a 	.word	0x9391054a
  14:	7f09d5f4 	.word	0x7f09d5f4
  18:	7d4d3770 	.word	0x7d4d3770
  1c:	36d8a566 	.word	0x36d8a566
  20:	4f10e410 	.word	0x4f10e410
  24:	7f9458ea 	.word	0x7f9458ea
  28:	f7aef158 	.word	0xf7aef158
  2c:	6dc91b8e 	.word	0x6dc91b8e
  30:	909374b8 	.word	0x909374b8
  34:	01924bba 	.word	0x01924bba
  38:	82746487 	.word	0x82746487
  3c:	3f877ac7 	.word	0x3f877ac7
  40:	2c4a69cf 	.word	0x2c4a69cf
  44:	ba208d7d 	.word	0xba208d7d
  48:	4baed121 	.word	0x4baed121
  4c:	3a671c09 	.word	0x3a671c09
  50:	ad17df90 	.word	0xad17df90
  54:	4e64758e 	.word	0x4e64758e
  58:	60d4ce7d 	.word	0x60d4ce7d
  5c:	272117e2 	.word	0x272117e2
  60:	ef7e4a0e 	.word	0xef7e4a0e
  64:	c7fe25ff 	.word	0xc7fe25ff
  68:	f7816603 	.word	0xf7816603
  6c:	fbcbc462 	.word	0xfbcbc462
  70:	d6829b47 	.word	0xd6829b47
  74:	db4d9fb3 	.word	0xdb4d9fb3
  78:	c9f2c26d 	.word	0xc9f2c26d
  7c:	d3d18fd9 	.word	0xd3d18fd9
  80:	a797fa8b 	.word	0xa797fa8b
  84:	5d49eeb1 	.word	0x5d49eeb1
  88:	faf97c5e 	.word	0xfaf97c5e
  8c:	cf41ce7d 	.word	0xcf41ce7d
  90:	e294a4ba 	.word	0xe294a4ba
  94:	9afed7ec 	.word	0x9afed7ec
  98:	47e35742 	.word	0x47e35742
  9c:	1580cc11 	.word	0x1580cc11

Disassembly of section .text.drrcore:

00000000 <drr_core>:
   0:	4b17      	ldr	r3, [pc, #92]	@ (60 <drr_core+0x60>)
   2:	f002 051f 	and.w	r5, r2, #31
   6:	f04f 0701 	mov.w	r7, #1
   a:	40af      	lsls	r7, r5
   c:	ea5f 1862 	movs.w	r8, r2, asr #5
  10:	fba7 4500 	umull	r4, r5, r7, r0
  14:	2600      	movs	r6, #0
  16:	fbe7 5601 	umlal	r5, r6, r7, r1
  1a:	eb03 0388 	add.w	r3, r3, r8, lsl #2
  1e:	f8d3 9010 	ldr.w	r9, [r3, #16]
  22:	fba9 a706 	umull	sl, r7, r9, r6
  26:	f8d3 900c 	ldr.w	r9, [r3, #12]
  2a:	fba9 a805 	umull	sl, r8, r9, r5
  2e:	fbe9 7866 	umaal	r7, r8, r9, r6
  32:	f8d3 9008 	ldr.w	r9, [r3, #8]
  36:	fb09 8806 	mla	r8, r9, r6, r8
  3a:	fbe9 7805 	umlal	r7, r8, r9, r5
  3e:	fba9 a604 	umull	sl, r6, r9, r4
  42:	f8d3 9004 	ldr.w	r9, [r3, #4]
  46:	fb09 8805 	mla	r8, r9, r5, r8
  4a:	fbe9 7804 	umlal	r7, r8, r9, r4
  4e:	f8d3 9000 	ldr.w	r9, [r3]
  52:	fb09 8804 	mla	r8, r9, r4, r8
  56:	19bf      	adds	r7, r7, r6
  58:	f148 0800 	adc.w	r8, r8, #0
  5c:	4770      	bx	lr
  5e:	0000      	.short	0x0000
  60:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_tan:

00000000 <__wrap_tan>:
   0:	b500      	push	{lr}
   2:	f7ff fffe 	bl	1a2 <sincos_raw>
   6:	f7ff fffe 	bl	0 <__aeabi_ddiv>
   a:	bd00      	pop	{pc}

Disassembly of section .text.__wrap_sin_cos:

00000000 <__wrap_sincos-0x194>:
   0:	ea50 3201 	orrs.w	r2, r0, r1, lsl #12
   4:	bf08      	it	eq
   6:	f041 4100 	orreq.w	r1, r1, #2147483648	@ 0x80000000
   a:	f441 2100 	orr.w	r1, r1, #524288	@ 0x80000
   e:	000b      	movs	r3, r1
  10:	0002      	movs	r2, r0
  12:	4770      	bx	lr
  14:	b90b      	cbnz	r3, 1a <__wrap_sincos-0x17a>
  16:	2000      	movs	r0, #0
  18:	2100      	movs	r1, #0
  1a:	2200      	movs	r2, #0
  1c:	f240 0300 	movw	r3, #0
  20:	f6c3 73f0 	movt	r3, #16368	@ 0x3ff0
  24:	f01c 0f02 	tst.w	ip, #2
  28:	bf1c      	itt	ne
  2a:	4610      	movne	r0, r2
  2c:	4619      	movne	r1, r3
  2e:	4770      	bx	lr
  30:	2200      	movs	r2, #0
  32:	2300      	movs	r3, #0
  34:	2400      	movs	r4, #0
  36:	f05f 4500 	movs.w	r5, #2147483648	@ 0x80000000
  3a:	e104      	b.n	246 <__wrap_cos+0x8c>
  3c:	f84d cd04 	str.w	ip, [sp, #-4]!
  40:	f05f 0c00 	movs.w	ip, #0
  44:	f10c 0c04 	add.w	ip, ip, #4
  48:	f102 0204 	add.w	r2, r2, #4
  4c:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
  50:	ea98 79e8 	eors.w	r9, r8, r8, asr #31
  54:	f1b9 7f80 	cmp.w	r9, #16777216	@ 0x1000000
  58:	d202      	bcs.n	60 <__wrap_sincos-0x134>
  5a:	f1bc 0f40 	cmp.w	ip, #64	@ 0x40
  5e:	d1f1      	bne.n	44 <__wrap_sincos-0x150>
  60:	ea97 77e8 	eors.w	r7, r7, r8, asr #31
  64:	f241 16a6 	movw	r6, #4518	@ 0x11a6
  68:	f6c0 3646 	movt	r6, #2886	@ 0xb46
  6c:	fba9 a006 	umull	sl, r0, r9, r6
  70:	f24d 5611 	movw	r6, #54545	@ 0xd511
  74:	f6c4 067e 	movt	r6, #18558	@ 0x487e
  78:	fba7 a106 	umull	sl, r1, r7, r6
  7c:	fbe9 0166 	umaal	r0, r1, r9, r6
  80:	2606      	movs	r6, #6
  82:	fbe7 0106 	umlal	r0, r1, r7, r6
  86:	fb09 1106 	mla	r1, r9, r6, r1
  8a:	f1dc 0a20 	rsbs	sl, ip, #32
  8e:	d457      	bmi.n	140 <__wrap_sincos-0x54>
  90:	fa21 f30c 	lsr.w	r3, r1, ip
  94:	fa20 f20c 	lsr.w	r2, r0, ip
  98:	fa01 f90a 	lsl.w	r9, r1, sl
  9c:	ea42 0209 	orr.w	r2, r2, r9
  a0:	fba2 9403 	umull	r9, r4, r2, r3
  a4:	fba2 9503 	umull	r9, r5, r2, r3
  a8:	fbe3 4563 	umaal	r4, r5, r3, r3
  ac:	fba4 9605 	umull	r9, r6, r4, r5
  b0:	fba4 9705 	umull	r9, r7, r4, r5
  b4:	fbe5 6765 	umaal	r6, r7, r5, r5
  b8:	08f6      	lsrs	r6, r6, #3
  ba:	ea56 7647 	orrs.w	r6, r6, r7, lsl #29
  be:	f04f 39aa 	mov.w	r9, #2863311530	@ 0xaaaaaaaa
  c2:	fba6 6709 	umull	r6, r7, r6, r9
  c6:	ebd4 0607 	rsbs	r6, r4, r7
  ca:	eb75 0745 	sbcs.w	r7, r5, r5, lsl #1
  ce:	ea5f 3927 	movs.w	r9, r7, asr #12
  d2:	0b36      	lsrs	r6, r6, #12
  d4:	eb56 5607 	adcs.w	r6, r6, r7, lsl #20
  d8:	f159 677f 	adcs.w	r7, r9, #267386880	@ 0xff00000
  dc:	f117 5740 	adds.w	r7, r7, #805306368	@ 0x30000000
  e0:	b4c0      	push	{r6, r7}
  e2:	fba0 9205 	umull	r9, r2, r0, r5
  e6:	fba1 9304 	umull	r9, r3, r1, r4
  ea:	fbe1 2365 	umaal	r2, r3, r1, r5
  ee:	fba2 9605 	umull	r9, r6, r2, r5
  f2:	fba3 9704 	umull	r9, r7, r3, r4
  f6:	fbe3 6765 	umaal	r6, r7, r3, r5
  fa:	f04f 39aa 	mov.w	r9, #2863311530	@ 0xaaaaaaaa
  fe:	fba2 a409 	umull	sl, r4, r2, r9
 102:	2500      	movs	r5, #0
 104:	fbe3 4509 	umlal	r4, r5, r3, r9
 108:	1964      	adds	r4, r4, r5
 10a:	f155 0500 	adcs.w	r5, r5, #0
 10e:	f04f 3988 	mov.w	r9, #2290649224	@ 0x88888888
 112:	fba6 2309 	umull	r2, r3, r6, r9
 116:	ebb4 1413 	subs.w	r4, r4, r3, lsr #4
 11a:	f165 0500 	sbc.w	r5, r5, #0
 11e:	ebb0 0094 	subs.w	r0, r0, r4, lsr #2
 122:	eb61 01a5 	sbc.w	r1, r1, r5, asr #2
 126:	ebb0 7085 	subs.w	r0, r0, r5, lsl #30
 12a:	f161 0100 	sbc.w	r1, r1, #0
 12e:	f5cc 6480 	rsb	r4, ip, #1024	@ 0x400
 132:	f1a4 040e 	sub.w	r4, r4, #14
 136:	f7ff fffe 	bl	a <__wrap_sincos-0x18a>
 13a:	e8bd 10c0 	ldmia.w	sp!, {r6, r7, ip}
 13e:	e00c      	b.n	15a <__wrap_sincos-0x3a>
 140:	f5cc 6480 	rsb	r4, ip, #1024	@ 0x400
 144:	f1a4 040e 	sub.w	r4, r4, #14
 148:	f7ff fffe 	bl	a <__wrap_sincos-0x18a>
 14c:	f85d cb04 	ldr.w	ip, [sp], #4
 150:	2600      	movs	r6, #0
 152:	f240 0700 	movw	r7, #0
 156:	f6c3 77f0 	movt	r7, #16368	@ 0x3ff0
 15a:	ea5f 78d8 	movs.w	r8, r8, lsr #31
 15e:	f368 0c00 	bfi	ip, r8, #0, #1
 162:	ea5f 096c 	movs.w	r9, ip, asr #1
 166:	d40f      	bmi.n	188 <__wrap_sincos-0xc>
 168:	ea5f 0969 	movs.w	r9, r9, asr #1
 16c:	d306      	bcc.n	17c <__wrap_sincos-0x18>
 16e:	f01c 0c04 	ands.w	ip, ip, #4
 172:	ea57 714c 	orrs.w	r1, r7, ip, lsl #29
 176:	0030      	movs	r0, r6
 178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 17c:	ea9c 0c9c 	eors.w	ip, ip, ip, lsr #2
 180:	ea51 71cc 	orrs.w	r1, r1, ip, lsl #31
 184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 188:	f01c 0404 	ands.w	r4, ip, #4
 18c:	ea97 7744 	eors.w	r7, r7, r4, lsl #29
 190:	b4c0      	push	{r6, r7}
 192:	e0a6      	b.n	2e2 <__wrap_cos+0x128>

00000194 <__wrap_sincos>:
 194:	b53c      	push	{r2, r3, r4, r5, lr}
 196:	f000 f804 	bl	1a2 <sincos_raw>
 19a:	bc30      	pop	{r4, r5}
 19c:	c403      	stmia	r4!, {r0, r1}
 19e:	c50c      	stmia	r5!, {r2, r3}
 1a0:	bd30      	pop	{r4, r5, pc}

000001a2 <sincos_raw>:
 1a2:	f011 4c00 	ands.w	ip, r1, #2147483648	@ 0x80000000
 1a6:	ea5f 0c5c 	movs.w	ip, ip, lsr #1
 1aa:	f05c 4c00 	orrs.w	ip, ip, #2147483648	@ 0x80000000
 1ae:	e006      	b.n	1be <__wrap_cos+0x4>

000001b0 <__wrap_sin>:
 1b0:	ea5f 7c51 	movs.w	ip, r1, lsr #29
 1b4:	f01c 0c04 	ands.w	ip, ip, #4
 1b8:	e001      	b.n	1be <__wrap_cos+0x4>

000001ba <__wrap_cos>:
 1ba:	f05f 0c02 	movs.w	ip, #2
 1be:	f3c1 530a 	ubfx	r3, r1, #20, #11
 1c2:	f2a3 32ff 	subw	r2, r3, #1023	@ 0x3ff
 1c6:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 1ca:	f43f af19 	beq.w	0 <__wrap_sincos-0x194>
 1ce:	f112 0f20 	cmn.w	r2, #32
 1d2:	f6ff af1f 	blt.w	14 <__wrap_sincos-0x180>
 1d6:	2301      	movs	r3, #1
 1d8:	f363 511f 	bfi	r1, r3, #20, #12
 1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1e0:	f102 020c 	add.w	r2, r2, #12
 1e4:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
 1e8:	ea5f 7498 	movs.w	r4, r8, lsr #30
 1ec:	f144 0400 	adc.w	r4, r4, #0
 1f0:	eba8 7884 	sub.w	r8, r8, r4, lsl #30
 1f4:	eb0c 0c44 	add.w	ip, ip, r4, lsl #1
 1f8:	ea4c 7cd8 	orr.w	ip, ip, r8, lsr #31
 1fc:	ea97 77e8 	eors.w	r7, r7, r8, asr #31
 200:	ea98 78e8 	eors.w	r8, r8, r8, asr #31
 204:	f5b8 0f80 	cmp.w	r8, #4194304	@ 0x400000
 208:	f4ff af18 	bcc.w	3c <__wrap_sincos-0x158>
 20c:	f241 19a6 	movw	r9, #4518	@ 0x11a6
 210:	f6c0 3946 	movt	r9, #2886	@ 0xb46
 214:	fba8 a009 	umull	sl, r0, r8, r9
 218:	f24d 5911 	movw	r9, #54545	@ 0xd511
 21c:	f6c4 097e 	movt	r9, #18558	@ 0x487e
 220:	fba7 a109 	umull	sl, r1, r7, r9
 224:	fbe8 0169 	umaal	r0, r1, r8, r9
 228:	f05f 0906 	movs.w	r9, #6
 22c:	fbe7 0109 	umlal	r0, r1, r7, r9
 230:	fb08 1109 	mla	r1, r8, r9, r1
 234:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 238:	f4ff aefa 	bcc.w	30 <__wrap_sincos-0x164>
 23c:	0eca      	lsrs	r2, r1, #27
 23e:	4b7c      	ldr	r3, [pc, #496]	@ (430 <dsc_h1c+0x1c>)
 240:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 244:	cb3c      	ldmia	r3, {r2, r3, r4, r5}
 246:	1a80      	subs	r0, r0, r2
 248:	4199      	sbcs	r1, r3
 24a:	d410      	bmi.n	26e <__wrap_cos+0xb4>
 24c:	ea5f 066c 	movs.w	r6, ip, asr #1
 250:	d436      	bmi.n	2c0 <__wrap_cos+0x106>
 252:	1076      	asrs	r6, r6, #1
 254:	d21c      	bcs.n	290 <__wrap_cos+0xd6>
 256:	f000 f86c 	bl	332 <dsc_h0>
 25a:	f000 f8af 	bl	3bc <dsc_h0s>
 25e:	f7ff fffe 	bl	6 <__wrap_sincos-0x18e>
 262:	ea9c 0c9c 	eors.w	ip, ip, ip, lsr #2
 266:	ea51 71cc 	orrs.w	r1, r1, ip, lsl #31
 26a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 26e:	ea5f 066c 	movs.w	r6, ip, asr #1
 272:	d449      	bmi.n	308 <__wrap_cos+0x14e>
 274:	1076      	asrs	r6, r6, #1
 276:	d217      	bcs.n	2a8 <__wrap_cos+0xee>
 278:	f000 f858 	bl	32c <dsc_h1>
 27c:	f000 f8ac 	bl	3d8 <dsc_h1s>
 280:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
 284:	ea9c 0c9c 	eors.w	ip, ip, ip, lsr #2
 288:	ea51 71cc 	orrs.w	r1, r1, ip, lsl #31
 28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 290:	f000 f84f 	bl	332 <dsc_h0>
 294:	f000 f8af 	bl	3f6 <dsc_h0c>
 298:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
 29c:	f01c 0c04 	ands.w	ip, ip, #4
 2a0:	ea51 714c 	orrs.w	r1, r1, ip, lsl #29
 2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 2a8:	f000 f840 	bl	32c <dsc_h1>
 2ac:	f000 f8b2 	bl	414 <dsc_h1c>
 2b0:	f7ff fffe 	bl	6 <__wrap_sincos-0x18e>
 2b4:	f01c 0c04 	ands.w	ip, ip, #4
 2b8:	ea51 714c 	orrs.w	r1, r1, ip, lsl #29
 2bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 2c0:	f000 f837 	bl	332 <dsc_h0>
 2c4:	b4fc      	push	{r2, r3, r4, r5, r6, r7}
 2c6:	f000 f896 	bl	3f6 <dsc_h0c>
 2ca:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
 2ce:	f01c 0404 	ands.w	r4, ip, #4
 2d2:	ea91 7144 	eors.w	r1, r1, r4, lsl #29
 2d6:	bcfc      	pop	{r2, r3, r4, r5, r6, r7}
 2d8:	b403      	push	{r0, r1}
 2da:	f000 f86f 	bl	3bc <dsc_h0s>
 2de:	f7ff fffe 	bl	6 <__wrap_sincos-0x18e>
 2e2:	ea9c 045c 	eors.w	r4, ip, ip, lsr #1
 2e6:	ea94 049c 	eors.w	r4, r4, ip, lsr #2
 2ea:	ea91 71c4 	eors.w	r1, r1, r4, lsl #31
 2ee:	f01c 0f02 	tst.w	ip, #2
 2f2:	bf1d      	ittte	ne
 2f4:	4602      	movne	r2, r0
 2f6:	460b      	movne	r3, r1
 2f8:	bc03      	popne	{r0, r1}
 2fa:	bc0c      	popeq	{r2, r3}
 2fc:	f01c 4480 	ands.w	r4, ip, #1073741824	@ 0x40000000
 300:	ea91 0144 	eors.w	r1, r1, r4, lsl #1
 304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 308:	f000 f810 	bl	32c <dsc_h1>
 30c:	b4fc      	push	{r2, r3, r4, r5, r6, r7}
 30e:	f000 f881 	bl	414 <dsc_h1c>
 312:	f7ff fffe 	bl	6 <__wrap_sincos-0x18e>
 316:	f01c 0404 	ands.w	r4, ip, #4
 31a:	ea91 7144 	eors.w	r1, r1, r4, lsl #29
 31e:	bcfc      	pop	{r2, r3, r4, r5, r6, r7}
 320:	b403      	push	{r0, r1}
 322:	f000 f859 	bl	3d8 <dsc_h1s>
 326:	f7ff fffe 	bl	0 <__wrap_sincos-0x194>
 32a:	e7da      	b.n	2e2 <__wrap_cos+0x128>

0000032c <dsc_h1>:
 32c:	4240      	negs	r0, r0
 32e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1

00000332 <dsc_h0>:
 332:	fba1 6701 	umull	r6, r7, r1, r1
 336:	fba0 2301 	umull	r2, r3, r0, r1
 33a:	087f      	lsrs	r7, r7, #1
 33c:	ea4f 0636 	mov.w	r6, r6, rrx
 340:	18f2      	adds	r2, r6, r3
 342:	f147 0300 	adc.w	r3, r7, #0
 346:	fba3 7600 	umull	r7, r6, r3, r0
 34a:	fbe2 7601 	umlal	r7, r6, r2, r1
 34e:	2700      	movs	r7, #0
 350:	fbe3 6701 	umlal	r6, r7, r3, r1
 354:	f04f 3855 	mov.w	r8, #1431655765	@ 0x55555555
 358:	fba6 9608 	umull	r9, r6, r6, r8
 35c:	f04f 0900 	mov.w	r9, #0
 360:	fbe7 6908 	umlal	r6, r9, r7, r8
 364:	eb16 0609 	adds.w	r6, r6, r9
 368:	f159 0700 	adcs.w	r7, r9, #0
 36c:	1b86      	subs	r6, r0, r6
 36e:	eb71 0707 	sbcs.w	r7, r1, r7
 372:	ea4f 3003 	mov.w	r0, r3, lsl #12
 376:	ea40 5012 	orr.w	r0, r0, r2, lsr #20
 37a:	fba0 0900 	umull	r0, r9, r0, r0
 37e:	fbe9 0908 	umlal	r0, r9, r9, r8
 382:	fba9 0801 	umull	r0, r8, r9, r1
 386:	f04f 3033 	mov.w	r0, #858993459	@ 0x33333333
 38a:	fba8 0800 	umull	r0, r8, r8, r0
 38e:	fb58 fa11 	smmulr	sl, r8, r1
 392:	f64a 20aa 	movw	r0, #43690	@ 0xaaaa
 396:	f6c2 20aa 	movt	r0, #10922	@ 0x2aaa
 39a:	fb60 991a 	smmlsr	r9, r0, sl, r9
 39e:	ebb2 1249 	subs.w	r2, r2, r9, lsl #5
 3a2:	eb73 63d9 	sbcs.w	r3, r3, r9, lsr #27
 3a6:	fb5a fa11 	smmulr	sl, sl, r1
 3aa:	f04f 60c3 	mov.w	r0, #102236160	@ 0x6180000
 3ae:	fb6a 8810 	smmlsr	r8, sl, r0, r8
 3b2:	eb16 1648 	adds.w	r6, r6, r8, lsl #5
 3b6:	eb57 67d8 	adcs.w	r7, r7, r8, lsr #27
 3ba:	4770      	bx	lr

000003bc <dsc_h0s>:
 3bc:	fba2 8004 	umull	r8, r0, r2, r4
 3c0:	f04f 0100 	mov.w	r1, #0
 3c4:	fbe3 0104 	umlal	r0, r1, r3, r4
 3c8:	fba6 8305 	umull	r8, r3, r6, r5
 3cc:	fbe7 3405 	umlal	r3, r4, r7, r5
 3d0:	1a18      	subs	r0, r3, r0
 3d2:	eb64 0101 	sbc.w	r1, r4, r1
 3d6:	4770      	bx	lr

000003d8 <dsc_h1s>:
 3d8:	fba2 8004 	umull	r8, r0, r2, r4
 3dc:	f04f 0100 	mov.w	r1, #0
 3e0:	fbe3 0104 	umlal	r0, r1, r3, r4
 3e4:	fba6 8305 	umull	r8, r3, r6, r5
 3e8:	4264      	negs	r4, r4
 3ea:	fbe7 3405 	umlal	r3, r4, r7, r5
 3ee:	1818      	adds	r0, r3, r0
 3f0:	eb44 0101 	adc.w	r1, r4, r1
 3f4:	4770      	bx	lr

000003f6 <dsc_h0c>:
 3f6:	fba2 8005 	umull	r8, r0, r2, r5
 3fa:	f04f 0100 	mov.w	r1, #0
 3fe:	fbe3 0105 	umlal	r0, r1, r3, r5
 402:	fba6 8304 	umull	r8, r3, r6, r4
 406:	426d      	negs	r5, r5
 408:	fbe7 3504 	umlal	r3, r5, r7, r4
 40c:	1818      	adds	r0, r3, r0
 40e:	eb45 0101 	adc.w	r1, r5, r1
 412:	4770      	bx	lr

00000414 <dsc_h1c>:
 414:	fba2 8005 	umull	r8, r0, r2, r5
 418:	f04f 0100 	mov.w	r1, #0
 41c:	fbe3 0105 	umlal	r0, r1, r3, r5
 420:	fba6 8304 	umull	r8, r3, r6, r4
 424:	fbe7 3504 	umlal	r3, r5, r7, r4
 428:	1a18      	subs	r0, r3, r0
 42a:	eb65 0101 	sbc.w	r1, r5, r1
 42e:	4770      	bx	lr
 430:	00000000 	.word	0x00000000

Disassembly of section .text.dpack:

00000000 <dnegpack_q63>:
   0:	4240      	negs	r0, r0
   2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1

00000006 <dpack_q63>:
   6:	f240 34f3 	movw	r4, #1011	@ 0x3f3

0000000a <dpack_q>:
   a:	fab1 f281 	clz	r2, r1
   e:	2a0c      	cmp	r2, #12
  10:	d20c      	bcs.n	2c <dpack_q+0x22>
  12:	3215      	adds	r2, #21
  14:	fa11 f302 	lsls.w	r3, r1, r2
  18:	f1c2 0220 	rsb	r2, r2, #32
  1c:	40d0      	lsrs	r0, r2
  1e:	fa21 f102 	lsr.w	r1, r1, r2
  22:	4422      	add	r2, r4
  24:	4158      	adcs	r0, r3
  26:	eb41 5102 	adc.w	r1, r1, r2, lsl #20
  2a:	4770      	bx	lr
  2c:	b169      	cbz	r1, 4a <dpack_q+0x40>
  2e:	f1c2 022b 	rsb	r2, r2, #43	@ 0x2b
  32:	fa30 f302 	lsrs.w	r3, r0, r2
  36:	f1c2 0220 	rsb	r2, r2, #32
  3a:	4091      	lsls	r1, r2
  3c:	4090      	lsls	r0, r2
  3e:	4319      	orrs	r1, r3
  40:	eba4 0202 	sub.w	r2, r4, r2
  44:	eb01 5102 	add.w	r1, r1, r2, lsl #20
  48:	4770      	bx	lr
  4a:	0001      	movs	r1, r0
  4c:	f04f 0000 	mov.w	r0, #0
  50:	f1a4 0420 	sub.w	r4, r4, #32
  54:	d1d9      	bne.n	a <dpack_q>
  56:	4770      	bx	lr

Disassembly of section .text.dreduce:

00000000 <dreduce>:
   0:	2701      	movs	r7, #1
   2:	f367 511f 	bfi	r1, r7, #20, #12
   6:	fa17 f803 	lsls.w	r8, r7, r3
   a:	d017      	beq.n	3c <dreduce+0x3c>
   c:	fba0 0708 	umull	r0, r7, r0, r8
  10:	fb01 7108 	mla	r1, r1, r8, r7
  14:	fba1 7806 	umull	r7, r8, r1, r6
  18:	ea5f 46d8 	movs.w	r6, r8, lsr #19
  1c:	1992      	adds	r2, r2, r6
  1e:	fba6 7804 	umull	r7, r8, r6, r4
  22:	fb06 8805 	mla	r8, r6, r5, r8
  26:	0309      	lsls	r1, r1, #12
  28:	ea51 5110 	orrs.w	r1, r1, r0, lsr #20
  2c:	ebd7 3000 	rsbs	r0, r7, r0, lsl #12
  30:	eb61 0108 	sbc.w	r1, r1, r8
  34:	42a9      	cmp	r1, r5
  36:	bf38      	it	cc
  38:	4770      	bxcc	lr
  3a:	e00b      	b.n	54 <dreduce+0x54>
  3c:	330c      	adds	r3, #12
  3e:	2701      	movs	r7, #1
  40:	fa17 f803 	lsls.w	r8, r7, r3
  44:	d00f      	beq.n	66 <dreduce+0x66>
  46:	fba0 0708 	umull	r0, r7, r0, r8
  4a:	fb01 7108 	mla	r1, r1, r8, r7
  4e:	42a9      	cmp	r1, r5
  50:	bf38      	it	cc
  52:	4770      	bxcc	lr
  54:	bf08      	it	eq
  56:	42a0      	cmpeq	r0, r4
  58:	bf38      	it	cc
  5a:	4770      	bxcc	lr
  5c:	1b00      	subs	r0, r0, r4
  5e:	eb61 0105 	sbc.w	r1, r1, r5
  62:	3201      	adds	r2, #1
  64:	4770      	bx	lr
  66:	f103 0320 	add.w	r3, r3, #32
  6a:	fa11 f603 	lsls.w	r6, r1, r3
  6e:	f1d3 0320 	rsbs	r3, r3, #32
  72:	40d8      	lsrs	r0, r3
  74:	40d9      	lsrs	r1, r3
  76:	4330      	orrs	r0, r6
  78:	4770      	bx	lr

Disassembly of section .text.exptab:

00000000 <exptab0>:
	...
   8:	08b15304 	.word	0x08b15304
   c:	0f851860 	.word	0x0f851860
  10:	2af2e5c8 	.word	0x2af2e5c8
  14:	1e27076e 	.word	0x1e27076e
  18:	21b2120d 	.word	0x21b2120d
  1c:	2f571204 	.word	0x2f571204
  20:	bc7c5512 	.word	0xbc7c5512
  24:	3f7230da 	.word	0x3f7230da
  28:	a517a717 	.word	0xa517a717
  2c:	4e993155 	.word	0x4e993155
  30:	0abf0d9d 	.word	0x0abf0d9d
  34:	5fabe0ee 	.word	0x5fabe0ee
  38:	9c6defe3 	.word	0x9c6defe3
  3c:	6fad3676 	.word	0x6fad3676
  40:	e3cc7b69 	.word	0xe3cc7b69
  44:	7ebd623d 	.word	0x7ebd623d
  48:	820681f0 	.word	0x820681f0
  4c:	8f42faf3 	.word	0x8f42faf3
  50:	8ab7d537 	.word	0x8ab7d537
  54:	9ec81353 	.word	0x9ec81353
  58:	20b3ab7f 	.word	0x20b3ab7f
  5c:	af701549 	.word	0xaf701549

00000060 <exptab1>:
	...
  68:	15885e02 	.word	0x15885e02
  6c:	00ff8055 	.word	0x00ff8055
  70:	b1067890 	.word	0xb1067890
  74:	01fe02a6 	.word	0x01fe02a6
  78:	f0214edc 	.word	0xf0214edc
  7c:	02fb88eb 	.word	0x02fb88eb
  80:	1f807c7a 	.word	0x1f807c7a
  84:	03f81516 	.word	0x03f81516
  88:	d1a95d3c 	.word	0xd1a95d3c
  8c:	04f3a910 	.word	0x04f3a910
  90:	f56c46aa 	.word	0xf56c46aa
  94:	05ee46c1 	.word	0x05ee46c1
  98:	ebe465ff 	.word	0xebe465ff
  9c:	06e7f009 	.word	0x06e7f009
  a0:	9e0cc013 	.word	0x9e0cc013
  a4:	07e0a6c3 	.word	0x07e0a6c3
  a8:	91ecbfe1 	.word	0x91ecbfe1
  ac:	08d86cc4 	.word	0x08d86cc4
  b0:	ff5eafd5 	.word	0xff5eafd5
  b4:	09cf43dc 	.word	0x09cf43dc
  b8:	e4726a46 	.word	0xe4726a46
  bc:	0ac52dd7 	.word	0x0ac52dd7
  c0:	196e7e23 	.word	0x196e7e23
  c4:	0bba2c7b 	.word	0x0bba2c7b
  c8:	6471f5bf 	.word	0x6471f5bf
  cc:	0cae4187 	.word	0x0cae4187
  d0:	8cb8df61 	.word	0x8cb8df61
  d4:	0da16eb8 	.word	0x0da16eb8
  d8:	6d85a909 	.word	0x6d85a909
  dc:	0e93b5c5 	.word	0x0e93b5c5
  e0:	08b15331 	.word	0x08b15331
  e4:	0f851860 	.word	0x0f851860
  e8:	98e47130 	.word	0x98e47130
  ec:	10759835 	.word	0x10759835

000000f0 <exptab2>:
  f0:	05551559 	.word	0x05551559
  f4:	000fff80 	.word	0x000fff80
  f8:	8febc309 	.word	0x8febc309
  fc:	002ffb80 	.word	0x002ffb80
 100:	9a0e91b1 	.word	0x9a0e91b1
 104:	004ff382 	.word	0x004ff382
 108:	22fde71f 	.word	0x22fde71f
 10c:	006fe787 	.word	0x006fe787
 110:	299aa0c3 	.word	0x299aa0c3
 114:	008fd78f 	.word	0x008fd78f
 118:	ac66434f 	.word	0xac66434f
 11c:	00afc39b 	.word	0x00afc39b
 120:	a9832a41 	.word	0xa9832a41
 124:	00cfabad 	.word	0x00cfabad
 128:	1eb4b74f 	.word	0x1eb4b74f
 12c:	00ef8fc6 	.word	0x00ef8fc6
 130:	095f81b6 	.word	0x095f81b6
 134:	010f6fe6 	.word	0x010f6fe6
 138:	66898567 	.word	0x66898567
 13c:	012f4c0e 	.word	0x012f4c0e
 140:	32da521a 	.word	0x32da521a
 144:	014f2440 	.word	0x014f2440
 148:	6a9b3a48 	.word	0x6a9b3a48
 14c:	016ef87c 	.word	0x016ef87c
 150:	09b781ff 	.word	0x09b781ff
 154:	018ec8c4 	.word	0x018ec8c4
 158:	0bbc8d9c 	.word	0x0bbc8d9c
 15c:	01ae9518 	.word	0x01ae9518
 160:	6bda1070 	.word	0x6bda1070
 164:	01ce5d79 	.word	0x01ce5d79
 168:	24e23b3a 	.word	0x24e23b3a
 16c:	01ee21e9 	.word	0x01ee21e9

00000170 <logtab0>:
 170:	33957338 	.word	0x33957338
 174:	a0ec7f42 	.word	0xa0ec7f42
 178:	f5fa1431 	.word	0xf5fa1431
 17c:	918986bd 	.word	0x918986bd
 180:	e6fa026b 	.word	0xe6fa026b
 184:	8391f2e0 	.word	0x8391f2e0
 188:	071282e6 	.word	0x071282e6
 18c:	7751a813 	.word	0x7751a813
 190:	68212621 	.word	0x68212621
 194:	6a73b26a 	.word	0x6a73b26a
 198:	0abf0d9d 	.word	0x0abf0d9d
 19c:	5fabe0ee 	.word	0x5fabe0ee
 1a0:	b7e0b419 	.word	0xb7e0b419
 1a4:	546ab61c 	.word	0x546ab61c
 1a8:	3de59695 	.word	0x3de59695
 1ac:	48a507ef 	.word	0x48a507ef
 1b0:	55e5cbd1 	.word	0x55e5cbd1
 1b4:	3c4e0edc 	.word	0x3c4e0edc
 1b8:	e8ad68ce 	.word	0xe8ad68ce
 1bc:	32a4b539 	.word	0x32a4b539
 1c0:	96fa3ccb 	.word	0x96fa3ccb
 1c4:	289a56d9 	.word	0x289a56d9
 1c8:	a11cb2c9 	.word	0xa11cb2c9
 1cc:	21aefcf9 	.word	0x21aefcf9
 1d0:	e56b4b86 	.word	0xe56b4b86
 1d4:	16f0d28a 	.word	0x16f0d28a
 1d8:	08b15304 	.word	0x08b15304
 1dc:	0f851860 	.word	0x0f851860
 1e0:	9e0cc002 	.word	0x9e0cc002
 1e4:	07e0a6c3 	.word	0x07e0a6c3
	...

000001f0 <exprrdata>:
 1f0:	d1cf79ac 	.word	0xd1cf79ac
 1f4:	b17217f7 	.word	0xb17217f7
 1f8:	b8aa3b29 	.word	0xb8aa3b29

Disassembly of section .text.__wrap_exp:

00000000 <__wrap_exp-0x2a>:
   0:	ea4f 20c1 	mov.w	r0, r1, lsl #11
   4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
   8:	0049      	lsls	r1, r1, #1
   a:	f143 0320 	adc.w	r3, r3, #32
   e:	f240 0100 	movw	r1, #0
  12:	f6c3 71f0 	movt	r1, #16368	@ 0x3ff0
  16:	f1c3 030b 	rsb	r3, r3, #11
  1a:	fa20 f003 	lsr.w	r0, r0, r3
  1e:	bf38      	it	cc
  20:	4770      	bxcc	lr
  22:	4240      	negs	r0, r0
  24:	f161 0100 	sbc.w	r1, r1, #0
  28:	4770      	bx	lr

0000002a <__wrap_exp>:
  2a:	ea5f 7cd1 	movs.w	ip, r1, lsr #31
  2e:	f3c1 530a 	ubfx	r3, r1, #20, #11
  32:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  36:	2b0c      	cmp	r3, #12
  38:	da62      	bge.n	100 <__wrap_exp+0xd6>
  3a:	f113 0f20 	cmn.w	r3, #32
  3e:	dddf      	ble.n	0 <__wrap_exp-0x2a>
  40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  44:	4c3c      	ldr	r4, [pc, #240]	@ (138 <__wrap_exp+0x10e>)
  46:	cc70      	ldmia	r4, {r4, r5, r6}
  48:	f04f 0200 	mov.w	r2, #0
  4c:	f7ff fffe 	bl	0 <__wrap_exp-0x2a>
  50:	f01c 0f01 	tst.w	ip, #1
  54:	d004      	beq.n	60 <__wrap_exp+0x36>
  56:	ea6f 0202 	mvn.w	r2, r2
  5a:	1a20      	subs	r0, r4, r0
  5c:	eb65 0101 	sbc.w	r1, r5, r1
  60:	f202 3cfe 	addw	ip, r2, #1022	@ 0x3fe
  64:	f240 73fe 	movw	r3, #2046	@ 0x7fe
  68:	459c      	cmp	ip, r3
  6a:	d25c      	bcs.n	126 <__wrap_exp+0xfc>
  6c:	0f0a      	lsrs	r2, r1, #28
  6e:	4b33      	ldr	r3, [pc, #204]	@ (13c <__wrap_exp+0x112>)
  70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  74:	cb0c      	ldmia	r3, {r2, r3}
  76:	f002 053f 	and.w	r5, r2, #63	@ 0x3f
  7a:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
  7e:	1a80      	subs	r0, r0, r2
  80:	4199      	sbcs	r1, r3
  82:	0e0a      	lsrs	r2, r1, #24
  84:	4b2e      	ldr	r3, [pc, #184]	@ (140 <__wrap_exp+0x116>)
  86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  8a:	cb18      	ldmia	r3, {r3, r4}
  8c:	f502 7280 	add.w	r2, r2, #256	@ 0x100
  90:	4355      	muls	r5, r2
  92:	1ac0      	subs	r0, r0, r3
  94:	41a1      	sbcs	r1, r4
  96:	0d4a      	lsrs	r2, r1, #21
  98:	4b2a      	ldr	r3, [pc, #168]	@ (144 <__wrap_exp+0x11a>)
  9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  9e:	cb18      	ldmia	r3, {r3, r4}
  a0:	4412      	add	r2, r2
  a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
  a6:	fb05 5502 	mla	r5, r5, r2, r5
  aa:	1ac0      	subs	r0, r0, r3
  ac:	41a1      	sbcs	r1, r4
  ae:	028a      	lsls	r2, r1, #10
  b0:	ea52 5290 	orrs.w	r2, r2, r0, lsr #22
  b4:	f142 0200 	adc.w	r2, r2, #0
  b8:	fb82 3402 	smull	r3, r4, r2, r2
  bc:	0d5b      	lsrs	r3, r3, #21
  be:	ea53 23c4 	orrs.w	r3, r3, r4, lsl #11
  c2:	18c0      	adds	r0, r0, r3
  c4:	eb41 5154 	adc.w	r1, r1, r4, lsr #21
  c8:	fb84 3402 	smull	r3, r4, r4, r2
  cc:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  d0:	fb83 3404 	smull	r3, r4, r3, r4
  d4:	fb54 f311 	smmulr	r3, r4, r1
  d8:	eb04 0493 	add.w	r4, r4, r3, lsr #2
  dc:	eb10 0244 	adds.w	r2, r0, r4, lsl #1
  e0:	eb41 73e4 	adc.w	r3, r1, r4, asr #31
  e4:	00e9      	lsls	r1, r5, #3
  e6:	fba1 4002 	umull	r4, r0, r1, r2
  ea:	fbc1 0103 	smlal	r0, r1, r1, r3
  ee:	0a40      	lsrs	r0, r0, #9
  f0:	eb50 50c1 	adcs.w	r0, r0, r1, lsl #23
  f4:	ea4f 2151 	mov.w	r1, r1, lsr #9
  f8:	eb51 510c 	adcs.w	r1, r1, ip, lsl #20
  fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 104:	d107      	bne.n	116 <__wrap_exp+0xec>
 106:	ea50 3201 	orrs.w	r2, r0, r1, lsl #12
 10a:	bf0c      	ite	eq
 10c:	ea21 71e1 	biceq.w	r1, r1, r1, asr #31
 110:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 114:	4770      	bx	lr
 116:	2000      	movs	r0, #0
 118:	2100      	movs	r1, #0
 11a:	f01c 0f01 	tst.w	ip, #1
 11e:	bf08      	it	eq
 120:	f6c7 71f0 	movteq	r1, #32752	@ 0x7ff0
 124:	4770      	bx	lr
 126:	f04f 0000 	mov.w	r0, #0
 12a:	f04f 0100 	mov.w	r1, #0
 12e:	bfa8      	it	ge
 130:	f6c7 71f0 	movtge	r1, #32752	@ 0x7ff0
 134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 138:	000001f0 	.word	0x000001f0
	...

Disassembly of section .text.__wrap_log:

00000000 <__wrap_log-0x1de>:
   0:	f240 0100 	movw	r1, #0
   4:	f6cf 71f0 	movt	r1, #65520	@ 0xfff0
   8:	2000      	movs	r0, #0
   a:	4770      	bx	lr
   c:	ea50 3201 	orrs.w	r2, r0, r1, lsl #12
  10:	bf18      	it	ne
  12:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
  16:	4770      	bx	lr
  18:	ea7f 55a6 	mvns.w	r5, r6, asr #22
  1c:	f040 8119 	bne.w	252 <__wrap_log+0x74>
  20:	f44f 5480 	mov.w	r4, #4096	@ 0x1000
  24:	e120      	b.n	268 <__wrap_log+0x8a>
  26:	ea8c 3311 	eor.w	r3, ip, r1, lsr #12
  2a:	061b      	lsls	r3, r3, #24
  2c:	f040 80ee 	bne.w	20c <__wrap_log+0x2e>
  30:	f1bc 0f00 	cmp.w	ip, #0
  34:	d167      	bne.n	106 <__wrap_log-0xd8>
  36:	04c9      	lsls	r1, r1, #19
  38:	ea51 3150 	orrs.w	r1, r1, r0, lsr #13
  3c:	04c0      	lsls	r0, r0, #19
  3e:	fab1 f481 	clz	r4, r1
  42:	2c20      	cmp	r4, #32
  44:	d24b      	bcs.n	de <__wrap_log-0x100>
  46:	2501      	movs	r5, #1
  48:	40a5      	lsls	r5, r4
  4a:	fba0 2305 	umull	r2, r3, r0, r5
  4e:	fb01 3305 	mla	r3, r1, r5, r3
  52:	fba0 c503 	umull	ip, r5, r0, r3
  56:	fba1 c602 	umull	ip, r6, r1, r2
  5a:	fbe1 5663 	umaal	r5, r6, r1, r3
  5e:	ebb2 2215 	subs.w	r2, r2, r5, lsr #8
  62:	f163 0300 	sbc.w	r3, r3, #0
  66:	ebb2 6206 	subs.w	r2, r2, r6, lsl #24
  6a:	eb73 2316 	sbcs.w	r3, r3, r6, lsr #8
  6e:	fba0 c706 	umull	ip, r7, r0, r6
  72:	fba1 c805 	umull	ip, r8, r1, r5
  76:	fbe1 7866 	umaal	r7, r8, r1, r6
  7a:	f04f 3555 	mov.w	r5, #1431655765	@ 0x55555555
  7e:	fba7 c605 	umull	ip, r6, r7, r5
  82:	f05f 0c00 	movs.w	ip, #0
  86:	fbe8 6c05 	umlal	r6, ip, r8, r5
  8a:	eb16 060c 	adds.w	r6, r6, ip
  8e:	f14c 0c00 	adc.w	ip, ip, #0
  92:	eb12 3296 	adds.w	r2, r2, r6, lsr #14
  96:	f143 0300 	adc.w	r3, r3, #0
  9a:	eb12 428c 	adds.w	r2, r2, ip, lsl #18
  9e:	eb43 339c 	adc.w	r3, r3, ip, lsr #14
  a2:	fb58 f511 	smmulr	r5, r8, r1
  a6:	f05f 3733 	movs.w	r7, #858993459	@ 0x33333333
  aa:	fb55 f611 	smmulr	r6, r5, r1
  ae:	fb56 f817 	smmulr	r8, r6, r7
  b2:	eba5 1758 	sub.w	r7, r5, r8, lsr #5
  b6:	fb56 f511 	smmulr	r5, r6, r1
  ba:	f6c2 2680 	movt	r6, #10880	@ 0x2a80
  be:	fb56 f515 	smmulr	r5, r6, r5
  c2:	eb07 3715 	add.w	r7, r7, r5, lsr #12
  c6:	ebb2 2047 	subs.w	r0, r2, r7, lsl #9
  ca:	eb63 51d7 	sbc.w	r1, r3, r7, lsr #23
  ce:	f5c4 6480 	rsb	r4, r4, #1024	@ 0x400
  d2:	f1a4 0415 	sub.w	r4, r4, #21
  d6:	f7ff fffe 	bl	a <__wrap_log-0x1d4>
  da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  de:	fab0 f480 	clz	r4, r0
  e2:	fa10 f104 	lsls.w	r1, r0, r4
  e6:	fba0 2301 	umull	r2, r3, r0, r1
  ea:	f04f 0000 	mov.w	r0, #0
  ee:	ebb0 2013 	subs.w	r0, r0, r3, lsr #8
  f2:	f161 0100 	sbc.w	r1, r1, #0
  f6:	f5c4 6480 	rsb	r4, r4, #1024	@ 0x400
  fa:	f1a4 0435 	sub.w	r4, r4, #53	@ 0x35
  fe:	f7ff fffe 	bl	a <__wrap_log-0x1d4>
 102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 106:	0489      	lsls	r1, r1, #18
 108:	ea51 3190 	orrs.w	r1, r1, r0, lsr #14
 10c:	0480      	lsls	r0, r0, #18
 10e:	4240      	negs	r0, r0
 110:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 114:	fab1 f481 	clz	r4, r1
 118:	2c20      	cmp	r4, #32
 11a:	d24e      	bcs.n	1ba <__wrap_log-0x24>
 11c:	3c01      	subs	r4, #1
 11e:	2501      	movs	r5, #1
 120:	40a5      	lsls	r5, r4
 122:	fba0 2305 	umull	r2, r3, r0, r5
 126:	fb01 3305 	mla	r3, r1, r5, r3
 12a:	fba0 c503 	umull	ip, r5, r0, r3
 12e:	fba1 c602 	umull	ip, r6, r1, r2
 132:	fbe1 5663 	umaal	r5, r6, r1, r3
 136:	eb12 2215 	adds.w	r2, r2, r5, lsr #8
 13a:	f143 0300 	adc.w	r3, r3, #0
 13e:	eb12 6206 	adds.w	r2, r2, r6, lsl #24
 142:	eb53 2316 	adcs.w	r3, r3, r6, lsr #8
 146:	fba0 c706 	umull	ip, r7, r0, r6
 14a:	fba1 c805 	umull	ip, r8, r1, r5
 14e:	fbe1 7866 	umaal	r7, r8, r1, r6
 152:	f04f 3555 	mov.w	r5, #1431655765	@ 0x55555555
 156:	fba7 c605 	umull	ip, r6, r7, r5
 15a:	f05f 0c00 	movs.w	ip, #0
 15e:	fbe8 6c05 	umlal	r6, ip, r8, r5
 162:	eb16 060c 	adds.w	r6, r6, ip
 166:	f14c 0c00 	adc.w	ip, ip, #0
 16a:	eb12 3296 	adds.w	r2, r2, r6, lsr #14
 16e:	f143 0300 	adc.w	r3, r3, #0
 172:	eb12 428c 	adds.w	r2, r2, ip, lsl #18
 176:	eb43 339c 	adc.w	r3, r3, ip, lsr #14
 17a:	fb58 f511 	smmulr	r5, r8, r1
 17e:	f05f 3733 	movs.w	r7, #858993459	@ 0x33333333
 182:	fb55 f611 	smmulr	r6, r5, r1
 186:	fb56 f817 	smmulr	r8, r6, r7
 18a:	eb05 1758 	add.w	r7, r5, r8, lsr #5
 18e:	fb56 f511 	smmulr	r5, r6, r1
 192:	f6c2 2680 	movt	r6, #10880	@ 0x2a80
 196:	fb56 f515 	smmulr	r5, r6, r5
 19a:	eb07 3715 	add.w	r7, r7, r5, lsr #12
 19e:	eb12 2047 	adds.w	r0, r2, r7, lsl #9
 1a2:	eb43 51d7 	adc.w	r1, r3, r7, lsr #23
 1a6:	f5c4 6480 	rsb	r4, r4, #1024	@ 0x400
 1aa:	f1a4 0415 	sub.w	r4, r4, #21
 1ae:	f7ff fffe 	bl	a <__wrap_log-0x1d4>
 1b2:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 1b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1ba:	fab0 f480 	clz	r4, r0
 1be:	fa10 f104 	lsls.w	r1, r0, r4
 1c2:	fba0 2301 	umull	r2, r3, r0, r1
 1c6:	ea4f 2013 	mov.w	r0, r3, lsr #8
 1ca:	f5c4 6480 	rsb	r4, r4, #1024	@ 0x400
 1ce:	f1a4 0435 	sub.w	r4, r4, #53	@ 0x35
 1d2:	f7ff fffe 	bl	a <__wrap_log-0x1d4>
 1d6:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 1da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000001de <__wrap_log>:
 1de:	ea5f 0c41 	movs.w	ip, r1, lsl #1
 1e2:	f4bf af0d 	bcs.w	0 <__wrap_log-0x1de>
 1e6:	ea5f 5c5c 	movs.w	ip, ip, lsr #21
 1ea:	f43f af09 	beq.w	0 <__wrap_log-0x1de>
 1ee:	f2ac 3cff 	subw	ip, ip, #1023	@ 0x3ff
 1f2:	f5bc 6f80 	cmp.w	ip, #1024	@ 0x400
 1f6:	f43f af09 	beq.w	c <__wrap_log-0x1d2>
 1fa:	2201      	movs	r2, #1
 1fc:	f362 511f 	bfi	r1, r2, #20, #12
 200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 204:	ebbc 7fec 	cmp.w	ip, ip, asr #31
 208:	f43f af0d 	beq.w	26 <__wrap_log-0x1b8>
 20c:	0c0c      	lsrs	r4, r1, #16
 20e:	4d4e      	ldr	r5, [pc, #312]	@ (348 <__wrap_log+0x16a>)
 210:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 214:	e895 000c 	ldmia.w	r5, {r2, r3}
 218:	f002 053f 	and.w	r5, r2, #63	@ 0x3f
 21c:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 220:	fba5 0600 	umull	r0, r6, r5, r0
 224:	fb05 6101 	mla	r1, r5, r1, r6
 228:	ea6f 44e1 	mvn.w	r4, r1, asr #19
 22c:	f004 041f 	and.w	r4, r4, #31
 230:	4d46      	ldr	r5, [pc, #280]	@ (34c <__wrap_log+0x16e>)
 232:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 236:	cd60      	ldmia	r5, {r5, r6}
 238:	1952      	adds	r2, r2, r5
 23a:	eb43 0306 	adc.w	r3, r3, r6
 23e:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 242:	fba4 0600 	umull	r0, r6, r4, r0
 246:	fb04 6601 	mla	r6, r4, r1, r6
 24a:	ea7f 6426 	mvns.w	r4, r6, asr #24
 24e:	f43f aee3 	beq.w	18 <__wrap_log-0x1c6>
 252:	4d3f      	ldr	r5, [pc, #252]	@ (350 <__wrap_log+0x172>)
 254:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 258:	cd22      	ldmia	r5, {r1, r5}
 25a:	1852      	adds	r2, r2, r1
 25c:	eb43 0305 	adc.w	r3, r3, r5
 260:	f241 0501 	movw	r5, #4097	@ 0x1001
 264:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 268:	0464      	lsls	r4, r4, #17
 26a:	fba4 5000 	umull	r5, r0, r4, r0
 26e:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 272:	fbe4 0106 	umlal	r0, r1, r4, r6
 276:	ea80 74e1 	eor.w	r4, r0, r1, asr #31
 27a:	ea81 75e1 	eor.w	r5, r1, r1, asr #31
 27e:	fba5 6705 	umull	r6, r7, r5, r5
 282:	fba4 4805 	umull	r4, r8, r4, r5
 286:	087f      	lsrs	r7, r7, #1
 288:	ea4f 0636 	mov.w	r6, r6, rrx
 28c:	eb16 0608 	adds.w	r6, r6, r8
 290:	f147 0700 	adc.w	r7, r7, #0
 294:	028c      	lsls	r4, r1, #10
 296:	ea54 5490 	orrs.w	r4, r4, r0, lsr #22
 29a:	f144 0400 	adc.w	r4, r4, #0
 29e:	1b80      	subs	r0, r0, r6
 2a0:	eb61 0107 	sbc.w	r1, r1, r7
 2a4:	fb54 f514 	smmulr	r5, r4, r4
 2a8:	fb55 f614 	smmulr	r6, r5, r4
 2ac:	fb55 f715 	smmulr	r7, r5, r5
 2b0:	f04f 3455 	mov.w	r4, #1431655765	@ 0x55555555
 2b4:	fb56 f614 	smmulr	r6, r6, r4
 2b8:	ebb6 3617 	subs.w	r6, r6, r7, lsr #12
 2bc:	eb10 0086 	adds.w	r0, r0, r6, lsl #2
 2c0:	eb41 71a6 	adc.w	r1, r1, r6, asr #30
 2c4:	1a10      	subs	r0, r2, r0
 2c6:	eb63 0101 	sbc.w	r1, r3, r1
 2ca:	4a22      	ldr	r2, [pc, #136]	@ (354 <__wrap_log+0x176>)
 2cc:	ca24      	ldmia	r2, {r2, r5}
 2ce:	f11c 0c01 	adds.w	ip, ip, #1
 2d2:	dd0b      	ble.n	2ec <__wrap_log+0x10e>
 2d4:	fba2 230c 	umull	r2, r3, r2, ip
 2d8:	2400      	movs	r4, #0
 2da:	fbe5 340c 	umlal	r3, r4, r5, ip
 2de:	1a12      	subs	r2, r2, r0
 2e0:	418b      	sbcs	r3, r1
 2e2:	f164 0400 	sbc.w	r4, r4, #0
 2e6:	f05f 4180 	movs.w	r1, #1073741824	@ 0x40000000
 2ea:	e00c      	b.n	306 <__wrap_log+0x128>
 2ec:	f1dc 0c00 	rsbs	ip, ip, #0
 2f0:	fba2 230c 	umull	r2, r3, r2, ip
 2f4:	2400      	movs	r4, #0
 2f6:	fbe5 340c 	umlal	r3, r4, r5, ip
 2fa:	1882      	adds	r2, r0, r2
 2fc:	414b      	adcs	r3, r1
 2fe:	f144 0400 	adc.w	r4, r4, #0
 302:	f05f 4140 	movs.w	r1, #3221225472	@ 0xc0000000
 306:	b94c      	cbnz	r4, 31c <__wrap_log+0x13e>
 308:	001c      	movs	r4, r3
 30a:	0013      	movs	r3, r2
 30c:	2200      	movs	r2, #0
 30e:	f1b1 7100 	subs.w	r1, r1, #33554432	@ 0x2000000
 312:	b91c      	cbnz	r4, 31c <__wrap_log+0x13e>
 314:	001c      	movs	r4, r3
 316:	2300      	movs	r3, #0
 318:	f1b1 7100 	subs.w	r1, r1, #33554432	@ 0x2000000
 31c:	fab4 f584 	clz	r5, r4
 320:	f1a5 061d 	sub.w	r6, r5, #29
 324:	eba1 5106 	sub.w	r1, r1, r6, lsl #20
 328:	40ac      	lsls	r4, r5
 32a:	fa13 f005 	lsls.w	r0, r3, r5
 32e:	f1c5 0520 	rsb	r5, r5, #32
 332:	40eb      	lsrs	r3, r5
 334:	431c      	orrs	r4, r3
 336:	40ea      	lsrs	r2, r5
 338:	4310      	orrs	r0, r2
 33a:	0ac0      	lsrs	r0, r0, #11
 33c:	eb50 5044 	adcs.w	r0, r0, r4, lsl #21
 340:	eb41 21d4 	adc.w	r1, r1, r4, lsr #11
 344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 348:	ffffff80 	.word	0xffffff80
	...
 354:	000001f0 	.word	0x000001f0

Disassembly of section .text.trigtab:

00000000 <trigtab>:
   0:	25735c0b 	.word	0x25735c0b
   4:	03f574a9 	.word	0x03f574a9
   8:	01fab529 	.word	0x01fab529
   c:	7ffc1500 	.word	0x7ffc1500
  10:	00aa2feb 	.word	0x00aa2feb
  14:	0c44d954 	.word	0x0c44d954
  18:	0621d2c8 	.word	0x0621d2c8
  1c:	7fda601f 	.word	0x7fda601f
  20:	42e86336 	.word	0x42e86336
  24:	13d9d3cf 	.word	0x13d9d3cf
  28:	09ea5e3c 	.word	0x09ea5e3c
  2c:	7f9d88f0 	.word	0x7f9d88f0
  30:	046dc42f 	.word	0x046dc42f
  34:	1c0a86d9 	.word	0x1c0a86d9
  38:	0dfe171f 	.word	0x0dfe171f
  3c:	7f3b9ed0 	.word	0x7f3b9ed0
  40:	ec509ba7 	.word	0xec509ba7
  44:	23ebf53e 	.word	0x23ebf53e
  48:	11e6e7bc 	.word	0x11e6e7bc
  4c:	7ebdefc7 	.word	0x7ebdefc7
  50:	039c1cd2 	.word	0x039c1cd2
  54:	2bf112b2 	.word	0x2bf112b2
  58:	15dcf546 	.word	0x15dcf546
  5c:	7e1e7749 	.word	0x7e1e7749
  60:	3d7a05ca 	.word	0x3d7a05ca
  64:	33f293f4 	.word	0x33f293f4
  68:	19cbc014 	.word	0x19cbc014
  6c:	7d5fac9c 	.word	0x7d5fac9c
  70:	7aefa0a0 	.word	0x7aefa0a0
  74:	3c19321d 	.word	0x3c19321d
  78:	1dc6221d 	.word	0x1dc6221d
  7c:	7c7d2f2f 	.word	0x7c7d2f2f
  80:	12fb0fb5 	.word	0x12fb0fb5
  84:	4450ef70 	.word	0x4450ef70
  88:	21c10c53 	.word	0x21c10c53
  8c:	7b782235 	.word	0x7b782235
  90:	476b8d5c 	.word	0x476b8d5c
  94:	4bf1a045 	.word	0x4bf1a045
  98:	256adc18 	.word	0x256adc18
  9c:	7a68ad16 	.word	0x7a68ad16
  a0:	576940c1 	.word	0x576940c1
  a4:	53ead96d 	.word	0x53ead96d
  a8:	29361639 	.word	0x29361639
  ac:	792f2d3c 	.word	0x792f2d3c
  b0:	d34eeadf 	.word	0xd34eeadf
  b4:	5bb34289 	.word	0x5bb34289
  b8:	2ce039d6 	.word	0x2ce039d6
  bc:	77e02625 	.word	0x77e02625
  c0:	31ea5069 	.word	0x31ea5069
  c4:	641107d9 	.word	0x641107d9
  c8:	30c4d3c0 	.word	0x30c4d3c0
  cc:	76586270 	.word	0x76586270
  d0:	f36756cb 	.word	0xf36756cb
  d4:	6bfda2b3 	.word	0x6bfda2b3
  d8:	34687e1c 	.word	0x34687e1c
  dc:	74c77a22 	.word	0x74c77a22
  e0:	2f7aed0e 	.word	0x2f7aed0e
  e4:	73e07531 	.word	0x73e07531
  e8:	37fae7cc 	.word	0x37fae7cc
  ec:	731c1127 	.word	0x731c1127
  f0:	fcc48ec0 	.word	0xfcc48ec0
  f4:	7c14790e 	.word	0x7c14790e
  f8:	3ba3a70e 	.word	0x3ba3a70e
  fc:	7141cd8e 	.word	0x7141cd8e
 100:	3b04b713 	.word	0x3b04b713
 104:	83547b8f 	.word	0x83547b8f
 108:	3ed289d4 	.word	0x3ed289d4
 10c:	6f85d8eb 	.word	0x6f85d8eb
 110:	135b369a 	.word	0x135b369a
 114:	8c0b6fd9 	.word	0x8c0b6fd9
 118:	4294ead4 	.word	0x4294ead4
 11c:	6d51efa3 	.word	0x6d51efa3
 120:	4aca525f 	.word	0x4aca525f
 124:	9439d326 	.word	0x9439d326
 128:	460a6e70 	.word	0x460a6e70
 12c:	6b230540 	.word	0x6b230540
 130:	41c44083 	.word	0x41c44083
 134:	9c0e0b34 	.word	0x9c0e0b34
 138:	4948b03d 	.word	0x4948b03d
 13c:	68f1ef07 	.word	0x68f1ef07
 140:	a36d08bf 	.word	0xa36d08bf
 144:	a47961fd 	.word	0xa47961fd
 148:	4cb1f285 	.word	0x4cb1f285
 14c:	667a849d 	.word	0x667a849d
 150:	c8f81636 	.word	0xc8f81636
 154:	abe547d2 	.word	0xabe547d2
 158:	4fa2221e 	.word	0x4fa2221e
 15c:	6436622f 	.word	0x6436622f
 160:	d0c8c9ad 	.word	0xd0c8c9ad
 164:	b3feade1 	.word	0xb3feade1
 168:	52c37024 	.word	0x52c37024
 16c:	61a4af86 	.word	0x61a4af86
 170:	64730e73 	.word	0x64730e73
 174:	bbfe356a 	.word	0xbbfe356a
 178:	55c5f028 	.word	0x55c5f028
 17c:	5f02a3a3 	.word	0x5f02a3a3
 180:	b08ca5c6 	.word	0xb08ca5c6
 184:	c412b955 	.word	0xc412b955
 188:	58ba9208 	.word	0x58ba9208
 18c:	5c4194a3 	.word	0x5c4194a3
 190:	54530090 	.word	0x54530090
 194:	cbb02d37 	.word	0xcbb02d37
 198:	5b6ef419 	.word	0x5b6ef419
 19c:	59938ed8 	.word	0x59938ed8
 1a0:	a18d7c36 	.word	0xa18d7c36
 1a4:	d3aa3c6e 	.word	0xd3aa3c6e
 1a8:	5e2e0225 	.word	0x5e2e0225
 1ac:	56af32fc 	.word	0x56af32fc
 1b0:	48a2c7d0 	.word	0x48a2c7d0
 1b4:	dbff19f6 	.word	0xdbff19f6
 1b8:	60f35332 	.word	0x60f35332
 1bc:	5392ed7e 	.word	0x5392ed7e
 1c0:	7aad9a94 	.word	0x7aad9a94
 1c4:	e422ade1 	.word	0xe422ade1
 1c8:	638edfca 	.word	0x638edfca
 1cc:	50732bc7 	.word	0x50732bc7
 1d0:	19ef15ff 	.word	0x19ef15ff
 1d4:	ebfb85bd 	.word	0xebfb85bd
 1d8:	65fa18bb 	.word	0x65fa18bb
 1dc:	4d5c61c7 	.word	0x4d5c61c7
 1e0:	7e0f96bd 	.word	0x7e0f96bd
 1e4:	f44c4b49 	.word	0xf44c4b49
 1e8:	686f81f7 	.word	0x686f81f7
 1ec:	4a0217e6 	.word	0x4a0217e6
 1f0:	1def09eb 	.word	0x1def09eb
 1f4:	fc4dbdfd 	.word	0xfc4dbdfd
 1f8:	6ab2d2c4 	.word	0x6ab2d2c4
 1fc:	46b4e413 	.word	0x46b4e413

Disassembly of section .text.__wrap_atan2:

00000000 <__wrap_atan2-0x108>:
   0:	f1d2 0c00 	rsbs	ip, r2, #0
   4:	f1bc 0a20 	subs.w	sl, ip, #32
   8:	da4a      	bge.n	a0 <__wrap_atan2-0x68>
   a:	f363 511f 	bfi	r1, r3, #20, #12
   e:	2f04      	cmp	r7, #4
  10:	d23c      	bcs.n	8c <__wrap_atan2-0x7c>
  12:	f1da 0a00 	rsbs	sl, sl, #0
  16:	fa21 f30c 	lsr.w	r3, r1, ip
  1a:	fa20 f20c 	lsr.w	r2, r0, ip
  1e:	fa01 f90a 	lsl.w	r9, r1, sl
  22:	ea42 0209 	orr.w	r2, r2, r9
  26:	02c9      	lsls	r1, r1, #11
  28:	ea51 5150 	orrs.w	r1, r1, r0, lsr #21
  2c:	02c0      	lsls	r0, r0, #11
  2e:	fba2 9403 	umull	r9, r4, r2, r3
  32:	fba2 9503 	umull	r9, r5, r2, r3
  36:	fbe3 4563 	umaal	r4, r5, r3, r3
  3a:	fba0 9205 	umull	r9, r2, r0, r5
  3e:	fba1 9304 	umull	r9, r3, r1, r4
  42:	fbe1 2365 	umaal	r2, r3, r1, r5
  46:	fba2 9605 	umull	r9, r6, r2, r5
  4a:	fba3 9804 	umull	r9, r8, r3, r4
  4e:	fbe3 6865 	umaal	r6, r8, r3, r5
  52:	f04f 39aa 	mov.w	r9, #2863311530	@ 0xaaaaaaaa
  56:	fba2 a409 	umull	sl, r4, r2, r9
  5a:	2500      	movs	r5, #0
  5c:	fbe3 4509 	umlal	r4, r5, r3, r9
  60:	1964      	adds	r4, r4, r5
  62:	f155 0500 	adcs.w	r5, r5, #0
  66:	f04f 3933 	mov.w	r9, #858993459	@ 0x33333333
  6a:	fba6 2309 	umull	r2, r3, r6, r9
  6e:	ebb4 04c3 	subs.w	r4, r4, r3, lsl #3
  72:	f165 0500 	sbc.w	r5, r5, #0
  76:	ebb0 0044 	subs.w	r0, r0, r4, lsl #1
  7a:	eb61 0145 	sbc.w	r1, r1, r5, lsl #1
  7e:	eba1 71d4 	sub.w	r1, r1, r4, lsr #31
  82:	f5cc 6480 	rsb	r4, ip, #1024	@ 0x400
  86:	f1a4 0418 	sub.w	r4, r4, #24
  8a:	e141      	b.n	310 <__wrap_atan2+0x208>
  8c:	f1da 0a00 	rsbs	sl, sl, #0
  90:	fa11 f40a 	lsls.w	r4, r1, sl
  94:	fa30 f00c 	lsrs.w	r0, r0, ip
  98:	fa31 f10c 	lsrs.w	r1, r1, ip
  9c:	4320      	orrs	r0, r4
  9e:	e071      	b.n	184 <__wrap_atan2+0x7c>
  a0:	2f04      	cmp	r7, #4
  a2:	d203      	bcs.n	ac <__wrap_atan2-0x5c>
  a4:	ea91 71c7 	eors.w	r1, r1, r7, lsl #31
  a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ac:	f363 511f 	bfi	r1, r3, #20, #12
  b0:	f38a 0a06 	usat	sl, #6, sl
  b4:	fa31 f00a 	lsrs.w	r0, r1, sl
  b8:	2100      	movs	r1, #0
  ba:	e110      	b.n	2de <__wrap_atan2+0x1d6>
  bc:	0849      	lsrs	r1, r1, #1
  be:	ea5f 0030 	movs.w	r0, r0, rrx
  c2:	2200      	movs	r2, #0
  c4:	2300      	movs	r3, #0
  c6:	2600      	movs	r6, #0
  c8:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
  cc:	e086      	b.n	1dc <__wrap_atan2+0xd4>
  ce:	f341 540a 	sbfx	r4, r1, #20, #11
  d2:	2000      	movs	r0, #0
  d4:	2100      	movs	r1, #0
  d6:	f114 0f01 	cmn.w	r4, #1
  da:	d143      	bne.n	164 <__wrap_atan2+0x5c>
  dc:	f6c3 71f0 	movt	r1, #16368	@ 0x3ff0
  e0:	e040      	b.n	164 <__wrap_atan2+0x5c>
  e2:	f3c3 540a 	ubfx	r4, r3, #20, #11
  e6:	2000      	movs	r0, #0
  e8:	2100      	movs	r1, #0
  ea:	bbdc      	cbnz	r4, 164 <__wrap_atan2+0x5c>
  ec:	f017 0f04 	tst.w	r7, #4
  f0:	d038      	beq.n	164 <__wrap_atan2+0x5c>
  f2:	f017 0f02 	tst.w	r7, #2
  f6:	bf0c      	ite	eq
  f8:	3706      	addeq	r7, #6
  fa:	3f06      	subne	r7, #6
  fc:	e032      	b.n	164 <__wrap_atan2+0x5c>
  fe:	0010      	movs	r0, r2
 100:	0019      	movs	r1, r3
 102:	f451 2100 	orrs.w	r1, r1, #524288	@ 0x80000
 106:	4770      	bx	lr

00000108 <__wrap_atan2>:
 108:	2a01      	cmp	r2, #1
 10a:	eb43 0c03 	adc.w	ip, r3, r3
 10e:	f51c 1f00 	cmn.w	ip, #2097152	@ 0x200000
 112:	d8f4      	bhi.n	fe <__wrap_atan2-0xa>
 114:	2801      	cmp	r0, #1
 116:	eb41 0c01 	adc.w	ip, r1, r1
 11a:	f51c 1f00 	cmn.w	ip, #2097152	@ 0x200000
 11e:	d8f0      	bhi.n	102 <__wrap_atan2-0x6>
 120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 124:	0fcf      	lsrs	r7, r1, #31
 126:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 12a:	001b      	movs	r3, r3
 12c:	d506      	bpl.n	13c <__wrap_atan2+0x34>
 12e:	370a      	adds	r7, #10
 130:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 134:	428b      	cmp	r3, r1
 136:	d80a      	bhi.n	14e <__wrap_atan2+0x46>
 138:	3f06      	subs	r7, #6
 13a:	e002      	b.n	142 <__wrap_atan2+0x3a>
 13c:	428b      	cmp	r3, r1
 13e:	d806      	bhi.n	14e <__wrap_atan2+0x46>
 140:	3706      	adds	r7, #6
 142:	0014      	movs	r4, r2
 144:	001d      	movs	r5, r3
 146:	0002      	movs	r2, r0
 148:	000b      	movs	r3, r1
 14a:	0020      	movs	r0, r4
 14c:	0029      	movs	r1, r5
 14e:	f343 540a 	sbfx	r4, r3, #20, #11
 152:	f114 0f01 	cmn.w	r4, #1
 156:	d0ba      	beq.n	ce <__wrap_atan2-0x3a>
 158:	f3c1 540a 	ubfx	r4, r1, #20, #11
 15c:	2c00      	cmp	r4, #0
 15e:	d0c0      	beq.n	e2 <__wrap_atan2-0x26>
 160:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 164:	ea4f 5211 	mov.w	r2, r1, lsr #20
 168:	2301      	movs	r3, #1
 16a:	f5b2 727d 	subs.w	r2, r2, #1012	@ 0x3f4
 16e:	f53f af47 	bmi.w	0 <__wrap_atan2-0x108>
 172:	f363 511f 	bfi	r1, r3, #20, #12
 176:	2301      	movs	r3, #1
 178:	fa03 f302 	lsl.w	r3, r3, r2
 17c:	fba0 0403 	umull	r0, r4, r0, r3
 180:	fb01 4103 	mla	r1, r1, r3, r4
 184:	b480      	push	{r7}
 186:	0c0a      	lsrs	r2, r1, #16
 188:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 18c:	d396      	bcc.n	bc <__wrap_atan2-0x4c>
 18e:	fb02 f302 	mul.w	r3, r2, r2
 192:	f648 145c 	movw	r4, #35164	@ 0x895c
 196:	4362      	muls	r2, r4
 198:	f241 2527 	movw	r5, #4647	@ 0x1227
 19c:	0b9b      	lsrs	r3, r3, #14
 19e:	fb03 2215 	mls	r2, r3, r5, r2
 1a2:	f5b2 124c 	subs.w	r2, r2, #3342336	@ 0x330000
 1a6:	0e52      	lsrs	r2, r2, #25
 1a8:	4b5c      	ldr	r3, [pc, #368]	@ (31c <__wrap_atan2+0x214>)
 1aa:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 1ae:	cb3c      	ldmia	r3, {r2, r3, r4, r5}
 1b0:	085b      	lsrs	r3, r3, #1
 1b2:	ea5f 0232 	movs.w	r2, r2, rrx
 1b6:	fba4 c600 	umull	ip, r6, r4, r0
 1ba:	2700      	movs	r7, #0
 1bc:	fbe4 6701 	umlal	r6, r7, r4, r1
 1c0:	eb16 76c5 	adds.w	r6, r6, r5, lsl #31
 1c4:	eb47 0755 	adc.w	r7, r7, r5, lsr #1
 1c8:	fba5 c000 	umull	ip, r0, r5, r0
 1cc:	f05f 0800 	movs.w	r8, #0
 1d0:	fbe5 0801 	umlal	r0, r8, r5, r1
 1d4:	ebb0 70c4 	subs.w	r0, r0, r4, lsl #31
 1d8:	eb68 0154 	sbc.w	r1, r8, r4, lsr #1
 1dc:	018c      	lsls	r4, r1, #6
 1de:	ea44 6490 	orr.w	r4, r4, r0, lsr #26
 1e2:	0bfd      	lsrs	r5, r7, #15
 1e4:	fb94 f4f5 	sdiv	r4, r4, r5
 1e8:	fb04 f504 	mul.w	r5, r4, r4
 1ec:	eb03 2384 	add.w	r3, r3, r4, lsl #10
 1f0:	fb84 8905 	smull	r8, r9, r4, r5
 1f4:	ea4f 4a09 	mov.w	sl, r9, lsl #16
 1f8:	ea4a 4a18 	orr.w	sl, sl, r8, lsr #16
 1fc:	fb5a fa15 	smmulr	sl, sl, r5
 200:	f04f 3c66 	mov.w	ip, #1717986918	@ 0x66666666
 204:	fb5a fb15 	smmulr	fp, sl, r5
 208:	fb5a fa1c 	smmulr	sl, sl, ip
 20c:	f644 1c25 	movw	ip, #18725	@ 0x4925
 210:	f2c0 0c12 	movt	ip, #18
 214:	fb5b fb1c 	smmulr	fp, fp, ip
 218:	f04f 3c55 	mov.w	ip, #1431655765	@ 0x55555555
 21c:	ebab 3b2b 	sub.w	fp, fp, fp, asr #12
 220:	ebaa 0a0b 	sub.w	sl, sl, fp
 224:	eb12 124a 	adds.w	r2, r2, sl, lsl #5
 228:	eb43 63ea 	adc.w	r3, r3, sl, asr #27
 22c:	fba8 5a0c 	umull	r5, sl, r8, ip
 230:	f04f 0b00 	mov.w	fp, #0
 234:	fbc9 ab0c 	smlal	sl, fp, r9, ip
 238:	eb1a 0a0b 	adds.w	sl, sl, fp
 23c:	eb4b 7beb 	adc.w	fp, fp, fp, asr #31
 240:	ebb2 020a 	subs.w	r2, r2, sl
 244:	eb63 030b 	sbc.w	r3, r3, fp
 248:	02e4      	lsls	r4, r4, #11
 24a:	fba4 5800 	umull	r5, r8, r4, r0
 24e:	bf48      	it	mi
 250:	eba8 0800 	submi.w	r8, r8, r0
 254:	ea4f 79e8 	mov.w	r9, r8, asr #31
 258:	fbc4 8901 	smlal	r8, r9, r4, r1
 25c:	fba4 5a06 	umull	r5, sl, r4, r6
 260:	bf48      	it	mi
 262:	ebaa 0a06 	submi.w	sl, sl, r6
 266:	ea4f 7bea 	mov.w	fp, sl, asr #31
 26a:	fbc4 ab07 	smlal	sl, fp, r4, r7
 26e:	eb16 0608 	adds.w	r6, r6, r8
 272:	eb47 0709 	adc.w	r7, r7, r9
 276:	ebb0 000a 	subs.w	r0, r0, sl
 27a:	eb61 010b 	sbc.w	r1, r1, fp
 27e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 282:	0bbd      	lsrs	r5, r7, #14
 284:	fbb4 f4f5 	udiv	r4, r4, r5
 288:	0ac5      	lsrs	r5, r0, #11
 28a:	ea55 5541 	orrs.w	r5, r5, r1, lsl #21
 28e:	fb54 f505 	smmul	r5, r4, r5
 292:	ea4f 06d6 	mov.w	r6, r6, lsr #3
 296:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 29a:	fba5 b806 	umull	fp, r8, r5, r6
 29e:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 2a2:	bf48      	it	mi
 2a4:	eba8 0806 	submi.w	r8, r8, r6
 2a8:	fb05 880a 	mla	r8, r5, sl, r8
 2ac:	eb12 7205 	adds.w	r2, r2, r5, lsl #28
 2b0:	eb43 1325 	adc.w	r3, r3, r5, asr #4
 2b4:	eba0 0008 	sub.w	r0, r0, r8
 2b8:	fb80 8904 	smull	r8, r9, r0, r4
 2bc:	ea5f 3898 	movs.w	r8, r8, lsr #14
 2c0:	ea48 4889 	orr.w	r8, r8, r9, lsl #18
 2c4:	fb68 0017 	smmlsr	r0, r8, r7, r0
 2c8:	eb12 0268 	adds.w	r2, r2, r8, asr #1
 2cc:	eb43 73e8 	adc.w	r3, r3, r8, asr #31
 2d0:	fb04 f400 	mul.w	r4, r4, r0
 2d4:	eb12 30e4 	adds.w	r0, r2, r4, asr #15
 2d8:	eb43 71e4 	adc.w	r1, r3, r4, asr #31
 2dc:	bc80      	pop	{r7}
 2de:	0849      	lsrs	r1, r1, #1
 2e0:	ea5f 0030 	movs.w	r0, r0, rrx
 2e4:	ea4f 7687 	mov.w	r6, r7, lsl #30
 2e8:	ea80 70e6 	eor.w	r0, r0, r6, asr #31
 2ec:	ea81 71e6 	eor.w	r1, r1, r6, asr #31
 2f0:	f246 121a 	movw	r2, #24858	@ 0x611a
 2f4:	f2c1 02b4 	movt	r2, #4276	@ 0x10b4
 2f8:	f64e 5351 	movw	r3, #60753	@ 0xed51
 2fc:	f2c6 4387 	movt	r3, #25735	@ 0x6487
 300:	ea4f 0697 	mov.w	r6, r7, lsr #2
 304:	fbe6 0102 	umlal	r0, r1, r6, r2
 308:	fb06 1103 	mla	r1, r6, r3, r1
 30c:	f44f 747d 	mov.w	r4, #1012	@ 0x3f4
 310:	f7ff fffe 	bl	a <__wrap_atan2-0xfe>
 314:	ea91 71c7 	eors.w	r1, r1, r7, lsl #31
 318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 31c:	00000000 	.word	0x00000000

double_conv_m33.S.o:     file format elf32-littlearm


Disassembly of section .text.__wrap_conv_tod:

00000000 <__wrap___aeabi_l2d>:
   0:	2200      	movs	r2, #0

00000002 <fix642double>:
   2:	2900      	cmp	r1, #0
   4:	da50      	bge.n	a8 <ufix642double>
   6:	4240      	negs	r0, r0
   8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   c:	b1c9      	cbz	r1, 42 <fix642double+0x40>
   e:	fab1 f381 	clz	r3, r1
  12:	3b0b      	subs	r3, #11
  14:	d417      	bmi.n	46 <fix642double+0x44>
  16:	f1d3 0c20 	rsbs	ip, r3, #32
  1a:	fa30 fc0c 	lsrs.w	ip, r0, ip
  1e:	4098      	lsls	r0, r3
  20:	4099      	lsls	r1, r3
  22:	ea51 010c 	orrs.w	r1, r1, ip
  26:	441a      	add	r2, r3
  28:	4252      	negs	r2, r2
  2a:	f202 4232 	addw	r2, r2, #1074	@ 0x432
  2e:	eb01 5102 	add.w	r1, r1, r2, lsl #20
  32:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
  36:	f240 73fe 	movw	r3, #2046	@ 0x7fe
  3a:	429a      	cmp	r2, r3
  3c:	bf38      	it	cc
  3e:	4770      	bxcc	lr
  40:	e021      	b.n	86 <fix642double+0x84>
  42:	4611      	mov	r1, r2
  44:	e07e      	b.n	144 <fix2double_neg>
  46:	f103 0321 	add.w	r3, r3, #33	@ 0x21
  4a:	fa10 fc03 	lsls.w	ip, r0, r3
  4e:	f1a3 0301 	sub.w	r3, r3, #1
  52:	fa01 fc03 	lsl.w	ip, r1, r3
  56:	f1c3 0320 	rsb	r3, r3, #32
  5a:	fa20 f003 	lsr.w	r0, r0, r3
  5e:	fa21 f103 	lsr.w	r1, r1, r3
  62:	ea40 000c 	orr.w	r0, r0, ip
  66:	eba3 0202 	sub.w	r2, r3, r2
  6a:	f202 4232 	addw	r2, r2, #1074	@ 0x432
  6e:	d014      	beq.n	9a <fix642double+0x98>
  70:	f150 0000 	adcs.w	r0, r0, #0
  74:	eb41 5102 	adc.w	r1, r1, r2, lsl #20
  78:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
  7c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
  80:	429a      	cmp	r2, r3
  82:	bf38      	it	cc
  84:	4770      	bxcc	lr
  86:	f04f 0100 	mov.w	r1, #0
  8a:	bfa8      	it	ge
  8c:	f6c7 71f0 	movtge	r1, #32752	@ 0x7ff0
  90:	f04f 0000 	mov.w	r0, #0
  94:	4770      	bx	lr
  96:	2100      	movs	r1, #0
  98:	4770      	bx	lr
  9a:	d3eb      	bcc.n	74 <fix642double+0x72>
  9c:	f150 0000 	adcs.w	r0, r0, #0
  a0:	f020 0001 	bic.w	r0, r0, #1
  a4:	e7e6      	b.n	74 <fix642double+0x72>

000000a6 <__wrap___aeabi_ul2d>:
  a6:	2200      	movs	r2, #0

000000a8 <ufix642double>:
  a8:	b1b9      	cbz	r1, da <ufix642double+0x32>
  aa:	fab1 f381 	clz	r3, r1
  ae:	3b0b      	subs	r3, #11
  b0:	d416      	bmi.n	e0 <ufix642double+0x38>
  b2:	f1d3 0c20 	rsbs	ip, r3, #32
  b6:	fa30 fc0c 	lsrs.w	ip, r0, ip
  ba:	4098      	lsls	r0, r3
  bc:	4099      	lsls	r1, r3
  be:	ea51 010c 	orrs.w	r1, r1, ip
  c2:	441a      	add	r2, r3
  c4:	4252      	negs	r2, r2
  c6:	f202 4232 	addw	r2, r2, #1074	@ 0x432
  ca:	eb01 5102 	add.w	r1, r1, r2, lsl #20
  ce:	f240 73fe 	movw	r3, #2046	@ 0x7fe
  d2:	429a      	cmp	r2, r3
  d4:	bf38      	it	cc
  d6:	4770      	bxcc	lr
  d8:	e020      	b.n	11c <ufix642double+0x74>
  da:	4611      	mov	r1, r2
  dc:	f7ff bffe 	b.w	1ac <ufix2double>
  e0:	f103 0321 	add.w	r3, r3, #33	@ 0x21
  e4:	fa10 fc03 	lsls.w	ip, r0, r3
  e8:	f1a3 0301 	sub.w	r3, r3, #1
  ec:	fa01 fc03 	lsl.w	ip, r1, r3
  f0:	f1c3 0320 	rsb	r3, r3, #32
  f4:	fa20 f003 	lsr.w	r0, r0, r3
  f8:	fa21 f103 	lsr.w	r1, r1, r3
  fc:	ea40 000c 	orr.w	r0, r0, ip
 100:	eba3 0202 	sub.w	r2, r3, r2
 104:	f202 4232 	addw	r2, r2, #1074	@ 0x432
 108:	d012      	beq.n	130 <ufix642double+0x88>
 10a:	f150 0000 	adcs.w	r0, r0, #0
 10e:	eb41 5102 	adc.w	r1, r1, r2, lsl #20
 112:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 116:	429a      	cmp	r2, r3
 118:	bf38      	it	cc
 11a:	4770      	bxcc	lr
 11c:	f04f 0100 	mov.w	r1, #0
 120:	bfa8      	it	ge
 122:	f6c7 71f0 	movtge	r1, #32752	@ 0x7ff0
 126:	f04f 0000 	mov.w	r0, #0
 12a:	4770      	bx	lr
 12c:	2100      	movs	r1, #0
 12e:	4770      	bx	lr
 130:	d3ed      	bcc.n	10e <ufix642double+0x66>
 132:	f150 0000 	adcs.w	r0, r0, #0
 136:	f020 0001 	bic.w	r0, r0, #1
 13a:	e7e8      	b.n	10e <ufix642double+0x66>

0000013c <fix2double>:
 13c:	2800      	cmp	r0, #0
 13e:	f6bf affe 	bge.w	1ac <ufix2double>
 142:	4240      	negs	r0, r0

00000144 <fix2double_neg>:
 144:	fab0 f380 	clz	r3, r0
 148:	3b0b      	subs	r3, #11
 14a:	d411      	bmi.n	170 <fix2double_neg+0x2c>
 14c:	4098      	lsls	r0, r3
 14e:	eb01 0203 	add.w	r2, r1, r3
 152:	4252      	negs	r2, r2
 154:	f202 4212 	addw	r2, r2, #1042	@ 0x412
 158:	eb00 5102 	add.w	r1, r0, r2, lsl #20
 15c:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 160:	f04f 0000 	mov.w	r0, #0
 164:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 168:	429a      	cmp	r2, r3
 16a:	bf38      	it	cc
 16c:	4770      	bxcc	lr
 16e:	e013      	b.n	198 <fix2double_neg+0x54>
 170:	f1c3 0300 	rsb	r3, r3, #0
 174:	fa30 fc03 	lsrs.w	ip, r0, r3
 178:	f1c3 0220 	rsb	r2, r3, #32
 17c:	4090      	lsls	r0, r2
 17e:	eba3 0201 	sub.w	r2, r3, r1
 182:	f202 4212 	addw	r2, r2, #1042	@ 0x412
 186:	eb0c 5102 	add.w	r1, ip, r2, lsl #20
 18a:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 18e:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 192:	429a      	cmp	r2, r3
 194:	bf38      	it	cc
 196:	4770      	bxcc	lr
 198:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 19c:	bfa8      	it	ge
 19e:	f6cf 71f0 	movtge	r1, #65520	@ 0xfff0
 1a2:	f04f 0000 	mov.w	r0, #0
 1a6:	4770      	bx	lr
 1a8:	2100      	movs	r1, #0
 1aa:	4770      	bx	lr

000001ac <ufix2double>:
 1ac:	b360      	cbz	r0, 208 <ufix2double+0x5c>
 1ae:	fab0 f380 	clz	r3, r0
 1b2:	3b0b      	subs	r3, #11
 1b4:	d40f      	bmi.n	1d6 <ufix2double+0x2a>
 1b6:	4098      	lsls	r0, r3
 1b8:	eb01 0203 	add.w	r2, r1, r3
 1bc:	4252      	negs	r2, r2
 1be:	f202 4212 	addw	r2, r2, #1042	@ 0x412
 1c2:	eb00 5102 	add.w	r1, r0, r2, lsl #20
 1c6:	f04f 0000 	mov.w	r0, #0
 1ca:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 1ce:	429a      	cmp	r2, r3
 1d0:	bf38      	it	cc
 1d2:	4770      	bxcc	lr
 1d4:	e010      	b.n	1f8 <ufix2double+0x4c>
 1d6:	425b      	negs	r3, r3
 1d8:	fa30 fc03 	lsrs.w	ip, r0, r3
 1dc:	f1c3 0220 	rsb	r2, r3, #32
 1e0:	4090      	lsls	r0, r2
 1e2:	eba3 0201 	sub.w	r2, r3, r1
 1e6:	f202 4212 	addw	r2, r2, #1042	@ 0x412
 1ea:	eb0c 5102 	add.w	r1, ip, r2, lsl #20
 1ee:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 1f2:	429a      	cmp	r2, r3
 1f4:	bf38      	it	cc
 1f6:	4770      	bxcc	lr
 1f8:	f04f 0100 	mov.w	r1, #0
 1fc:	bfa8      	it	ge
 1fe:	f6c7 71f0 	movtge	r1, #32752	@ 0x7ff0
 202:	f04f 0000 	mov.w	r0, #0
 206:	4770      	bx	lr
 208:	2100      	movs	r1, #0
 20a:	4770      	bx	lr

Disassembly of section .text.conv_dtoi64:

00000000 <double2int64>:
   0:	004b      	lsls	r3, r1, #1
   2:	f4ff affe 	bcc.w	0 <double2int64>
   6:	f513 1f00 	cmn.w	r3, #2097152	@ 0x200000
   a:	f4bf affe 	bcs.w	0 <double2int64>
   e:	0d5b      	lsrs	r3, r3, #21
  10:	d018      	beq.n	44 <double2int64+0x44>
  12:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  16:	2b00      	cmp	r3, #0
  18:	db0d      	blt.n	36 <double2int64+0x36>
  1a:	2b34      	cmp	r3, #52	@ 0x34
  1c:	f6bf affe 	bge.w	0 <double2int64>
  20:	330c      	adds	r3, #12
  22:	fa11 f203 	lsls.w	r2, r1, r3
  26:	d106      	bne.n	36 <double2int64+0x36>
  28:	3b20      	subs	r3, #32
  2a:	ea33 73e3 	bics.w	r3, r3, r3, asr #31
  2e:	fa10 f303 	lsls.w	r3, r0, r3
  32:	f43f affe 	beq.w	0 <double2int64>
  36:	b500      	push	{lr}
  38:	f7ff fffe 	bl	0 <double2int64>
  3c:	3801      	subs	r0, #1
  3e:	f171 0100 	sbcs.w	r1, r1, #0
  42:	bd00      	pop	{pc}
  44:	2000      	movs	r0, #0
  46:	2100      	movs	r1, #0
  48:	4770      	bx	lr

Disassembly of section .text.conv_dtofix64:

00000000 <double2fix64>:
   0:	004b      	lsls	r3, r1, #1
   2:	f4ff affe 	bcc.w	2 <double2fix64+0x2>
   6:	f513 1f00 	cmn.w	r3, #2097152	@ 0x200000
   a:	f4bf affe 	bcs.w	2 <double2fix64+0x2>
   e:	0d5b      	lsrs	r3, r3, #21
  10:	d018      	beq.n	44 <double2fix64+0x44>
  12:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
  16:	189b      	adds	r3, r3, r2
  18:	db0d      	blt.n	36 <double2fix64+0x36>
  1a:	2b34      	cmp	r3, #52	@ 0x34
  1c:	f6bf affe 	bge.w	2 <double2fix64+0x2>
  20:	330c      	adds	r3, #12
  22:	fa11 fc03 	lsls.w	ip, r1, r3
  26:	d106      	bne.n	36 <double2fix64+0x36>
  28:	3b20      	subs	r3, #32
  2a:	ea33 73e3 	bics.w	r3, r3, r3, asr #31
  2e:	fa10 f303 	lsls.w	r3, r0, r3
  32:	f43f affe 	beq.w	2 <double2fix64+0x2>
  36:	b500      	push	{lr}
  38:	f7ff fffe 	bl	2 <double2fix64+0x2>
  3c:	3801      	subs	r0, #1
  3e:	f171 0100 	sbcs.w	r1, r1, #0
  42:	bd00      	pop	{pc}
  44:	2000      	movs	r0, #0
  46:	2100      	movs	r1, #0
  48:	4770      	bx	lr

Disassembly of section .text.__wrap_conv_dtoi64_z:

00000000 <__wrap___aeabi_d2lz>:
   0:	2200      	movs	r2, #0

00000002 <double2fix64_z>:
   2:	f2a2 4232 	subw	r2, r2, #1074	@ 0x432
   6:	ea5f 5c21 	movs.w	ip, r1, asr #20
   a:	f1ac 0301 	sub.w	r3, ip, #1
   e:	eba1 5103 	sub.w	r1, r1, r3, lsl #20
  12:	055b      	lsls	r3, r3, #21
  14:	f513 0f80 	cmn.w	r3, #4194304	@ 0x400000
  18:	d232      	bcs.n	80 <double2fix64_z+0x7e>
  1a:	eb12 5253 	adds.w	r2, r2, r3, lsr #21
  1e:	d410      	bmi.n	42 <double2fix64_z+0x40>
  20:	2a0b      	cmp	r2, #11
  22:	da36      	bge.n	92 <double2fix64_z+0x90>
  24:	4091      	lsls	r1, r2
  26:	f1d2 0320 	rsbs	r3, r2, #32
  2a:	fa30 f303 	lsrs.w	r3, r0, r3
  2e:	4319      	orrs	r1, r3
  30:	4090      	lsls	r0, r2
  32:	f1bc 0f00 	cmp.w	ip, #0
  36:	bfa8      	it	ge
  38:	4770      	bxge	lr
  3a:	4240      	negs	r0, r0
  3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40:	4770      	bx	lr
  42:	3220      	adds	r2, #32
  44:	dd0e      	ble.n	64 <double2fix64_z+0x62>
  46:	fa01 f302 	lsl.w	r3, r1, r2
  4a:	f1d2 0220 	rsbs	r2, r2, #32
  4e:	40d1      	lsrs	r1, r2
  50:	40d0      	lsrs	r0, r2
  52:	4318      	orrs	r0, r3
  54:	f1bc 0f00 	cmp.w	ip, #0
  58:	bfa8      	it	ge
  5a:	4770      	bxge	lr
  5c:	4240      	negs	r0, r0
  5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  62:	4770      	bx	lr
  64:	4252      	negs	r2, r2
  66:	f382 0205 	usat	r2, #5, r2
  6a:	fa31 f002 	lsrs.w	r0, r1, r2
  6e:	2100      	movs	r1, #0
  70:	f1bc 0f00 	cmp.w	ip, #0
  74:	bfa8      	it	ge
  76:	4770      	bxge	lr
  78:	4240      	negs	r0, r0
  7a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  7e:	4770      	bx	lr
  80:	d002      	beq.n	88 <double2fix64_z+0x86>
  82:	2000      	movs	r0, #0
  84:	2100      	movs	r1, #0
  86:	4770      	bx	lr
  88:	ea50 3101 	orrs.w	r1, r0, r1, lsl #12
  8c:	bf18      	it	ne
  8e:	f04f 0c00 	movne.w	ip, #0
  92:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
  96:	eb01 71dc 	add.w	r1, r1, ip, lsr #31
  9a:	ea6f 70ec 	mvn.w	r0, ip, asr #31
  9e:	4770      	bx	lr

Disassembly of section .text.__wrap_conv_dtoui64:

00000000 <__wrap___aeabi_d2ulz>:
   0:	2200      	movs	r2, #0

00000002 <double2ufix64>:
   2:	f2a2 4232 	subw	r2, r2, #1074	@ 0x432
   6:	150b      	asrs	r3, r1, #20
   8:	f1a3 0301 	sub.w	r3, r3, #1
   c:	eba1 5103 	sub.w	r1, r1, r3, lsl #20
  10:	d426      	bmi.n	60 <double2ufix64+0x5e>
  12:	f240 7cfe 	movw	ip, #2046	@ 0x7fe
  16:	4563      	cmp	r3, ip
  18:	d21c      	bcs.n	54 <double2ufix64+0x52>
  1a:	18d2      	adds	r2, r2, r3
  1c:	d409      	bmi.n	32 <double2ufix64+0x30>
  1e:	2a0c      	cmp	r2, #12
  20:	da19      	bge.n	56 <double2ufix64+0x54>
  22:	4091      	lsls	r1, r2
  24:	f1d2 0320 	rsbs	r3, r2, #32
  28:	fa30 f303 	lsrs.w	r3, r0, r3
  2c:	4090      	lsls	r0, r2
  2e:	4319      	orrs	r1, r3
  30:	4770      	bx	lr
  32:	3220      	adds	r2, #32
  34:	dd07      	ble.n	46 <double2ufix64+0x44>
  36:	fa01 f302 	lsl.w	r3, r1, r2
  3a:	f1d2 0220 	rsbs	r2, r2, #32
  3e:	40d1      	lsrs	r1, r2
  40:	40d0      	lsrs	r0, r2
  42:	4318      	orrs	r0, r3
  44:	4770      	bx	lr
  46:	4252      	negs	r2, r2
  48:	f382 0205 	usat	r2, #5, r2
  4c:	fa31 f002 	lsrs.w	r0, r1, r2
  50:	2100      	movs	r1, #0
  52:	4770      	bx	lr
  54:	d80a      	bhi.n	6c <double2ufix64+0x6a>
  56:	f06f 0000 	mvn.w	r0, #0
  5a:	f06f 0100 	mvn.w	r1, #0
  5e:	4770      	bx	lr
  60:	f113 0f02 	cmn.w	r3, #2
  64:	d102      	bne.n	6c <double2ufix64+0x6a>
  66:	ea50 3201 	orrs.w	r2, r0, r1, lsl #12
  6a:	d1f4      	bne.n	56 <double2ufix64+0x54>
  6c:	2000      	movs	r0, #0
  6e:	2100      	movs	r1, #0
  70:	4770      	bx	lr

float_math.c.o:     file format elf32-littlearm


Disassembly of section .text.fpow_int2:

00000000 <fpow_int2>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	2901      	cmp	r1, #1
   6:	ed2d 8b02 	vpush	{d8}
   a:	ee08 0a10 	vmov	s16, r0
   e:	d050      	beq.n	b2 <fpow_int2+0xb2>
  10:	eb01 75d1 	add.w	r5, r1, r1, lsr #31
  14:	106d      	asrs	r5, r5, #1
  16:	2d01      	cmp	r5, #1
  18:	460c      	mov	r4, r1
  1a:	d03c      	beq.n	96 <fpow_int2+0x96>
  1c:	460e      	mov	r6, r1
  1e:	2900      	cmp	r1, #0
  20:	bfb8      	it	lt
  22:	1cce      	addlt	r6, r1, #3
  24:	10b6      	asrs	r6, r6, #2
  26:	2e01      	cmp	r6, #1
  28:	d04e      	beq.n	c8 <fpow_int2+0xc8>
  2a:	460f      	mov	r7, r1
  2c:	2900      	cmp	r1, #0
  2e:	bfb8      	it	lt
  30:	1dcf      	addlt	r7, r1, #7
  32:	10ff      	asrs	r7, r7, #3
  34:	2f01      	cmp	r7, #1
  36:	d044      	beq.n	c2 <fpow_int2+0xc2>
  38:	4688      	mov	r8, r1
  3a:	2900      	cmp	r1, #0
  3c:	bfb8      	it	lt
  3e:	f101 080f 	addlt.w	r8, r1, #15
  42:	ea4f 1828 	mov.w	r8, r8, asr #4
  46:	f1b8 0f01 	cmp.w	r8, #1
  4a:	d040      	beq.n	ce <fpow_int2+0xce>
  4c:	f1a1 0320 	sub.w	r3, r1, #32
  50:	2b1f      	cmp	r3, #31
  52:	d93f      	bls.n	d4 <fpow_int2+0xd4>
  54:	2100      	movs	r1, #0
  56:	f7ff ffd3 	bl	0 <fpow_int2>
  5a:	ee07 0a90 	vmov	s15, r0
  5e:	ee67 7aa7 	vmul.f32	s15, s15, s15
  62:	f018 0f01 	tst.w	r8, #1
  66:	ee67 7aa7 	vmul.f32	s15, s15, s15
  6a:	d001      	beq.n	70 <fpow_int2+0x70>
  6c:	ee67 7a88 	vmul.f32	s15, s15, s16
  70:	07f8      	lsls	r0, r7, #31
  72:	ee67 7aa7 	vmul.f32	s15, s15, s15
  76:	d501      	bpl.n	7c <fpow_int2+0x7c>
  78:	ee67 7a88 	vmul.f32	s15, s15, s16
  7c:	07f1      	lsls	r1, r6, #31
  7e:	ee67 7aa7 	vmul.f32	s15, s15, s15
  82:	d501      	bpl.n	88 <fpow_int2+0x88>
  84:	ee67 7a88 	vmul.f32	s15, s15, s16
  88:	07ea      	lsls	r2, r5, #31
  8a:	ee67 7aa7 	vmul.f32	s15, s15, s15
  8e:	d504      	bpl.n	9a <fpow_int2+0x9a>
  90:	ee67 7a88 	vmul.f32	s15, s15, s16
  94:	e001      	b.n	9a <fpow_int2+0x9a>
  96:	eef0 7a48 	vmov.f32	s15, s16
  9a:	07e3      	lsls	r3, r4, #31
  9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
  a0:	d501      	bpl.n	a6 <fpow_int2+0xa6>
  a2:	ee67 7a88 	vmul.f32	s15, s15, s16
  a6:	ecbd 8b02 	vpop	{d8}
  aa:	ee17 0a90 	vmov	r0, s15
  ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  b2:	eef0 7a48 	vmov.f32	s15, s16
  b6:	ecbd 8b02 	vpop	{d8}
  ba:	ee17 0a90 	vmov	r0, s15
  be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  c2:	eef0 7a48 	vmov.f32	s15, s16
  c6:	e7d9      	b.n	7c <fpow_int2+0x7c>
  c8:	eef0 7a48 	vmov.f32	s15, s16
  cc:	e7dc      	b.n	88 <fpow_int2+0x88>
  ce:	eef0 7a48 	vmov.f32	s15, s16
  d2:	e7cd      	b.n	70 <fpow_int2+0x70>
  d4:	eef0 7a48 	vmov.f32	s15, s16
  d8:	e7c3      	b.n	62 <fpow_int2+0x62>
  da:	bf00      	nop

Disassembly of section .text.fpowint_0:

00000000 <fpowint_0>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	1e02      	subs	r2, r0, #0
   4:	ed2d 8b02 	vpush	{d8}
   8:	ee08 1a10 	vmov	s16, r1
   c:	da17      	bge.n	3e <fpowint_0+0x3e>
   e:	eef8 7ac8 	vcvt.f32.s32	s15, s16
  12:	ee17 0a90 	vmov	r0, s15
  16:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  1a:	3b7f      	subs	r3, #127	@ 0x7f
  1c:	d40c      	bmi.n	38 <fpowint_0+0x38>
  1e:	f1d3 0317 	rsbs	r3, r3, #23
  22:	d409      	bmi.n	38 <fpowint_0+0x38>
  24:	2101      	movs	r1, #1
  26:	4099      	lsls	r1, r3
  28:	3901      	subs	r1, #1
  2a:	4201      	tst	r1, r0
  2c:	d104      	bne.n	38 <fpowint_0+0x38>
  2e:	2b17      	cmp	r3, #23
  30:	d020      	beq.n	74 <fpowint_0+0x74>
  32:	40d8      	lsrs	r0, r3
  34:	07c3      	lsls	r3, r0, #31
  36:	d41d      	bmi.n	74 <fpowint_0+0x74>
  38:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
  3c:	4610      	mov	r0, r2
  3e:	f012 43ff 	ands.w	r3, r2, #2139095040	@ 0x7f800000
  42:	d022      	beq.n	8a <fpowint_0+0x8a>
  44:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
  48:	d01f      	beq.n	8a <fpowint_0+0x8a>
  4a:	f3c2 0316 	ubfx	r3, r2, #0, #23
  4e:	b9e3      	cbnz	r3, 8a <fpowint_0+0x8a>
  50:	0dd3      	lsrs	r3, r2, #23
  52:	ee18 2a10 	vmov	r2, s16
  56:	3b7f      	subs	r3, #127	@ 0x7f
  58:	f302 0208 	ssat	r2, #9, r2
  5c:	fb02 f303 	mul.w	r3, r2, r3
  60:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
  64:	2a00      	cmp	r2, #0
  66:	dd45      	ble.n	f4 <fpowint_0+0xf4>
  68:	2afe      	cmp	r2, #254	@ 0xfe
  6a:	dc45      	bgt.n	f8 <fpowint_0+0xf8>
  6c:	05db      	lsls	r3, r3, #23
  6e:	f103 507e 	add.w	r0, r3, #1065353216	@ 0x3f800000
  72:	e007      	b.n	84 <fpowint_0+0x84>
  74:	ee18 1a10 	vmov	r1, s16
  78:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
  7c:	f7ff ffc0 	bl	0 <fpowint_0>
  80:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
  84:	ecbd 8b02 	vpop	{d8}
  88:	bd38      	pop	{r3, r4, r5, pc}
  8a:	ee18 3a10 	vmov	r3, s16
  8e:	b1cb      	cbz	r3, c4 <fpowint_0+0xc4>
  90:	3320      	adds	r3, #32
  92:	2b40      	cmp	r3, #64	@ 0x40
  94:	d819      	bhi.n	ca <fpowint_0+0xca>
  96:	ee18 3a10 	vmov	r3, s16
  9a:	2b00      	cmp	r3, #0
  9c:	da0a      	bge.n	b4 <fpowint_0+0xb4>
  9e:	ee07 0a10 	vmov	s14, r0
  a2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
  a6:	eec7 7a87 	vdiv.f32	s15, s15, s14
  aa:	425b      	negs	r3, r3
  ac:	ee08 3a10 	vmov	s16, r3
  b0:	ee17 0a90 	vmov	r0, s15
  b4:	ee18 1a10 	vmov	r1, s16
  b8:	ecbd 8b02 	vpop	{d8}
  bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  c0:	f7ff bffe 	b.w	0 <fpowint_0>
  c4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
  c8:	e7dc      	b.n	84 <fpowint_0+0x84>
  ca:	f7ff fffe 	bl	0 <__aeabi_f2d>
  ce:	f7ff fffe 	bl	0 <log>
  d2:	eef8 7ac8 	vcvt.f32.s32	s15, s16
  d6:	4604      	mov	r4, r0
  d8:	460d      	mov	r5, r1
  da:	ee17 0a90 	vmov	r0, s15
  de:	f7ff fffe 	bl	0 <__aeabi_f2d>
  e2:	4622      	mov	r2, r4
  e4:	462b      	mov	r3, r5
  e6:	f7ff fffe 	bl	0 <__aeabi_dmul>
  ea:	f7ff fffe 	bl	0 <exp>
  ee:	f7ff fffe 	bl	0 <__aeabi_d2f>
  f2:	e7c7      	b.n	84 <fpowint_0+0x84>
  f4:	2000      	movs	r0, #0
  f6:	e7c5      	b.n	84 <fpowint_0+0x84>
  f8:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  fc:	e7c2      	b.n	84 <fpowint_0+0x84>
  fe:	bf00      	nop

Disassembly of section .text.fpow_0:

00000000 <fpow_0>:
   0:	1e02      	subs	r2, r0, #0
   2:	b538      	push	{r3, r4, r5, lr}
   4:	460c      	mov	r4, r1
   6:	da18      	bge.n	3a <fpow_0+0x3a>
   8:	f3c1 53c7 	ubfx	r3, r1, #23, #8
   c:	3b7f      	subs	r3, #127	@ 0x7f
   e:	4608      	mov	r0, r1
  10:	d410      	bmi.n	34 <fpow_0+0x34>
  12:	f1d3 0317 	rsbs	r3, r3, #23
  16:	d40d      	bmi.n	34 <fpow_0+0x34>
  18:	f04f 0c01 	mov.w	ip, #1
  1c:	fa0c fc03 	lsl.w	ip, ip, r3
  20:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
  24:	ea1c 0f01 	tst.w	ip, r1
  28:	d104      	bne.n	34 <fpow_0+0x34>
  2a:	2b17      	cmp	r3, #23
  2c:	d024      	beq.n	78 <fpow_0+0x78>
  2e:	40d8      	lsrs	r0, r3
  30:	07c3      	lsls	r3, r0, #31
  32:	d421      	bmi.n	78 <fpow_0+0x78>
  34:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
  38:	4610      	mov	r0, r2
  3a:	ee07 4a90 	vmov	s15, r4
  3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  42:	f012 43ff 	ands.w	r3, r2, #2139095040	@ 0x7f800000
  46:	ee17 1a90 	vmov	r1, s15
  4a:	d01d      	beq.n	88 <fpow_0+0x88>
  4c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
  50:	d01a      	beq.n	88 <fpow_0+0x88>
  52:	f3c2 0316 	ubfx	r3, r2, #0, #23
  56:	b9bb      	cbnz	r3, 88 <fpow_0+0x88>
  58:	0dd2      	lsrs	r2, r2, #23
  5a:	3a7f      	subs	r2, #127	@ 0x7f
  5c:	f301 0108 	ssat	r1, #9, r1
  60:	fb01 f302 	mul.w	r3, r1, r2
  64:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
  68:	2a00      	cmp	r2, #0
  6a:	dd37      	ble.n	dc <fpow_0+0xdc>
  6c:	2afe      	cmp	r2, #254	@ 0xfe
  6e:	dc37      	bgt.n	e0 <fpow_0+0xe0>
  70:	05db      	lsls	r3, r3, #23
  72:	f103 507e 	add.w	r0, r3, #1065353216	@ 0x3f800000
  76:	bd38      	pop	{r3, r4, r5, pc}
  78:	4621      	mov	r1, r4
  7a:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
  7e:	f7ff ffbf 	bl	0 <fpow_0>
  82:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
  86:	bd38      	pop	{r3, r4, r5, pc}
  88:	b191      	cbz	r1, b0 <fpow_0+0xb0>
  8a:	f101 0320 	add.w	r3, r1, #32
  8e:	2b40      	cmp	r3, #64	@ 0x40
  90:	d811      	bhi.n	b6 <fpow_0+0xb6>
  92:	2900      	cmp	r1, #0
  94:	da08      	bge.n	a8 <fpow_0+0xa8>
  96:	ee07 0a10 	vmov	s14, r0
  9a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
  9e:	eec7 7a87 	vdiv.f32	s15, s15, s14
  a2:	ee17 0a90 	vmov	r0, s15
  a6:	4249      	negs	r1, r1
  a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  ac:	f7ff bffe 	b.w	0 <fpow_0>
  b0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
  b4:	bd38      	pop	{r3, r4, r5, pc}
  b6:	f7ff fffe 	bl	0 <__aeabi_f2d>
  ba:	f7ff fffe 	bl	0 <log>
  be:	4602      	mov	r2, r0
  c0:	460d      	mov	r5, r1
  c2:	4620      	mov	r0, r4
  c4:	4614      	mov	r4, r2
  c6:	f7ff fffe 	bl	0 <__aeabi_f2d>
  ca:	4622      	mov	r2, r4
  cc:	462b      	mov	r3, r5
  ce:	f7ff fffe 	bl	0 <__aeabi_dmul>
  d2:	f7ff fffe 	bl	0 <exp>
  d6:	f7ff fffe 	bl	0 <__aeabi_d2f>
  da:	bd38      	pop	{r3, r4, r5, pc}
  dc:	2000      	movs	r0, #0
  de:	bd38      	pop	{r3, r4, r5, pc}
  e0:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  e4:	bd38      	pop	{r3, r4, r5, pc}
  e6:	bf00      	nop

Disassembly of section .text.__wrap_ldexpf:

00000000 <__wrap_ldexpf>:
   0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
   4:	b16b      	cbz	r3, 22 <__wrap_ldexpf+0x22>
   6:	2bff      	cmp	r3, #255	@ 0xff
   8:	d00b      	beq.n	22 <__wrap_ldexpf+0x22>
   a:	440b      	add	r3, r1
   c:	2b00      	cmp	r3, #0
   e:	dd09      	ble.n	24 <__wrap_ldexpf+0x24>
  10:	2bfe      	cmp	r3, #254	@ 0xfe
  12:	dd04      	ble.n	1e <__wrap_ldexpf+0x1e>
  14:	f000 4200 	and.w	r2, r0, #2147483648	@ 0x80000000
  18:	f042 40ff 	orr.w	r0, r2, #2139095040	@ 0x7f800000
  1c:	4770      	bx	lr
  1e:	eb00 50c1 	add.w	r0, r0, r1, lsl #23
  22:	4770      	bx	lr
  24:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  28:	4770      	bx	lr
  2a:	bf00      	nop

Disassembly of section .text.__wrap_copysignf:

00000000 <__wrap_copysignf>:
   0:	f360 011e 	bfi	r1, r0, #0, #31
   4:	4608      	mov	r0, r1
   6:	4770      	bx	lr

Disassembly of section .text.__wrap_truncf:

00000000 <__wrap_truncf>:
   0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
   4:	3b7f      	subs	r3, #127	@ 0x7f
   6:	4602      	mov	r2, r0
   8:	d408      	bmi.n	1c <__wrap_truncf+0x1c>
   a:	f1c3 0317 	rsb	r3, r3, #23
   e:	2b00      	cmp	r3, #0
  10:	dd03      	ble.n	1a <__wrap_truncf+0x1a>
  12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  16:	4098      	lsls	r0, r3
  18:	4010      	ands	r0, r2
  1a:	4770      	bx	lr
  1c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.__wrap_roundf:

00000000 <__wrap_roundf>:
   0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
   4:	3b7f      	subs	r3, #127	@ 0x7f
   6:	1c59      	adds	r1, r3, #1
   8:	4602      	mov	r2, r0
   a:	db0c      	blt.n	26 <__wrap_roundf+0x26>
   c:	d00e      	beq.n	2c <__wrap_roundf+0x2c>
   e:	2b17      	cmp	r3, #23
  10:	da08      	bge.n	24 <__wrap_roundf+0x24>
  12:	2101      	movs	r1, #1
  14:	f06f 0001 	mvn.w	r0, #1
  18:	f1c3 0316 	rsb	r3, r3, #22
  1c:	4099      	lsls	r1, r3
  1e:	440a      	add	r2, r1
  20:	4098      	lsls	r0, r3
  22:	4010      	ands	r0, r2
  24:	4770      	bx	lr
  26:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  2a:	4770      	bx	lr
  2c:	f000 4200 	and.w	r2, r0, #2147483648	@ 0x80000000
  30:	f042 507e 	orr.w	r0, r2, #1065353216	@ 0x3f800000
  34:	4770      	bx	lr
  36:	bf00      	nop

Disassembly of section .text.__wrap_floorf:

00000000 <__wrap_floorf>:
   0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
   4:	4602      	mov	r2, r0
   6:	b1d3      	cbz	r3, 3e <__wrap_floorf+0x3e>
   8:	3b7f      	subs	r3, #127	@ 0x7f
   a:	d40e      	bmi.n	2a <__wrap_floorf+0x2a>
   c:	f1c3 0317 	rsb	r3, r3, #23
  10:	2b00      	cmp	r3, #0
  12:	dd09      	ble.n	28 <__wrap_floorf+0x28>
  14:	2001      	movs	r0, #1
  16:	2a00      	cmp	r2, #0
  18:	fa00 f003 	lsl.w	r0, r0, r3
  1c:	bfbc      	itt	lt
  1e:	f100 33ff 	addlt.w	r3, r0, #4294967295	@ 0xffffffff
  22:	18d2      	addlt	r2, r2, r3
  24:	4240      	negs	r0, r0
  26:	4010      	ands	r0, r2
  28:	4770      	bx	lr
  2a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
  2e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 44 <__wrap_floorf+0x44>
  32:	2800      	cmp	r0, #0
  34:	fe67 7a87 	vselge.f32	s15, s15, s14
  38:	ee17 0a90 	vmov	r0, s15
  3c:	4770      	bx	lr
  3e:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  42:	4770      	bx	lr
  44:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_ceilf:

00000000 <__wrap_ceilf>:
   0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
   4:	4602      	mov	r2, r0
   6:	b1d3      	cbz	r3, 3e <__wrap_ceilf+0x3e>
   8:	3b7f      	subs	r3, #127	@ 0x7f
   a:	d40e      	bmi.n	2a <__wrap_ceilf+0x2a>
   c:	f1c3 0317 	rsb	r3, r3, #23
  10:	2b00      	cmp	r3, #0
  12:	dd09      	ble.n	28 <__wrap_ceilf+0x28>
  14:	2001      	movs	r0, #1
  16:	2a00      	cmp	r2, #0
  18:	fa00 f003 	lsl.w	r0, r0, r3
  1c:	bfa4      	itt	ge
  1e:	f100 33ff 	addge.w	r3, r0, #4294967295	@ 0xffffffff
  22:	18d2      	addge	r2, r2, r3
  24:	4240      	negs	r0, r0
  26:	4010      	ands	r0, r2
  28:	4770      	bx	lr
  2a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 44 <__wrap_ceilf+0x44>
  2e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
  32:	2800      	cmp	r0, #0
  34:	fe67 7a87 	vselge.f32	s15, s15, s14
  38:	ee17 0a90 	vmov	r0, s15
  3c:	4770      	bx	lr
  3e:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  42:	4770      	bx	lr
  44:	80000000 	.word	0x80000000

Disassembly of section .text.__wrap_asinf:

00000000 <__wrap_asinf>:
   0:	b508      	push	{r3, lr}
   2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
   6:	ed2d 8b02 	vpush	{d8}
   a:	ee08 0a10 	vmov	s16, r0
   e:	ee77 7a48 	vsub.f32	s15, s14, s16
  12:	ee38 7a07 	vadd.f32	s14, s16, s14
  16:	ee67 7a87 	vmul.f32	s15, s15, s14
  1a:	ee17 3a90 	vmov	r3, s15
  1e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
  22:	d001      	beq.n	28 <__wrap_asinf+0x28>
  24:	2b00      	cmp	r3, #0
  26:	db10      	blt.n	4a <__wrap_asinf+0x4a>
  28:	eef5 7a40 	vcmp.f32	s15, #0.0
  2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  30:	d410      	bmi.n	54 <__wrap_asinf+0x54>
  32:	eeb1 7ae7 	vsqrt.f32	s14, s15
  36:	ee18 0a10 	vmov	r0, s16
  3a:	ecbd 8b02 	vpop	{d8}
  3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  42:	ee17 1a10 	vmov	r1, s14
  46:	f7ff bffe 	b.w	0 <atan2f>
  4a:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  4e:	ecbd 8b02 	vpop	{d8}
  52:	bd08      	pop	{r3, pc}
  54:	ee17 0a90 	vmov	r0, s15
  58:	f7ff fffe 	bl	0 <sqrtf>
  5c:	ee07 0a10 	vmov	s14, r0
  60:	e7e9      	b.n	36 <__wrap_asinf+0x36>
  62:	bf00      	nop

Disassembly of section .text.__wrap_acosf:

00000000 <__wrap_acosf>:
   0:	b508      	push	{r3, lr}
   2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
   6:	ed2d 8b02 	vpush	{d8}
   a:	ee08 0a10 	vmov	s16, r0
   e:	ee77 7a48 	vsub.f32	s15, s14, s16
  12:	ee38 7a07 	vadd.f32	s14, s16, s14
  16:	ee67 7a87 	vmul.f32	s15, s15, s14
  1a:	ee17 3a90 	vmov	r3, s15
  1e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
  22:	d001      	beq.n	28 <__wrap_acosf+0x28>
  24:	2b00      	cmp	r3, #0
  26:	db10      	blt.n	4a <__wrap_acosf+0x4a>
  28:	eef5 7a40 	vcmp.f32	s15, #0.0
  2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  30:	d410      	bmi.n	54 <__wrap_acosf+0x54>
  32:	eeb1 7ae7 	vsqrt.f32	s14, s15
  36:	ee18 1a10 	vmov	r1, s16
  3a:	ecbd 8b02 	vpop	{d8}
  3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  42:	ee17 0a10 	vmov	r0, s14
  46:	f7ff bffe 	b.w	0 <atan2f>
  4a:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  4e:	ecbd 8b02 	vpop	{d8}
  52:	bd08      	pop	{r3, pc}
  54:	ee17 0a90 	vmov	r0, s15
  58:	f7ff fffe 	bl	0 <sqrtf>
  5c:	ee07 0a10 	vmov	s14, r0
  60:	e7e9      	b.n	36 <__wrap_acosf+0x36>
  62:	bf00      	nop

Disassembly of section .text.__wrap_atanf:

00000000 <__wrap_atanf>:
   0:	0dc3      	lsrs	r3, r0, #23
   2:	2bff      	cmp	r3, #255	@ 0xff
   4:	d009      	beq.n	1a <__wrap_atanf+0x1a>
   6:	f240 12ff 	movw	r2, #511	@ 0x1ff
   a:	4293      	cmp	r3, r2
   c:	d003      	beq.n	16 <__wrap_atanf+0x16>
   e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
  12:	f7ff bffe 	b.w	0 <atan2f>
  16:	4802      	ldr	r0, [pc, #8]	@ (20 <__wrap_atanf+0x20>)
  18:	4770      	bx	lr
  1a:	4802      	ldr	r0, [pc, #8]	@ (24 <__wrap_atanf+0x24>)
  1c:	4770      	bx	lr
  1e:	bf00      	nop
  20:	bfc90fdb 	.word	0xbfc90fdb
  24:	3fc90fdb 	.word	0x3fc90fdb

Disassembly of section .text.__wrap_sinhf:

00000000 <__wrap_sinhf>:
   0:	b510      	push	{r4, lr}
   2:	ed2d 8b02 	vpush	{d8}
   6:	4604      	mov	r4, r0
   8:	f7ff fffe 	bl	0 <expf>
   c:	4603      	mov	r3, r0
   e:	f104 4000 	add.w	r0, r4, #2147483648	@ 0x80000000
  12:	ee08 3a10 	vmov	s16, r3
  16:	f7ff fffe 	bl	0 <expf>
  1a:	ee07 0a90 	vmov	s15, r0
  1e:	ee78 7a67 	vsub.f32	s15, s16, s15
  22:	ee17 0a90 	vmov	r0, s15
  26:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  2a:	b143      	cbz	r3, 3e <__wrap_sinhf+0x3e>
  2c:	2bff      	cmp	r3, #255	@ 0xff
  2e:	d006      	beq.n	3e <__wrap_sinhf+0x3e>
  30:	4602      	mov	r2, r0
  32:	2b01      	cmp	r3, #1
  34:	bf0c      	ite	eq
  36:	f000 4000 	andeq.w	r0, r0, #2147483648	@ 0x80000000
  3a:	f5a2 0000 	subne.w	r0, r2, #8388608	@ 0x800000
  3e:	ecbd 8b02 	vpop	{d8}
  42:	bd10      	pop	{r4, pc}

Disassembly of section .text.__wrap_coshf:

00000000 <__wrap_coshf>:
   0:	b510      	push	{r4, lr}
   2:	ed2d 8b02 	vpush	{d8}
   6:	4604      	mov	r4, r0
   8:	f7ff fffe 	bl	0 <expf>
   c:	4603      	mov	r3, r0
   e:	f104 4000 	add.w	r0, r4, #2147483648	@ 0x80000000
  12:	ee08 3a10 	vmov	s16, r3
  16:	f7ff fffe 	bl	0 <expf>
  1a:	ee07 0a90 	vmov	s15, r0
  1e:	ee78 7a27 	vadd.f32	s15, s16, s15
  22:	ee17 0a90 	vmov	r0, s15
  26:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  2a:	b143      	cbz	r3, 3e <__wrap_coshf+0x3e>
  2c:	2bff      	cmp	r3, #255	@ 0xff
  2e:	d006      	beq.n	3e <__wrap_coshf+0x3e>
  30:	4602      	mov	r2, r0
  32:	2b01      	cmp	r3, #1
  34:	bf0c      	ite	eq
  36:	f000 4000 	andeq.w	r0, r0, #2147483648	@ 0x80000000
  3a:	f5a2 0000 	subne.w	r0, r2, #8388608	@ 0x800000
  3e:	ecbd 8b02 	vpop	{d8}
  42:	bd10      	pop	{r4, pc}

Disassembly of section .text.__wrap_tanhf:

00000000 <__wrap_tanhf>:
   0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
   4:	2a82      	cmp	r2, #130	@ 0x82
   6:	b508      	push	{r3, lr}
   8:	d909      	bls.n	1e <__wrap_tanhf+0x1e>
   a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
   e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
  12:	2800      	cmp	r0, #0
  14:	fe27 7a87 	vselge.f32	s14, s15, s14
  18:	ee17 0a10 	vmov	r0, s14
  1c:	bd08      	pop	{r3, pc}
  1e:	b10a      	cbz	r2, 24 <__wrap_tanhf+0x24>
  20:	f500 0000 	add.w	r0, r0, #8388608	@ 0x800000
  24:	f7ff fffe 	bl	0 <expf>
  28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
  2c:	ee07 0a90 	vmov	s15, r0
  30:	ee77 6ac7 	vsub.f32	s13, s15, s14
  34:	ee77 7a87 	vadd.f32	s15, s15, s14
  38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  3c:	ee17 0a10 	vmov	r0, s14
  40:	bd08      	pop	{r3, pc}
  42:	bf00      	nop

Disassembly of section .text.__wrap_asinhf:

00000000 <__wrap_asinhf>:
   0:	b530      	push	{r4, r5, lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
   c:	2a8e      	cmp	r2, #142	@ 0x8e
   e:	d90d      	bls.n	2c <__wrap_asinhf+0x2c>
  10:	2b00      	cmp	r3, #0
  12:	db2a      	blt.n	6a <__wrap_asinhf+0x6a>
  14:	f7ff fffe 	bl	0 <logf>
  18:	ed9f 7a23 	vldr	s14, [pc, #140]	@ a8 <__wrap_asinhf+0xa8>
  1c:	ee07 0a90 	vmov	s15, r0
  20:	ee77 7a87 	vadd.f32	s15, s15, s14
  24:	ee17 0a90 	vmov	r0, s15
  28:	b003      	add	sp, #12
  2a:	bd30      	pop	{r4, r5, pc}
  2c:	f7ff fffe 	bl	0 <__aeabi_f2d>
  30:	4602      	mov	r2, r0
  32:	460b      	mov	r3, r1
  34:	4604      	mov	r4, r0
  36:	460d      	mov	r5, r1
  38:	f7ff fffe 	bl	0 <__aeabi_dmul>
  3c:	2200      	movs	r2, #0
  3e:	4b1b      	ldr	r3, [pc, #108]	@ (ac <__wrap_asinhf+0xac>)
  40:	f7ff fffe 	bl	0 <__aeabi_dadd>
  44:	eddd 7a01 	vldr	s15, [sp, #4]
  48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  50:	dd1b      	ble.n	8a <__wrap_asinhf+0x8a>
  52:	f7ff fffe 	bl	0 <sqrt>
  56:	4622      	mov	r2, r4
  58:	462b      	mov	r3, r5
  5a:	f7ff fffe 	bl	0 <__aeabi_dadd>
  5e:	f7ff fffe 	bl	0 <log>
  62:	f7ff fffe 	bl	0 <__aeabi_d2f>
  66:	b003      	add	sp, #12
  68:	bd30      	pop	{r4, r5, pc}
  6a:	f103 4000 	add.w	r0, r3, #2147483648	@ 0x80000000
  6e:	f7ff fffe 	bl	0 <logf>
  72:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ a8 <__wrap_asinhf+0xa8>
  76:	ee07 0a90 	vmov	s15, r0
  7a:	ee77 7a87 	vadd.f32	s15, s15, s14
  7e:	ee17 0a90 	vmov	r0, s15
  82:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
  86:	b003      	add	sp, #12
  88:	bd30      	pop	{r4, r5, pc}
  8a:	f7ff fffe 	bl	0 <sqrt>
  8e:	4622      	mov	r2, r4
  90:	462b      	mov	r3, r5
  92:	f7ff fffe 	bl	0 <__aeabi_dsub>
  96:	f7ff fffe 	bl	0 <log>
  9a:	f7ff fffe 	bl	0 <__aeabi_d2f>
  9e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
  a2:	b003      	add	sp, #12
  a4:	bd30      	pop	{r4, r5, pc}
  a6:	bf00      	nop
  a8:	3f317218 	.word	0x3f317218
  ac:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_acoshf:

00000000 <__wrap_acoshf>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	1e03      	subs	r3, r0, #0
   4:	bfbc      	itt	lt
   6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
   a:	4618      	movlt	r0, r3
   c:	f1b3 4f8f 	cmp.w	r3, #1199570944	@ 0x47800000
  10:	d222      	bcs.n	58 <__wrap_acoshf+0x58>
  12:	f7ff fffe 	bl	0 <__aeabi_f2d>
  16:	2200      	movs	r2, #0
  18:	4b15      	ldr	r3, [pc, #84]	@ (70 <__wrap_acoshf+0x70>)
  1a:	4604      	mov	r4, r0
  1c:	460d      	mov	r5, r1
  1e:	f7ff fffe 	bl	0 <__aeabi_dadd>
  22:	2200      	movs	r2, #0
  24:	4606      	mov	r6, r0
  26:	460f      	mov	r7, r1
  28:	4620      	mov	r0, r4
  2a:	4629      	mov	r1, r5
  2c:	4b10      	ldr	r3, [pc, #64]	@ (70 <__wrap_acoshf+0x70>)
  2e:	f7ff fffe 	bl	0 <__aeabi_dsub>
  32:	4602      	mov	r2, r0
  34:	460b      	mov	r3, r1
  36:	4630      	mov	r0, r6
  38:	4639      	mov	r1, r7
  3a:	f7ff fffe 	bl	0 <__aeabi_dmul>
  3e:	f7ff fffe 	bl	0 <sqrt>
  42:	4602      	mov	r2, r0
  44:	460b      	mov	r3, r1
  46:	4620      	mov	r0, r4
  48:	4629      	mov	r1, r5
  4a:	f7ff fffe 	bl	0 <__aeabi_dadd>
  4e:	f7ff fffe 	bl	0 <log>
  52:	f7ff fffe 	bl	0 <__aeabi_d2f>
  56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  58:	f7ff fffe 	bl	0 <logf>
  5c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 74 <__wrap_acoshf+0x74>
  60:	ee07 0a90 	vmov	s15, r0
  64:	ee77 7a87 	vadd.f32	s15, s15, s14
  68:	ee17 0a90 	vmov	r0, s15
  6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  6e:	bf00      	nop
  70:	3ff00000 	.word	0x3ff00000
  74:	3f317218 	.word	0x3f317218

Disassembly of section .text.__wrap_atanhf:

00000000 <__wrap_atanhf>:
   0:	ee07 0a10 	vmov	s14, r0
   4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
   8:	ee77 6a27 	vadd.f32	s13, s14, s15
   c:	ee77 7ac7 	vsub.f32	s15, s15, s14
  10:	eec6 7aa7 	vdiv.f32	s15, s13, s15
  14:	b508      	push	{r3, lr}
  16:	ee17 0a90 	vmov	r0, s15
  1a:	f7ff fffe 	bl	0 <logf>
  1e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  22:	b143      	cbz	r3, 36 <__wrap_atanhf+0x36>
  24:	2bff      	cmp	r3, #255	@ 0xff
  26:	d006      	beq.n	36 <__wrap_atanhf+0x36>
  28:	4602      	mov	r2, r0
  2a:	2b01      	cmp	r3, #1
  2c:	bf0c      	ite	eq
  2e:	f000 4000 	andeq.w	r0, r0, #2147483648	@ 0x80000000
  32:	f5a2 0000 	subne.w	r0, r2, #8388608	@ 0x800000
  36:	bd08      	pop	{r3, pc}

Disassembly of section .text.__wrap_exp2f:

00000000 <__wrap_exp2f>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_f2d>
   6:	a306      	add	r3, pc, #24	@ (adr r3, 20 <__wrap_exp2f+0x20>)
   8:	e9d3 2300 	ldrd	r2, r3, [r3]
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	f7ff fffe 	bl	0 <exp>
  14:	f7ff fffe 	bl	0 <__aeabi_d2f>
  18:	bd08      	pop	{r3, pc}
  1a:	bf00      	nop
  1c:	f3af 8000 	nop.w
  20:	fefa39ef 	.word	0xfefa39ef
  24:	3fe62e42 	.word	0x3fe62e42

Disassembly of section .text.__wrap_log2f:

00000000 <__wrap_log2f>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <logf>
   6:	eddf 7a04 	vldr	s15, [pc, #16]	@ 18 <__wrap_log2f+0x18>
   a:	ee07 0a10 	vmov	s14, r0
   e:	ee67 7a27 	vmul.f32	s15, s14, s15
  12:	ee17 0a90 	vmov	r0, s15
  16:	bd08      	pop	{r3, pc}
  18:	3fb8aa3b 	.word	0x3fb8aa3b

Disassembly of section .text.__wrap_exp10f:

00000000 <__wrap_exp10f>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_f2d>
   6:	a306      	add	r3, pc, #24	@ (adr r3, 20 <__wrap_exp10f+0x20>)
   8:	e9d3 2300 	ldrd	r2, r3, [r3]
   c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  10:	f7ff fffe 	bl	0 <exp>
  14:	f7ff fffe 	bl	0 <__aeabi_d2f>
  18:	bd08      	pop	{r3, pc}
  1a:	bf00      	nop
  1c:	f3af 8000 	nop.w
  20:	bbb55516 	.word	0xbbb55516
  24:	40026bb1 	.word	0x40026bb1

Disassembly of section .text.__wrap_log10f:

00000000 <__wrap_log10f>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <logf>
   6:	eddf 7a04 	vldr	s15, [pc, #16]	@ 18 <__wrap_log10f+0x18>
   a:	ee07 0a10 	vmov	s14, r0
   e:	ee67 7a27 	vmul.f32	s15, s14, s15
  12:	ee17 0a90 	vmov	r0, s15
  16:	bd08      	pop	{r3, pc}
  18:	3ede5bd9 	.word	0x3ede5bd9

Disassembly of section .text.__wrap_expm1f:

00000000 <__wrap_expm1f>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_f2d>
   6:	f7ff fffe 	bl	0 <exp>
   a:	2200      	movs	r2, #0
   c:	4b02      	ldr	r3, [pc, #8]	@ (18 <__wrap_expm1f+0x18>)
   e:	f7ff fffe 	bl	0 <__aeabi_dsub>
  12:	f7ff fffe 	bl	0 <__aeabi_d2f>
  16:	bd08      	pop	{r3, pc}
  18:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_log1pf:

00000000 <__wrap_log1pf>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <__aeabi_f2d>
   6:	2200      	movs	r2, #0
   8:	4b03      	ldr	r3, [pc, #12]	@ (18 <__wrap_log1pf+0x18>)
   a:	f7ff fffe 	bl	0 <__aeabi_dadd>
   e:	f7ff fffe 	bl	0 <log>
  12:	f7ff fffe 	bl	0 <__aeabi_d2f>
  16:	bd08      	pop	{r3, pc}
  18:	3ff00000 	.word	0x3ff00000

Disassembly of section .text.__wrap_fmaf:

00000000 <__wrap_fmaf>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4616      	mov	r6, r2
   4:	460f      	mov	r7, r1
   6:	f7ff fffe 	bl	0 <__aeabi_f2d>
   a:	4604      	mov	r4, r0
   c:	4638      	mov	r0, r7
   e:	460d      	mov	r5, r1
  10:	f7ff fffe 	bl	0 <__aeabi_f2d>
  14:	4602      	mov	r2, r0
  16:	460b      	mov	r3, r1
  18:	4620      	mov	r0, r4
  1a:	4629      	mov	r1, r5
  1c:	f7ff fffe 	bl	0 <__aeabi_dmul>
  20:	4604      	mov	r4, r0
  22:	4630      	mov	r0, r6
  24:	460d      	mov	r5, r1
  26:	f7ff fffe 	bl	0 <__aeabi_f2d>
  2a:	4602      	mov	r2, r0
  2c:	460b      	mov	r3, r1
  2e:	4620      	mov	r0, r4
  30:	4629      	mov	r1, r5
  32:	f7ff fffe 	bl	0 <__aeabi_dadd>
  36:	f7ff fffe 	bl	0 <__aeabi_d2f>
  3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .text.__wrap_powintf:

00000000 <__wrap_powintf>:
   0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
   4:	ee07 0a90 	vmov	s15, r0
   8:	eef4 7a47 	vcmp.f32	s15, s14
   c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  10:	d00e      	beq.n	30 <__wrap_powintf+0x30>
  12:	b181      	cbz	r1, 36 <__wrap_powintf+0x36>
  14:	eef5 7a40 	vcmp.f32	s15, #0.0
  18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  1c:	d10e      	bne.n	3c <__wrap_powintf+0x3c>
  1e:	2900      	cmp	r1, #0
  20:	f001 0301 	and.w	r3, r1, #1
  24:	dd1f      	ble.n	66 <__wrap_powintf+0x66>
  26:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 98 <__wrap_powintf+0x98>
  2a:	2b00      	cmp	r3, #0
  2c:	fe47 7a27 	vseleq.f32	s15, s14, s15
  30:	ee17 0a90 	vmov	r0, s15
  34:	4770      	bx	lr
  36:	ee17 0a10 	vmov	r0, s14
  3a:	4770      	bx	lr
  3c:	0dc3      	lsrs	r3, r0, #23
  3e:	2bff      	cmp	r3, #255	@ 0xff
  40:	d017      	beq.n	72 <__wrap_powintf+0x72>
  42:	f240 1cff 	movw	ip, #511	@ 0x1ff
  46:	4563      	cmp	r3, ip
  48:	d11d      	bne.n	86 <__wrap_powintf+0x86>
  4a:	2900      	cmp	r1, #0
  4c:	f001 0301 	and.w	r3, r1, #1
  50:	dd1e      	ble.n	90 <__wrap_powintf+0x90>
  52:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 9c <__wrap_powintf+0x9c>
  56:	eddf 7a12 	vldr	s15, [pc, #72]	@ a0 <__wrap_powintf+0xa0>
  5a:	2b00      	cmp	r3, #0
  5c:	fe47 7a27 	vseleq.f32	s15, s14, s15
  60:	ee17 0a90 	vmov	r0, s15
  64:	4770      	bx	lr
  66:	b183      	cbz	r3, 8a <__wrap_powintf+0x8a>
  68:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  6c:	f040 40ff 	orr.w	r0, r0, #2139095040	@ 0x7f800000
  70:	4770      	bx	lr
  72:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 9c <__wrap_powintf+0x9c>
  76:	eddf 7a08 	vldr	s15, [pc, #32]	@ 98 <__wrap_powintf+0x98>
  7a:	2900      	cmp	r1, #0
  7c:	fe67 7a27 	vselge.f32	s15, s14, s15
  80:	ee17 0a90 	vmov	r0, s15
  84:	4770      	bx	lr
  86:	f7ff bffe 	b.w	0 <__wrap_powintf>
  8a:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  8e:	4770      	bx	lr
  90:	eddf 7a04 	vldr	s15, [pc, #16]	@ a4 <__wrap_powintf+0xa4>
  94:	e7c7      	b.n	26 <__wrap_powintf+0x26>
  96:	bf00      	nop
  98:	00000000 	.word	0x00000000
  9c:	7f800000 	.word	0x7f800000
  a0:	ff800000 	.word	0xff800000
  a4:	80000000 	.word	0x80000000

Disassembly of section .text.__wrap_powf:

00000000 <__wrap_powf>:
   0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
   4:	ee07 0a90 	vmov	s15, r0
   8:	eef4 7a47 	vcmp.f32	s15, s14
   c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  10:	d032      	beq.n	78 <__wrap_powf+0x78>
  12:	f011 42ff 	ands.w	r2, r1, #2139095040	@ 0x7f800000
  16:	b538      	push	{r3, r4, r5, lr}
  18:	460c      	mov	r4, r1
  1a:	460b      	mov	r3, r1
  1c:	d029      	beq.n	72 <__wrap_powf+0x72>
  1e:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
  22:	eef4 7a66 	vcmp.f32	s15, s13
  26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  2a:	d126      	bne.n	7a <__wrap_powf+0x7a>
  2c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
  30:	d01f      	beq.n	72 <__wrap_powf+0x72>
  32:	f240 107f 	movw	r0, #383	@ 0x17f
  36:	4967      	ldr	r1, [pc, #412]	@ (1d4 <__wrap_powf+0x1d4>)
  38:	0de2      	lsrs	r2, r4, #23
  3a:	2aff      	cmp	r2, #255	@ 0xff
  3c:	d070      	beq.n	120 <__wrap_powf+0x120>
  3e:	f240 1cff 	movw	ip, #511	@ 0x1ff
  42:	4562      	cmp	r2, ip
  44:	d060      	beq.n	108 <__wrap_powf+0x108>
  46:	f012 02ff 	ands.w	r2, r2, #255	@ 0xff
  4a:	d00b      	beq.n	64 <__wrap_powf+0x64>
  4c:	3a7f      	subs	r2, #127	@ 0x7f
  4e:	d473      	bmi.n	138 <__wrap_powf+0x138>
  50:	f1c2 0217 	rsb	r2, r2, #23
  54:	2a00      	cmp	r2, #0
  56:	dd05      	ble.n	64 <__wrap_powf+0x64>
  58:	2001      	movs	r0, #1
  5a:	fa00 f202 	lsl.w	r2, r0, r2
  5e:	3a01      	subs	r2, #1
  60:	421a      	tst	r2, r3
  62:	d169      	bne.n	138 <__wrap_powf+0x138>
  64:	4621      	mov	r1, r4
  66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  6a:	ee17 0a90 	vmov	r0, s15
  6e:	f7ff bffe 	b.w	0 <__wrap_powf>
  72:	ee17 0a10 	vmov	r0, s14
  76:	bd38      	pop	{r3, r4, r5, pc}
  78:	4770      	bx	lr
  7a:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
  7e:	4601      	mov	r1, r0
  80:	d11a      	bne.n	b8 <__wrap_powf+0xb8>
  82:	2c00      	cmp	r4, #0
  84:	ea4f 52d4 	mov.w	r2, r4, lsr #23
  88:	db25      	blt.n	d6 <__wrap_powf+0xd6>
  8a:	3a7f      	subs	r2, #127	@ 0x7f
  8c:	d421      	bmi.n	d2 <__wrap_powf+0xd2>
  8e:	f1d2 0217 	rsbs	r2, r2, #23
  92:	d41e      	bmi.n	d2 <__wrap_powf+0xd2>
  94:	2101      	movs	r1, #1
  96:	4091      	lsls	r1, r2
  98:	3901      	subs	r1, #1
  9a:	4221      	tst	r1, r4
  9c:	d119      	bne.n	d2 <__wrap_powf+0xd2>
  9e:	2a17      	cmp	r2, #23
  a0:	d007      	beq.n	b2 <__wrap_powf+0xb2>
  a2:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 1d8 <__wrap_powf+0x1d8>
  a6:	fa23 f202 	lsr.w	r2, r3, r2
  aa:	f012 0f01 	tst.w	r2, #1
  ae:	fe47 7a27 	vseleq.f32	s15, s14, s15
  b2:	ee17 0a90 	vmov	r0, s15
  b6:	bd38      	pop	{r3, r4, r5, pc}
  b8:	0dc0      	lsrs	r0, r0, #23
  ba:	28ff      	cmp	r0, #255	@ 0xff
  bc:	d153      	bne.n	166 <__wrap_powf+0x166>
  be:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 1dc <__wrap_powf+0x1dc>
  c2:	eddf 7a45 	vldr	s15, [pc, #276]	@ 1d8 <__wrap_powf+0x1d8>
  c6:	2c00      	cmp	r4, #0
  c8:	fe67 7a27 	vselge.f32	s15, s14, s15
  cc:	ee17 0a90 	vmov	r0, s15
  d0:	bd38      	pop	{r3, r4, r5, pc}
  d2:	2000      	movs	r0, #0
  d4:	bd38      	pop	{r3, r4, r5, pc}
  d6:	b2d2      	uxtb	r2, r2
  d8:	3a7f      	subs	r2, #127	@ 0x7f
  da:	d412      	bmi.n	102 <__wrap_powf+0x102>
  dc:	f1d2 0217 	rsbs	r2, r2, #23
  e0:	d40f      	bmi.n	102 <__wrap_powf+0x102>
  e2:	2001      	movs	r0, #1
  e4:	4090      	lsls	r0, r2
  e6:	3801      	subs	r0, #1
  e8:	4220      	tst	r0, r4
  ea:	d10a      	bne.n	102 <__wrap_powf+0x102>
  ec:	2a17      	cmp	r2, #23
  ee:	d003      	beq.n	f8 <__wrap_powf+0xf8>
  f0:	fa24 f202 	lsr.w	r2, r4, r2
  f4:	07d3      	lsls	r3, r2, #31
  f6:	d504      	bpl.n	102 <__wrap_powf+0x102>
  f8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
  fc:	f040 40ff 	orr.w	r0, r0, #2139095040	@ 0x7f800000
 100:	bd38      	pop	{r3, r4, r5, pc}
 102:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
 106:	bd38      	pop	{r3, r4, r5, pc}
 108:	eddf 7a34 	vldr	s15, [pc, #208]	@ 1dc <__wrap_powf+0x1dc>
 10c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 1d8 <__wrap_powf+0x1d8>
 110:	b2c0      	uxtb	r0, r0
 112:	287f      	cmp	r0, #127	@ 0x7f
 114:	bf2c      	ite	cs
 116:	ee17 0a10 	vmovcs	r0, s14
 11a:	ee17 0a90 	vmovcc	r0, s15
 11e:	bd38      	pop	{r3, r4, r5, pc}
 120:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 1d8 <__wrap_powf+0x1d8>
 124:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 1dc <__wrap_powf+0x1dc>
 128:	b2c0      	uxtb	r0, r0
 12a:	287f      	cmp	r0, #127	@ 0x7f
 12c:	bf2c      	ite	cs
 12e:	ee17 0a10 	vmovcs	r0, s14
 132:	ee17 0a90 	vmovcc	r0, s15
 136:	bd38      	pop	{r3, r4, r5, pc}
 138:	2900      	cmp	r1, #0
 13a:	dbe2      	blt.n	102 <__wrap_powf+0x102>
 13c:	ee17 0a90 	vmov	r0, s15
 140:	f7ff fffe 	bl	0 <__aeabi_f2d>
 144:	f7ff fffe 	bl	0 <log>
 148:	4602      	mov	r2, r0
 14a:	460d      	mov	r5, r1
 14c:	4620      	mov	r0, r4
 14e:	4614      	mov	r4, r2
 150:	f7ff fffe 	bl	0 <__aeabi_f2d>
 154:	4622      	mov	r2, r4
 156:	462b      	mov	r3, r5
 158:	f7ff fffe 	bl	0 <__aeabi_dmul>
 15c:	f7ff fffe 	bl	0 <exp>
 160:	f7ff fffe 	bl	0 <__aeabi_d2f>
 164:	bd38      	pop	{r3, r4, r5, pc}
 166:	f240 15ff 	movw	r5, #511	@ 0x1ff
 16a:	42a8      	cmp	r0, r5
 16c:	ea4f 52d4 	mov.w	r2, r4, lsr #23
 170:	f47f af63 	bne.w	3a <__wrap_powf+0x3a>
 174:	2c00      	cmp	r4, #0
 176:	db18      	blt.n	1aa <__wrap_powf+0x1aa>
 178:	3a7f      	subs	r2, #127	@ 0x7f
 17a:	d4c2      	bmi.n	102 <__wrap_powf+0x102>
 17c:	f1d2 0217 	rsbs	r2, r2, #23
 180:	d4bf      	bmi.n	102 <__wrap_powf+0x102>
 182:	2101      	movs	r1, #1
 184:	4091      	lsls	r1, r2
 186:	3901      	subs	r1, #1
 188:	4221      	tst	r1, r4
 18a:	d1ba      	bne.n	102 <__wrap_powf+0x102>
 18c:	2a17      	cmp	r2, #23
 18e:	d01c      	beq.n	1ca <__wrap_powf+0x1ca>
 190:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 1dc <__wrap_powf+0x1dc>
 194:	eddf 7a12 	vldr	s15, [pc, #72]	@ 1e0 <__wrap_powf+0x1e0>
 198:	fa24 f202 	lsr.w	r2, r4, r2
 19c:	f012 0f01 	tst.w	r2, #1
 1a0:	fe47 7a27 	vseleq.f32	s15, s14, s15
 1a4:	ee17 0a90 	vmov	r0, s15
 1a8:	bd38      	pop	{r3, r4, r5, pc}
 1aa:	b2d2      	uxtb	r2, r2
 1ac:	3a7f      	subs	r2, #127	@ 0x7f
 1ae:	d490      	bmi.n	d2 <__wrap_powf+0xd2>
 1b0:	f1d2 0217 	rsbs	r2, r2, #23
 1b4:	d48d      	bmi.n	d2 <__wrap_powf+0xd2>
 1b6:	2101      	movs	r1, #1
 1b8:	4091      	lsls	r1, r2
 1ba:	3901      	subs	r1, #1
 1bc:	4221      	tst	r1, r4
 1be:	d188      	bne.n	d2 <__wrap_powf+0xd2>
 1c0:	2a17      	cmp	r2, #23
 1c2:	d004      	beq.n	1ce <__wrap_powf+0x1ce>
 1c4:	eddf 7a07 	vldr	s15, [pc, #28]	@ 1e4 <__wrap_powf+0x1e4>
 1c8:	e76b      	b.n	a2 <__wrap_powf+0xa2>
 1ca:	4807      	ldr	r0, [pc, #28]	@ (1e8 <__wrap_powf+0x1e8>)
 1cc:	bd38      	pop	{r3, r4, r5, pc}
 1ce:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 1d2:	bd38      	pop	{r3, r4, r5, pc}
 1d4:	bf800000 	.word	0xbf800000
 1d8:	00000000 	.word	0x00000000
 1dc:	7f800000 	.word	0x7f800000
 1e0:	ff800000 	.word	0xff800000
 1e4:	80000000 	.word	0x80000000
 1e8:	ff800000 	.word	0xff800000

Disassembly of section .text.__wrap_hypotf:

00000000 <__wrap_hypotf>:
   0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
   4:	2ab0      	cmp	r2, #176	@ 0xb0
   6:	ee06 1a90 	vmov	s13, r1
   a:	460b      	mov	r3, r1
   c:	ee07 0a10 	vmov	s14, r0
  10:	f3c1 51c7 	ubfx	r1, r1, #23, #8
  14:	d823      	bhi.n	5e <__wrap_hypotf+0x5e>
  16:	29b0      	cmp	r1, #176	@ 0xb0
  18:	d80c      	bhi.n	34 <__wrap_hypotf+0x34>
  1a:	2a4d      	cmp	r2, #77	@ 0x4d
  1c:	d801      	bhi.n	22 <__wrap_hypotf+0x22>
  1e:	294d      	cmp	r1, #77	@ 0x4d
  20:	d943      	bls.n	aa <__wrap_hypotf+0xaa>
  22:	ee66 6aa6 	vmul.f32	s13, s13, s13
  26:	eee7 6a07 	vfma.f32	s13, s14, s14
  2a:	eef1 7ae6 	vsqrt.f32	s15, s13
  2e:	ee17 0a90 	vmov	r0, s15
  32:	4770      	bx	lr
  34:	2a00      	cmp	r2, #0
  36:	d158      	bne.n	ea <__wrap_hypotf+0xea>
  38:	29ff      	cmp	r1, #255	@ 0xff
  3a:	d05f      	beq.n	fc <__wrap_hypotf+0xfc>
  3c:	f103 435d 	add.w	r3, r3, #3707764736	@ 0xdd000000
  40:	ee07 3a90 	vmov	s15, r3
  44:	ee67 7aa7 	vmul.f32	s15, s15, s15
  48:	eee7 7a07 	vfma.f32	s15, s14, s14
  4c:	eef1 7ae7 	vsqrt.f32	s15, s15
  50:	ee17 0a90 	vmov	r0, s15
  54:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  58:	4602      	mov	r2, r0
  5a:	b9a3      	cbnz	r3, 86 <__wrap_hypotf+0x86>
  5c:	4770      	bx	lr
  5e:	2aff      	cmp	r2, #255	@ 0xff
  60:	bf1c      	itt	ne
  62:	f100 425d 	addne.w	r2, r0, #3707764736	@ 0xdd000000
  66:	ee07 2a10 	vmovne	s14, r2
  6a:	b9b9      	cbnz	r1, 9c <__wrap_hypotf+0x9c>
  6c:	ee67 7a07 	vmul.f32	s15, s14, s14
  70:	eee6 7aa6 	vfma.f32	s15, s13, s13
  74:	eef1 7ae7 	vsqrt.f32	s15, s15
  78:	ee17 0a90 	vmov	r0, s15
  7c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  80:	4602      	mov	r2, r0
  82:	2b00      	cmp	r3, #0
  84:	d0ea      	beq.n	5c <__wrap_hypotf+0x5c>
  86:	2bff      	cmp	r3, #255	@ 0xff
  88:	d0e8      	beq.n	5c <__wrap_hypotf+0x5c>
  8a:	2bb8      	cmp	r3, #184	@ 0xb8
  8c:	bf86      	itte	hi
  8e:	f000 4200 	andhi.w	r2, r0, #2147483648	@ 0x80000000
  92:	f042 40ff 	orrhi.w	r0, r2, #2139095040	@ 0x7f800000
  96:	f102 500c 	addls.w	r0, r2, #587202560	@ 0x23000000
  9a:	4770      	bx	lr
  9c:	29ff      	cmp	r1, #255	@ 0xff
  9e:	d02d      	beq.n	fc <__wrap_hypotf+0xfc>
  a0:	2946      	cmp	r1, #70	@ 0x46
  a2:	d8cb      	bhi.n	3c <__wrap_hypotf+0x3c>
  a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
  a8:	e7ca      	b.n	40 <__wrap_hypotf+0x40>
  aa:	b11a      	cbz	r2, b4 <__wrap_hypotf+0xb4>
  ac:	f100 520c 	add.w	r2, r0, #587202560	@ 0x23000000
  b0:	ee07 2a10 	vmov	s14, r2
  b4:	ee27 7a07 	vmul.f32	s14, s14, s14
  b8:	b329      	cbz	r1, 106 <__wrap_hypotf+0x106>
  ba:	f103 530c 	add.w	r3, r3, #587202560	@ 0x23000000
  be:	ee07 3a90 	vmov	s15, r3
  c2:	eea7 7aa7 	vfma.f32	s14, s15, s15
  c6:	eef1 7ac7 	vsqrt.f32	s15, s14
  ca:	ee17 0a90 	vmov	r0, s15
  ce:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  d2:	4602      	mov	r2, r0
  d4:	2b00      	cmp	r3, #0
  d6:	d0c1      	beq.n	5c <__wrap_hypotf+0x5c>
  d8:	2bff      	cmp	r3, #255	@ 0xff
  da:	d0bf      	beq.n	5c <__wrap_hypotf+0x5c>
  dc:	2b46      	cmp	r3, #70	@ 0x46
  de:	bf94      	ite	ls
  e0:	f000 4000 	andls.w	r0, r0, #2147483648	@ 0x80000000
  e4:	f102 405d 	addhi.w	r0, r2, #3707764736	@ 0xdd000000
  e8:	4770      	bx	lr
  ea:	2a46      	cmp	r2, #70	@ 0x46
  ec:	bf94      	ite	ls
  ee:	f000 4200 	andls.w	r2, r0, #2147483648	@ 0x80000000
  f2:	f100 425d 	addhi.w	r2, r0, #3707764736	@ 0xdd000000
  f6:	ee07 2a10 	vmov	s14, r2
  fa:	e79d      	b.n	38 <__wrap_hypotf+0x38>
  fc:	ee66 7aa6 	vmul.f32	s15, s13, s13
 100:	eee7 7a07 	vfma.f32	s15, s14, s14
 104:	e7b6      	b.n	74 <__wrap_hypotf+0x74>
 106:	eea6 7aa6 	vfma.f32	s14, s13, s13
 10a:	e7dc      	b.n	c6 <__wrap_hypotf+0xc6>

Disassembly of section .text.__wrap_cbrtf:

00000000 <__wrap_cbrtf>:
   0:	1e02      	subs	r2, r0, #0
   2:	b510      	push	{r4, lr}
   4:	db35      	blt.n	72 <__wrap_cbrtf+0x72>
   6:	f012 4fff 	tst.w	r2, #2139095040	@ 0x7f800000
   a:	d030      	beq.n	6e <__wrap_cbrtf+0x6e>
   c:	f245 5155 	movw	r1, #21845	@ 0x5555
  10:	4c1f      	ldr	r4, [pc, #124]	@ (90 <__wrap_cbrtf+0x90>)
  12:	0dd3      	lsrs	r3, r2, #23
  14:	fb01 4403 	mla	r4, r1, r3, r4
  18:	2bff      	cmp	r3, #255	@ 0xff
  1a:	ea4f 4424 	mov.w	r4, r4, asr #16
  1e:	eba4 0184 	sub.w	r1, r4, r4, lsl #2
  22:	d006      	beq.n	32 <__wrap_cbrtf+0x32>
  24:	440b      	add	r3, r1
  26:	2b00      	cmp	r3, #0
  28:	dd30      	ble.n	8c <__wrap_cbrtf+0x8c>
  2a:	2bfe      	cmp	r3, #254	@ 0xfe
  2c:	dd28      	ble.n	80 <__wrap_cbrtf+0x80>
  2e:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  32:	f7ff fffe 	bl	0 <logf>
  36:	eddf 7a17 	vldr	s15, [pc, #92]	@ 94 <__wrap_cbrtf+0x94>
  3a:	ee07 0a10 	vmov	s14, r0
  3e:	ee67 7a27 	vmul.f32	s15, s14, s15
  42:	ee17 0a90 	vmov	r0, s15
  46:	f7ff fffe 	bl	0 <expf>
  4a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  4e:	4602      	mov	r2, r0
  50:	b163      	cbz	r3, 6c <__wrap_cbrtf+0x6c>
  52:	2bff      	cmp	r3, #255	@ 0xff
  54:	d00a      	beq.n	6c <__wrap_cbrtf+0x6c>
  56:	4423      	add	r3, r4
  58:	2b00      	cmp	r3, #0
  5a:	dd14      	ble.n	86 <__wrap_cbrtf+0x86>
  5c:	2bfe      	cmp	r3, #254	@ 0xfe
  5e:	bfc6      	itte	gt
  60:	f000 4200 	andgt.w	r2, r0, #2147483648	@ 0x80000000
  64:	f042 40ff 	orrgt.w	r0, r2, #2139095040	@ 0x7f800000
  68:	eb02 50c4 	addle.w	r0, r2, r4, lsl #23
  6c:	bd10      	pop	{r4, pc}
  6e:	2000      	movs	r0, #0
  70:	bd10      	pop	{r4, pc}
  72:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
  76:	f7ff fffe 	bl	0 <cbrtf>
  7a:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
  7e:	bd10      	pop	{r4, pc}
  80:	eb02 50c1 	add.w	r0, r2, r1, lsl #23
  84:	e7d5      	b.n	32 <__wrap_cbrtf+0x32>
  86:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
  8a:	bd10      	pop	{r4, pc}
  8c:	2000      	movs	r0, #0
  8e:	e7d0      	b.n	32 <__wrap_cbrtf+0x32>
  90:	ffd62ad5 	.word	0xffd62ad5
  94:	3eaaaaab 	.word	0x3eaaaaab

Disassembly of section .text.__wrap_fmodf:

00000000 <__wrap_fmodf>:
   0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
   4:	2aff      	cmp	r2, #255	@ 0xff
   6:	b530      	push	{r4, r5, lr}
   8:	f3c1 54c7 	ubfx	r4, r1, #23, #8
   c:	d042      	beq.n	94 <__wrap_fmodf+0x94>
   e:	2c00      	cmp	r4, #0
  10:	d040      	beq.n	94 <__wrap_fmodf+0x94>
  12:	0fc5      	lsrs	r5, r0, #31
  14:	b94a      	cbnz	r2, 2a <__wrap_fmodf+0x2a>
  16:	eddf 7a25 	vldr	s15, [pc, #148]	@ ac <__wrap_fmodf+0xac>
  1a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ b0 <__wrap_fmodf+0xb0>
  1e:	2d00      	cmp	r5, #0
  20:	fe47 7a27 	vseleq.f32	s15, s14, s15
  24:	ee17 0a90 	vmov	r0, s15
  28:	bd30      	pop	{r4, r5, pc}
  2a:	42a2      	cmp	r2, r4
  2c:	dbfc      	blt.n	28 <__wrap_fmodf+0x28>
  2e:	f3c0 0016 	ubfx	r0, r0, #0, #23
  32:	f3c1 0116 	ubfx	r1, r1, #0, #23
  36:	1b12      	subs	r2, r2, r4
  38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
  3c:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
  40:	d02b      	beq.n	9a <__wrap_fmodf+0x9a>
  42:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  46:	11cb      	asrs	r3, r1, #7
  48:	fbbe fef3 	udiv	lr, lr, r3
  4c:	2a0c      	cmp	r2, #12
  4e:	4694      	mov	ip, r2
  50:	bfa8      	it	ge
  52:	f04f 0c0c 	movge.w	ip, #12
  56:	1243      	asrs	r3, r0, #9
  58:	fb0e f303 	mul.w	r3, lr, r3
  5c:	fa00 f00c 	lsl.w	r0, r0, ip
  60:	eba2 020c 	sub.w	r2, r2, ip
  64:	f1cc 0c1d 	rsb	ip, ip, #29
  68:	fa43 f30c 	asr.w	r3, r3, ip
  6c:	3301      	adds	r3, #1
  6e:	105b      	asrs	r3, r3, #1
  70:	2a00      	cmp	r2, #0
  72:	fb01 0013 	mls	r0, r1, r3, r0
  76:	dce9      	bgt.n	4c <__wrap_fmodf+0x4c>
  78:	4281      	cmp	r1, r0
  7a:	dc11      	bgt.n	a0 <__wrap_fmodf+0xa0>
  7c:	1a40      	subs	r0, r0, r1
  7e:	4281      	cmp	r1, r0
  80:	dc00      	bgt.n	84 <__wrap_fmodf+0x84>
  82:	1a40      	subs	r0, r0, r1
  84:	b105      	cbz	r5, 88 <__wrap_fmodf+0x88>
  86:	4240      	negs	r0, r0
  88:	f1c4 0196 	rsb	r1, r4, #150	@ 0x96
  8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  90:	f7ff bffe 	b.w	0 <fix2float>
  94:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  98:	bd30      	pop	{r4, r5, pc}
  9a:	4288      	cmp	r0, r1
  9c:	dbf2      	blt.n	84 <__wrap_fmodf+0x84>
  9e:	e7f0      	b.n	82 <__wrap_fmodf+0x82>
  a0:	2800      	cmp	r0, #0
  a2:	daef      	bge.n	84 <__wrap_fmodf+0x84>
  a4:	1840      	adds	r0, r0, r1
  a6:	bf48      	it	mi
  a8:	1840      	addmi	r0, r0, r1
  aa:	e7eb      	b.n	84 <__wrap_fmodf+0x84>
  ac:	80000000 	.word	0x80000000
  b0:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_remquof:

00000000 <__wrap_remquof>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4603      	mov	r3, r0
   4:	4604      	mov	r4, r0
   6:	f3c1 55c7 	ubfx	r5, r1, #23, #8
   a:	f3c0 57c7 	ubfx	r7, r0, #23, #8
   e:	b10a      	cbz	r2, 14 <__wrap_remquof+0x14>
  10:	2000      	movs	r0, #0
  12:	6010      	str	r0, [r2, #0]
  14:	2fff      	cmp	r7, #255	@ 0xff
  16:	d054      	beq.n	c2 <__wrap_remquof+0xc2>
  18:	2d00      	cmp	r5, #0
  1a:	d052      	beq.n	c2 <__wrap_remquof+0xc2>
  1c:	2f00      	cmp	r7, #0
  1e:	d053      	beq.n	c8 <__wrap_remquof+0xc8>
  20:	2dff      	cmp	r5, #255	@ 0xff
  22:	d055      	beq.n	d0 <__wrap_remquof+0xd0>
  24:	1e68      	subs	r0, r5, #1
  26:	42b8      	cmp	r0, r7
  28:	dc52      	bgt.n	d0 <__wrap_remquof+0xd0>
  2a:	f3c4 0016 	ubfx	r0, r4, #0, #23
  2e:	f3c1 0616 	ubfx	r6, r1, #0, #23
  32:	ea4f 74d4 	mov.w	r4, r4, lsr #31
  36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
  3a:	f446 0600 	orr.w	r6, r6, #8388608	@ 0x800000
  3e:	d045      	beq.n	cc <__wrap_remquof+0xcc>
  40:	eba7 0c05 	sub.w	ip, r7, r5
  44:	2c00      	cmp	r4, #0
  46:	d045      	beq.n	d4 <__wrap_remquof+0xd4>
  48:	f1bc 0f00 	cmp.w	ip, #0
  4c:	f1c0 0000 	rsb	r0, r0, #0
  50:	dd4e      	ble.n	f0 <__wrap_remquof+0xf0>
  52:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
  56:	11f3      	asrs	r3, r6, #7
  58:	fbb7 f7f3 	udiv	r7, r7, r3
  5c:	2400      	movs	r4, #0
  5e:	f1bc 0f0c 	cmp.w	ip, #12
  62:	46e6      	mov	lr, ip
  64:	bfa8      	it	ge
  66:	f04f 0e0c 	movge.w	lr, #12
  6a:	1243      	asrs	r3, r0, #9
  6c:	fb07 f303 	mul.w	r3, r7, r3
  70:	fa00 f00e 	lsl.w	r0, r0, lr
  74:	fa04 f40e 	lsl.w	r4, r4, lr
  78:	ebac 0c0e 	sub.w	ip, ip, lr
  7c:	f1ce 0e1d 	rsb	lr, lr, #29
  80:	fa43 f30e 	asr.w	r3, r3, lr
  84:	3301      	adds	r3, #1
  86:	105b      	asrs	r3, r3, #1
  88:	f1bc 0f00 	cmp.w	ip, #0
  8c:	fb03 0016 	mls	r0, r3, r6, r0
  90:	441c      	add	r4, r3
  92:	dce4      	bgt.n	5e <__wrap_remquof+0x5e>
  94:	4286      	cmp	r6, r0
  96:	dc33      	bgt.n	100 <__wrap_remquof+0x100>
  98:	1b80      	subs	r0, r0, r6
  9a:	42b0      	cmp	r0, r6
  9c:	bfb2      	itee	lt
  9e:	3401      	addlt	r4, #1
  a0:	1b80      	subge	r0, r0, r6
  a2:	3402      	addge	r4, #2
  a4:	0043      	lsls	r3, r0, #1
  a6:	42b3      	cmp	r3, r6
  a8:	dc2f      	bgt.n	10a <__wrap_remquof+0x10a>
  aa:	d02c      	beq.n	106 <__wrap_remquof+0x106>
  ac:	2900      	cmp	r1, #0
  ae:	bfb8      	it	lt
  b0:	4264      	neglt	r4, r4
  b2:	b102      	cbz	r2, b6 <__wrap_remquof+0xb6>
  b4:	6014      	str	r4, [r2, #0]
  b6:	f1c5 0196 	rsb	r1, r5, #150	@ 0x96
  ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  be:	f7ff bffe 	b.w	0 <fix2float>
  c2:	f04f 40ff 	mov.w	r0, #2139095040	@ 0x7f800000
  c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  c8:	2000      	movs	r0, #0
  ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  cc:	42b0      	cmp	r0, r6
  ce:	dc09      	bgt.n	e4 <__wrap_remquof+0xe4>
  d0:	4618      	mov	r0, r3
  d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  d4:	f1bc 0f00 	cmp.w	ip, #0
  d8:	dcbb      	bgt.n	52 <__wrap_remquof+0x52>
  da:	42b0      	cmp	r0, r6
  dc:	db15      	blt.n	10a <__wrap_remquof+0x10a>
  de:	2401      	movs	r4, #1
  e0:	1b80      	subs	r0, r0, r6
  e2:	e7df      	b.n	a4 <__wrap_remquof+0xa4>
  e4:	463d      	mov	r5, r7
  e6:	0076      	lsls	r6, r6, #1
  e8:	b994      	cbnz	r4, 110 <__wrap_remquof+0x110>
  ea:	2401      	movs	r4, #1
  ec:	1b80      	subs	r0, r0, r6
  ee:	e7dd      	b.n	ac <__wrap_remquof+0xac>
  f0:	2400      	movs	r4, #0
  f2:	1980      	adds	r0, r0, r6
  f4:	bf52      	itee	pl
  f6:	f104 34ff 	addpl.w	r4, r4, #4294967295	@ 0xffffffff
  fa:	1980      	addmi	r0, r0, r6
  fc:	3c02      	submi	r4, #2
  fe:	e7d1      	b.n	a4 <__wrap_remquof+0xa4>
 100:	2800      	cmp	r0, #0
 102:	dacf      	bge.n	a4 <__wrap_remquof+0xa4>
 104:	e7f5      	b.n	f2 <__wrap_remquof+0xf2>
 106:	07e3      	lsls	r3, r4, #31
 108:	d5d0      	bpl.n	ac <__wrap_remquof+0xac>
 10a:	1b80      	subs	r0, r0, r6
 10c:	3401      	adds	r4, #1
 10e:	e7cd      	b.n	ac <__wrap_remquof+0xac>
 110:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 114:	1a30      	subs	r0, r6, r0
 116:	e7c9      	b.n	ac <__wrap_remquof+0xac>

Disassembly of section .text.__wrap_dremf:

00000000 <__wrap_dremf>:
   0:	2200      	movs	r2, #0
   2:	f7ff bffe 	b.w	0 <remquof>
   6:	bf00      	nop

Disassembly of section .text.__wrap_remainderf:

00000000 <__wrap_remainderf>:
   0:	2200      	movs	r2, #0
   2:	f7ff bffe 	b.w	0 <remquof>
   6:	bf00      	nop

float_conv32_vfp.S.o:     file format elf32-littlearm


Disassembly of section .text.int2float:

00000000 <int2float>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr

Disassembly of section .text.uint2float:

00000000 <uint2float>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eef8 7a67 	vcvt.f32.u32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr

Disassembly of section .text.float2int:

00000000 <float2int>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	feff 7ae7 	vcvtm.s32.f32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr

Disassembly of section .text.float2int_z:

00000000 <float2int_z>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr

Disassembly of section .text.float2uint:

00000000 <float2uint>:
   0:	ee07 0a90 	vmov	s15, r0
   4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
   8:	ee17 0a90 	vmov	r0, s15
   c:	4770      	bx	lr

Disassembly of section .text.float2fix_z:

00000000 <float2fix_z>:
   0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
   4:	1852      	adds	r2, r2, r1
   6:	1213      	asrs	r3, r2, #8
   8:	d002      	beq.n	10 <float2fix_z+0x10>
   a:	bf54      	ite	pl
   c:	22ff      	movpl	r2, #255	@ 0xff
   e:	2200      	movmi	r2, #0
  10:	f362 50de 	bfi	r0, r2, #23, #8
  14:	f7ff bffe 	b.w	0 <float2fix_z>

Disassembly of section .text.float2fix:

00000000 <float2fix>:
   0:	0042      	lsls	r2, r0, #1
   2:	f67f affe 	bls.w	0 <float2fix>
   6:	0e12      	lsrs	r2, r2, #24
   8:	f43f affe 	beq.w	0 <float2fix>
   c:	f1d1 037f 	rsbs	r3, r1, #127	@ 0x7f
  10:	1ad2      	subs	r2, r2, r3
  12:	d304      	bcc.n	1e <float2fix+0x1e>
  14:	fa10 f202 	lsls.w	r2, r0, r2
  18:	0252      	lsls	r2, r2, #9
  1a:	f43f affe 	beq.w	0 <float2fix>
  1e:	b500      	push	{lr}
  20:	f7ff fffe 	bl	0 <float2fix>
  24:	3801      	subs	r0, #1
  26:	f171 0100 	sbcs.w	r1, r1, #0
  2a:	bd00      	pop	{pc}

Disassembly of section .text.float2ufix:

00000000 <float2ufix>:
   0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
   4:	1852      	adds	r2, r2, r1
   6:	1213      	asrs	r3, r2, #8
   8:	d002      	beq.n	10 <float2ufix+0x10>
   a:	bf54      	ite	pl
   c:	22ff      	movpl	r2, #255	@ 0xff
   e:	2200      	movmi	r2, #0
  10:	f362 50de 	bfi	r0, r2, #23, #8
  14:	f7ff bffe 	b.w	0 <float2ufix>

float_common_m33.S.o:     file format elf32-littlearm


Disassembly of section .text.__wrap_conv_tof:

00000000 <__wrap___aeabi_l2f>:
   0:	2200      	movs	r2, #0

00000002 <fix642float>:
   2:	2900      	cmp	r1, #0
   4:	f280 80a9 	bge.w	15a <ufix642float>
   8:	4240      	negs	r0, r0
   a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   e:	b3b1      	cbz	r1, 7e <fix642float+0x7c>
  10:	fab1 f381 	clz	r3, r1
  14:	3b08      	subs	r3, #8
  16:	d416      	bmi.n	46 <fix642float+0x44>
  18:	4099      	lsls	r1, r3
  1a:	fa10 fc03 	lsls.w	ip, r0, r3
  1e:	f1c3 0320 	rsb	r3, r3, #32
  22:	fa20 f003 	lsr.w	r0, r0, r3
  26:	ea40 0001 	orr.w	r0, r0, r1
  2a:	eba2 0203 	sub.w	r2, r2, r3
  2e:	f1c2 0295 	rsb	r2, r2, #149	@ 0x95
  32:	eb1c 0c0c 	adds.w	ip, ip, ip
  36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  3a:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
  3e:	d020      	beq.n	82 <fix642float+0x80>
  40:	2afe      	cmp	r2, #254	@ 0xfe
  42:	d216      	bcs.n	72 <fix642float+0x70>
  44:	4770      	bx	lr
  46:	f103 0321 	add.w	r3, r3, #33	@ 0x21
  4a:	fa11 fc03 	lsls.w	ip, r1, r3
  4e:	ea5c 0c00 	orrs.w	ip, ip, r0
  52:	f1c3 0321 	rsb	r3, r3, #33	@ 0x21
  56:	fa21 f003 	lsr.w	r0, r1, r3
  5a:	eba3 0202 	sub.w	r2, r3, r2
  5e:	f102 02b5 	add.w	r2, r2, #181	@ 0xb5
  62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  66:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
  6a:	d00a      	beq.n	82 <fix642float+0x80>
  6c:	2afe      	cmp	r2, #254	@ 0xfe
  6e:	bf38      	it	cc
  70:	4770      	bxcc	lr
  72:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
  76:	bfa8      	it	ge
  78:	f6cf 7080 	movtge	r0, #65408	@ 0xff80
  7c:	4770      	bx	lr
  7e:	4611      	mov	r1, r2
  80:	e00a      	b.n	98 <fix2float_neg>
  82:	bf28      	it	cs
  84:	f020 0001 	biccs.w	r0, r0, #1
  88:	2afe      	cmp	r2, #254	@ 0xfe
  8a:	bf38      	it	cc
  8c:	4770      	bxcc	lr
  8e:	e7f0      	b.n	72 <fix642float+0x70>

00000090 <fix2float>:
  90:	2800      	cmp	r0, #0
  92:	f6bf affe 	bge.w	fc <ufix2float>
  96:	4240      	negs	r0, r0

00000098 <fix2float_neg>:
  98:	fab0 f380 	clz	r3, r0
  9c:	3b08      	subs	r3, #8
  9e:	d40c      	bmi.n	ba <fix2float_neg+0x22>
  a0:	4098      	lsls	r0, r3
  a2:	eb01 0203 	add.w	r2, r1, r3
  a6:	f1c2 0295 	rsb	r2, r2, #149	@ 0x95
  aa:	eb00 50c2 	add.w	r0, r0, r2, lsl #23
  ae:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
  b2:	2afe      	cmp	r2, #254	@ 0xfe
  b4:	bf38      	it	cc
  b6:	4770      	bxcc	lr
  b8:	e013      	b.n	e2 <fix2float_neg+0x4a>
  ba:	f103 0321 	add.w	r3, r3, #33	@ 0x21
  be:	fa10 fc03 	lsls.w	ip, r0, r3
  c2:	f1c3 0321 	rsb	r3, r3, #33	@ 0x21
  c6:	fa20 f003 	lsr.w	r0, r0, r3
  ca:	eba3 0201 	sub.w	r2, r3, r1
  ce:	f102 0295 	add.w	r2, r2, #149	@ 0x95
  d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  d6:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
  da:	d008      	beq.n	ee <fix2float_neg+0x56>
  dc:	2afe      	cmp	r2, #254	@ 0xfe
  de:	bf38      	it	cc
  e0:	4770      	bxcc	lr
  e2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
  e6:	bfa8      	it	ge
  e8:	f040 40ff 	orrge.w	r0, r0, #2139095040	@ 0x7f800000
  ec:	4770      	bx	lr
  ee:	bf28      	it	cs
  f0:	f020 0001 	biccs.w	r0, r0, #1
  f4:	2afe      	cmp	r2, #254	@ 0xfe
  f6:	bf38      	it	cc
  f8:	4770      	bxcc	lr
  fa:	e7f2      	b.n	e2 <fix2float_neg+0x4a>

000000fc <ufix2float>:
  fc:	b320      	cbz	r0, 148 <ufix2float+0x4c>
  fe:	fab0 f380 	clz	r3, r0
 102:	3b08      	subs	r3, #8
 104:	d40a      	bmi.n	11c <ufix2float+0x20>
 106:	4098      	lsls	r0, r3
 108:	eb01 0203 	add.w	r2, r1, r3
 10c:	f1c2 0295 	rsb	r2, r2, #149	@ 0x95
 110:	eb00 50c2 	add.w	r0, r0, r2, lsl #23
 114:	2afe      	cmp	r2, #254	@ 0xfe
 116:	bf38      	it	cc
 118:	4770      	bxcc	lr
 11a:	e011      	b.n	140 <ufix2float+0x44>
 11c:	f103 0321 	add.w	r3, r3, #33	@ 0x21
 120:	fa10 fc03 	lsls.w	ip, r0, r3
 124:	f1c3 0321 	rsb	r3, r3, #33	@ 0x21
 128:	fa20 f003 	lsr.w	r0, r0, r3
 12c:	eba3 0201 	sub.w	r2, r3, r1
 130:	f102 0295 	add.w	r2, r2, #149	@ 0x95
 134:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 138:	d007      	beq.n	14a <ufix2float+0x4e>
 13a:	2afe      	cmp	r2, #254	@ 0xfe
 13c:	bf38      	it	cc
 13e:	4770      	bxcc	lr
 140:	bfac      	ite	ge
 142:	f04f 40ff 	movge.w	r0, #2139095040	@ 0x7f800000
 146:	2000      	movlt	r0, #0
 148:	4770      	bx	lr
 14a:	bf28      	it	cs
 14c:	f020 0001 	biccs.w	r0, r0, #1
 150:	2afe      	cmp	r2, #254	@ 0xfe
 152:	bf38      	it	cc
 154:	4770      	bxcc	lr
 156:	e7f3      	b.n	140 <ufix2float+0x44>

00000158 <__wrap___aeabi_ul2f>:
 158:	2200      	movs	r2, #0

0000015a <ufix642float>:
 15a:	b389      	cbz	r1, 1c0 <ufix642float+0x66>
 15c:	fab1 f381 	clz	r3, r1
 160:	3b08      	subs	r3, #8
 162:	d414      	bmi.n	18e <ufix642float+0x34>
 164:	4099      	lsls	r1, r3
 166:	fa10 fc03 	lsls.w	ip, r0, r3
 16a:	f1c3 0320 	rsb	r3, r3, #32
 16e:	fa20 f003 	lsr.w	r0, r0, r3
 172:	ea40 0001 	orr.w	r0, r0, r1
 176:	eba2 0203 	sub.w	r2, r2, r3
 17a:	f1c2 0295 	rsb	r2, r2, #149	@ 0x95
 17e:	eb1c 0c0c 	adds.w	ip, ip, ip
 182:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 186:	d01e      	beq.n	1c6 <ufix642float+0x6c>
 188:	2afe      	cmp	r2, #254	@ 0xfe
 18a:	d214      	bcs.n	1b6 <ufix642float+0x5c>
 18c:	4770      	bx	lr
 18e:	f103 0321 	add.w	r3, r3, #33	@ 0x21
 192:	fa11 fc03 	lsls.w	ip, r1, r3
 196:	ea5c 0c00 	orrs.w	ip, ip, r0
 19a:	f1c3 0321 	rsb	r3, r3, #33	@ 0x21
 19e:	fa21 f003 	lsr.w	r0, r1, r3
 1a2:	eba3 0202 	sub.w	r2, r3, r2
 1a6:	f102 02b5 	add.w	r2, r2, #181	@ 0xb5
 1aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 1ae:	d00a      	beq.n	1c6 <ufix642float+0x6c>
 1b0:	2afe      	cmp	r2, #254	@ 0xfe
 1b2:	bf38      	it	cc
 1b4:	4770      	bxcc	lr
 1b6:	bfac      	ite	ge
 1b8:	f04f 40ff 	movge.w	r0, #2139095040	@ 0x7f800000
 1bc:	2000      	movlt	r0, #0
 1be:	4770      	bx	lr
 1c0:	4611      	mov	r1, r2
 1c2:	f7ff bffe 	b.w	fc <ufix2float>
 1c6:	bf28      	it	cs
 1c8:	f020 0001 	biccs.w	r0, r0, #1
 1cc:	2afe      	cmp	r2, #254	@ 0xfe
 1ce:	bf38      	it	cc
 1d0:	4770      	bxcc	lr
 1d2:	e7f0      	b.n	1b6 <ufix642float+0x5c>

Disassembly of section .text.conv_ftoi64:

00000000 <float2int64>:
   0:	0041      	lsls	r1, r0, #1
   2:	f67f affe 	bls.w	0 <float2int64>
   6:	0e09      	lsrs	r1, r1, #24
   8:	397f      	subs	r1, #127	@ 0x7f
   a:	d304      	bcc.n	16 <float2int64+0x16>
   c:	fa10 f201 	lsls.w	r2, r0, r1
  10:	0252      	lsls	r2, r2, #9
  12:	f43f affe 	beq.w	0 <float2int64>
  16:	b500      	push	{lr}
  18:	f7ff fffe 	bl	0 <float2int64>
  1c:	3801      	subs	r0, #1
  1e:	f171 0100 	sbcs.w	r1, r1, #0
  22:	bd00      	pop	{pc}

Disassembly of section .text.conv_ftof64:

00000000 <float2fix64>:
   0:	0042      	lsls	r2, r0, #1
   2:	f67f affe 	bls.w	2 <float2fix64+0x2>
   6:	0e12      	lsrs	r2, r2, #24
   8:	f1d1 037f 	rsbs	r3, r1, #127	@ 0x7f
   c:	1ad2      	subs	r2, r2, r3
   e:	d304      	bcc.n	1a <float2fix64+0x1a>
  10:	fa10 f202 	lsls.w	r2, r0, r2
  14:	0252      	lsls	r2, r2, #9
  16:	f43f affe 	beq.w	2 <float2fix64+0x2>
  1a:	b500      	push	{lr}
  1c:	f7ff fffe 	bl	2 <float2fix64+0x2>
  20:	3801      	subs	r0, #1
  22:	f171 0100 	sbcs.w	r1, r1, #0
  26:	bd00      	pop	{pc}

Disassembly of section .text.__wrap_conv_ftoi64z:

00000000 <__wrap___aeabi_f2lz>:
   0:	2100      	movs	r1, #0

00000002 <float2fix64_z>:
   2:	3995      	subs	r1, #149	@ 0x95
   4:	15c2      	asrs	r2, r0, #23
   6:	f1a2 0301 	sub.w	r3, r2, #1
   a:	eba0 50c3 	sub.w	r0, r0, r3, lsl #23
   e:	b2db      	uxtb	r3, r3
  10:	2bfe      	cmp	r3, #254	@ 0xfe
  12:	d222      	bcs.n	5a <float2fix64_z+0x58>
  14:	18c9      	adds	r1, r1, r3
  16:	d42e      	bmi.n	76 <float2fix64_z+0x74>
  18:	f1b1 0320 	subs.w	r3, r1, #32
  1c:	da14      	bge.n	48 <float2fix64_z+0x46>
  1e:	f1b1 0308 	subs.w	r3, r1, #8
  22:	dd0c      	ble.n	3e <float2fix64_z+0x3c>
  24:	0200      	lsls	r0, r0, #8
  26:	f1d3 0120 	rsbs	r1, r3, #32
  2a:	fa30 f101 	lsrs.w	r1, r0, r1
  2e:	4098      	lsls	r0, r3
  30:	2a00      	cmp	r2, #0
  32:	bfa8      	it	ge
  34:	4770      	bxge	lr
  36:	4240      	negs	r0, r0
  38:	eb71 0141 	sbcs.w	r1, r1, r1, lsl #1
  3c:	4770      	bx	lr
  3e:	4088      	lsls	r0, r1
  40:	17d1      	asrs	r1, r2, #31
  42:	4048      	eors	r0, r1
  44:	1a40      	subs	r0, r0, r1
  46:	4770      	bx	lr
  48:	2b08      	cmp	r3, #8
  4a:	da0a      	bge.n	62 <float2fix64_z+0x60>
  4c:	4098      	lsls	r0, r3
  4e:	ea80 71e2 	eor.w	r1, r0, r2, asr #31
  52:	eb01 71d2 	add.w	r1, r1, r2, lsr #31
  56:	2000      	movs	r0, #0
  58:	4770      	bx	lr
  5a:	d809      	bhi.n	70 <float2fix64_z+0x6e>
  5c:	0241      	lsls	r1, r0, #9
  5e:	bf18      	it	ne
  60:	2200      	movne	r2, #0
  62:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
  66:	eb01 71d2 	add.w	r1, r1, r2, lsr #31
  6a:	ea6f 70e2 	mvn.w	r0, r2, asr #31
  6e:	4770      	bx	lr
  70:	2000      	movs	r0, #0
  72:	2100      	movs	r1, #0
  74:	4770      	bx	lr
  76:	4249      	negs	r1, r1
  78:	f381 0105 	usat	r1, #5, r1
  7c:	40c8      	lsrs	r0, r1
  7e:	ea90 70e2 	eors.w	r0, r0, r2, asr #31
  82:	eb10 70d2 	adds.w	r0, r0, r2, lsr #31
  86:	17c1      	asrs	r1, r0, #31
  88:	4770      	bx	lr

Disassembly of section .text.__wrap_conv_ftoui64:

00000000 <__wrap___aeabi_f2ulz>:
   0:	2100      	movs	r1, #0

00000002 <float2ufix64>:
   2:	3996      	subs	r1, #150	@ 0x96
   4:	15c2      	asrs	r2, r0, #23
   6:	f1a2 0301 	sub.w	r3, r2, #1
   a:	2bfe      	cmp	r3, #254	@ 0xfe
   c:	d223      	bcs.n	56 <float2ufix64+0x54>
   e:	eba0 50c3 	sub.w	r0, r0, r3, lsl #23
  12:	1889      	adds	r1, r1, r2
  14:	d419      	bmi.n	4a <float2ufix64+0x48>
  16:	1fca      	subs	r2, r1, #7
  18:	dd09      	ble.n	2e <float2ufix64+0x2c>
  1a:	f1b1 0320 	subs.w	r3, r1, #32
  1e:	da09      	bge.n	34 <float2ufix64+0x32>
  20:	01c0      	lsls	r0, r0, #7
  22:	f1d2 0320 	rsbs	r3, r2, #32
  26:	fa30 f103 	lsrs.w	r1, r0, r3
  2a:	4090      	lsls	r0, r2
  2c:	4770      	bx	lr
  2e:	4088      	lsls	r0, r1
  30:	2100      	movs	r1, #0
  32:	4770      	bx	lr
  34:	2929      	cmp	r1, #41	@ 0x29
  36:	da03      	bge.n	40 <float2ufix64+0x3e>
  38:	fa10 f103 	lsls.w	r1, r0, r3
  3c:	2000      	movs	r0, #0
  3e:	4770      	bx	lr
  40:	f06f 0000 	mvn.w	r0, #0
  44:	f06f 0100 	mvn.w	r1, #0
  48:	4770      	bx	lr
  4a:	4249      	negs	r1, r1
  4c:	f381 0105 	usat	r1, #5, r1
  50:	40c8      	lsrs	r0, r1
  52:	2100      	movs	r1, #0
  54:	4770      	bx	lr
  56:	f510 0f00 	cmn.w	r0, #8388608	@ 0x800000
  5a:	d8f1      	bhi.n	40 <float2ufix64+0x3e>
  5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
  60:	dcee      	bgt.n	40 <float2ufix64+0x3e>
  62:	2000      	movs	r0, #0
  64:	2100      	movs	r1, #0
  66:	4770      	bx	lr

float_sci_m33_vfp.S.o:     file format elf32-littlearm


Disassembly of section .text.frrcore_v:

00000000 <rtwopi-0x4>:
   0:	00000000 	.word	0x00000000

00000004 <rtwopi>:
	...
   c:	28be60db 	.word	0x28be60db
  10:	9391054a 	.word	0x9391054a
  14:	7f09d5f4 	.word	0x7f09d5f4
  18:	7d4d3770 	.word	0x7d4d3770
  1c:	36d8a566 	.word	0x36d8a566
  20:	4f10e410 	.word	0x4f10e410

00000024 <frr_core>:
  24:	f2af 0224 	subw	r2, pc, #36	@ 0x24
  28:	114b      	asrs	r3, r1, #5
  2a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  2e:	f001 031f 	and.w	r3, r1, #31
  32:	f04f 0401 	mov.w	r4, #1
  36:	409c      	lsls	r4, r3
  38:	fba4 3400 	umull	r3, r4, r4, r0
  3c:	68d5      	ldr	r5, [r2, #12]
  3e:	fba5 5604 	umull	r5, r6, r5, r4
  42:	6895      	ldr	r5, [r2, #8]
  44:	fb05 6604 	mla	r6, r5, r4, r6
  48:	fbe5 5603 	umlal	r5, r6, r5, r3
  4c:	6855      	ldr	r5, [r2, #4]
  4e:	fb05 6603 	mla	r6, r5, r3, r6
  52:	4770      	bx	lr

Disassembly of section .text.__wrap_expf:

00000000 <__wrap_expf>:
   0:	15c1      	asrs	r1, r0, #23
   2:	d445      	bmi.n	90 <__wrap_expf+0x90>
   4:	2985      	cmp	r1, #133	@ 0x85
   6:	da32      	bge.n	6e <__wrap_expf+0x6e>
   8:	2201      	movs	r2, #1
   a:	f362 50df 	bfi	r0, r2, #23, #9
   e:	397e      	subs	r1, #126	@ 0x7e
  10:	d42a      	bmi.n	68 <__wrap_expf+0x68>
  12:	fa00 f001 	lsl.w	r0, r0, r1
  16:	f641 5395 	movw	r3, #7573	@ 0x1d95
  1a:	f6c5 4355 	movt	r3, #23637	@ 0x5c55
  1e:	fb80 0103 	smull	r0, r1, r0, r3
  22:	a22b      	add	r2, pc, #172	@ (adr r2, d0 <k_exp2>)
  24:	ec92 4a03 	vldmia	r2, {s8-s10}
  28:	0d82      	lsrs	r2, r0, #22
  2a:	f361 229a 	bfi	r2, r1, #10, #17
  2e:	ee00 2a10 	vmov	s0, r2
  32:	eebb 0ac0 	vcvt.f32.u32	s0, s0, #32
  36:	ee60 0a00 	vmul.f32	s1, s0, s0
  3a:	f3c1 4244 	ubfx	r2, r1, #17, #5
  3e:	ee20 2a04 	vmul.f32	s4, s0, s8
  42:	a326      	add	r3, pc, #152	@ (adr r3, dc <exptab3>)
  44:	ee20 1a20 	vmul.f32	s2, s0, s1
  48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4c:	ee00 2aa4 	vmla.f32	s4, s1, s9
  50:	1589      	asrs	r1, r1, #22
  52:	ee01 2a05 	vmla.f32	s4, s2, s10
  56:	eb02 52c1 	add.w	r2, r2, r1, lsl #23
  5a:	ee00 2a10 	vmov	s0, r2
  5e:	ee00 0a02 	vmla.f32	s0, s0, s4
  62:	ee10 0a10 	vmov	r0, s0
  66:	4770      	bx	lr
  68:	4249      	negs	r1, r1
  6a:	40c8      	lsrs	r0, r1
  6c:	e7d3      	b.n	16 <__wrap_expf+0x16>
  6e:	f247 2218 	movw	r2, #29208	@ 0x7218
  72:	f2c4 22b1 	movt	r2, #17073	@ 0x42b1
  76:	4290      	cmp	r0, r2
  78:	d3c6      	bcc.n	8 <__wrap_expf+0x8>
  7a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
  7e:	d902      	bls.n	86 <__wrap_expf+0x86>
  80:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
  84:	4770      	bx	lr
  86:	f240 0000 	movw	r0, #0
  8a:	f6c7 7080 	movt	r0, #32640	@ 0x7f80
  8e:	4770      	bx	lr
  90:	f111 0f7b 	cmn.w	r1, #123	@ 0x7b
  94:	da0c      	bge.n	b0 <__wrap_expf+0xb0>
  96:	2201      	movs	r2, #1
  98:	f362 50df 	bfi	r0, r2, #23, #9
  9c:	3182      	adds	r1, #130	@ 0x82
  9e:	d505      	bpl.n	ac <__wrap_expf+0xac>
  a0:	4249      	negs	r1, r1
  a2:	40c8      	lsrs	r0, r1
  a4:	f140 0000 	adc.w	r0, r0, #0
  a8:	4240      	negs	r0, r0
  aa:	e7b4      	b.n	16 <__wrap_expf+0x16>
  ac:	4088      	lsls	r0, r1
  ae:	e7fb      	b.n	a8 <__wrap_expf+0xa8>
  b0:	f64a 424f 	movw	r2, #44111	@ 0xac4f
  b4:	f2cc 22ae 	movt	r2, #49838	@ 0xc2ae
  b8:	4290      	cmp	r0, r2
  ba:	d9ec      	bls.n	96 <__wrap_expf+0x96>
  bc:	f510 0f00 	cmn.w	r0, #8388608	@ 0x800000
  c0:	d902      	bls.n	c8 <__wrap_expf+0xc8>
  c2:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
  c6:	4770      	bx	lr
  c8:	f04f 0000 	mov.w	r0, #0
  cc:	4770      	bx	lr
  ce:	bf00      	nop

000000d0 <k_exp2>:
  d0:	3f317218 	.word	0x3f317218
  d4:	3e75fdf0 	.word	0x3e75fdf0
  d8:	3d635847 	.word	0x3d635847

000000dc <exptab3>:
  dc:	3f800000 	.word	0x3f800000
  e0:	3f82cd87 	.word	0x3f82cd87
  e4:	3f85aac3 	.word	0x3f85aac3
  e8:	3f88980f 	.word	0x3f88980f
  ec:	3f8b95c2 	.word	0x3f8b95c2
  f0:	3f8ea43a 	.word	0x3f8ea43a
  f4:	3f91c3d3 	.word	0x3f91c3d3
  f8:	3f94f4f0 	.word	0x3f94f4f0
  fc:	3f9837f0 	.word	0x3f9837f0
 100:	3f9b8d3a 	.word	0x3f9b8d3a
 104:	3f9ef532 	.word	0x3f9ef532
 108:	3fa27043 	.word	0x3fa27043
 10c:	3fa5fed7 	.word	0x3fa5fed7
 110:	3fa9a15b 	.word	0x3fa9a15b
 114:	3fad583f 	.word	0x3fad583f
 118:	3fb123f6 	.word	0x3fb123f6
 11c:	3fb504f3 	.word	0x3fb504f3
 120:	3fb8fbaf 	.word	0x3fb8fbaf
 124:	3fbd08a4 	.word	0x3fbd08a4
 128:	3fc12c4d 	.word	0x3fc12c4d
 12c:	3fc5672a 	.word	0x3fc5672a
 130:	3fc9b9be 	.word	0x3fc9b9be
 134:	3fce248c 	.word	0x3fce248c
 138:	3fd2a81e 	.word	0x3fd2a81e
 13c:	3fd744fd 	.word	0x3fd744fd
 140:	3fdbfbb8 	.word	0x3fdbfbb8
 144:	3fe0ccdf 	.word	0x3fe0ccdf
 148:	3fe5b907 	.word	0x3fe5b907
 14c:	3feac0c7 	.word	0x3feac0c7
 150:	3fefe4ba 	.word	0x3fefe4ba
 154:	3ff5257d 	.word	0x3ff5257d
 158:	3ffa83b3 	.word	0x3ffa83b3

Disassembly of section .text.__wrap_logf:

00000000 <__wrap_logf>:
   0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
   4:	d23e      	bcs.n	84 <__wrap_logf+0x84>
   6:	15c1      	asrs	r1, r0, #23
   8:	d03e      	beq.n	88 <__wrap_logf+0x88>
   a:	f04f 0201 	mov.w	r2, #1
   e:	f362 50df 	bfi	r0, r2, #23, #9
  12:	bf38      	it	cc
  14:	0040      	lslcc	r0, r0, #1
  16:	a326      	add	r3, pc, #152	@ (adr r3, b0 <k_log3>)
  18:	ec93 4a03 	vldmia	r3, {s8-s10}
  1c:	f2af 031c 	subw	r3, pc, #28
  20:	eb03 4310 	add.w	r3, r3, r0, lsr #16
  24:	f023 0307 	bic.w	r3, r3, #7
  28:	e9d3 2300 	ldrd	r2, r3, [r3]
  2c:	fb00 f002 	mul.w	r0, r0, r2
  30:	ec40 3a10 	vmov	s0, s1, r3, r0
  34:	eefa 0ac0 	vcvt.f32.s32	s1, s1, #32
  38:	ee20 1aa0 	vmul.f32	s2, s1, s1
  3c:	f161 017e 	sbc.w	r1, r1, #126	@ 0x7e
  40:	ee60 1a81 	vmul.f32	s3, s1, s2
  44:	05c9      	lsls	r1, r1, #23
  46:	ee21 2a01 	vmul.f32	s4, s2, s2
  4a:	f640 32fc 	movw	r2, #3068	@ 0xbfc
  4e:	ee21 1a04 	vmul.f32	s2, s2, s8
  52:	f6c5 02b9 	movt	r2, #22713	@ 0x58b9
  56:	ee61 1aa4 	vmul.f32	s3, s3, s9
  5a:	fb51 f112 	smmulr	r1, r1, r2
  5e:	ee22 2a05 	vmul.f32	s4, s4, s10
  62:	ee03 1a90 	vmov	s7, r1
  66:	ee71 1ac2 	vsub.f32	s3, s3, s4
  6a:	eefa 3ac5 	vcvt.f32.s32	s7, s7, #22
  6e:	ee31 1a61 	vsub.f32	s2, s2, s3
  72:	ee70 0ac1 	vsub.f32	s1, s1, s2
  76:	ee30 0a20 	vadd.f32	s0, s0, s1
  7a:	ee30 0a23 	vadd.f32	s0, s0, s7
  7e:	ee10 0a10 	vmov	r0, s0
  82:	4770      	bx	lr
  84:	dc05      	bgt.n	92 <__wrap_logf+0x92>
  86:	d00b      	beq.n	a0 <__wrap_logf+0xa0>
  88:	f110 4fff 	cmn.w	r0, #2139095040	@ 0x7f800000
  8c:	d309      	bcc.n	a2 <__wrap_logf+0xa2>
  8e:	f510 0f00 	cmn.w	r0, #8388608	@ 0x800000
  92:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
  96:	d803      	bhi.n	a0 <__wrap_logf+0xa0>
  98:	f240 0000 	movw	r0, #0
  9c:	f6cf 70c0 	movt	r0, #65472	@ 0xffc0
  a0:	4770      	bx	lr
  a2:	f240 0000 	movw	r0, #0
  a6:	f6cf 7080 	movt	r0, #65408	@ 0xff80
  aa:	4770      	bx	lr
  ac:	f3af 8000 	nop.w

000000b0 <k_log3>:
  b0:	3f000000 	.word	0x3f000000
  b4:	3eaaaaab 	.word	0x3eaaaaab
  b8:	3e800000 	.word	0x3e800000
  bc:	00000000 	.word	0x00000000

000000c0 <logtab3>:
  c0:	00000155 	.word	0x00000155
  c4:	be92cb01 	.word	0xbe92cb01
  c8:	00000148 	.word	0x00000148
  cc:	be7dc8c3 	.word	0xbe7dc8c3
  d0:	0000013b 	.word	0x0000013b
  d4:	be545f68 	.word	0xbe545f68
  d8:	0000012f 	.word	0x0000012f
  dc:	be2c99c7 	.word	0xbe2c99c7
  e0:	00000125 	.word	0x00000125
  e4:	be0a3c2c 	.word	0xbe0a3c2c
  e8:	0000011a 	.word	0x0000011a
  ec:	bdc61a2f 	.word	0xbdc61a2f
  f0:	00000111 	.word	0x00000111
  f4:	bd83acc2 	.word	0xbd83acc2
  f8:	00000108 	.word	0x00000108
  fc:	bcfc14d8 	.word	0xbcfc14d8
 100:	00000100 	.word	0x00000100
 104:	00000000 	.word	0x00000000
 108:	000000f8 	.word	0x000000f8
 10c:	3d020aec 	.word	0x3d020aec
 110:	000000f1 	.word	0x000000f1
 114:	3d77518e 	.word	0x3d77518e
 118:	000000ea 	.word	0x000000ea
 11c:	3db80698 	.word	0x3db80698
 120:	000000e4 	.word	0x000000e4
 124:	3ded393b 	.word	0x3ded393b
 128:	000000dd 	.word	0x000000dd
 12c:	3e168b08 	.word	0x3e168b08
 130:	000000d8 	.word	0x000000d8
 134:	3e2dfa03 	.word	0x3e2dfa03
 138:	000000d2 	.word	0x000000d2
 13c:	3e4ad2d7 	.word	0x3e4ad2d7
 140:	000000cd 	.word	0x000000cd
 144:	3e637fde 	.word	0x3e637fde
 148:	000000c8 	.word	0x000000c8
 14c:	3e7cc8e3 	.word	0x3e7cc8e3
 150:	000000c3 	.word	0x000000c3
 154:	3e8b5ae6 	.word	0x3e8b5ae6
 158:	000000bf 	.word	0x000000bf
 15c:	3e95f784 	.word	0x3e95f784
 160:	000000ba 	.word	0x000000ba
 164:	3ea38c6e 	.word	0x3ea38c6e
 168:	000000b6 	.word	0x000000b6
 16c:	3eaeadef 	.word	0x3eaeadef
 170:	000000b2 	.word	0x000000b2
 174:	3eba0ec4 	.word	0x3eba0ec4
 178:	000000ae 	.word	0x000000ae
 17c:	3ec5b1cd 	.word	0x3ec5b1cd
 180:	000000ab 	.word	0x000000ab
 184:	3ece995f 	.word	0x3ece995f

Disassembly of section .text.__wrap_fsin_fcos:

00000000 <k_sc4-0xd0>:
   0:	0241      	lsls	r1, r0, #9
   2:	d101      	bne.n	8 <k_sc4-0xc8>
   4:	f050 4000 	orrs.w	r0, r0, #2147483648	@ 0x80000000
   8:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
   c:	4770      	bx	lr
   e:	b5f0      	push	{r4, r5, r6, r7, lr}
  10:	2301      	movs	r3, #1
  12:	f363 50df 	bfi	r0, r3, #23, #9
  16:	f1c1 0109 	rsb	r1, r1, #9
  1a:	f04f 077e 	mov.w	r7, #126	@ 0x7e
  1e:	f7ff fffe 	bl	24 <k_sc4-0xac>
  22:	0fb3      	lsrs	r3, r6, #30
  24:	f153 0300 	adcs.w	r3, r3, #0
  28:	449c      	add	ip, r3
  2a:	ebb6 7683 	subs.w	r6, r6, r3, lsl #30
  2e:	00b2      	lsls	r2, r6, #2
  30:	bf28      	it	cs
  32:	4252      	negcs	r2, r2
  34:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
  38:	d20b      	bcs.n	52 <k_sc4-0x7e>
  3a:	3102      	adds	r1, #2
  3c:	f7ff fffe 	bl	24 <k_sc4-0xac>
  40:	ea96 0226 	eors.w	r2, r6, r6, asr #32
  44:	f142 0200 	adc.w	r2, r2, #0
  48:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
  4c:	d201      	bcs.n	52 <k_sc4-0x7e>
  4e:	3f02      	subs	r7, #2
  50:	d5f3      	bpl.n	3a <k_sc4-0x96>
  52:	4c0a      	ldr	r4, [pc, #40]	@ (7c <k_sc4-0x54>)
  54:	fba2 2404 	umull	r2, r4, r2, r4
  58:	fab4 f284 	clz	r2, r4
  5c:	4094      	lsls	r4, r2
  5e:	0a24      	lsrs	r4, r4, #8
  60:	eba7 0202 	sub.w	r2, r7, r2
  64:	eb44 50c2 	adc.w	r0, r4, r2, lsl #23
  68:	0dc1      	lsrs	r1, r0, #23
  6a:	f1d1 017f 	rsbs	r1, r1, #127	@ 0x7f
  6e:	0ff6      	lsrs	r6, r6, #31
  70:	eb00 73c6 	add.w	r3, r0, r6, lsl #31
  74:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  78:	e073      	b.n	162 <__wrap_cosf+0x14>
  7a:	0000      	.short	0x0000
  7c:	c90fdaa2 	.word	0xc90fdaa2
  80:	f111 0f80 	cmn.w	r1, #128	@ 0x80
  84:	d0bc      	beq.n	0 <k_sc4-0xd0>
  86:	ea30 72cc 	bics.w	r2, r0, ip, lsl #31
  8a:	bf48      	it	mi
  8c:	f10c 0c02 	addmi.w	ip, ip, #2
  90:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
  94:	ee00 0a10 	vmov	s0, r0
  98:	a20d      	add	r2, pc, #52	@ (adr r2, d0 <k_sc4>)
  9a:	ecf2 2a03 	vldmia	r2!, {s5-s7}
  9e:	ee22 2a80 	vmul.f32	s4, s5, s0
  a2:	f111 0f08 	cmn.w	r1, #8
  a6:	feb9 2a42 	vrintn.f32	s4, s4
  aa:	ddb0      	ble.n	e <k_sc4-0xc2>
  ac:	eea2 0a63 	vfms.f32	s0, s4, s7
  b0:	eea2 0a43 	vfms.f32	s0, s4, s6
  b4:	ee10 3a10 	vmov	r3, s0
  b8:	eefd 1ac2 	vcvt.s32.f32	s3, s4
  bc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
  c0:	2a78      	cmp	r2, #120	@ 0x78
  c2:	d3a4      	bcc.n	e <k_sc4-0xc2>
  c4:	f1d2 017f 	rsbs	r1, r2, #127	@ 0x7f
  c8:	ee11 2a90 	vmov	r2, s3
  cc:	4494      	add	ip, r2
  ce:	e048      	b.n	162 <__wrap_cosf+0x14>

000000d0 <k_sc4>:
  d0:	3f22f983 	.word	0x3f22f983
  d4:	b695777a 	.word	0xb695777a
  d8:	3fc91000 	.word	0x3fc91000

000000dc <__wrap_sincosf>:
  dc:	b507      	push	{r0, r1, r2, lr}
  de:	f3c0 51c7 	ubfx	r1, r0, #23, #8
  e2:	29ff      	cmp	r1, #255	@ 0xff
  e4:	d025      	beq.n	132 <__wrap_sincosf+0x56>
  e6:	f000 f832 	bl	14e <__wrap_cosf>
  ea:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
  ee:	f8ce 0000 	str.w	r0, [lr]
  f2:	d20e      	bcs.n	112 <__wrap_sincosf+0x36>
  f4:	43c9      	mvns	r1, r1
  f6:	ea8c 7cd1 	eor.w	ip, ip, r1, lsr #31
  fa:	ee63 2aa0 	vmul.f32	s5, s7, s1
  fe:	eee1 2a03 	vfma.f32	s5, s2, s6
 102:	ee73 2a62 	vsub.f32	s5, s6, s5
 106:	ee12 0a90 	vmov	r0, s5
 10a:	ea80 70cc 	eor.w	r0, r0, ip, lsl #31
 10e:	6010      	str	r0, [r2, #0]
 110:	bd00      	pop	{pc}
 112:	ea8c 7cd1 	eor.w	ip, ip, r1, lsr #31
 116:	ee21 2a23 	vmul.f32	s4, s2, s7
 11a:	eea3 2a60 	vfms.f32	s4, s6, s1
 11e:	ea8c 71d3 	eor.w	r1, ip, r3, lsr #31
 122:	ee33 2ac2 	vsub.f32	s4, s7, s4
 126:	ee12 0a10 	vmov	r0, s4
 12a:	ea80 70c1 	eor.w	r0, r0, r1, lsl #31
 12e:	6010      	str	r0, [r2, #0]
 130:	bd00      	pop	{pc}
 132:	0241      	lsls	r1, r0, #9
 134:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
 138:	d101      	bne.n	13e <__wrap_sincosf+0x62>
 13a:	f050 4000 	orrs.w	r0, r0, #2147483648	@ 0x80000000
 13e:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
 142:	6010      	str	r0, [r2, #0]
 144:	6018      	str	r0, [r3, #0]
 146:	4770      	bx	lr

00000148 <__wrap_sinf>:
 148:	f05f 0c00 	movs.w	ip, #0
 14c:	e001      	b.n	152 <__wrap_cosf+0x4>

0000014e <__wrap_cosf>:
 14e:	f05f 0c01 	movs.w	ip, #1
 152:	f3c0 51c7 	ubfx	r1, r0, #23, #8
 156:	b3a1      	cbz	r1, 1c2 <fsc_sintail+0x1a>
 158:	f1d1 017f 	rsbs	r1, r1, #127	@ 0x7f
 15c:	d990      	bls.n	80 <k_sc4-0x50>
 15e:	ea20 73cc 	bic.w	r3, r0, ip, lsl #31
 162:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 166:	ee00 0a10 	vmov	s0, r0
 16a:	f3c0 4084 	ubfx	r0, r0, #18, #5
 16e:	3020      	adds	r0, #32
 170:	fa30 f101 	lsrs.w	r1, r0, r1
 174:	4a83      	ldr	r2, [pc, #524]	@ (384 <trigtab2+0x18c>)
 176:	f151 0100 	adcs.w	r1, r1, #0
 17a:	ecb2 4a02 	vldmia	r2!, {s8-s9}
 17e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 182:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 186:	ecd2 2a03 	vldmia	r2, {s5-s7}
 18a:	ee70 0a62 	vsub.f32	s1, s0, s5
 18e:	ee20 1aa0 	vmul.f32	s2, s1, s1
 192:	ea5f 0c5c 	movs.w	ip, ip, lsr #1
 196:	ee61 1a20 	vmul.f32	s3, s2, s1
 19a:	d215      	bcs.n	1c8 <fsc_sintail+0x20>
 19c:	ee21 1a04 	vmul.f32	s2, s2, s8
 1a0:	ee61 1aa4 	vmul.f32	s3, s3, s9
 1a4:	ee70 0ae1 	vsub.f32	s1, s1, s3

000001a8 <fsc_sintail>:
 1a8:	ee21 2a23 	vmul.f32	s4, s2, s7
 1ac:	eea3 2a60 	vfms.f32	s4, s6, s1
 1b0:	ea8c 71d3 	eor.w	r1, ip, r3, lsr #31
 1b4:	ee33 2ac2 	vsub.f32	s4, s7, s4
 1b8:	ee12 0a10 	vmov	r0, s4
 1bc:	ea80 70c1 	eor.w	r0, r0, r1, lsl #31
 1c0:	4770      	bx	lr
 1c2:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 1c6:	e7c7      	b.n	158 <__wrap_cosf+0xa>
 1c8:	ee61 1aa4 	vmul.f32	s3, s3, s9
 1cc:	ee70 0ae1 	vsub.f32	s1, s1, s3
 1d0:	ee21 1a04 	vmul.f32	s2, s2, s8

000001d4 <fsc_costail>:
 1d4:	ee63 2aa0 	vmul.f32	s5, s7, s1
 1d8:	eee1 2a03 	vfma.f32	s5, s2, s6
 1dc:	ee73 2a62 	vsub.f32	s5, s6, s5
 1e0:	ee12 0a90 	vmov	r0, s5
 1e4:	ea80 70cc 	eor.w	r0, r0, ip, lsl #31
 1e8:	4770      	bx	lr
 1ea:	bf00      	nop
 1ec:	f3af 8000 	nop.w

000001f0 <k_sc3>:
 1f0:	3efffec1 	.word	0x3efffec1
 1f4:	3e2aaa25 	.word	0x3e2aaa25

000001f8 <trigtab2>:
 1f8:	00000000 	.word	0x00000000
 1fc:	3f800000 	.word	0x3f800000
 200:	00000000 	.word	0x00000000
 204:	3cfcc961 	.word	0x3cfcc961
 208:	3f7fe0cd 	.word	0x3f7fe0cd
 20c:	3cfcbf1c 	.word	0x3cfcbf1c
 210:	3d810576 	.word	0x3d810576
 214:	3f7f7dfe 	.word	0x3f7f7dfe
 218:	3d80ef9e 	.word	0x3d80ef9e
 21c:	3dbf0c09 	.word	0x3dbf0c09
 220:	3f7ee30f 	.word	0x3f7ee30f
 224:	3dbec522 	.word	0x3dbec522
 228:	3dff24b6 	.word	0x3dff24b6
 22c:	3f7e0414 	.word	0x3f7e0414
 230:	3dfe7be2 	.word	0x3dfe7be2
 234:	3e1f0713 	.word	0x3e1f0713
 238:	3f7ceb48 	.word	0x3f7ceb48
 23c:	3e1e63a0 	.word	0x3e1e63a0
 240:	3e40306d 	.word	0x3e40306d
 244:	3f7b811d 	.word	0x3f7b811d
 248:	3e3f1015 	.word	0x3e3f1015
 24c:	3e60ada2 	.word	0x3e60ada2
 250:	3f79dccf 	.word	0x3f79dccf
 254:	3e5ee13e 	.word	0x3e5ee13e
 258:	3e800d7b 	.word	0x3e800d7b
 25c:	3f7808fa 	.word	0x3f7808fa
 260:	3e7d7196 	.word	0x3e7d7196
 264:	3e8f986e 	.word	0x3e8f986e
 268:	3f75ff65 	.word	0x3f75ff65
 26c:	3e8db868 	.word	0x3e8db868
 270:	3e9fe1f4 	.word	0x3e9fe1f4
 274:	3f739e93 	.word	0x3f739e93
 278:	3e9d4bfd 	.word	0x3e9d4bfd
 27c:	3eb054c6 	.word	0x3eb054c6
 280:	3f70f7ae 	.word	0x3f70f7ae
 284:	3eacddb3 	.word	0x3eacddb3
 288:	3ebf89c5 	.word	0x3ebf89c5
 28c:	3f6e4b60 	.word	0x3f6e4b60
 290:	3ebb1a0a 	.word	0x3ebb1a0a
 294:	3ecfc426 	.word	0x3ecfc426
 298:	3f6b35ca 	.word	0x3f6b35ca
 29c:	3eca1c63 	.word	0x3eca1c63
 2a0:	3ee054f2 	.word	0x3ee054f2
 2a4:	3f67d166 	.word	0x3f67d166
 2a8:	3ed93907 	.word	0x3ed93907
 2ac:	3eeff0dd 	.word	0x3eeff0dd
 2b0:	3f64664b 	.word	0x3f64664b
 2b4:	3ee74116 	.word	0x3ee74116
 2b8:	3f002b31 	.word	0x3f002b31
 2bc:	3f609488 	.word	0x3f609488
 2c0:	3ef5c30f 	.word	0x3ef5c30f
 2c4:	3f07e407 	.word	0x3f07e407
 2c8:	3f5cc5a2 	.word	0x3f5cc5a2
 2cc:	3f01992b 	.word	0x3f01992b
 2d0:	3f101fc5 	.word	0x3f101fc5
 2d4:	3f587d8f 	.word	0x3f587d8f
 2d8:	3f08a165 	.word	0x3f08a165
 2dc:	3f17f68a 	.word	0x3f17f68a
 2e0:	3f5434b5 	.word	0x3f5434b5
 2e4:	3f0f31ca 	.word	0x3f0f31ca
 2e8:	3f1fffe2 	.word	0x3f1fffe2
 2ec:	3f4f9b59 	.word	0x3f4f9b59
 2f0:	3f15c8d7 	.word	0x3f15c8d7
 2f4:	3f280646 	.word	0x3f280646
 2f8:	3f4acf6b 	.word	0x3f4acf6b
 2fc:	3f1c37c4 	.word	0x3f1c37c4
 300:	3f303041 	.word	0x3f303041
 304:	3f45b9e0 	.word	0x3f45b9e0
 308:	3f229ae4 	.word	0x3f229ae4
 30c:	3f381da7 	.word	0x3f381da7
 310:	3f4098ca 	.word	0x3f4098ca
 314:	3f28a620 	.word	0x3f28a620
 318:	3f3fc72f 	.word	0x3f3fc72f
 31c:	3f3b76ac 	.word	0x3f3b76ac
 320:	3f2e564a 	.word	0x3f2e564a
 324:	3f4813db 	.word	0x3f4813db
 328:	3f35b6cc 	.word	0x3f35b6cc
 32c:	3f34526b 	.word	0x3f34526b
 330:	3f4fc779 	.word	0x3f4fc779
 334:	3f30352f 	.word	0x3f30352f
 338:	3f39b4d0 	.word	0x3f39b4d0
 33c:	3f57dd52 	.word	0x3f57dd52
 340:	3f2a4170 	.word	0x3f2a4170
 344:	3f3f2d91 	.word	0x3f3f2d91
 348:	3f5fce26 	.word	0x3f5fce26
 34c:	3f243e9f 	.word	0x3f243e9f
 350:	3f445dc3 	.word	0x3f445dc3
 354:	3f6825f1 	.word	0x3f6825f1
 358:	3f1dc250 	.word	0x3f1dc250
 35c:	3f499d1c 	.word	0x3f499d1c
 360:	3f703be1 	.word	0x3f703be1
 364:	3f175041 	.word	0x3f175041
 368:	3f4e7ebf 	.word	0x3f4e7ebf
 36c:	3f781078 	.word	0x3f781078
 370:	3f10ed71 	.word	0x3f10ed71
 374:	3f5306af 	.word	0x3f5306af
 378:	3f7ff4d4 	.word	0x3f7ff4d4
 37c:	3f0a5aa7 	.word	0x3f0a5aa7
 380:	3f57649b 	.word	0x3f57649b
 384:	000001f0 	.word	0x000001f0

Disassembly of section .text.__wrap_tanf:

00000000 <__wrap_tanf>:
   0:	b501      	push	{r0, lr}
   2:	f3c0 51c7 	ubfx	r1, r0, #23, #8
   6:	29ff      	cmp	r1, #255	@ 0xff
   8:	d021      	beq.n	4e <__wrap_tanf+0x4e>
   a:	f7ff fffe 	bl	14e <__wrap_cosf>
   e:	9900      	ldr	r1, [sp, #0]
  10:	d20e      	bcs.n	30 <__wrap_tanf+0x30>
  12:	ee63 2aa0 	vmul.f32	s5, s7, s1
  16:	eee1 2a03 	vfma.f32	s5, s2, s6
  1a:	4059      	eors	r1, r3
  1c:	ee73 2a62 	vsub.f32	s5, s6, s5
  20:	ee82 0a82 	vdiv.f32	s0, s5, s4
  24:	ee10 0a10 	vmov	r0, s0
  28:	bf58      	it	pl
  2a:	f080 4000 	eorpl.w	r0, r0, #2147483648	@ 0x80000000
  2e:	bd02      	pop	{r1, pc}
  30:	ee21 2a23 	vmul.f32	s4, s2, s7
  34:	eea3 2a60 	vfms.f32	s4, s6, s1
  38:	4059      	eors	r1, r3
  3a:	ee33 2ac2 	vsub.f32	s4, s7, s4
  3e:	ee82 0a22 	vdiv.f32	s0, s4, s5
  42:	ee10 0a10 	vmov	r0, s0
  46:	bf48      	it	mi
  48:	f080 4000 	eormi.w	r0, r0, #2147483648	@ 0x80000000
  4c:	bd02      	pop	{r1, pc}
  4e:	0241      	lsls	r1, r0, #9
  50:	d101      	bne.n	56 <__wrap_tanf+0x56>
  52:	f050 4000 	orrs.w	r0, r0, #2147483648	@ 0x80000000
  56:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
  5a:	bd08      	pop	{r3, pc}

Disassembly of section .text.__wrap_atan2f:

00000000 <__wrap_atan2f-0x5c>:
   0:	f451 0080 	orrs.w	r0, r1, #4194304	@ 0x400000
   4:	4770      	bx	lr
   6:	d103      	bne.n	10 <__wrap_atan2f-0x4c>
   8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
   c:	d13c      	bne.n	88 <__wrap_atan2f+0x2c>
   e:	e006      	b.n	1e <__wrap_atan2f-0x3e>
  10:	f450 0080 	orrs.w	r0, r0, #4194304	@ 0x400000
  14:	4770      	bx	lr
  16:	d1fb      	bne.n	10 <__wrap_atan2f-0x4c>
  18:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
  1c:	d149      	bne.n	b2 <__wrap_atan2f+0x56>
  1e:	3801      	subs	r0, #1
  20:	3901      	subs	r1, #1
  22:	e01b      	b.n	5c <__wrap_atan2f>
  24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
  28:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
  2c:	d202      	bcs.n	34 <__wrap_atan2f-0x28>
  2e:	e00b      	b.n	48 <__wrap_atan2f-0x14>
  30:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
  34:	ec43 2a10 	vmov	s0, s1, r2, r3
  38:	ee80 1a20 	vdiv.f32	s2, s0, s1
  3c:	e01e      	b.n	7c <__wrap_atan2f+0x20>
  3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
  42:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
  46:	d204      	bcs.n	52 <__wrap_atan2f-0xa>
  48:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
  4c:	e006      	b.n	5c <__wrap_atan2f>
  4e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
  52:	ec43 2a10 	vmov	s0, s1, r2, r3
  56:	ee80 1a80 	vdiv.f32	s2, s1, s0
  5a:	e024      	b.n	a6 <__wrap_atan2f+0x4a>

0000005c <__wrap_atan2f>:
  5c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
  60:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
  64:	ec43 2a10 	vmov	s0, s1, r2, r3
  68:	429a      	cmp	r2, r3
  6a:	d814      	bhi.n	96 <__wrap_atan2f+0x3a>
  6c:	ee80 1a20 	vdiv.f32	s2, s0, s1
  70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
  74:	d3d6      	bcc.n	24 <__wrap_atan2f-0x38>
  76:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
  7a:	d3d9      	bcc.n	30 <__wrap_atan2f-0x2c>
  7c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
  80:	d8be      	bhi.n	0 <__wrap_atan2f-0x5c>
  82:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
  86:	d2be      	bcs.n	6 <__wrap_atan2f-0x56>
  88:	2900      	cmp	r1, #0
  8a:	bf4c      	ite	mi
  8c:	f8df c12c 	ldrmi.w	ip, [pc, #300]	@ 1bc <pi>
  90:	f04f 0c00 	movpl.w	ip, #0
  94:	e011      	b.n	ba <__wrap_atan2f+0x5e>
  96:	ee80 1a80 	vdiv.f32	s2, s1, s0
  9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
  9e:	d3ce      	bcc.n	3e <__wrap_atan2f-0x1e>
  a0:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
  a4:	d3d3      	bcc.n	4e <__wrap_atan2f-0xe>
  a6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
  aa:	d8a9      	bhi.n	0 <__wrap_atan2f-0x5c>
  ac:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
  b0:	d2b1      	bcs.n	16 <__wrap_atan2f-0x46>
  b2:	f8df c104 	ldr.w	ip, [pc, #260]	@ 1b8 <piover2>
  b6:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
  ba:	a242      	add	r2, pc, #264	@ (adr r2, 1c4 <trigtab3>)
  bc:	eef0 1a41 	vmov.f32	s3, s2
  c0:	eeff 1acd 	vcvt.u32.f32	s3, s3, #6
  c4:	ee11 3a90 	vmov	r3, s3
  c8:	085b      	lsrs	r3, r3, #1
  ca:	f153 0300 	adcs.w	r3, r3, #0
  ce:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  d2:	edd2 2a01 	vldr	s5, [r2, #4]
  d6:	ee22 0a81 	vmul.f32	s0, s5, s2
  da:	ee71 0a62 	vsub.f32	s1, s2, s5
  de:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
  e2:	ee32 0a80 	vadd.f32	s0, s5, s0
  e6:	d032      	beq.n	14e <__wrap_atan2f+0xf2>
  e8:	ee80 0a80 	vdiv.f32	s0, s1, s0
  ec:	6812      	ldr	r2, [r2, #0]
  ee:	2900      	cmp	r1, #0
  f0:	bf48      	it	mi
  f2:	4252      	negmi	r2, r2
  f4:	4462      	add	r2, ip
  f6:	2800      	cmp	r0, #0
  f8:	bf48      	it	mi
  fa:	4252      	negmi	r2, r2
  fc:	2a00      	cmp	r2, #0
  fe:	d507      	bpl.n	110 <__wrap_atan2f+0xb4>
 100:	4252      	negs	r2, r2
 102:	fab2 f382 	clz	r3, r2
 106:	409a      	lsls	r2, r3
 108:	d00b      	beq.n	122 <__wrap_atan2f+0xc6>
 10a:	f5c3 73c0 	rsb	r3, r3, #384	@ 0x180
 10e:	e005      	b.n	11c <__wrap_atan2f+0xc0>
 110:	fab2 f382 	clz	r3, r2
 114:	409a      	lsls	r2, r3
 116:	d004      	beq.n	122 <__wrap_atan2f+0xc6>
 118:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 11c:	0a12      	lsrs	r2, r2, #8
 11e:	eb42 52c3 	adc.w	r2, r2, r3, lsl #23
 122:	ee20 1a00 	vmul.f32	s2, s0, s0
 126:	eddf 1a26 	vldr	s3, [pc, #152]	@ 1c0 <onethird>
 12a:	ee21 1a00 	vmul.f32	s2, s2, s0
 12e:	ea90 0f01 	teq	r0, r1
 132:	ee21 1a21 	vmul.f32	s2, s2, s3
 136:	ee02 2a10 	vmov	s4, r2
 13a:	ee30 0a41 	vsub.f32	s0, s0, s2
 13e:	bf54      	ite	pl
 140:	ee32 0a00 	vaddpl.f32	s0, s4, s0
 144:	ee32 0a40 	vsubmi.f32	s0, s4, s0
 148:	ee10 0a10 	vmov	r0, s0
 14c:	4770      	bx	lr
 14e:	ee80 0a80 	vdiv.f32	s0, s1, s0
 152:	4662      	mov	r2, ip
 154:	2800      	cmp	r0, #0
 156:	bf48      	it	mi
 158:	4252      	negmi	r2, r2
 15a:	2a00      	cmp	r2, #0
 15c:	d507      	bpl.n	16e <__wrap_atan2f+0x112>
 15e:	4252      	negs	r2, r2
 160:	fab2 f382 	clz	r3, r2
 164:	409a      	lsls	r2, r3
 166:	d00b      	beq.n	180 <__wrap_atan2f+0x124>
 168:	f5c3 73c0 	rsb	r3, r3, #384	@ 0x180
 16c:	e005      	b.n	17a <__wrap_atan2f+0x11e>
 16e:	fab2 f382 	clz	r3, r2
 172:	409a      	lsls	r2, r3
 174:	d004      	beq.n	180 <__wrap_atan2f+0x124>
 176:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 17a:	0a12      	lsrs	r2, r2, #8
 17c:	eb42 52c3 	adc.w	r2, r2, r3, lsl #23
 180:	ee20 1a00 	vmul.f32	s2, s0, s0
 184:	eddf 1a0e 	vldr	s3, [pc, #56]	@ 1c0 <onethird>
 188:	ee21 1a00 	vmul.f32	s2, s2, s0
 18c:	ea90 0f01 	teq	r0, r1
 190:	ee21 1a21 	vmul.f32	s2, s2, s3
 194:	ee02 2a10 	vmov	s4, r2
 198:	ee30 0a41 	vsub.f32	s0, s0, s2
 19c:	bf54      	ite	pl
 19e:	ee32 0a00 	vaddpl.f32	s0, s4, s0
 1a2:	ee32 0a40 	vsubmi.f32	s0, s4, s0
 1a6:	ee10 0a10 	vmov	r0, s0
 1aa:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 1ae:	bf18      	it	ne
 1b0:	4770      	bxne	lr
 1b2:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 1b6:	4770      	bx	lr

000001b8 <piover2>:
 1b8:	3243f6a9 	.word	0x3243f6a9

000001bc <pi>:
 1bc:	6487ed51 	.word	0x6487ed51

000001c0 <onethird>:
 1c0:	3eaaaaab 	.word	0x3eaaaaab

000001c4 <trigtab3>:
	...
 1cc:	00ffee23 	.word	0x00ffee23
 1d0:	3d0001bb 	.word	0x3d0001bb
 1d4:	01fe88dc 	.word	0x01fe88dc
 1d8:	3d7f992a 	.word	0x3d7f992a
 1dc:	02fe0a70 	.word	0x02fe0a70
 1e0:	3dc01203 	.word	0x3dc01203
 1e4:	03fad228 	.word	0x03fad228
 1e8:	3e000368 	.word	0x3e000368
 1ec:	04f5ab70 	.word	0x04f5ab70
 1f0:	3e1ffdea 	.word	0x3e1ffdea
 1f4:	05ed56f8 	.word	0x05ed56f8
 1f8:	3e3fdddc 	.word	0x3e3fdddc
 1fc:	06e4cfa0 	.word	0x06e4cfa0
 200:	3e601425 	.word	0x3e601425
 204:	07d8d3e0 	.word	0x07d8d3e0
 208:	3e80215d 	.word	0x3e80215d
 20c:	08c60460 	.word	0x08c60460
 210:	3e9000a5 	.word	0x3e9000a5
 214:	09b26770 	.word	0x09b26770
 218:	3ea01492 	.word	0x3ea01492
 21c:	0a996d50 	.word	0x0a996d50
 220:	3eb01377 	.word	0x3eb01377
 224:	0b7a6d10 	.word	0x0b7a6d10
 228:	3ebff4a0 	.word	0x3ebff4a0
 22c:	0c593ce0 	.word	0x0c593ce0
 230:	3ed0019f 	.word	0x3ed0019f
 234:	0d33ebd0 	.word	0x0d33ebd0
 238:	3ee01bbc 	.word	0x3ee01bbc
 23c:	0e087ab0 	.word	0x0e087ab0
 240:	3ef01fbd 	.word	0x3ef01fbd
 244:	0ed56180 	.word	0x0ed56180
 248:	3effef98 	.word	0x3effef98
 24c:	0fa1de80 	.word	0x0fa1de80
 250:	3f080ebf 	.word	0x3f080ebf
 254:	10639d00 	.word	0x10639d00
 258:	3f0fec31 	.word	0x3f0fec31
 25c:	112690e0 	.word	0x112690e0
 260:	3f180cfd 	.word	0x3f180cfd
 264:	11e014c0 	.word	0x11e014c0
 268:	3f200065 	.word	0x3f200065
 26c:	129651e0 	.word	0x129651e0
 270:	3f2808be 	.word	0x3f2808be
 274:	1346d400 	.word	0x1346d400
 278:	3f300a7d 	.word	0x3f300a7d
 27c:	13efc7c0 	.word	0x13efc7c0
 280:	3f37ee2f 	.word	0x3f37ee2f
 284:	14988960 	.word	0x14988960
 288:	3f400c32 	.word	0x3f400c32
 28c:	1537a8c0 	.word	0x1537a8c0
 290:	3f47ef42 	.word	0x3f47ef42
 294:	15d4cc60 	.word	0x15d4cc60
 298:	3f4ff630 	.word	0x3f4ff630
 29c:	166ef280 	.word	0x166ef280
 2a0:	3f581534 	.word	0x3f581534
 2a4:	16ff75c0 	.word	0x16ff75c0
 2a8:	3f5fef1e 	.word	0x3f5fef1e
 2ac:	179116a0 	.word	0x179116a0
 2b0:	3f68184d 	.word	0x3f68184d
 2b4:	181b5aa0 	.word	0x181b5aa0
 2b8:	3f701722 	.word	0x3f701722
 2bc:	18a10560 	.word	0x18a10560
 2c0:	3f781071 	.word	0x3f781071
 2c4:	19214060 	.word	0x19214060
 2c8:	3f7ff451 	.word	0x3f7ff451

malloc.c.o:     file format elf32-littlearm


Disassembly of section .text.__wrap_malloc:

00000000 <__wrap_malloc>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <__real_malloc>
   8:	b128      	cbz	r0, 16 <__wrap_malloc+0x16>
   a:	4603      	mov	r3, r0
   c:	4a03      	ldr	r2, [pc, #12]	@ (1c <__wrap_malloc+0x1c>)
   e:	4423      	add	r3, r4
  10:	4293      	cmp	r3, r2
  12:	d800      	bhi.n	16 <__wrap_malloc+0x16>
  14:	bd10      	pop	{r4, pc}
  16:	4802      	ldr	r0, [pc, #8]	@ (20 <__wrap_malloc+0x20>)
  18:	f7ff fffe 	bl	0 <panic>
	...

Disassembly of section .text.__wrap_calloc:

00000000 <__wrap_calloc>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	f7ff fffe 	bl	0 <__real_calloc>
   a:	fb05 f404 	mul.w	r4, r5, r4
   e:	b128      	cbz	r0, 1c <__wrap_calloc+0x1c>
  10:	4603      	mov	r3, r0
  12:	4a04      	ldr	r2, [pc, #16]	@ (24 <__wrap_calloc+0x24>)
  14:	4423      	add	r3, r4
  16:	4293      	cmp	r3, r2
  18:	d800      	bhi.n	1c <__wrap_calloc+0x1c>
  1a:	bd38      	pop	{r3, r4, r5, pc}
  1c:	4802      	ldr	r0, [pc, #8]	@ (28 <__wrap_calloc+0x28>)
  1e:	f7ff fffe 	bl	0 <panic>
  22:	bf00      	nop
	...

Disassembly of section .text.__wrap_realloc:

00000000 <__wrap_realloc>:
   0:	b510      	push	{r4, lr}
   2:	460c      	mov	r4, r1
   4:	f7ff fffe 	bl	0 <__real_realloc>
   8:	b128      	cbz	r0, 16 <__wrap_realloc+0x16>
   a:	4603      	mov	r3, r0
   c:	4a03      	ldr	r2, [pc, #12]	@ (1c <__wrap_realloc+0x1c>)
   e:	4423      	add	r3, r4
  10:	4293      	cmp	r3, r2
  12:	d800      	bhi.n	16 <__wrap_realloc+0x16>
  14:	bd10      	pop	{r4, pc}
  16:	4802      	ldr	r0, [pc, #8]	@ (20 <__wrap_realloc+0x20>)
  18:	f7ff fffe 	bl	0 <panic>
	...

Disassembly of section .text.__wrap_free:

00000000 <__wrap_free>:
   0:	f7ff bffe 	b.w	0 <__real_free>

atomic.c.o:     file format elf32-littlearm


Disassembly of section .text.__atomic_test_and_set_c:

00000000 <__atomic_test_and_set_c>:
   0:	b500      	push	{lr}
   2:	4603      	mov	r3, r0
   4:	f3ef 8110 	mrs	r1, PRIMASK
   8:	b672      	cpsid	i
   a:	4a0e      	ldr	r2, [pc, #56]	@ (44 <__atomic_test_and_set_c+0x44>)
   c:	e8d2 cfcf 	ldaexb	ip, [r2]
  10:	2001      	movs	r0, #1
  12:	f1bc 0f00 	cmp.w	ip, #0
  16:	d1f9      	bne.n	c <__atomic_test_and_set_c+0xc>
  18:	e8c2 0f4c 	strexb	ip, r0, [r2]
  1c:	f1bc 0f00 	cmp.w	ip, #0
  20:	d1f4      	bne.n	c <__atomic_test_and_set_c+0xc>
  22:	f3bf 8f5f 	dmb	sy
  26:	f04f 0e01 	mov.w	lr, #1
  2a:	7818      	ldrb	r0, [r3, #0]
  2c:	f04f 0c00 	mov.w	ip, #0
  30:	b2c0      	uxtb	r0, r0
  32:	f883 e000 	strb.w	lr, [r3]
  36:	e8c2 cf8f 	stlb	ip, [r2]
  3a:	f381 8810 	msr	PRIMASK, r1
  3e:	f85d fb04 	ldr.w	pc, [sp], #4
  42:	bf00      	nop
  44:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_is_lock_free:

00000000 <__atomic_is_lock_free>:
   0:	1e43      	subs	r3, r0, #1
   2:	2b01      	cmp	r3, #1
   4:	d903      	bls.n	e <__atomic_is_lock_free+0xe>
   6:	2804      	cmp	r0, #4
   8:	d001      	beq.n	e <__atomic_is_lock_free+0xe>
   a:	2000      	movs	r0, #0
   c:	4770      	bx	lr
   e:	4219      	tst	r1, r3
  10:	bf0c      	ite	eq
  12:	2001      	moveq	r0, #1
  14:	2000      	movne	r0, #0
  16:	4770      	bx	lr

Disassembly of section .text.__atomic_load:

00000000 <__atomic_load>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4613      	mov	r3, r2
   4:	4602      	mov	r2, r0
   6:	4618      	mov	r0, r3
   8:	f3ef 8510 	mrs	r5, PRIMASK
   c:	b672      	cpsid	i
   e:	4c0b      	ldr	r4, [pc, #44]	@ (3c <__atomic_load+0x3c>)
  10:	e8d4 cfcf 	ldaexb	ip, [r4]
  14:	2301      	movs	r3, #1
  16:	f1bc 0f00 	cmp.w	ip, #0
  1a:	d1f9      	bne.n	10 <__atomic_load+0x10>
  1c:	e8c4 3f4c 	strexb	ip, r3, [r4]
  20:	f1bc 0f00 	cmp.w	ip, #0
  24:	d1f4      	bne.n	10 <__atomic_load+0x10>
  26:	f3bf 8f5f 	dmb	sy
  2a:	f7ff fffe 	bl	0 <memcpy>
  2e:	2300      	movs	r3, #0
  30:	e8c4 3f8f 	stlb	r3, [r4]
  34:	f385 8810 	msr	PRIMASK, r5
  38:	bd38      	pop	{r3, r4, r5, pc}
  3a:	bf00      	nop
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_store:

00000000 <__atomic_store>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4613      	mov	r3, r2
   4:	4602      	mov	r2, r0
   6:	4608      	mov	r0, r1
   8:	4619      	mov	r1, r3
   a:	f3ef 8510 	mrs	r5, PRIMASK
   e:	b672      	cpsid	i
  10:	4c0a      	ldr	r4, [pc, #40]	@ (3c <__atomic_store+0x3c>)
  12:	e8d4 cfcf 	ldaexb	ip, [r4]
  16:	2301      	movs	r3, #1
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f9      	bne.n	12 <__atomic_store+0x12>
  1e:	e8c4 3f4c 	strexb	ip, r3, [r4]
  22:	f1bc 0f00 	cmp.w	ip, #0
  26:	d1f4      	bne.n	12 <__atomic_store+0x12>
  28:	f3bf 8f5f 	dmb	sy
  2c:	f7ff fffe 	bl	0 <memcpy>
  30:	2300      	movs	r3, #0
  32:	e8c4 3f8f 	stlb	r3, [r4]
  36:	f385 8810 	msr	PRIMASK, r5
  3a:	bd38      	pop	{r3, r4, r5, pc}
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_compare_exchange:

00000000 <__atomic_compare_exchange>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4605      	mov	r5, r0
   6:	460c      	mov	r4, r1
   8:	4616      	mov	r6, r2
   a:	469a      	mov	sl, r3
   c:	f3ef 8910 	mrs	r9, PRIMASK
  10:	b672      	cpsid	i
  12:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 6c <__atomic_compare_exchange+0x6c>
  16:	e8d8 2fcf 	ldaexb	r2, [r8]
  1a:	2301      	movs	r3, #1
  1c:	2a00      	cmp	r2, #0
  1e:	d1fa      	bne.n	16 <__atomic_compare_exchange+0x16>
  20:	e8c8 3f42 	strexb	r2, r3, [r8]
  24:	2a00      	cmp	r2, #0
  26:	d1f6      	bne.n	16 <__atomic_compare_exchange+0x16>
  28:	f3bf 8f5f 	dmb	sy
  2c:	4602      	mov	r2, r0
  2e:	4631      	mov	r1, r6
  30:	4620      	mov	r0, r4
  32:	f7ff fffe 	bl	0 <memcmp>
  36:	b158      	cbz	r0, 50 <__atomic_compare_exchange+0x50>
  38:	462a      	mov	r2, r5
  3a:	4621      	mov	r1, r4
  3c:	4630      	mov	r0, r6
  3e:	f7ff fffe 	bl	0 <memcpy>
  42:	2000      	movs	r0, #0
  44:	e8c8 0f8f 	stlb	r0, [r8]
  48:	f389 8810 	msr	PRIMASK, r9
  4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  50:	4607      	mov	r7, r0
  52:	462a      	mov	r2, r5
  54:	4651      	mov	r1, sl
  56:	4620      	mov	r0, r4
  58:	f7ff fffe 	bl	0 <memcpy>
  5c:	e8c8 7f8f 	stlb	r7, [r8]
  60:	f389 8810 	msr	PRIMASK, r9
  64:	2001      	movs	r0, #1
  66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  6a:	bf00      	nop
  6c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_exchange:

00000000 <__atomic_exchange>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	4688      	mov	r8, r1
   8:	4616      	mov	r6, r2
   a:	4618      	mov	r0, r3
   c:	f3ef 8710 	mrs	r7, PRIMASK
  10:	b672      	cpsid	i
  12:	4d0d      	ldr	r5, [pc, #52]	@ (48 <__atomic_exchange+0x48>)
  14:	e8d5 2fcf 	ldaexb	r2, [r5]
  18:	2301      	movs	r3, #1
  1a:	2a00      	cmp	r2, #0
  1c:	d1fa      	bne.n	14 <__atomic_exchange+0x14>
  1e:	e8c5 3f42 	strexb	r2, r3, [r5]
  22:	2a00      	cmp	r2, #0
  24:	d1f6      	bne.n	14 <__atomic_exchange+0x14>
  26:	f3bf 8f5f 	dmb	sy
  2a:	4622      	mov	r2, r4
  2c:	f7ff fffe 	bl	0 <memcpy>
  30:	4622      	mov	r2, r4
  32:	4631      	mov	r1, r6
  34:	4640      	mov	r0, r8
  36:	f7ff fffe 	bl	0 <memcpy>
  3a:	2300      	movs	r3, #0
  3c:	e8c5 3f8f 	stlb	r3, [r5]
  40:	f387 8810 	msr	PRIMASK, r7
  44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  48:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_load_8:

00000000 <__atomic_load_8>:
   0:	f3ef 8210 	mrs	r2, PRIMASK
   4:	b672      	cpsid	i
   6:	4b0b      	ldr	r3, [pc, #44]	@ (34 <__atomic_load_8+0x34>)
   8:	e8d3 cfcf 	ldaexb	ip, [r3]
   c:	2101      	movs	r1, #1
   e:	f1bc 0f00 	cmp.w	ip, #0
  12:	d1f9      	bne.n	8 <__atomic_load_8+0x8>
  14:	e8c3 1f4c 	strexb	ip, r1, [r3]
  18:	f1bc 0f00 	cmp.w	ip, #0
  1c:	d1f4      	bne.n	8 <__atomic_load_8+0x8>
  1e:	f3bf 8f5f 	dmb	sy
  22:	f04f 0c00 	mov.w	ip, #0
  26:	e9d0 0100 	ldrd	r0, r1, [r0]
  2a:	e8c3 cf8f 	stlb	ip, [r3]
  2e:	f382 8810 	msr	PRIMASK, r2
  32:	4770      	bx	lr
  34:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_store_8:

00000000 <__atomic_store_8>:
   0:	b430      	push	{r4, r5}
   2:	4614      	mov	r4, r2
   4:	461d      	mov	r5, r3
   6:	f3ef 8210 	mrs	r2, PRIMASK
   a:	b672      	cpsid	i
   c:	4b0b      	ldr	r3, [pc, #44]	@ (3c <__atomic_store_8+0x3c>)
   e:	e8d3 cfcf 	ldaexb	ip, [r3]
  12:	2101      	movs	r1, #1
  14:	f1bc 0f00 	cmp.w	ip, #0
  18:	d1f9      	bne.n	e <__atomic_store_8+0xe>
  1a:	e8c3 1f4c 	strexb	ip, r1, [r3]
  1e:	f1bc 0f00 	cmp.w	ip, #0
  22:	d1f4      	bne.n	e <__atomic_store_8+0xe>
  24:	f3bf 8f5f 	dmb	sy
  28:	2100      	movs	r1, #0
  2a:	e9c0 4500 	strd	r4, r5, [r0]
  2e:	e8c3 1f8f 	stlb	r1, [r3]
  32:	f382 8810 	msr	PRIMASK, r2
  36:	bc30      	pop	{r4, r5}
  38:	4770      	bx	lr
  3a:	bf00      	nop
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_compare_exchange_8:

00000000 <__atomic_compare_exchange_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4614      	mov	r4, r2
   4:	461d      	mov	r5, r3
   6:	f3ef 8c10 	mrs	ip, PRIMASK
   a:	b672      	cpsid	i
   c:	f8df e04c 	ldr.w	lr, [pc, #76]	@ 5c <__atomic_compare_exchange_8+0x5c>
  10:	e8de 2fcf 	ldaexb	r2, [lr]
  14:	2301      	movs	r3, #1
  16:	2a00      	cmp	r2, #0
  18:	d1fa      	bne.n	10 <__atomic_compare_exchange_8+0x10>
  1a:	e8ce 3f42 	strexb	r2, r3, [lr]
  1e:	2a00      	cmp	r2, #0
  20:	d1f6      	bne.n	10 <__atomic_compare_exchange_8+0x10>
  22:	f3bf 8f5f 	dmb	sy
  26:	e9d0 2300 	ldrd	r2, r3, [r0]
  2a:	e9d1 7600 	ldrd	r7, r6, [r1]
  2e:	42b3      	cmp	r3, r6
  30:	bf08      	it	eq
  32:	42ba      	cmpeq	r2, r7
  34:	d009      	beq.n	4a <__atomic_compare_exchange_8+0x4a>
  36:	e9d0 2300 	ldrd	r2, r3, [r0]
  3a:	2000      	movs	r0, #0
  3c:	e9c1 2300 	strd	r2, r3, [r1]
  40:	e8ce 0f8f 	stlb	r0, [lr]
  44:	f38c 8810 	msr	PRIMASK, ip
  48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4a:	e9c0 4500 	strd	r4, r5, [r0]
  4e:	2300      	movs	r3, #0
  50:	e8ce 3f8f 	stlb	r3, [lr]
  54:	f38c 8810 	msr	PRIMASK, ip
  58:	2001      	movs	r0, #1
  5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  5c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_exchange_8:

00000000 <__atomic_exchange_8>:
   0:	b530      	push	{r4, r5, lr}
   2:	4614      	mov	r4, r2
   4:	461d      	mov	r5, r3
   6:	4602      	mov	r2, r0
   8:	f3ef 8c10 	mrs	ip, PRIMASK
   c:	b672      	cpsid	i
   e:	4b0b      	ldr	r3, [pc, #44]	@ (3c <__atomic_exchange_8+0x3c>)
  10:	e8d3 0fcf 	ldaexb	r0, [r3]
  14:	2101      	movs	r1, #1
  16:	2800      	cmp	r0, #0
  18:	d1fa      	bne.n	10 <__atomic_exchange_8+0x10>
  1a:	e8c3 1f40 	strexb	r0, r1, [r3]
  1e:	2800      	cmp	r0, #0
  20:	d1f6      	bne.n	10 <__atomic_exchange_8+0x10>
  22:	f3bf 8f5f 	dmb	sy
  26:	f04f 0e00 	mov.w	lr, #0
  2a:	e9d2 0100 	ldrd	r0, r1, [r2]
  2e:	e9c2 4500 	strd	r4, r5, [r2]
  32:	e8c3 ef8f 	stlb	lr, [r3]
  36:	f38c 8810 	msr	PRIMASK, ip
  3a:	bd30      	pop	{r4, r5, pc}
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_fetch_add_8:

00000000 <__atomic_fetch_add_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4684      	mov	ip, r0
   4:	f3ef 8e10 	mrs	lr, PRIMASK
   8:	b672      	cpsid	i
   a:	4c0c      	ldr	r4, [pc, #48]	@ (3c <__atomic_fetch_add_8+0x3c>)
   c:	e8d4 0fcf 	ldaexb	r0, [r4]
  10:	2101      	movs	r1, #1
  12:	2800      	cmp	r0, #0
  14:	d1fa      	bne.n	c <__atomic_fetch_add_8+0xc>
  16:	e8c4 1f40 	strexb	r0, r1, [r4]
  1a:	2800      	cmp	r0, #0
  1c:	d1f6      	bne.n	c <__atomic_fetch_add_8+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	e9dc 0100 	ldrd	r0, r1, [ip]
  26:	1886      	adds	r6, r0, r2
  28:	eb43 0701 	adc.w	r7, r3, r1
  2c:	2500      	movs	r5, #0
  2e:	e9cc 6700 	strd	r6, r7, [ip]
  32:	e8c4 5f8f 	stlb	r5, [r4]
  36:	f38e 8810 	msr	PRIMASK, lr
  3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_fetch_sub_8:

00000000 <__atomic_fetch_sub_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4684      	mov	ip, r0
   4:	f3ef 8e10 	mrs	lr, PRIMASK
   8:	b672      	cpsid	i
   a:	4c0c      	ldr	r4, [pc, #48]	@ (3c <__atomic_fetch_sub_8+0x3c>)
   c:	e8d4 0fcf 	ldaexb	r0, [r4]
  10:	2101      	movs	r1, #1
  12:	2800      	cmp	r0, #0
  14:	d1fa      	bne.n	c <__atomic_fetch_sub_8+0xc>
  16:	e8c4 1f40 	strexb	r0, r1, [r4]
  1a:	2800      	cmp	r0, #0
  1c:	d1f6      	bne.n	c <__atomic_fetch_sub_8+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	e9dc 0100 	ldrd	r0, r1, [ip]
  26:	1a86      	subs	r6, r0, r2
  28:	eb61 0703 	sbc.w	r7, r1, r3
  2c:	2500      	movs	r5, #0
  2e:	e9cc 6700 	strd	r6, r7, [ip]
  32:	e8c4 5f8f 	stlb	r5, [r4]
  36:	f38e 8810 	msr	PRIMASK, lr
  3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  3c:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_fetch_and_8:

00000000 <__atomic_fetch_and_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4601      	mov	r1, r0
   4:	f3ef 8c10 	mrs	ip, PRIMASK
   8:	b672      	cpsid	i
   a:	480e      	ldr	r0, [pc, #56]	@ (44 <__atomic_fetch_and_8+0x44>)
   c:	e8d0 5fcf 	ldaexb	r5, [r0]
  10:	2401      	movs	r4, #1
  12:	2d00      	cmp	r5, #0
  14:	d1fa      	bne.n	c <__atomic_fetch_and_8+0xc>
  16:	e8c0 4f45 	strexb	r5, r4, [r0]
  1a:	2d00      	cmp	r5, #0
  1c:	d1f6      	bne.n	c <__atomic_fetch_and_8+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	e9d1 4500 	ldrd	r4, r5, [r1]
  26:	ea04 0602 	and.w	r6, r4, r2
  2a:	ea05 0703 	and.w	r7, r5, r3
  2e:	f04f 0e00 	mov.w	lr, #0
  32:	e9c1 6700 	strd	r6, r7, [r1]
  36:	e8c0 ef8f 	stlb	lr, [r0]
  3a:	f38c 8810 	msr	PRIMASK, ip
  3e:	4620      	mov	r0, r4
  40:	4629      	mov	r1, r5
  42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  44:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_fetch_or_8:

00000000 <__atomic_fetch_or_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4601      	mov	r1, r0
   4:	f3ef 8c10 	mrs	ip, PRIMASK
   8:	b672      	cpsid	i
   a:	480e      	ldr	r0, [pc, #56]	@ (44 <__atomic_fetch_or_8+0x44>)
   c:	e8d0 5fcf 	ldaexb	r5, [r0]
  10:	2401      	movs	r4, #1
  12:	2d00      	cmp	r5, #0
  14:	d1fa      	bne.n	c <__atomic_fetch_or_8+0xc>
  16:	e8c0 4f45 	strexb	r5, r4, [r0]
  1a:	2d00      	cmp	r5, #0
  1c:	d1f6      	bne.n	c <__atomic_fetch_or_8+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	e9d1 4500 	ldrd	r4, r5, [r1]
  26:	ea44 0602 	orr.w	r6, r4, r2
  2a:	ea45 0703 	orr.w	r7, r5, r3
  2e:	f04f 0e00 	mov.w	lr, #0
  32:	e9c1 6700 	strd	r6, r7, [r1]
  36:	e8c0 ef8f 	stlb	lr, [r0]
  3a:	f38c 8810 	msr	PRIMASK, ip
  3e:	4620      	mov	r0, r4
  40:	4629      	mov	r1, r5
  42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  44:	0000000d 	.word	0x0000000d

Disassembly of section .text.__atomic_fetch_xor_8:

00000000 <__atomic_fetch_xor_8>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4601      	mov	r1, r0
   4:	f3ef 8c10 	mrs	ip, PRIMASK
   8:	b672      	cpsid	i
   a:	480e      	ldr	r0, [pc, #56]	@ (44 <__atomic_fetch_xor_8+0x44>)
   c:	e8d0 5fcf 	ldaexb	r5, [r0]
  10:	2401      	movs	r4, #1
  12:	2d00      	cmp	r5, #0
  14:	d1fa      	bne.n	c <__atomic_fetch_xor_8+0xc>
  16:	e8c0 4f45 	strexb	r5, r4, [r0]
  1a:	2d00      	cmp	r5, #0
  1c:	d1f6      	bne.n	c <__atomic_fetch_xor_8+0xc>
  1e:	f3bf 8f5f 	dmb	sy
  22:	e9d1 4500 	ldrd	r4, r5, [r1]
  26:	ea84 0602 	eor.w	r6, r4, r2
  2a:	ea85 0703 	eor.w	r7, r5, r3
  2e:	f04f 0e00 	mov.w	lr, #0
  32:	e9c1 6700 	strd	r6, r7, [r1]
  36:	e8c0 ef8f 	stlb	lr, [r0]
  3a:	f38c 8810 	msr	PRIMASK, ip
  3e:	4620      	mov	r0, r4
  40:	4629      	mov	r1, r5
  42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  44:	0000000d 	.word	0x0000000d

new_delete.cpp.o:     file format elf32-littlearm


Disassembly of section .text._Znwj:

00000000 <_Znwj>:
   0:	f7ff bffe 	b.w	0 <malloc>

Disassembly of section .text._Znaj:

00000000 <_Znaj>:
   0:	f7ff bffe 	b.w	0 <malloc>

Disassembly of section .text._ZdlPv:

00000000 <_ZdlPv>:
   0:	f7ff bffe 	b.w	0 <free>

Disassembly of section .text._ZdaPv:

00000000 <_ZdaPv>:
   0:	f7ff bffe 	b.w	0 <free>

Disassembly of section .text._ZdlPvj:

00000000 <_ZdlPvj>:
   0:	f7ff bffe 	b.w	0 <free>

Disassembly of section .text._ZdaPvj:

00000000 <_ZdaPvj>:
   0:	f7ff bffe 	b.w	0 <free>

standard_binary_info.c.o:     file format elf32-littlearm


printf.c.o:     file format elf32-littlearm


Disassembly of section .text._out_buffer:

00000000 <_out_buffer>:
   0:	429a      	cmp	r2, r3
   2:	bf38      	it	cc
   4:	5488      	strbcc	r0, [r1, r2]
   6:	4770      	bx	lr

Disassembly of section .text._out_null:

00000000 <_out_null>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text._out_rev:

00000000 <_out_rev>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b083      	sub	sp, #12
   6:	4699      	mov	r9, r3
   8:	e9dd ab0d 	ldrd	sl, fp, [sp, #52]	@ 0x34
   c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
   e:	4688      	mov	r8, r1
  10:	4611      	mov	r1, r2
  12:	079a      	lsls	r2, r3, #30
  14:	4607      	mov	r7, r0
  16:	d116      	bne.n	46 <_out_rev+0x46>
  18:	45da      	cmp	sl, fp
  1a:	d23a      	bcs.n	92 <_out_rev+0x92>
  1c:	460c      	mov	r4, r1
  1e:	460d      	mov	r5, r1
  20:	ebab 060a 	sub.w	r6, fp, sl
  24:	440e      	add	r6, r1
  26:	4622      	mov	r2, r4
  28:	464b      	mov	r3, r9
  2a:	4641      	mov	r1, r8
  2c:	2020      	movs	r0, #32
  2e:	3401      	adds	r4, #1
  30:	47b8      	blx	r7
  32:	42b4      	cmp	r4, r6
  34:	d1f7      	bne.n	26 <_out_rev+0x26>
  36:	4629      	mov	r1, r5
  38:	f1ba 0f00 	cmp.w	sl, #0
  3c:	d108      	bne.n	50 <_out_rev+0x50>
  3e:	4620      	mov	r0, r4
  40:	b003      	add	sp, #12
  42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  46:	460c      	mov	r4, r1
  48:	f1ba 0f00 	cmp.w	sl, #0
  4c:	d010      	beq.n	70 <_out_rev+0x70>
  4e:	460e      	mov	r6, r1
  50:	4655      	mov	r5, sl
  52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
  54:	442e      	add	r6, r5
  56:	449a      	add	sl, r3
  58:	9101      	str	r1, [sp, #4]
  5a:	1b72      	subs	r2, r6, r5
  5c:	464b      	mov	r3, r9
  5e:	3d01      	subs	r5, #1
  60:	4641      	mov	r1, r8
  62:	f81a 0d01 	ldrb.w	r0, [sl, #-1]!
  66:	4634      	mov	r4, r6
  68:	47b8      	blx	r7
  6a:	2d00      	cmp	r5, #0
  6c:	d1f5      	bne.n	5a <_out_rev+0x5a>
  6e:	9901      	ldr	r1, [sp, #4]
  70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
  72:	079b      	lsls	r3, r3, #30
  74:	d5e3      	bpl.n	3e <_out_rev+0x3e>
  76:	1a65      	subs	r5, r4, r1
  78:	45ab      	cmp	fp, r5
  7a:	d9e0      	bls.n	3e <_out_rev+0x3e>
  7c:	4622      	mov	r2, r4
  7e:	464b      	mov	r3, r9
  80:	4641      	mov	r1, r8
  82:	2020      	movs	r0, #32
  84:	3501      	adds	r5, #1
  86:	47b8      	blx	r7
  88:	455d      	cmp	r5, fp
  8a:	f104 0401 	add.w	r4, r4, #1
  8e:	d3f5      	bcc.n	7c <_out_rev+0x7c>
  90:	e7d5      	b.n	3e <_out_rev+0x3e>
  92:	f1ba 0f00 	cmp.w	sl, #0
  96:	d1da      	bne.n	4e <_out_rev+0x4e>
  98:	460c      	mov	r4, r1
  9a:	e7d0      	b.n	3e <_out_rev+0x3e>

Disassembly of section .text._ntoa_format:

00000000 <_ntoa_format>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
   6:	f8dd e024 	ldr.w	lr, [sp, #36]	@ 0x24
   a:	f017 0f02 	tst.w	r7, #2
   e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
  10:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
  14:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
  16:	e9dd 860c 	ldrd	r8, r6, [sp, #48]	@ 0x30
  1a:	d129      	bne.n	70 <_ntoa_format+0x70>
  1c:	2d00      	cmp	r5, #0
  1e:	d16f      	bne.n	100 <_ntoa_format+0x100>
  20:	42b4      	cmp	r4, r6
  22:	d225      	bcs.n	70 <_ntoa_format+0x70>
  24:	2c20      	cmp	r4, #32
  26:	f007 0b01 	and.w	fp, r7, #1
  2a:	f000 8112 	beq.w	252 <_ntoa_format+0x252>
  2e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
  32:	f04f 0a30 	mov.w	sl, #48	@ 0x30
  36:	44f4      	add	ip, lr
  38:	e001      	b.n	3e <_ntoa_format+0x3e>
  3a:	2c20      	cmp	r4, #32
  3c:	d07a      	beq.n	134 <_ntoa_format+0x134>
  3e:	3401      	adds	r4, #1
  40:	42a6      	cmp	r6, r4
  42:	f80c af01 	strb.w	sl, [ip, #1]!
  46:	d8f8      	bhi.n	3a <_ntoa_format+0x3a>
  48:	f1bb 0f00 	cmp.w	fp, #0
  4c:	d010      	beq.n	70 <_ntoa_format+0x70>
  4e:	42ac      	cmp	r4, r5
  50:	d20e      	bcs.n	70 <_ntoa_format+0x70>
  52:	2c20      	cmp	r4, #32
  54:	d074      	beq.n	140 <_ntoa_format+0x140>
  56:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
  5a:	f04f 0a30 	mov.w	sl, #48	@ 0x30
  5e:	44f4      	add	ip, lr
  60:	e001      	b.n	66 <_ntoa_format+0x66>
  62:	2c20      	cmp	r4, #32
  64:	d029      	beq.n	ba <_ntoa_format+0xba>
  66:	3401      	adds	r4, #1
  68:	42ac      	cmp	r4, r5
  6a:	f80c af01 	strb.w	sl, [ip, #1]!
  6e:	d1f8      	bne.n	62 <_ntoa_format+0x62>
  70:	f017 0f10 	tst.w	r7, #16
  74:	d03a      	beq.n	ec <_ntoa_format+0xec>
  76:	f417 6f80 	tst.w	r7, #1024	@ 0x400
  7a:	d128      	bne.n	ce <_ntoa_format+0xce>
  7c:	bb1c      	cbnz	r4, c6 <_ntoa_format+0xc6>
  7e:	f1b8 0f10 	cmp.w	r8, #16
  82:	f000 80ca 	beq.w	21a <_ntoa_format+0x21a>
  86:	f1b8 0f02 	cmp.w	r8, #2
  8a:	f000 80d4 	beq.w	236 <_ntoa_format+0x236>
  8e:	2430      	movs	r4, #48	@ 0x30
  90:	f88e 4000 	strb.w	r4, [lr]
  94:	2401      	movs	r4, #1
  96:	f1b9 0f00 	cmp.w	r9, #0
  9a:	d167      	bne.n	16c <_ntoa_format+0x16c>
  9c:	077e      	lsls	r6, r7, #29
  9e:	f140 80aa 	bpl.w	1f6 <_ntoa_format+0x1f6>
  a2:	262b      	movs	r6, #43	@ 0x2b
  a4:	f80e 6004 	strb.w	r6, [lr, r4]
  a8:	3401      	adds	r4, #1
  aa:	e9cd 570b 	strd	r5, r7, [sp, #44]	@ 0x2c
  ae:	e9cd e409 	strd	lr, r4, [sp, #36]	@ 0x24
  b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  b6:	f7ff bffe 	b.w	0 <_ntoa_format>
  ba:	06fc      	lsls	r4, r7, #27
  bc:	f140 8089 	bpl.w	1d2 <_ntoa_format+0x1d2>
  c0:	057c      	lsls	r4, r7, #21
  c2:	d435      	bmi.n	130 <_ntoa_format+0x130>
  c4:	2420      	movs	r4, #32
  c6:	42a6      	cmp	r6, r4
  c8:	d06a      	beq.n	1a0 <_ntoa_format+0x1a0>
  ca:	42ac      	cmp	r4, r5
  cc:	d068      	beq.n	1a0 <_ntoa_format+0x1a0>
  ce:	f1b8 0f10 	cmp.w	r8, #16
  d2:	f000 8087 	beq.w	1e4 <_ntoa_format+0x1e4>
  d6:	f1b8 0f02 	cmp.w	r8, #2
  da:	d05a      	beq.n	192 <_ntoa_format+0x192>
  dc:	2c20      	cmp	r4, #32
  de:	d0e4      	beq.n	aa <_ntoa_format+0xaa>
  e0:	4626      	mov	r6, r4
  e2:	3401      	adds	r4, #1
  e4:	f04f 0c30 	mov.w	ip, #48	@ 0x30
  e8:	f80e c006 	strb.w	ip, [lr, r6]
  ec:	2c20      	cmp	r4, #32
  ee:	d1d2      	bne.n	96 <_ntoa_format+0x96>
  f0:	e9cd 570b 	strd	r5, r7, [sp, #44]	@ 0x2c
  f4:	e9cd e409 	strd	lr, r4, [sp, #36]	@ 0x24
  f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fc:	f7ff bffe 	b.w	0 <_ntoa_format>
 100:	f017 0b01 	ands.w	fp, r7, #1
 104:	d03e      	beq.n	184 <_ntoa_format+0x184>
 106:	f1b9 0f00 	cmp.w	r9, #0
 10a:	d147      	bne.n	19c <_ntoa_format+0x19c>
 10c:	f017 0f0c 	tst.w	r7, #12
 110:	d144      	bne.n	19c <_ntoa_format+0x19c>
 112:	42b4      	cmp	r4, r6
 114:	d29b      	bcs.n	4e <_ntoa_format+0x4e>
 116:	2c20      	cmp	r4, #32
 118:	d189      	bne.n	2e <_ntoa_format+0x2e>
 11a:	2d20      	cmp	r5, #32
 11c:	d810      	bhi.n	140 <_ntoa_format+0x140>
 11e:	06fc      	lsls	r4, r7, #27
 120:	d557      	bpl.n	1d2 <_ntoa_format+0x1d2>
 122:	057c      	lsls	r4, r7, #21
 124:	d455      	bmi.n	1d2 <_ntoa_format+0x1d2>
 126:	2e20      	cmp	r6, #32
 128:	f000 80b9 	beq.w	29e <_ntoa_format+0x29e>
 12c:	2d20      	cmp	r5, #32
 12e:	d010      	beq.n	152 <_ntoa_format+0x152>
 130:	2420      	movs	r4, #32
 132:	e7cc      	b.n	ce <_ntoa_format+0xce>
 134:	f1bb 0f00 	cmp.w	fp, #0
 138:	f000 80a5 	beq.w	286 <_ntoa_format+0x286>
 13c:	2d20      	cmp	r5, #32
 13e:	d9bc      	bls.n	ba <_ntoa_format+0xba>
 140:	06fc      	lsls	r4, r7, #27
 142:	d546      	bpl.n	1d2 <_ntoa_format+0x1d2>
 144:	057c      	lsls	r4, r7, #21
 146:	d444      	bmi.n	1d2 <_ntoa_format+0x1d2>
 148:	2e20      	cmp	r6, #32
 14a:	f000 80a8 	beq.w	29e <_ntoa_format+0x29e>
 14e:	2d20      	cmp	r5, #32
 150:	d13f      	bne.n	1d2 <_ntoa_format+0x1d2>
 152:	462c      	mov	r4, r5
 154:	261f      	movs	r6, #31
 156:	f1b8 0f10 	cmp.w	r8, #16
 15a:	d07f      	beq.n	25c <_ntoa_format+0x25c>
 15c:	f1b8 0f02 	cmp.w	r8, #2
 160:	d1c0      	bne.n	e4 <_ntoa_format+0xe4>
 162:	f04f 0c62 	mov.w	ip, #98	@ 0x62
 166:	f80e c006 	strb.w	ip, [lr, r6]
 16a:	e7b7      	b.n	dc <_ntoa_format+0xdc>
 16c:	262d      	movs	r6, #45	@ 0x2d
 16e:	f80e 6004 	strb.w	r6, [lr, r4]
 172:	3401      	adds	r4, #1
 174:	e9cd 570b 	strd	r5, r7, [sp, #44]	@ 0x2c
 178:	e9cd e409 	strd	lr, r4, [sp, #36]	@ 0x24
 17c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 180:	f7ff bffe 	b.w	0 <_ntoa_format>
 184:	42b4      	cmp	r4, r6
 186:	f4bf af73 	bcs.w	70 <_ntoa_format+0x70>
 18a:	2c20      	cmp	r4, #32
 18c:	f47f af4f 	bne.w	2e <_ntoa_format+0x2e>
 190:	e7d6      	b.n	140 <_ntoa_format+0x140>
 192:	2c20      	cmp	r4, #32
 194:	d089      	beq.n	aa <_ntoa_format+0xaa>
 196:	4626      	mov	r6, r4
 198:	3401      	adds	r4, #1
 19a:	e7e2      	b.n	162 <_ntoa_format+0x162>
 19c:	3d01      	subs	r5, #1
 19e:	e7b8      	b.n	112 <_ntoa_format+0x112>
 1a0:	1e66      	subs	r6, r4, #1
 1a2:	d1d8      	bne.n	156 <_ntoa_format+0x156>
 1a4:	f1b8 0f10 	cmp.w	r8, #16
 1a8:	d064      	beq.n	274 <_ntoa_format+0x274>
 1aa:	f1b8 0f02 	cmp.w	r8, #2
 1ae:	f47f af6e 	bne.w	8e <_ntoa_format+0x8e>
 1b2:	2662      	movs	r6, #98	@ 0x62
 1b4:	f88e 6000 	strb.w	r6, [lr]
 1b8:	2630      	movs	r6, #48	@ 0x30
 1ba:	4644      	mov	r4, r8
 1bc:	f88e 6001 	strb.w	r6, [lr, #1]
 1c0:	f1b9 0f00 	cmp.w	r9, #0
 1c4:	f43f af6a 	beq.w	9c <_ntoa_format+0x9c>
 1c8:	e7d0      	b.n	16c <_ntoa_format+0x16c>
 1ca:	f1b8 0f10 	cmp.w	r8, #16
 1ce:	f47f af6c 	bne.w	aa <_ntoa_format+0xaa>
 1d2:	2420      	movs	r4, #32
 1d4:	e9cd 570b 	strd	r5, r7, [sp, #44]	@ 0x2c
 1d8:	e9cd e409 	strd	lr, r4, [sp, #36]	@ 0x24
 1dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1e0:	f7ff bffe 	b.w	0 <_ntoa_format>
 1e4:	06be      	lsls	r6, r7, #26
 1e6:	d40e      	bmi.n	206 <_ntoa_format+0x206>
 1e8:	2c20      	cmp	r4, #32
 1ea:	d0f2      	beq.n	1d2 <_ntoa_format+0x1d2>
 1ec:	2678      	movs	r6, #120	@ 0x78
 1ee:	f80e 6004 	strb.w	r6, [lr, r4]
 1f2:	3401      	adds	r4, #1
 1f4:	e772      	b.n	dc <_ntoa_format+0xdc>
 1f6:	073e      	lsls	r6, r7, #28
 1f8:	f57f af57 	bpl.w	aa <_ntoa_format+0xaa>
 1fc:	2620      	movs	r6, #32
 1fe:	f80e 6004 	strb.w	r6, [lr, r4]
 202:	3401      	adds	r4, #1
 204:	e751      	b.n	aa <_ntoa_format+0xaa>
 206:	2c20      	cmp	r4, #32
 208:	d0e3      	beq.n	1d2 <_ntoa_format+0x1d2>
 20a:	f04f 0c58 	mov.w	ip, #88	@ 0x58
 20e:	eb0e 0604 	add.w	r6, lr, r4
 212:	f886 c000 	strb.w	ip, [r6]
 216:	3401      	adds	r4, #1
 218:	e760      	b.n	dc <_ntoa_format+0xdc>
 21a:	06be      	lsls	r6, r7, #26
 21c:	d517      	bpl.n	24e <_ntoa_format+0x24e>
 21e:	2458      	movs	r4, #88	@ 0x58
 220:	f88e 4000 	strb.w	r4, [lr]
 224:	2430      	movs	r4, #48	@ 0x30
 226:	f88e 4001 	strb.w	r4, [lr, #1]
 22a:	2402      	movs	r4, #2
 22c:	f1b9 0f00 	cmp.w	r9, #0
 230:	f43f af34 	beq.w	9c <_ntoa_format+0x9c>
 234:	e79a      	b.n	16c <_ntoa_format+0x16c>
 236:	2462      	movs	r4, #98	@ 0x62
 238:	f88e 4000 	strb.w	r4, [lr]
 23c:	2430      	movs	r4, #48	@ 0x30
 23e:	f88e 4001 	strb.w	r4, [lr, #1]
 242:	2402      	movs	r4, #2
 244:	f1b9 0f00 	cmp.w	r9, #0
 248:	f43f af28 	beq.w	9c <_ntoa_format+0x9c>
 24c:	e78e      	b.n	16c <_ntoa_format+0x16c>
 24e:	2478      	movs	r4, #120	@ 0x78
 250:	e7f2      	b.n	238 <_ntoa_format+0x238>
 252:	f1bb 0f00 	cmp.w	fp, #0
 256:	f47f af62 	bne.w	11e <_ntoa_format+0x11e>
 25a:	e771      	b.n	140 <_ntoa_format+0x140>
 25c:	f017 0f20 	tst.w	r7, #32
 260:	bf0c      	ite	eq
 262:	f04f 0c78 	moveq.w	ip, #120	@ 0x78
 266:	f04f 0c58 	movne.w	ip, #88	@ 0x58
 26a:	1ea6      	subs	r6, r4, #2
 26c:	f80e c006 	strb.w	ip, [lr, r6]
 270:	3c01      	subs	r4, #1
 272:	e735      	b.n	e0 <_ntoa_format+0xe0>
 274:	06bc      	lsls	r4, r7, #26
 276:	d5ea      	bpl.n	24e <_ntoa_format+0x24e>
 278:	2458      	movs	r4, #88	@ 0x58
 27a:	f88e 4000 	strb.w	r4, [lr]
 27e:	2430      	movs	r4, #48	@ 0x30
 280:	f88e 4001 	strb.w	r4, [lr, #1]
 284:	e7dd      	b.n	242 <_ntoa_format+0x242>
 286:	f017 0f10 	tst.w	r7, #16
 28a:	f43f af0e 	beq.w	aa <_ntoa_format+0xaa>
 28e:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 292:	d19a      	bne.n	1ca <_ntoa_format+0x1ca>
 294:	2e20      	cmp	r6, #32
 296:	f47f af18 	bne.w	ca <_ntoa_format+0xca>
 29a:	261f      	movs	r6, #31
 29c:	e75b      	b.n	156 <_ntoa_format+0x156>
 29e:	4634      	mov	r4, r6
 2a0:	261f      	movs	r6, #31
 2a2:	e758      	b.n	156 <_ntoa_format+0x156>

Disassembly of section .text._out_char:

00000000 <_out_char>:
   0:	b900      	cbnz	r0, 4 <_out_char+0x4>
   2:	4770      	bx	lr
   4:	f7ff bffe 	b.w	0 <putchar>

Disassembly of section .text._out_fct:

00000000 <_out_fct>:
   0:	b110      	cbz	r0, 8 <_out_fct+0x8>
   2:	e9d1 3100 	ldrd	r3, r1, [r1]
   6:	4718      	bx	r3
   8:	4770      	bx	lr
   a:	bf00      	nop

Disassembly of section .text._etoa:

00000000 <_etoa>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b09f      	sub	sp, #124	@ 0x7c
   6:	ed9d 7b28 	vldr	d7, [sp, #160]	@ 0xa0
   a:	e9dd a52a 	ldrd	sl, r5, [sp, #168]	@ 0xa8
   e:	ec58 7b17 	vmov	r7, r8, d7
  12:	4683      	mov	fp, r0
  14:	461e      	mov	r6, r3
  16:	910d      	str	r1, [sp, #52]	@ 0x34
  18:	9210      	str	r2, [sp, #64]	@ 0x40
  1a:	4643      	mov	r3, r8
  1c:	463a      	mov	r2, r7
  1e:	4638      	mov	r0, r7
  20:	4641      	mov	r1, r8
  22:	ed8d 7b08 	vstr	d7, [sp, #32]
  26:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
  28:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  2c:	2800      	cmp	r0, #0
  2e:	f040 80d8 	bne.w	1e2 <_etoa+0x1e2>
  32:	4638      	mov	r0, r7
  34:	4641      	mov	r1, r8
  36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  3a:	4b75      	ldr	r3, [pc, #468]	@ (210 <_etoa+0x210>)
  3c:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  40:	2800      	cmp	r0, #0
  42:	f040 80ce 	bne.w	1e2 <_etoa+0x1e2>
  46:	4638      	mov	r0, r7
  48:	4641      	mov	r1, r8
  4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  4e:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
  52:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  56:	2800      	cmp	r0, #0
  58:	f040 80c3 	bne.w	1e2 <_etoa+0x1e2>
  5c:	e9dd 7808 	ldrd	r7, r8, [sp, #32]
  60:	2200      	movs	r2, #0
  62:	4638      	mov	r0, r7
  64:	4641      	mov	r1, r8
  66:	2300      	movs	r3, #0
  68:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  6c:	2800      	cmp	r0, #0
  6e:	f040 81c0 	bne.w	3f2 <_etoa+0x3f2>
  72:	e9cd 780a 	strd	r7, r8, [sp, #40]	@ 0x28
  76:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
  7a:	4690      	mov	r8, r2
  7c:	461f      	mov	r7, r3
  7e:	f414 6380 	ands.w	r3, r4, #1024	@ 0x400
  82:	bf08      	it	eq
  84:	f04f 0a06 	moveq.w	sl, #6
  88:	9313      	str	r3, [sp, #76]	@ 0x4c
  8a:	f404 6200 	and.w	r2, r4, #2048	@ 0x800
  8e:	ea58 0307 	orrs.w	r3, r8, r7
  92:	9211      	str	r2, [sp, #68]	@ 0x44
  94:	f040 80c0 	bne.w	218 <_etoa+0x218>
  98:	2a00      	cmp	r2, #0
  9a:	f000 81a2 	beq.w	3e2 <_etoa+0x3e2>
  9e:	ed9f 7b5a 	vldr	d7, [pc, #360]	@ 208 <_etoa+0x208>
  a2:	2700      	movs	r7, #0
  a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
  a8:	f04f 0900 	mov.w	r9, #0
  ac:	45ba      	cmp	sl, r7
  ae:	bfcc      	ite	gt
  b0:	ebaa 0a07 	subgt.w	sl, sl, r7
  b4:	f04f 0a00 	movle.w	sl, #0
  b8:	464f      	mov	r7, r9
  ba:	bfc8      	it	gt
  bc:	f10a 3aff 	addgt.w	sl, sl, #4294967295	@ 0xffffffff
  c0:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
  c4:	454d      	cmp	r5, r9
  c6:	bf94      	ite	ls
  c8:	f04f 0800 	movls.w	r8, #0
  cc:	eba5 0809 	subhi.w	r8, r5, r9
  d0:	f014 0302 	ands.w	r3, r4, #2
  d4:	9311      	str	r3, [sp, #68]	@ 0x44
  d6:	d004      	beq.n	e2 <_etoa+0xe2>
  d8:	f1b9 0f00 	cmp.w	r9, #0
  dc:	bf18      	it	ne
  de:	f04f 0800 	movne.w	r8, #0
  e2:	b13f      	cbz	r7, f4 <_etoa+0xf4>
  e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
  e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
  ec:	f7ff fffe 	bl	0 <__aeabi_ddiv>
  f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
  f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  f8:	2200      	movs	r2, #0
  fa:	2300      	movs	r3, #0
  fc:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
 100:	b130      	cbz	r0, 110 <_etoa+0x110>
 102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 106:	4602      	mov	r2, r0
 108:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 10c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 110:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 114:	e9cd a802 	strd	sl, r8, [sp, #8]
 118:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 11c:	f424 6300 	bic.w	r3, r4, #2048	@ 0x800
 120:	9304      	str	r3, [sp, #16]
 122:	ed8d 7b00 	vstr	d7, [sp]
 126:	4633      	mov	r3, r6
 128:	4651      	mov	r1, sl
 12a:	4658      	mov	r0, fp
 12c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 12e:	f7ff fffe 	bl	0 <_etoa>
 132:	4680      	mov	r8, r0
 134:	f1b9 0f00 	cmp.w	r9, #0
 138:	d04f      	beq.n	1da <_etoa+0x1da>
 13a:	f014 0f20 	tst.w	r4, #32
 13e:	4602      	mov	r2, r0
 140:	f100 0401 	add.w	r4, r0, #1
 144:	4633      	mov	r3, r6
 146:	bf0c      	ite	eq
 148:	2065      	moveq	r0, #101	@ 0x65
 14a:	2045      	movne	r0, #69	@ 0x45
 14c:	4651      	mov	r1, sl
 14e:	47d8      	blx	fp
 150:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 154:	ea87 7ce7 	eor.w	ip, r7, r7, asr #31
 158:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 15c:	2200      	movs	r2, #0
 15e:	464b      	mov	r3, r9
 160:	f8df 80b0 	ldr.w	r8, [pc, #176]	@ 214 <_etoa+0x214>
 164:	ebac 7ce7 	sub.w	ip, ip, r7, asr #31
 168:	ea4f 7ed7 	mov.w	lr, r7, lsr #31
 16c:	e001      	b.n	172 <_etoa+0x172>
 16e:	2a20      	cmp	r2, #32
 170:	d010      	beq.n	194 <_etoa+0x194>
 172:	46e2      	mov	sl, ip
 174:	fba8 710c 	umull	r7, r1, r8, ip
 178:	08c9      	lsrs	r1, r1, #3
 17a:	eb01 0781 	add.w	r7, r1, r1, lsl #2
 17e:	ebac 0747 	sub.w	r7, ip, r7, lsl #1
 182:	3730      	adds	r7, #48	@ 0x30
 184:	f1ba 0f09 	cmp.w	sl, #9
 188:	468c      	mov	ip, r1
 18a:	f102 0201 	add.w	r2, r2, #1
 18e:	f803 7b01 	strb.w	r7, [r3], #1
 192:	d8ec      	bhi.n	16e <_etoa+0x16e>
 194:	2305      	movs	r3, #5
 196:	9005      	str	r0, [sp, #20]
 198:	9306      	str	r3, [sp, #24]
 19a:	2000      	movs	r0, #0
 19c:	230a      	movs	r3, #10
 19e:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 1a0:	e9cd 3003 	strd	r3, r0, [sp, #12]
 1a4:	e9cd 2e01 	strd	r2, lr, [sp, #4]
 1a8:	4633      	mov	r3, r6
 1aa:	4622      	mov	r2, r4
 1ac:	4639      	mov	r1, r7
 1ae:	4658      	mov	r0, fp
 1b0:	f8cd 9000 	str.w	r9, [sp]
 1b4:	f7ff fffe 	bl	0 <_etoa>
 1b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 1ba:	4680      	mov	r8, r0
 1bc:	b16b      	cbz	r3, 1da <_etoa+0x1da>
 1be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 1c0:	1ac4      	subs	r4, r0, r3
 1c2:	42a5      	cmp	r5, r4
 1c4:	d909      	bls.n	1da <_etoa+0x1da>
 1c6:	4642      	mov	r2, r8
 1c8:	4633      	mov	r3, r6
 1ca:	4639      	mov	r1, r7
 1cc:	2020      	movs	r0, #32
 1ce:	3401      	adds	r4, #1
 1d0:	47d8      	blx	fp
 1d2:	42a5      	cmp	r5, r4
 1d4:	f108 0801 	add.w	r8, r8, #1
 1d8:	d8f5      	bhi.n	1c6 <_etoa+0x1c6>
 1da:	4640      	mov	r0, r8
 1dc:	b01f      	add	sp, #124	@ 0x7c
 1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1e2:	ed9d 7b08 	vldr	d7, [sp, #32]
 1e6:	4633      	mov	r3, r6
 1e8:	4658      	mov	r0, fp
 1ea:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 1ec:	990d      	ldr	r1, [sp, #52]	@ 0x34
 1ee:	ed8d 7b28 	vstr	d7, [sp, #160]	@ 0xa0
 1f2:	e9cd 542b 	strd	r5, r4, [sp, #172]	@ 0xac
 1f6:	f8cd a0a8 	str.w	sl, [sp, #168]	@ 0xa8
 1fa:	b01f      	add	sp, #124	@ 0x7c
 1fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 200:	f7ff bffe 	b.w	0 <_etoa>
 204:	f3af 8000 	nop.w
	...
 210:	7fefffff 	.word	0x7fefffff
 214:	cccccccd 	.word	0xcccccccd
 218:	f3c7 500a 	ubfx	r0, r7, #20, #11
 21c:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 220:	f7ff fffe 	bl	0 <__aeabi_i2d>
 224:	a38a      	add	r3, pc, #552	@ (adr r3, 450 <_etoa+0x450>)
 226:	e9d3 2300 	ldrd	r2, r3, [r3]
 22a:	f7ff fffe 	bl	0 <__aeabi_dmul>
 22e:	a38a      	add	r3, pc, #552	@ (adr r3, 458 <_etoa+0x458>)
 230:	e9d3 2300 	ldrd	r2, r3, [r3]
 234:	f7ff fffe 	bl	0 <__aeabi_dadd>
 238:	f3c7 0713 	ubfx	r7, r7, #0, #20
 23c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 240:	f047 517f 	orr.w	r1, r7, #1069547520	@ 0x3fc00000
 244:	4640      	mov	r0, r8
 246:	2200      	movs	r2, #0
 248:	4b7b      	ldr	r3, [pc, #492]	@ (438 <_etoa+0x438>)
 24a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 24e:	f7ff fffe 	bl	0 <__aeabi_dsub>
 252:	a36b      	add	r3, pc, #428	@ (adr r3, 400 <_etoa+0x400>)
 254:	e9d3 2300 	ldrd	r2, r3, [r3]
 258:	f7ff fffe 	bl	0 <__aeabi_dmul>
 25c:	4602      	mov	r2, r0
 25e:	460b      	mov	r3, r1
 260:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 264:	f7ff fffe 	bl	0 <__aeabi_dadd>
 268:	f7ff fffe 	bl	0 <__aeabi_d2iz>
 26c:	4607      	mov	r7, r0
 26e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 272:	a365      	add	r3, pc, #404	@ (adr r3, 408 <_etoa+0x408>)
 274:	e9d3 2300 	ldrd	r2, r3, [r3]
 278:	4680      	mov	r8, r0
 27a:	4689      	mov	r9, r1
 27c:	f7ff fffe 	bl	0 <__aeabi_dmul>
 280:	2200      	movs	r2, #0
 282:	4b6e      	ldr	r3, [pc, #440]	@ (43c <_etoa+0x43c>)
 284:	f7ff fffe 	bl	0 <__aeabi_dadd>
 288:	f7ff fffe 	bl	0 <__aeabi_d2iz>
 28c:	4603      	mov	r3, r0
 28e:	4649      	mov	r1, r9
 290:	4640      	mov	r0, r8
 292:	9312      	str	r3, [sp, #72]	@ 0x48
 294:	a35e      	add	r3, pc, #376	@ (adr r3, 410 <_etoa+0x410>)
 296:	e9d3 2300 	ldrd	r2, r3, [r3]
 29a:	f7ff fffe 	bl	0 <__aeabi_dmul>
 29e:	4680      	mov	r8, r0
 2a0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 2a2:	4689      	mov	r9, r1
 2a4:	f7ff fffe 	bl	0 <__aeabi_i2d>
 2a8:	a35b      	add	r3, pc, #364	@ (adr r3, 418 <_etoa+0x418>)
 2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 2ae:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2b2:	4602      	mov	r2, r0
 2b4:	460b      	mov	r3, r1
 2b6:	4640      	mov	r0, r8
 2b8:	4649      	mov	r1, r9
 2ba:	f7ff fffe 	bl	0 <__aeabi_dsub>
 2be:	4602      	mov	r2, r0
 2c0:	460b      	mov	r3, r1
 2c2:	4680      	mov	r8, r0
 2c4:	4689      	mov	r9, r1
 2c6:	f7ff fffe 	bl	0 <__aeabi_dmul>
 2ca:	4642      	mov	r2, r8
 2cc:	464b      	mov	r3, r9
 2ce:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 2d2:	4640      	mov	r0, r8
 2d4:	4649      	mov	r1, r9
 2d6:	f7ff fffe 	bl	0 <__aeabi_dadd>
 2da:	2200      	movs	r2, #0
 2dc:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 2e0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 2e4:	4b56      	ldr	r3, [pc, #344]	@ (440 <_etoa+0x440>)
 2e6:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 2ea:	2200      	movs	r2, #0
 2ec:	4b55      	ldr	r3, [pc, #340]	@ (444 <_etoa+0x444>)
 2ee:	f7ff fffe 	bl	0 <__aeabi_dadd>
 2f2:	4602      	mov	r2, r0
 2f4:	460b      	mov	r3, r1
 2f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 2fa:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 2fe:	2200      	movs	r2, #0
 300:	4b51      	ldr	r3, [pc, #324]	@ (448 <_etoa+0x448>)
 302:	f7ff fffe 	bl	0 <__aeabi_dadd>
 306:	4602      	mov	r2, r0
 308:	460b      	mov	r3, r1
 30a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 30e:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 312:	4642      	mov	r2, r8
 314:	464b      	mov	r3, r9
 316:	4680      	mov	r8, r0
 318:	4689      	mov	r9, r1
 31a:	2000      	movs	r0, #0
 31c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 320:	f7ff fffe 	bl	0 <__aeabi_dsub>
 324:	4602      	mov	r2, r0
 326:	460b      	mov	r3, r1
 328:	4640      	mov	r0, r8
 32a:	4649      	mov	r1, r9
 32c:	f7ff fffe 	bl	0 <__aeabi_dadd>
 330:	4602      	mov	r2, r0
 332:	460b      	mov	r3, r1
 334:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 338:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 33c:	2200      	movs	r2, #0
 33e:	4b43      	ldr	r3, [pc, #268]	@ (44c <_etoa+0x44c>)
 340:	f7ff fffe 	bl	0 <__aeabi_dadd>
 344:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 346:	2200      	movs	r2, #0
 348:	f203 3cff 	addw	ip, r3, #1023	@ 0x3ff
 34c:	ea4f 530c 	mov.w	r3, ip, lsl #20
 350:	f7ff fffe 	bl	0 <__aeabi_dmul>
 354:	4680      	mov	r8, r0
 356:	4689      	mov	r9, r1
 358:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 35c:	4642      	mov	r2, r8
 35e:	464b      	mov	r3, r9
 360:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 364:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
 368:	bb68      	cbnz	r0, 3c6 <_etoa+0x3c6>
 36a:	4643      	mov	r3, r8
 36c:	4649      	mov	r1, r9
 36e:	f107 0263 	add.w	r2, r7, #99	@ 0x63
 372:	2ac6      	cmp	r2, #198	@ 0xc6
 374:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 376:	bf8c      	ite	hi
 378:	f04f 0905 	movhi.w	r9, #5
 37c:	f04f 0904 	movls.w	r9, #4
 380:	2a00      	cmp	r2, #0
 382:	f43f ae9f 	beq.w	c4 <_etoa+0xc4>
 386:	430b      	orrs	r3, r1
 388:	f43f ae8e 	beq.w	a8 <_etoa+0xa8>
 38c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 390:	a323      	add	r3, pc, #140	@ (adr r3, 420 <_etoa+0x420>)
 392:	e9d3 2300 	ldrd	r2, r3, [r3]
 396:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
 39a:	b148      	cbz	r0, 3b0 <_etoa+0x3b0>
 39c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 3a0:	a321      	add	r3, pc, #132	@ (adr r3, 428 <_etoa+0x428>)
 3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 3a6:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
 3aa:	2800      	cmp	r0, #0
 3ac:	f47f ae7c 	bne.w	a8 <_etoa+0xa8>
 3b0:	f1ba 0f00 	cmp.w	sl, #0
 3b4:	f43f ae86 	beq.w	c4 <_etoa+0xc4>
 3b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 3ba:	2b00      	cmp	r3, #0
 3bc:	f43f ae82 	beq.w	c4 <_etoa+0xc4>
 3c0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 3c4:	e67e      	b.n	c4 <_etoa+0xc4>
 3c6:	2200      	movs	r2, #0
 3c8:	4b1e      	ldr	r3, [pc, #120]	@ (444 <_etoa+0x444>)
 3ca:	4640      	mov	r0, r8
 3cc:	4649      	mov	r1, r9
 3ce:	f7ff fffe 	bl	0 <__aeabi_ddiv>
 3d2:	460a      	mov	r2, r1
 3d4:	4601      	mov	r1, r0
 3d6:	4603      	mov	r3, r0
 3d8:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
 3dc:	3f01      	subs	r7, #1
 3de:	4611      	mov	r1, r2
 3e0:	e7c5      	b.n	36e <_etoa+0x36e>
 3e2:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 430 <_etoa+0x430>
 3e6:	4617      	mov	r7, r2
 3e8:	f04f 0904 	mov.w	r9, #4
 3ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 3f0:	e668      	b.n	c4 <_etoa+0xc4>
 3f2:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 3f6:	970a      	str	r7, [sp, #40]	@ 0x28
 3f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 3fa:	e63c      	b.n	76 <_etoa+0x76>
 3fc:	f3af 8000 	nop.w
 400:	636f4361 	.word	0x636f4361
 404:	3fd287a7 	.word	0x3fd287a7
 408:	0979a371 	.word	0x0979a371
 40c:	400a934f 	.word	0x400a934f
 410:	bbb55516 	.word	0xbbb55516
 414:	40026bb1 	.word	0x40026bb1
 418:	fefa39ef 	.word	0xfefa39ef
 41c:	3fe62e42 	.word	0x3fe62e42
 420:	eb1c432d 	.word	0xeb1c432d
 424:	3f1a36e2 	.word	0x3f1a36e2
 428:	00000000 	.word	0x00000000
 42c:	412e8480 	.word	0x412e8480
	...
 438:	3ff80000 	.word	0x3ff80000
 43c:	3fe00000 	.word	0x3fe00000
 440:	402c0000 	.word	0x402c0000
 444:	40240000 	.word	0x40240000
 448:	40180000 	.word	0x40180000
 44c:	3ff00000 	.word	0x3ff00000
 450:	509f79fb 	.word	0x509f79fb
 454:	3fd34413 	.word	0x3fd34413
 458:	8b60c8b3 	.word	0x8b60c8b3
 45c:	3fc68a28 	.word	0x3fc68a28

Disassembly of section .text._ftoa:

00000000 <_ftoa>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	b097      	sub	sp, #92	@ 0x5c
   6:	e9dd 8920 	ldrd	r8, r9, [sp, #128]	@ 0x80
   a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   e:	e9dd 4b22 	ldrd	r4, fp, [sp, #136]	@ 0x88
  12:	e9cd 2306 	strd	r2, r3, [sp, #24]
  16:	4640      	mov	r0, r8
  18:	4642      	mov	r2, r8
  1a:	464b      	mov	r3, r9
  1c:	4649      	mov	r1, r9
  1e:	f8dd a090 	ldr.w	sl, [sp, #144]	@ 0x90
  22:	f7ff fffe 	bl	0 <__aeabi_dcmpun>
  26:	2800      	cmp	r0, #0
  28:	f040 81c5 	bne.w	3b6 <_ftoa+0x3b6>
  2c:	4640      	mov	r0, r8
  2e:	4649      	mov	r1, r9
  30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  34:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
  38:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  3c:	2800      	cmp	r0, #0
  3e:	f040 811d 	bne.w	27c <_ftoa+0x27c>
  42:	4640      	mov	r0, r8
  44:	4649      	mov	r1, r9
  46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  4a:	4bc1      	ldr	r3, [pc, #772]	@ (350 <_ftoa+0x350>)
  4c:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  50:	2800      	cmp	r0, #0
  52:	f040 80e3 	bne.w	21c <_ftoa+0x21c>
  56:	a3b8      	add	r3, pc, #736	@ (adr r3, 338 <_ftoa+0x338>)
  58:	e9d3 2300 	ldrd	r2, r3, [r3]
  5c:	4640      	mov	r0, r8
  5e:	4649      	mov	r1, r9
  60:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
  64:	2800      	cmp	r0, #0
  66:	f040 80cb 	bne.w	200 <_ftoa+0x200>
  6a:	a3b5      	add	r3, pc, #724	@ (adr r3, 340 <_ftoa+0x340>)
  6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  70:	4640      	mov	r0, r8
  72:	4649      	mov	r1, r9
  74:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  78:	2800      	cmp	r0, #0
  7a:	f040 80c1 	bne.w	200 <_ftoa+0x200>
  7e:	4640      	mov	r0, r8
  80:	4649      	mov	r1, r9
  82:	2200      	movs	r2, #0
  84:	2300      	movs	r3, #0
  86:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
  8a:	2800      	cmp	r0, #0
  8c:	f040 80e0 	bne.w	250 <_ftoa+0x250>
  90:	f41a 6580 	ands.w	r5, sl, #1024	@ 0x400
  94:	900d      	str	r0, [sp, #52]	@ 0x34
  96:	f000 80e9 	beq.w	26c <_ftoa+0x26c>
  9a:	2c09      	cmp	r4, #9
  9c:	f240 8196 	bls.w	3cc <_ftoa+0x3cc>
  a0:	ab0e      	add	r3, sp, #56	@ 0x38
  a2:	461a      	mov	r2, r3
  a4:	930c      	str	r3, [sp, #48]	@ 0x30
  a6:	2130      	movs	r1, #48	@ 0x30
  a8:	2300      	movs	r3, #0
  aa:	f1a4 0509 	sub.w	r5, r4, #9
  ae:	3301      	adds	r3, #1
  b0:	2b20      	cmp	r3, #32
  b2:	f802 1b01 	strb.w	r1, [r2], #1
  b6:	eba4 0603 	sub.w	r6, r4, r3
  ba:	f000 813a 	beq.w	332 <_ftoa+0x332>
  be:	42ab      	cmp	r3, r5
  c0:	d1f5      	bne.n	ae <_ftoa+0xae>
  c2:	ed9f 7b9d 	vldr	d7, [pc, #628]	@ 338 <_ftoa+0x338>
  c6:	ed8d 7b08 	vstr	d7, [sp, #32]
  ca:	4649      	mov	r1, r9
  cc:	4640      	mov	r0, r8
  ce:	f7ff fffe 	bl	0 <__aeabi_d2iz>
  d2:	4604      	mov	r4, r0
  d4:	f7ff fffe 	bl	0 <__aeabi_i2d>
  d8:	4602      	mov	r2, r0
  da:	460b      	mov	r3, r1
  dc:	4640      	mov	r0, r8
  de:	4649      	mov	r1, r9
  e0:	f7ff fffe 	bl	0 <__aeabi_dsub>
  e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  e8:	f7ff fffe 	bl	0 <__aeabi_dmul>
  ec:	4602      	mov	r2, r0
  ee:	460b      	mov	r3, r1
  f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  f4:	f7ff fffe 	bl	0 <__aeabi_d2uiz>
  f8:	4607      	mov	r7, r0
  fa:	f7ff fffe 	bl	0 <__aeabi_ui2d>
  fe:	4602      	mov	r2, r0
 100:	460b      	mov	r3, r1
 102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 106:	f7ff fffe 	bl	0 <__aeabi_dsub>
 10a:	4602      	mov	r2, r0
 10c:	460b      	mov	r3, r1
 10e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 112:	2200      	movs	r2, #0
 114:	4b8f      	ldr	r3, [pc, #572]	@ (354 <_ftoa+0x354>)
 116:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
 11a:	2800      	cmp	r0, #0
 11c:	f000 80db 	beq.w	2d6 <_ftoa+0x2d6>
 120:	3701      	adds	r7, #1
 122:	4638      	mov	r0, r7
 124:	f7ff fffe 	bl	0 <__aeabi_ui2d>
 128:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 12c:	f7ff fffe 	bl	0 <__aeabi_dcmpge>
 130:	b108      	cbz	r0, 136 <_ftoa+0x136>
 132:	2700      	movs	r7, #0
 134:	3401      	adds	r4, #1
 136:	2e00      	cmp	r6, #0
 138:	f040 80b1 	bne.w	29e <_ftoa+0x29e>
 13c:	4620      	mov	r0, r4
 13e:	f7ff fffe 	bl	0 <__aeabi_i2d>
 142:	4602      	mov	r2, r0
 144:	460b      	mov	r3, r1
 146:	4640      	mov	r0, r8
 148:	4649      	mov	r1, r9
 14a:	f7ff fffe 	bl	0 <__aeabi_dsub>
 14e:	2200      	movs	r2, #0
 150:	4b80      	ldr	r3, [pc, #512]	@ (354 <_ftoa+0x354>)
 152:	4606      	mov	r6, r0
 154:	460f      	mov	r7, r1
 156:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
 15a:	b940      	cbnz	r0, 16e <_ftoa+0x16e>
 15c:	4630      	mov	r0, r6
 15e:	4639      	mov	r1, r7
 160:	2200      	movs	r2, #0
 162:	4b7c      	ldr	r3, [pc, #496]	@ (354 <_ftoa+0x354>)
 164:	f7ff fffe 	bl	0 <__aeabi_dcmpgt>
 168:	2800      	cmp	r0, #0
 16a:	f000 8115 	beq.w	398 <_ftoa+0x398>
 16e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 170:	1e69      	subs	r1, r5, #1
 172:	4879      	ldr	r0, [pc, #484]	@ (358 <_ftoa+0x358>)
 174:	4419      	add	r1, r3
 176:	e010      	b.n	19a <_ftoa+0x19a>
 178:	fb80 6204 	smull	r6, r2, r0, r4
 17c:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 180:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 184:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
 188:	f104 0230 	add.w	r2, r4, #48	@ 0x30
 18c:	3501      	adds	r5, #1
 18e:	461c      	mov	r4, r3
 190:	f801 2f01 	strb.w	r2, [r1, #1]!
 194:	2b00      	cmp	r3, #0
 196:	f000 80ab 	beq.w	2f0 <_ftoa+0x2f0>
 19a:	2d20      	cmp	r5, #32
 19c:	ea4f 73e4 	mov.w	r3, r4, asr #31
 1a0:	d1ea      	bne.n	178 <_ftoa+0x178>
 1a2:	f00a 0303 	and.w	r3, sl, #3
 1a6:	2b01      	cmp	r3, #1
 1a8:	d11c      	bne.n	1e4 <_ftoa+0x1e4>
 1aa:	f1bb 0f00 	cmp.w	fp, #0
 1ae:	d019      	beq.n	1e4 <_ftoa+0x1e4>
 1b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 1b2:	2b00      	cmp	r3, #0
 1b4:	f040 80f9 	bne.w	3aa <_ftoa+0x3aa>
 1b8:	f01a 0f0c 	tst.w	sl, #12
 1bc:	f040 80f5 	bne.w	3aa <_ftoa+0x3aa>
 1c0:	45ab      	cmp	fp, r5
 1c2:	f240 80d3 	bls.w	36c <_ftoa+0x36c>
 1c6:	2d20      	cmp	r5, #32
 1c8:	d00b      	beq.n	1e2 <_ftoa+0x1e2>
 1ca:	2230      	movs	r2, #48	@ 0x30
 1cc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 1ce:	1e6b      	subs	r3, r5, #1
 1d0:	440b      	add	r3, r1
 1d2:	3501      	adds	r5, #1
 1d4:	455d      	cmp	r5, fp
 1d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 1da:	f000 808d 	beq.w	2f8 <_ftoa+0x2f8>
 1de:	2d20      	cmp	r5, #32
 1e0:	d1f7      	bne.n	1d2 <_ftoa+0x1d2>
 1e2:	2520      	movs	r5, #32
 1e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 1e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 1ec:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 1ee:	e9cd ba02 	strd	fp, sl, [sp, #8]
 1f2:	9501      	str	r5, [sp, #4]
 1f4:	9400      	str	r4, [sp, #0]
 1f6:	f7ff fffe 	bl	0 <_ftoa>
 1fa:	b017      	add	sp, #92	@ 0x5c
 1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 200:	e9cd 8920 	strd	r8, r9, [sp, #128]	@ 0x80
 204:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 20c:	e9cd ba23 	strd	fp, sl, [sp, #140]	@ 0x8c
 210:	9422      	str	r4, [sp, #136]	@ 0x88
 212:	b017      	add	sp, #92	@ 0x5c
 214:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 218:	f7ff bffe 	b.w	0 <_ftoa>
 21c:	4d4f      	ldr	r5, [pc, #316]	@ (35c <_ftoa+0x35c>)
 21e:	f8cd a08c 	str.w	sl, [sp, #140]	@ 0x8c
 222:	f00a 0a04 	and.w	sl, sl, #4
 226:	f1ba 0f00 	cmp.w	sl, #0
 22a:	4c4d      	ldr	r4, [pc, #308]	@ (360 <_ftoa+0x360>)
 22c:	bf18      	it	ne
 22e:	462c      	movne	r4, r5
 230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 234:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 238:	9420      	str	r4, [sp, #128]	@ 0x80
 23a:	bf0c      	ite	eq
 23c:	2403      	moveq	r4, #3
 23e:	2404      	movne	r4, #4
 240:	f8cd b088 	str.w	fp, [sp, #136]	@ 0x88
 244:	9421      	str	r4, [sp, #132]	@ 0x84
 246:	b017      	add	sp, #92	@ 0x5c
 248:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 24c:	f7ff bffe 	b.w	0 <_ftoa>
 250:	464b      	mov	r3, r9
 252:	4642      	mov	r2, r8
 254:	2000      	movs	r0, #0
 256:	2100      	movs	r1, #0
 258:	f7ff fffe 	bl	0 <__aeabi_dsub>
 25c:	2301      	movs	r3, #1
 25e:	f41a 6580 	ands.w	r5, sl, #1024	@ 0x400
 262:	4680      	mov	r8, r0
 264:	4689      	mov	r9, r1
 266:	930d      	str	r3, [sp, #52]	@ 0x34
 268:	f47f af17 	bne.w	9a <_ftoa+0x9a>
 26c:	ed9f 7b36 	vldr	d7, [pc, #216]	@ 348 <_ftoa+0x348>
 270:	ab0e      	add	r3, sp, #56	@ 0x38
 272:	2606      	movs	r6, #6
 274:	ed8d 7b08 	vstr	d7, [sp, #32]
 278:	930c      	str	r3, [sp, #48]	@ 0x30
 27a:	e726      	b.n	ca <_ftoa+0xca>
 27c:	2404      	movs	r4, #4
 27e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 286:	4d37      	ldr	r5, [pc, #220]	@ (364 <_ftoa+0x364>)
 288:	f8cd a08c 	str.w	sl, [sp, #140]	@ 0x8c
 28c:	f8cd b088 	str.w	fp, [sp, #136]	@ 0x88
 290:	9520      	str	r5, [sp, #128]	@ 0x80
 292:	9421      	str	r4, [sp, #132]	@ 0x84
 294:	b017      	add	sp, #92	@ 0x5c
 296:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 29a:	f7ff bffe 	b.w	0 <_ftoa>
 29e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 2a0:	1e68      	subs	r0, r5, #1
 2a2:	f8df c0c4 	ldr.w	ip, [pc, #196]	@ 368 <_ftoa+0x368>
 2a6:	4418      	add	r0, r3
 2a8:	e00d      	b.n	2c6 <_ftoa+0x2c6>
 2aa:	fbac 2107 	umull	r2, r1, ip, r7
 2ae:	08c9      	lsrs	r1, r1, #3
 2b0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 2b4:	eba7 0242 	sub.w	r2, r7, r2, lsl #1
 2b8:	3230      	adds	r2, #48	@ 0x30
 2ba:	2f09      	cmp	r7, #9
 2bc:	f800 2f01 	strb.w	r2, [r0, #1]!
 2c0:	d927      	bls.n	312 <_ftoa+0x312>
 2c2:	460f      	mov	r7, r1
 2c4:	461d      	mov	r5, r3
 2c6:	2d20      	cmp	r5, #32
 2c8:	f105 0301 	add.w	r3, r5, #1
 2cc:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 2d0:	d1eb      	bne.n	2aa <_ftoa+0x2aa>
 2d2:	2520      	movs	r5, #32
 2d4:	e74b      	b.n	16e <_ftoa+0x16e>
 2d6:	2200      	movs	r2, #0
 2d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 2dc:	4b1d      	ldr	r3, [pc, #116]	@ (354 <_ftoa+0x354>)
 2de:	f7ff fffe 	bl	0 <__aeabi_dcmplt>
 2e2:	2800      	cmp	r0, #0
 2e4:	f47f af27 	bne.w	136 <_ftoa+0x136>
 2e8:	2f00      	cmp	r7, #0
 2ea:	d15a      	bne.n	3a2 <_ftoa+0x3a2>
 2ec:	3701      	adds	r7, #1
 2ee:	e722      	b.n	136 <_ftoa+0x136>
 2f0:	f00a 0303 	and.w	r3, sl, #3
 2f4:	2b01      	cmp	r3, #1
 2f6:	d075      	beq.n	3e4 <_ftoa+0x3e4>
 2f8:	2d20      	cmp	r5, #32
 2fa:	f43f af73 	beq.w	1e4 <_ftoa+0x1e4>
 2fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 300:	b3bb      	cbz	r3, 372 <_ftoa+0x372>
 302:	222d      	movs	r2, #45	@ 0x2d
 304:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 308:	446b      	add	r3, sp
 30a:	f803 2c20 	strb.w	r2, [r3, #-32]
 30e:	3501      	adds	r5, #1
 310:	e768      	b.n	1e4 <_ftoa+0x1e4>
 312:	2b20      	cmp	r3, #32
 314:	d0dd      	beq.n	2d2 <_ftoa+0x2d2>
 316:	b3ae      	cbz	r6, 384 <_ftoa+0x384>
 318:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 31a:	441e      	add	r6, r3
 31c:	4415      	add	r5, r2
 31e:	2230      	movs	r2, #48	@ 0x30
 320:	e001      	b.n	326 <_ftoa+0x326>
 322:	42b3      	cmp	r3, r6
 324:	d02e      	beq.n	384 <_ftoa+0x384>
 326:	3301      	adds	r3, #1
 328:	2b20      	cmp	r3, #32
 32a:	f805 2f01 	strb.w	r2, [r5, #1]!
 32e:	d1f8      	bne.n	322 <_ftoa+0x322>
 330:	e7cf      	b.n	2d2 <_ftoa+0x2d2>
 332:	461d      	mov	r5, r3
 334:	e6c5      	b.n	c2 <_ftoa+0xc2>
 336:	bf00      	nop
 338:	00000000 	.word	0x00000000
 33c:	41cdcd65 	.word	0x41cdcd65
 340:	00000000 	.word	0x00000000
 344:	c1cdcd65 	.word	0xc1cdcd65
 348:	00000000 	.word	0x00000000
 34c:	412e8480 	.word	0x412e8480
 350:	7fefffff 	.word	0x7fefffff
 354:	3fe00000 	.word	0x3fe00000
 358:	66666667 	.word	0x66666667
 35c:	00000000 	.word	0x00000000
 360:	00000008 	.word	0x00000008
 364:	00000010 	.word	0x00000010
 368:	cccccccd 	.word	0xcccccccd
 36c:	2d20      	cmp	r5, #32
 36e:	f43f af39 	beq.w	1e4 <_ftoa+0x1e4>
 372:	f01a 0f04 	tst.w	sl, #4
 376:	d10d      	bne.n	394 <_ftoa+0x394>
 378:	f01a 0f08 	tst.w	sl, #8
 37c:	f43f af32 	beq.w	1e4 <_ftoa+0x1e4>
 380:	2220      	movs	r2, #32
 382:	e7bf      	b.n	304 <_ftoa+0x304>
 384:	212e      	movs	r1, #46	@ 0x2e
 386:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 38a:	446a      	add	r2, sp
 38c:	f802 1c20 	strb.w	r1, [r2, #-32]
 390:	1c5d      	adds	r5, r3, #1
 392:	e6ec      	b.n	16e <_ftoa+0x16e>
 394:	222b      	movs	r2, #43	@ 0x2b
 396:	e7b5      	b.n	304 <_ftoa+0x304>
 398:	07e3      	lsls	r3, r4, #31
 39a:	f57f aee8 	bpl.w	16e <_ftoa+0x16e>
 39e:	3401      	adds	r4, #1
 3a0:	e6e5      	b.n	16e <_ftoa+0x16e>
 3a2:	07fa      	lsls	r2, r7, #31
 3a4:	f57f aec7 	bpl.w	136 <_ftoa+0x136>
 3a8:	e7a0      	b.n	2ec <_ftoa+0x2ec>
 3aa:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 3ae:	45ab      	cmp	fp, r5
 3b0:	f63f af09 	bhi.w	1c6 <_ftoa+0x1c6>
 3b4:	e7a0      	b.n	2f8 <_ftoa+0x2f8>
 3b6:	2403      	movs	r4, #3
 3b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 3bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 3c0:	4d0a      	ldr	r5, [pc, #40]	@ (3ec <_ftoa+0x3ec>)
 3c2:	f8cd a08c 	str.w	sl, [sp, #140]	@ 0x8c
 3c6:	f8cd b088 	str.w	fp, [sp, #136]	@ 0x88
 3ca:	e761      	b.n	290 <_ftoa+0x290>
 3cc:	4b08      	ldr	r3, [pc, #32]	@ (3f0 <_ftoa+0x3f0>)
 3ce:	4626      	mov	r6, r4
 3d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 3d4:	ed93 7b00 	vldr	d7, [r3]
 3d8:	ab0e      	add	r3, sp, #56	@ 0x38
 3da:	ed8d 7b08 	vstr	d7, [sp, #32]
 3de:	2500      	movs	r5, #0
 3e0:	930c      	str	r3, [sp, #48]	@ 0x30
 3e2:	e672      	b.n	ca <_ftoa+0xca>
 3e4:	f1bb 0f00 	cmp.w	fp, #0
 3e8:	d086      	beq.n	2f8 <_ftoa+0x2f8>
 3ea:	e6e1      	b.n	1b0 <_ftoa+0x1b0>
 3ec:	0000000c 	.word	0x0000000c
 3f0:	00000000 	.word	0x00000000

Disassembly of section .text._vsnprintf:

00000000 <_vsnprintf>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	469a      	mov	sl, r3
   6:	b09b      	sub	sp, #108	@ 0x6c
   8:	9c24      	ldr	r4, [sp, #144]	@ 0x90
   a:	4d96      	ldr	r5, [pc, #600]	@ (264 <_vsnprintf+0x264>)
   c:	940b      	str	r4, [sp, #44]	@ 0x2c
   e:	4c96      	ldr	r4, [pc, #600]	@ (268 <_vsnprintf+0x268>)
  10:	1e0b      	subs	r3, r1, #0
  12:	bf18      	it	ne
  14:	4683      	movne	fp, r0
  16:	6025      	str	r5, [r4, #0]
  18:	f89a 0000 	ldrb.w	r0, [sl]
  1c:	4c93      	ldr	r4, [pc, #588]	@ (26c <_vsnprintf+0x26c>)
  1e:	930a      	str	r3, [sp, #40]	@ 0x28
  20:	bf08      	it	eq
  22:	46a3      	moveq	fp, r4
  24:	9209      	str	r2, [sp, #36]	@ 0x24
  26:	2800      	cmp	r0, #0
  28:	f000 82bc 	beq.w	5a4 <_vsnprintf+0x5a4>
  2c:	f04f 0900 	mov.w	r9, #0
  30:	e00a      	b.n	48 <_vsnprintf+0x48>
  32:	464a      	mov	r2, r9
  34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  36:	990a      	ldr	r1, [sp, #40]	@ 0x28
  38:	f109 0901 	add.w	r9, r9, #1
  3c:	47d8      	blx	fp
  3e:	f89a 0000 	ldrb.w	r0, [sl]
  42:	2800      	cmp	r0, #0
  44:	f000 80ce 	beq.w	1e4 <_vsnprintf+0x1e4>
  48:	2825      	cmp	r0, #37	@ 0x25
  4a:	f10a 0a01 	add.w	sl, sl, #1
  4e:	d1f0      	bne.n	32 <_vsnprintf+0x32>
  50:	2300      	movs	r3, #0
  52:	4652      	mov	r2, sl
  54:	f812 0b01 	ldrb.w	r0, [r2], #1
  58:	f1a0 0120 	sub.w	r1, r0, #32
  5c:	2910      	cmp	r1, #16
  5e:	d80a      	bhi.n	76 <_vsnprintf+0x76>
  60:	e8df f001 	tbb	[pc, r1]
  64:	3c090940 	.word	0x3c090940
  68:	09090909 	.word	0x09090909
  6c:	38090909 	.word	0x38090909
  70:	09093409 	.word	0x09093409
  74:	30          	.byte	0x30
  75:	00          	.byte	0x00
  76:	f1a0 0130 	sub.w	r1, r0, #48	@ 0x30
  7a:	2909      	cmp	r1, #9
  7c:	f240 808c 	bls.w	198 <_vsnprintf+0x198>
  80:	282a      	cmp	r0, #42	@ 0x2a
  82:	f000 80f5 	beq.w	270 <_vsnprintf+0x270>
  86:	2100      	movs	r1, #0
  88:	910c      	str	r1, [sp, #48]	@ 0x30
  8a:	282e      	cmp	r0, #46	@ 0x2e
  8c:	f000 8099 	beq.w	1c2 <_vsnprintf+0x1c2>
  90:	2700      	movs	r7, #0
  92:	f1a0 0168 	sub.w	r1, r0, #104	@ 0x68
  96:	2912      	cmp	r1, #18
  98:	d82d      	bhi.n	f6 <_vsnprintf+0xf6>
  9a:	e8df f011 	tbh	[pc, r1, lsl #1]
  9e:	0157      	.short	0x0157
  a0:	0151002c 	.word	0x0151002c
  a4:	0145002c 	.word	0x0145002c
  a8:	002c002c 	.word	0x002c002c
  ac:	002c002c 	.word	0x002c002c
  b0:	002c002c 	.word	0x002c002c
  b4:	0027002c 	.word	0x0027002c
  b8:	002c002c 	.word	0x002c002c
  bc:	002c002c 	.word	0x002c002c
  c0:	0027002c 	.word	0x0027002c
  c4:	4692      	mov	sl, r2
  c6:	f043 0301 	orr.w	r3, r3, #1
  ca:	e7c2      	b.n	52 <_vsnprintf+0x52>
  cc:	4692      	mov	sl, r2
  ce:	f043 0302 	orr.w	r3, r3, #2
  d2:	e7be      	b.n	52 <_vsnprintf+0x52>
  d4:	4692      	mov	sl, r2
  d6:	f043 0304 	orr.w	r3, r3, #4
  da:	e7ba      	b.n	52 <_vsnprintf+0x52>
  dc:	4692      	mov	sl, r2
  de:	f043 0310 	orr.w	r3, r3, #16
  e2:	e7b6      	b.n	52 <_vsnprintf+0x52>
  e4:	4692      	mov	sl, r2
  e6:	f043 0308 	orr.w	r3, r3, #8
  ea:	e7b2      	b.n	52 <_vsnprintf+0x52>
  ec:	f89a 0001 	ldrb.w	r0, [sl, #1]
  f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
  f4:	3201      	adds	r2, #1
  f6:	2867      	cmp	r0, #103	@ 0x67
  f8:	4692      	mov	sl, r2
  fa:	f200 8082 	bhi.w	202 <_vsnprintf+0x202>
  fe:	2824      	cmp	r0, #36	@ 0x24
 100:	f240 80c6 	bls.w	290 <_vsnprintf+0x290>
 104:	f1a0 0225 	sub.w	r2, r0, #37	@ 0x25
 108:	2a42      	cmp	r2, #66	@ 0x42
 10a:	f200 80c1 	bhi.w	290 <_vsnprintf+0x290>
 10e:	e8df f012 	tbh	[pc, r2, lsl #1]
 112:	015f      	.short	0x015f
 114:	00bf00bf 	.word	0x00bf00bf
 118:	00bf00bf 	.word	0x00bf00bf
 11c:	00bf00bf 	.word	0x00bf00bf
 120:	00bf00bf 	.word	0x00bf00bf
 124:	00bf00bf 	.word	0x00bf00bf
 128:	00bf00bf 	.word	0x00bf00bf
 12c:	00bf00bf 	.word	0x00bf00bf
 130:	00bf00bf 	.word	0x00bf00bf
 134:	00bf00bf 	.word	0x00bf00bf
 138:	00bf00bf 	.word	0x00bf00bf
 13c:	00bf00bf 	.word	0x00bf00bf
 140:	00bf00bf 	.word	0x00bf00bf
 144:	00bf00bf 	.word	0x00bf00bf
 148:	00bf00bf 	.word	0x00bf00bf
 14c:	00bf00bf 	.word	0x00bf00bf
 150:	012600bf 	.word	0x012600bf
 154:	01260145 	.word	0x01260145
 158:	00bf00bf 	.word	0x00bf00bf
 15c:	00bf00bf 	.word	0x00bf00bf
 160:	00bf00bf 	.word	0x00bf00bf
 164:	00bf00bf 	.word	0x00bf00bf
 168:	00bf00bf 	.word	0x00bf00bf
 16c:	00bf00bf 	.word	0x00bf00bf
 170:	00bf00bf 	.word	0x00bf00bf
 174:	00bf00bf 	.word	0x00bf00bf
 178:	00bf01d3 	.word	0x00bf01d3
 17c:	00bf00bf 	.word	0x00bf00bf
 180:	00bf00bf 	.word	0x00bf00bf
 184:	00bf00bf 	.word	0x00bf00bf
 188:	00bf00bf 	.word	0x00bf00bf
 18c:	016701d3 	.word	0x016701d3
 190:	012601d3 	.word	0x012601d3
 194:	01260145 	.word	0x01260145
 198:	2100      	movs	r1, #0
 19a:	e000      	b.n	19e <_vsnprintf+0x19e>
 19c:	3201      	adds	r2, #1
 19e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 1a2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 1a6:	7810      	ldrb	r0, [r2, #0]
 1a8:	4692      	mov	sl, r2
 1aa:	f1a0 0430 	sub.w	r4, r0, #48	@ 0x30
 1ae:	2c09      	cmp	r4, #9
 1b0:	f1a1 0130 	sub.w	r1, r1, #48	@ 0x30
 1b4:	d9f2      	bls.n	19c <_vsnprintf+0x19c>
 1b6:	282e      	cmp	r0, #46	@ 0x2e
 1b8:	910c      	str	r1, [sp, #48]	@ 0x30
 1ba:	f102 0201 	add.w	r2, r2, #1
 1be:	f47f af67 	bne.w	90 <_vsnprintf+0x90>
 1c2:	f89a 0001 	ldrb.w	r0, [sl, #1]
 1c6:	4611      	mov	r1, r2
 1c8:	f1a0 0630 	sub.w	r6, r0, #48	@ 0x30
 1cc:	2e09      	cmp	r6, #9
 1ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 1d2:	f240 8131 	bls.w	438 <_vsnprintf+0x438>
 1d6:	282a      	cmp	r0, #42	@ 0x2a
 1d8:	f000 813e 	beq.w	458 <_vsnprintf+0x458>
 1dc:	4692      	mov	sl, r2
 1de:	2700      	movs	r7, #0
 1e0:	3201      	adds	r2, #1
 1e2:	e756      	b.n	92 <_vsnprintf+0x92>
 1e4:	464c      	mov	r4, r9
 1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 1e8:	4599      	cmp	r9, r3
 1ea:	d301      	bcc.n	1f0 <_vsnprintf+0x1f0>
 1ec:	f103 39ff 	add.w	r9, r3, #4294967295	@ 0xffffffff
 1f0:	464a      	mov	r2, r9
 1f2:	2000      	movs	r0, #0
 1f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 1f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 1f8:	47d8      	blx	fp
 1fa:	4620      	mov	r0, r4
 1fc:	b01b      	add	sp, #108	@ 0x6c
 1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 202:	f1a0 0269 	sub.w	r2, r0, #105	@ 0x69
 206:	b2d2      	uxtb	r2, r2
 208:	2a0f      	cmp	r2, #15
 20a:	d841      	bhi.n	290 <_vsnprintf+0x290>
 20c:	2601      	movs	r6, #1
 20e:	f249 0141 	movw	r1, #36929	@ 0x9041
 212:	4096      	lsls	r6, r2
 214:	400e      	ands	r6, r1
 216:	f040 8101 	bne.w	41c <_vsnprintf+0x41c>
 21a:	2a0a      	cmp	r2, #10
 21c:	d03f      	beq.n	29e <_vsnprintf+0x29e>
 21e:	2a07      	cmp	r2, #7
 220:	d136      	bne.n	290 <_vsnprintf+0x290>
 222:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 224:	f854 2b04 	ldr.w	r2, [r4], #4
 228:	2a00      	cmp	r2, #0
 22a:	f000 8128 	beq.w	47e <_vsnprintf+0x47e>
 22e:	f043 0121 	orr.w	r1, r3, #33	@ 0x21
 232:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 236:	4670      	mov	r0, lr
 238:	e003      	b.n	242 <_vsnprintf+0x242>
 23a:	2e20      	cmp	r6, #32
 23c:	f000 8129 	beq.w	492 <_vsnprintf+0x492>
 240:	461a      	mov	r2, r3
 242:	f002 050f 	and.w	r5, r2, #15
 246:	462b      	mov	r3, r5
 248:	2d09      	cmp	r5, #9
 24a:	bf94      	ite	ls
 24c:	3330      	addls	r3, #48	@ 0x30
 24e:	3337      	addhi	r3, #55	@ 0x37
 250:	2a0f      	cmp	r2, #15
 252:	f800 3b01 	strb.w	r3, [r0], #1
 256:	f106 0601 	add.w	r6, r6, #1
 25a:	ea4f 1312 	mov.w	r3, r2, lsr #4
 25e:	d8ec      	bhi.n	23a <_vsnprintf+0x23a>
 260:	e117      	b.n	492 <_vsnprintf+0x492>
 262:	bf00      	nop
	...
 270:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 272:	f89a 0001 	ldrb.w	r0, [sl, #1]
 276:	f854 5b04 	ldr.w	r5, [r4], #4
 27a:	4692      	mov	sl, r2
 27c:	2d00      	cmp	r5, #0
 27e:	bfbd      	ittte	lt
 280:	4269      	neglt	r1, r5
 282:	f043 0302 	orrlt.w	r3, r3, #2
 286:	910c      	strlt	r1, [sp, #48]	@ 0x30
 288:	950c      	strge	r5, [sp, #48]	@ 0x30
 28a:	940b      	str	r4, [sp, #44]	@ 0x2c
 28c:	3201      	adds	r2, #1
 28e:	e6fc      	b.n	8a <_vsnprintf+0x8a>
 290:	464a      	mov	r2, r9
 292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 294:	990a      	ldr	r1, [sp, #40]	@ 0x28
 296:	f109 0901 	add.w	r9, r9, #1
 29a:	47d8      	blx	fp
 29c:	e6cf      	b.n	3e <_vsnprintf+0x3e>
 29e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 2a0:	f851 8b04 	ldr.w	r8, [r1], #4
 2a4:	f898 2000 	ldrb.w	r2, [r8]
 2a8:	4610      	mov	r0, r2
 2aa:	2f00      	cmp	r7, #0
 2ac:	f040 80e1 	bne.w	472 <_vsnprintf+0x472>
 2b0:	b172      	cbz	r2, 2d0 <_vsnprintf+0x2d0>
 2b2:	f06f 0c01 	mvn.w	ip, #1
 2b6:	f10c 0c01 	add.w	ip, ip, #1
 2ba:	4646      	mov	r6, r8
 2bc:	44c4      	add	ip, r8
 2be:	e001      	b.n	2c4 <_vsnprintf+0x2c4>
 2c0:	4566      	cmp	r6, ip
 2c2:	d003      	beq.n	2cc <_vsnprintf+0x2cc>
 2c4:	f816 4f01 	ldrb.w	r4, [r6, #1]!
 2c8:	2c00      	cmp	r4, #0
 2ca:	d1f9      	bne.n	2c0 <_vsnprintf+0x2c0>
 2cc:	eba6 0608 	sub.w	r6, r6, r8
 2d0:	f413 6c80 	ands.w	ip, r3, #1024	@ 0x400
 2d4:	d002      	beq.n	2dc <_vsnprintf+0x2dc>
 2d6:	42be      	cmp	r6, r7
 2d8:	bf28      	it	cs
 2da:	463e      	movcs	r6, r7
 2dc:	f013 0402 	ands.w	r4, r3, #2
 2e0:	f000 8187 	beq.w	5f2 <_vsnprintf+0x5f2>
 2e4:	2a00      	cmp	r2, #0
 2e6:	f000 812b 	beq.w	540 <_vsnprintf+0x540>
 2ea:	f1bc 0f00 	cmp.w	ip, #0
 2ee:	f000 8141 	beq.w	574 <_vsnprintf+0x574>
 2f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 2f4:	960d      	str	r6, [sp, #52]	@ 0x34
 2f6:	464a      	mov	r2, r9
 2f8:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 2fc:	460e      	mov	r6, r1
 2fe:	444f      	add	r7, r9
 300:	e008      	b.n	314 <_vsnprintf+0x314>
 302:	462b      	mov	r3, r5
 304:	4621      	mov	r1, r4
 306:	47d8      	blx	fp
 308:	f818 0f01 	ldrb.w	r0, [r8, #1]!
 30c:	f109 0901 	add.w	r9, r9, #1
 310:	b110      	cbz	r0, 318 <_vsnprintf+0x318>
 312:	464a      	mov	r2, r9
 314:	454f      	cmp	r7, r9
 316:	d1f4      	bne.n	302 <_vsnprintf+0x302>
 318:	4631      	mov	r1, r6
 31a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 31c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 31e:	2c00      	cmp	r4, #0
 320:	f040 810e 	bne.w	540 <_vsnprintf+0x540>
 324:	910b      	str	r1, [sp, #44]	@ 0x2c
 326:	e68a      	b.n	3e <_vsnprintf+0x3e>
 328:	f89a 0001 	ldrb.w	r0, [sl, #1]
 32c:	286c      	cmp	r0, #108	@ 0x6c
 32e:	f47f aedf 	bne.w	f0 <_vsnprintf+0xf0>
 332:	f89a 0002 	ldrb.w	r0, [sl, #2]
 336:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 33a:	f10a 0203 	add.w	r2, sl, #3
 33e:	e6da      	b.n	f6 <_vsnprintf+0xf6>
 340:	f89a 0001 	ldrb.w	r0, [sl, #1]
 344:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 348:	3201      	adds	r2, #1
 34a:	e6d4      	b.n	f6 <_vsnprintf+0xf6>
 34c:	f89a 0001 	ldrb.w	r0, [sl, #1]
 350:	2868      	cmp	r0, #104	@ 0x68
 352:	f000 8120 	beq.w	596 <_vsnprintf+0x596>
 356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 35a:	3201      	adds	r2, #1
 35c:	e6cb      	b.n	f6 <_vsnprintf+0xf6>
 35e:	2867      	cmp	r0, #103	@ 0x67
 360:	f000 80e7 	beq.w	532 <_vsnprintf+0x532>
 364:	2847      	cmp	r0, #71	@ 0x47
 366:	f000 8100 	beq.w	56a <_vsnprintf+0x56a>
 36a:	2845      	cmp	r0, #69	@ 0x45
 36c:	f000 80ff 	beq.w	56e <_vsnprintf+0x56e>
 370:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 372:	9304      	str	r3, [sp, #16]
 374:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 376:	3407      	adds	r4, #7
 378:	e9cd 7302 	strd	r7, r3, [sp, #8]
 37c:	f024 0307 	bic.w	r3, r4, #7
 380:	461c      	mov	r4, r3
 382:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 386:	e8f4 6702 	ldrd	r6, r7, [r4], #8
 38a:	464a      	mov	r2, r9
 38c:	4658      	mov	r0, fp
 38e:	e9cd 6700 	strd	r6, r7, [sp]
 392:	940b      	str	r4, [sp, #44]	@ 0x2c
 394:	f7ff fffe 	bl	0 <_vsnprintf>
 398:	4681      	mov	r9, r0
 39a:	e650      	b.n	3e <_vsnprintf+0x3e>
 39c:	2846      	cmp	r0, #70	@ 0x46
 39e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 3a0:	bf08      	it	eq
 3a2:	f043 0320 	orreq.w	r3, r3, #32
 3a6:	9304      	str	r3, [sp, #16]
 3a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 3aa:	3407      	adds	r4, #7
 3ac:	e9cd 7302 	strd	r7, r3, [sp, #8]
 3b0:	f024 0307 	bic.w	r3, r4, #7
 3b4:	461c      	mov	r4, r3
 3b6:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 3ba:	e8f4 6702 	ldrd	r6, r7, [r4], #8
 3be:	464a      	mov	r2, r9
 3c0:	4658      	mov	r0, fp
 3c2:	e9cd 6700 	strd	r6, r7, [sp]
 3c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 3c8:	f7ff fffe 	bl	0 <_vsnprintf>
 3cc:	4681      	mov	r9, r0
 3ce:	e636      	b.n	3e <_vsnprintf+0x3e>
 3d0:	464a      	mov	r2, r9
 3d2:	2025      	movs	r0, #37	@ 0x25
 3d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 3d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 3d8:	f109 0901 	add.w	r9, r9, #1
 3dc:	47d8      	blx	fp
 3de:	e62e      	b.n	3e <_vsnprintf+0x3e>
 3e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 3e2:	079c      	lsls	r4, r3, #30
 3e4:	f102 0704 	add.w	r7, r2, #4
 3e8:	f109 0601 	add.w	r6, r9, #1
 3ec:	f140 80e6 	bpl.w	5bc <_vsnprintf+0x5bc>
 3f0:	7810      	ldrb	r0, [r2, #0]
 3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 3f4:	464a      	mov	r2, r9
 3f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 3f8:	47d8      	blx	fp
 3fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 3fc:	2b01      	cmp	r3, #1
 3fe:	f240 812c 	bls.w	65a <_vsnprintf+0x65a>
 402:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 406:	4499      	add	r9, r3
 408:	4632      	mov	r2, r6
 40a:	462b      	mov	r3, r5
 40c:	4621      	mov	r1, r4
 40e:	2020      	movs	r0, #32
 410:	3601      	adds	r6, #1
 412:	47d8      	blx	fp
 414:	454e      	cmp	r6, r9
 416:	d1f7      	bne.n	408 <_vsnprintf+0x408>
 418:	970b      	str	r7, [sp, #44]	@ 0x2c
 41a:	e610      	b.n	3e <_vsnprintf+0x3e>
 41c:	286f      	cmp	r0, #111	@ 0x6f
 41e:	f000 808b 	beq.w	538 <_vsnprintf+0x538>
 422:	f240 8165 	bls.w	6f0 <_vsnprintf+0x6f0>
 426:	2878      	cmp	r0, #120	@ 0x78
 428:	f000 8108 	beq.w	63c <_vsnprintf+0x63c>
 42c:	f04f 080a 	mov.w	r8, #10
 430:	f023 0310 	bic.w	r3, r3, #16
 434:	46c4      	mov	ip, r8
 436:	e047      	b.n	4c8 <_vsnprintf+0x4c8>
 438:	2700      	movs	r7, #0
 43a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 43e:	eb00 0047 	add.w	r0, r0, r7, lsl #1
 442:	f1a0 0730 	sub.w	r7, r0, #48	@ 0x30
 446:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 44a:	f1a0 0230 	sub.w	r2, r0, #48	@ 0x30
 44e:	2a09      	cmp	r2, #9
 450:	d9f3      	bls.n	43a <_vsnprintf+0x43a>
 452:	468a      	mov	sl, r1
 454:	1c4a      	adds	r2, r1, #1
 456:	e61c      	b.n	92 <_vsnprintf+0x92>
 458:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 45a:	f89a 0002 	ldrb.w	r0, [sl, #2]
 45e:	f854 7b04 	ldr.w	r7, [r4], #4
 462:	f10a 0a02 	add.w	sl, sl, #2
 466:	f10a 0201 	add.w	r2, sl, #1
 46a:	940b      	str	r4, [sp, #44]	@ 0x2c
 46c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 470:	e60f      	b.n	92 <_vsnprintf+0x92>
 472:	2a00      	cmp	r2, #0
 474:	f43f af2c 	beq.w	2d0 <_vsnprintf+0x2d0>
 478:	f107 3cff 	add.w	ip, r7, #4294967295	@ 0xffffffff
 47c:	e71b      	b.n	2b6 <_vsnprintf+0x2b6>
 47e:	f023 0110 	bic.w	r1, r3, #16
 482:	f413 6280 	ands.w	r2, r3, #1024	@ 0x400
 486:	f041 0121 	orr.w	r1, r1, #33	@ 0x21
 48a:	f43f aed2 	beq.w	232 <_vsnprintf+0x232>
 48e:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 492:	2308      	movs	r3, #8
 494:	2010      	movs	r0, #16
 496:	9305      	str	r3, [sp, #20]
 498:	2300      	movs	r3, #0
 49a:	464a      	mov	r2, r9
 49c:	e9cd 3002 	strd	r3, r0, [sp, #8]
 4a0:	9106      	str	r1, [sp, #24]
 4a2:	4658      	mov	r0, fp
 4a4:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 4a8:	e9cd e600 	strd	lr, r6, [sp]
 4ac:	9704      	str	r7, [sp, #16]
 4ae:	f7ff fffe 	bl	0 <_vsnprintf>
 4b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 4b4:	4681      	mov	r9, r0
 4b6:	e5c2      	b.n	3e <_vsnprintf+0x3e>
 4b8:	2858      	cmp	r0, #88	@ 0x58
 4ba:	d079      	beq.n	5b0 <_vsnprintf+0x5b0>
 4bc:	2862      	cmp	r0, #98	@ 0x62
 4be:	f040 8251 	bne.w	964 <_vsnprintf+0x964>
 4c2:	f04f 0802 	mov.w	r8, #2
 4c6:	46c4      	mov	ip, r8
 4c8:	f413 6080 	ands.w	r0, r3, #1024	@ 0x400
 4cc:	d16d      	bne.n	5aa <_vsnprintf+0x5aa>
 4ce:	f023 030c 	bic.w	r3, r3, #12
 4d2:	f413 7200 	ands.w	r2, r3, #512	@ 0x200
 4d6:	f040 80c2 	bne.w	65e <_vsnprintf+0x65e>
 4da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 4dc:	3104      	adds	r1, #4
 4de:	910d      	str	r1, [sp, #52]	@ 0x34
 4e0:	f413 7180 	ands.w	r1, r3, #256	@ 0x100
 4e4:	f040 822e 	bne.w	944 <_vsnprintf+0x944>
 4e8:	065e      	lsls	r6, r3, #25
 4ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 4ec:	f140 80aa 	bpl.w	644 <_vsnprintf+0x644>
 4f0:	7812      	ldrb	r2, [r2, #0]
 4f2:	2a00      	cmp	r2, #0
 4f4:	f040 80da 	bne.w	6ac <_vsnprintf+0x6ac>
 4f8:	f023 0310 	bic.w	r3, r3, #16
 4fc:	2800      	cmp	r0, #0
 4fe:	f000 80d5 	beq.w	6ac <_vsnprintf+0x6ac>
 502:	4611      	mov	r1, r2
 504:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 508:	9306      	str	r3, [sp, #24]
 50a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 50c:	f8cd c00c 	str.w	ip, [sp, #12]
 510:	e9cd 7304 	strd	r7, r3, [sp, #16]
 514:	9101      	str	r1, [sp, #4]
 516:	2300      	movs	r3, #0
 518:	464a      	mov	r2, r9
 51a:	9302      	str	r3, [sp, #8]
 51c:	4658      	mov	r0, fp
 51e:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 522:	f8cd e000 	str.w	lr, [sp]
 526:	f7ff fffe 	bl	0 <_vsnprintf>
 52a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 52c:	4681      	mov	r9, r0
 52e:	930b      	str	r3, [sp, #44]	@ 0x2c
 530:	e585      	b.n	3e <_vsnprintf+0x3e>
 532:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 536:	e71b      	b.n	370 <_vsnprintf+0x370>
 538:	f04f 0808 	mov.w	r8, #8
 53c:	46c4      	mov	ip, r8
 53e:	e7c3      	b.n	4c8 <_vsnprintf+0x4c8>
 540:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 542:	464c      	mov	r4, r9
 544:	42b3      	cmp	r3, r6
 546:	f67f aeed 	bls.w	324 <_vsnprintf+0x324>
 54a:	460f      	mov	r7, r1
 54c:	444b      	add	r3, r9
 54e:	eba3 0906 	sub.w	r9, r3, r6
 552:	e9dd 6509 	ldrd	r6, r5, [sp, #36]	@ 0x24
 556:	4622      	mov	r2, r4
 558:	4633      	mov	r3, r6
 55a:	4629      	mov	r1, r5
 55c:	2020      	movs	r0, #32
 55e:	3401      	adds	r4, #1
 560:	47d8      	blx	fp
 562:	454c      	cmp	r4, r9
 564:	d1f7      	bne.n	556 <_vsnprintf+0x556>
 566:	4639      	mov	r1, r7
 568:	e6dc      	b.n	324 <_vsnprintf+0x324>
 56a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 56e:	f043 0320 	orr.w	r3, r3, #32
 572:	e6fd      	b.n	370 <_vsnprintf+0x370>
 574:	460f      	mov	r7, r1
 576:	940b      	str	r4, [sp, #44]	@ 0x2c
 578:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 57c:	464a      	mov	r2, r9
 57e:	462b      	mov	r3, r5
 580:	4621      	mov	r1, r4
 582:	47d8      	blx	fp
 584:	f818 0f01 	ldrb.w	r0, [r8, #1]!
 588:	f109 0901 	add.w	r9, r9, #1
 58c:	2800      	cmp	r0, #0
 58e:	d1f5      	bne.n	57c <_vsnprintf+0x57c>
 590:	4639      	mov	r1, r7
 592:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 594:	e6c3      	b.n	31e <_vsnprintf+0x31e>
 596:	f89a 0002 	ldrb.w	r0, [sl, #2]
 59a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 59e:	f10a 0203 	add.w	r2, sl, #3
 5a2:	e5a8      	b.n	f6 <_vsnprintf+0xf6>
 5a4:	4604      	mov	r4, r0
 5a6:	4681      	mov	r9, r0
 5a8:	e61d      	b.n	1e6 <_vsnprintf+0x1e6>
 5aa:	f023 030d 	bic.w	r3, r3, #13
 5ae:	e790      	b.n	4d2 <_vsnprintf+0x4d2>
 5b0:	f04f 0810 	mov.w	r8, #16
 5b4:	f043 0320 	orr.w	r3, r3, #32
 5b8:	46c4      	mov	ip, r8
 5ba:	e785      	b.n	4c8 <_vsnprintf+0x4c8>
 5bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 5be:	2b01      	cmp	r3, #1
 5c0:	d945      	bls.n	64e <_vsnprintf+0x64e>
 5c2:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 5c6:	464e      	mov	r6, r9
 5c8:	f109 38ff 	add.w	r8, r9, #4294967295	@ 0xffffffff
 5cc:	4498      	add	r8, r3
 5ce:	4632      	mov	r2, r6
 5d0:	462b      	mov	r3, r5
 5d2:	4621      	mov	r1, r4
 5d4:	2020      	movs	r0, #32
 5d6:	3601      	adds	r6, #1
 5d8:	47d8      	blx	fp
 5da:	4546      	cmp	r6, r8
 5dc:	d1f7      	bne.n	5ce <_vsnprintf+0x5ce>
 5de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 5e0:	4632      	mov	r2, r6
 5e2:	4499      	add	r9, r3
 5e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 5e6:	7818      	ldrb	r0, [r3, #0]
 5e8:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 5ec:	47d8      	blx	fp
 5ee:	970b      	str	r7, [sp, #44]	@ 0x2c
 5f0:	e525      	b.n	3e <_vsnprintf+0x3e>
 5f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 5f4:	42b3      	cmp	r3, r6
 5f6:	f240 81ee 	bls.w	9d6 <_vsnprintf+0x9d6>
 5fa:	e9cd 480d 	strd	r4, r8, [sp, #52]	@ 0x34
 5fe:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 602:	4688      	mov	r8, r1
 604:	444b      	add	r3, r9
 606:	1b9e      	subs	r6, r3, r6
 608:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 60c:	464a      	mov	r2, r9
 60e:	462b      	mov	r3, r5
 610:	4621      	mov	r1, r4
 612:	2020      	movs	r0, #32
 614:	f109 0901 	add.w	r9, r9, #1
 618:	47d8      	blx	fp
 61a:	45b1      	cmp	r9, r6
 61c:	d1f6      	bne.n	60c <_vsnprintf+0x60c>
 61e:	4641      	mov	r1, r8
 620:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 624:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 626:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 62a:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 62c:	f898 2000 	ldrb.w	r2, [r8]
 630:	1c5e      	adds	r6, r3, #1
 632:	4610      	mov	r0, r2
 634:	2a00      	cmp	r2, #0
 636:	f47f ae58 	bne.w	2ea <_vsnprintf+0x2ea>
 63a:	e673      	b.n	324 <_vsnprintf+0x324>
 63c:	f04f 0810 	mov.w	r8, #16
 640:	46c4      	mov	ip, r8
 642:	e741      	b.n	4c8 <_vsnprintf+0x4c8>
 644:	061d      	lsls	r5, r3, #24
 646:	bf4c      	ite	mi
 648:	8812      	ldrhmi	r2, [r2, #0]
 64a:	6812      	ldrpl	r2, [r2, #0]
 64c:	e751      	b.n	4f2 <_vsnprintf+0x4f2>
 64e:	4613      	mov	r3, r2
 650:	464a      	mov	r2, r9
 652:	7818      	ldrb	r0, [r3, #0]
 654:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 658:	47d8      	blx	fp
 65a:	46b1      	mov	r9, r6
 65c:	e6dc      	b.n	418 <_vsnprintf+0x418>
 65e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 660:	3407      	adds	r4, #7
 662:	f024 0407 	bic.w	r4, r4, #7
 666:	4622      	mov	r2, r4
 668:	6865      	ldr	r5, [r4, #4]
 66a:	f852 4b08 	ldr.w	r4, [r2], #8
 66e:	920b      	str	r2, [sp, #44]	@ 0x2c
 670:	ea54 0205 	orrs.w	r2, r4, r5
 674:	f040 812c 	bne.w	8d0 <_vsnprintf+0x8d0>
 678:	f023 0310 	bic.w	r3, r3, #16
 67c:	2800      	cmp	r0, #0
 67e:	f000 8127 	beq.w	8d0 <_vsnprintf+0x8d0>
 682:	2600      	movs	r6, #0
 684:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 688:	9306      	str	r3, [sp, #24]
 68a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 68c:	464a      	mov	r2, r9
 68e:	e9cd 7304 	strd	r7, r3, [sp, #16]
 692:	2300      	movs	r3, #0
 694:	e9cd e600 	strd	lr, r6, [sp]
 698:	f8cd c00c 	str.w	ip, [sp, #12]
 69c:	9302      	str	r3, [sp, #8]
 69e:	4658      	mov	r0, fp
 6a0:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 6a4:	f7ff fffe 	bl	0 <_vsnprintf>
 6a8:	4681      	mov	r9, r0
 6aa:	e4c8      	b.n	3e <_vsnprintf+0x3e>
 6ac:	f013 0f20 	tst.w	r3, #32
 6b0:	bf14      	ite	ne
 6b2:	2041      	movne	r0, #65	@ 0x41
 6b4:	2061      	moveq	r0, #97	@ 0x61
 6b6:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 6ba:	4676      	mov	r6, lr
 6bc:	f1a0 080a 	sub.w	r8, r0, #10
 6c0:	e003      	b.n	6ca <_vsnprintf+0x6ca>
 6c2:	2920      	cmp	r1, #32
 6c4:	f43f af20 	beq.w	508 <_vsnprintf+0x508>
 6c8:	4622      	mov	r2, r4
 6ca:	fbb2 f4fc 	udiv	r4, r2, ip
 6ce:	fb0c 2514 	mls	r5, ip, r4, r2
 6d2:	b2e8      	uxtb	r0, r5
 6d4:	2d09      	cmp	r5, #9
 6d6:	f100 0530 	add.w	r5, r0, #48	@ 0x30
 6da:	bf8a      	itet	hi
 6dc:	4440      	addhi	r0, r8
 6de:	b2e8      	uxtbls	r0, r5
 6e0:	b2c0      	uxtbhi	r0, r0
 6e2:	4562      	cmp	r2, ip
 6e4:	f806 0b01 	strb.w	r0, [r6], #1
 6e8:	f101 0101 	add.w	r1, r1, #1
 6ec:	d2e9      	bcs.n	6c2 <_vsnprintf+0x6c2>
 6ee:	e70b      	b.n	508 <_vsnprintf+0x508>
 6f0:	f023 0210 	bic.w	r2, r3, #16
 6f4:	2869      	cmp	r0, #105	@ 0x69
 6f6:	920d      	str	r2, [sp, #52]	@ 0x34
 6f8:	f040 816f 	bne.w	9da <_vsnprintf+0x9da>
 6fc:	f413 6280 	ands.w	r2, r3, #1024	@ 0x400
 700:	d004      	beq.n	70c <_vsnprintf+0x70c>
 702:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 706:	f023 0311 	bic.w	r3, r3, #17
 70a:	930d      	str	r3, [sp, #52]	@ 0x34
 70c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 70e:	f413 7600 	ands.w	r6, r3, #512	@ 0x200
 712:	d140      	bne.n	796 <_vsnprintf+0x796>
 714:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 716:	f103 0804 	add.w	r8, r3, #4
 71a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 71c:	f413 7080 	ands.w	r0, r3, #256	@ 0x100
 720:	f040 8098 	bne.w	854 <_vsnprintf+0x854>
 724:	0659      	lsls	r1, r3, #25
 726:	f140 80c6 	bpl.w	8b6 <_vsnprintf+0x8b6>
 72a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 72c:	7819      	ldrb	r1, [r3, #0]
 72e:	460c      	mov	r4, r1
 730:	0fcb      	lsrs	r3, r1, #31
 732:	2900      	cmp	r1, #0
 734:	f000 80b9 	beq.w	8aa <_vsnprintf+0x8aa>
 738:	4622      	mov	r2, r4
 73a:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 73e:	4674      	mov	r4, lr
 740:	4616      	mov	r6, r2
 742:	f8df c2a0 	ldr.w	ip, [pc, #672]	@ 9e4 <_vsnprintf+0x9e4>
 746:	e001      	b.n	74c <_vsnprintf+0x74c>
 748:	2820      	cmp	r0, #32
 74a:	d00f      	beq.n	76c <_vsnprintf+0x76c>
 74c:	4635      	mov	r5, r6
 74e:	fbac 2106 	umull	r2, r1, ip, r6
 752:	08c9      	lsrs	r1, r1, #3
 754:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 758:	eba6 0242 	sub.w	r2, r6, r2, lsl #1
 75c:	3230      	adds	r2, #48	@ 0x30
 75e:	2d09      	cmp	r5, #9
 760:	460e      	mov	r6, r1
 762:	f100 0001 	add.w	r0, r0, #1
 766:	f804 2b01 	strb.w	r2, [r4], #1
 76a:	d8ed      	bhi.n	748 <_vsnprintf+0x748>
 76c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 76e:	e9cd 0301 	strd	r0, r3, [sp, #4]
 772:	9206      	str	r2, [sp, #24]
 774:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 776:	e9cd 7204 	strd	r7, r2, [sp, #16]
 77a:	230a      	movs	r3, #10
 77c:	464a      	mov	r2, r9
 77e:	9303      	str	r3, [sp, #12]
 780:	4658      	mov	r0, fp
 782:	e9dd 3109 	ldrd	r3, r1, [sp, #36]	@ 0x24
 786:	f8cd e000 	str.w	lr, [sp]
 78a:	f7ff fffe 	bl	0 <_vsnprintf>
 78e:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 792:	4681      	mov	r9, r0
 794:	e453      	b.n	3e <_vsnprintf+0x3e>
 796:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 798:	3407      	adds	r4, #7
 79a:	f024 0407 	bic.w	r4, r4, #7
 79e:	4621      	mov	r1, r4
 7a0:	4608      	mov	r0, r1
 7a2:	6863      	ldr	r3, [r4, #4]
 7a4:	f850 1b08 	ldr.w	r1, [r0], #8
 7a8:	0fdc      	lsrs	r4, r3, #31
 7aa:	900b      	str	r0, [sp, #44]	@ 0x2c
 7ac:	ea51 0003 	orrs.w	r0, r1, r3
 7b0:	f000 80c3 	beq.w	93a <_vsnprintf+0x93a>
 7b4:	460a      	mov	r2, r1
 7b6:	1e19      	subs	r1, r3, #0
 7b8:	db48      	blt.n	84c <_vsnprintf+0x84c>
 7ba:	4613      	mov	r3, r2
 7bc:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 7c0:	46f4      	mov	ip, lr
 7c2:	2600      	movs	r6, #0
 7c4:	e9cd 940e 	strd	r9, r4, [sp, #56]	@ 0x38
 7c8:	f8df 8218 	ldr.w	r8, [pc, #536]	@ 9e4 <_vsnprintf+0x9e4>
 7cc:	e001      	b.n	7d2 <_vsnprintf+0x7d2>
 7ce:	2e20      	cmp	r6, #32
 7d0:	d02d      	beq.n	82e <_vsnprintf+0x82e>
 7d2:	185a      	adds	r2, r3, r1
 7d4:	f142 0200 	adc.w	r2, r2, #0
 7d8:	fba8 5902 	umull	r5, r9, r8, r2
 7dc:	f029 0503 	bic.w	r5, r9, #3
 7e0:	eb05 0599 	add.w	r5, r5, r9, lsr #2
 7e4:	1b52      	subs	r2, r2, r5
 7e6:	461c      	mov	r4, r3
 7e8:	1a9b      	subs	r3, r3, r2
 7ea:	f161 0500 	sbc.w	r5, r1, #0
 7ee:	4608      	mov	r0, r1
 7f0:	f04f 31cc 	mov.w	r1, #3435973836	@ 0xcccccccc
 7f4:	fb01 f103 	mul.w	r1, r1, r3
 7f8:	fb08 1105 	mla	r1, r8, r5, r1
 7fc:	fba3 5308 	umull	r5, r3, r3, r8
 800:	4419      	add	r1, r3
 802:	2305      	movs	r3, #5
 804:	f005 0901 	and.w	r9, r5, #1
 808:	fba9 3903 	umull	r3, r9, r9, r3
 80c:	189b      	adds	r3, r3, r2
 80e:	2c0a      	cmp	r4, #10
 810:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 814:	ea4f 0555 	mov.w	r5, r5, lsr #1
 818:	f170 0000 	sbcs.w	r0, r0, #0
 81c:	f80c 3b01 	strb.w	r3, [ip], #1
 820:	f106 0601 	add.w	r6, r6, #1
 824:	ea45 73c1 	orr.w	r3, r5, r1, lsl #31
 828:	ea4f 0151 	mov.w	r1, r1, lsr #1
 82c:	d2cf      	bcs.n	7ce <_vsnprintf+0x7ce>
 82e:	e9dd 940e 	ldrd	r9, r4, [sp, #56]	@ 0x38
 832:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 834:	464a      	mov	r2, r9
 836:	9306      	str	r3, [sp, #24]
 838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 83a:	e9cd 6401 	strd	r6, r4, [sp, #4]
 83e:	e9cd 7304 	strd	r7, r3, [sp, #16]
 842:	230a      	movs	r3, #10
 844:	f8cd e000 	str.w	lr, [sp]
 848:	9303      	str	r3, [sp, #12]
 84a:	e728      	b.n	69e <_vsnprintf+0x69e>
 84c:	4252      	negs	r2, r2
 84e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 852:	e7b2      	b.n	7ba <_vsnprintf+0x7ba>
 854:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 856:	6819      	ldr	r1, [r3, #0]
 858:	0fcb      	lsrs	r3, r1, #31
 85a:	2900      	cmp	r1, #0
 85c:	f000 80ab 	beq.w	9b6 <_vsnprintf+0x9b6>
 860:	ea81 72e1 	eor.w	r2, r1, r1, asr #31
 864:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
 868:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 86c:	4670      	mov	r0, lr
 86e:	f8df c174 	ldr.w	ip, [pc, #372]	@ 9e4 <_vsnprintf+0x9e4>
 872:	e001      	b.n	878 <_vsnprintf+0x878>
 874:	2e20      	cmp	r6, #32
 876:	d010      	beq.n	89a <_vsnprintf+0x89a>
 878:	4615      	mov	r5, r2
 87a:	fbac 4102 	umull	r4, r1, ip, r2
 87e:	08c9      	lsrs	r1, r1, #3
 880:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 884:	eba2 0444 	sub.w	r4, r2, r4, lsl #1
 888:	f104 0230 	add.w	r2, r4, #48	@ 0x30
 88c:	2d09      	cmp	r5, #9
 88e:	f800 2b01 	strb.w	r2, [r0], #1
 892:	f106 0601 	add.w	r6, r6, #1
 896:	460a      	mov	r2, r1
 898:	d8ec      	bhi.n	874 <_vsnprintf+0x874>
 89a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 89c:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8a0:	9206      	str	r2, [sp, #24]
 8a2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8a4:	e9cd 7204 	strd	r7, r2, [sp, #16]
 8a8:	e767      	b.n	77a <_vsnprintf+0x77a>
 8aa:	2a00      	cmp	r2, #0
 8ac:	f43f af45 	beq.w	73a <_vsnprintf+0x73a>
 8b0:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 8b4:	e75a      	b.n	76c <_vsnprintf+0x76c>
 8b6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8bc:	f000 8081 	beq.w	9c2 <_vsnprintf+0x9c2>
 8c0:	f9b3 1000 	ldrsh.w	r1, [r3]
 8c4:	ea81 74e1 	eor.w	r4, r1, r1, asr #31
 8c8:	eba4 74e1 	sub.w	r4, r4, r1, asr #31
 8cc:	b2a4      	uxth	r4, r4
 8ce:	e72f      	b.n	730 <_vsnprintf+0x730>
 8d0:	f013 0f20 	tst.w	r3, #32
 8d4:	bf14      	ite	ne
 8d6:	2241      	movne	r2, #65	@ 0x41
 8d8:	2261      	moveq	r2, #97	@ 0x61
 8da:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 8de:	3a0a      	subs	r2, #10
 8e0:	e9cd 970d 	strd	r9, r7, [sp, #52]	@ 0x34
 8e4:	f8cd b044 	str.w	fp, [sp, #68]	@ 0x44
 8e8:	2600      	movs	r6, #0
 8ea:	4677      	mov	r7, lr
 8ec:	46f3      	mov	fp, lr
 8ee:	4691      	mov	r9, r2
 8f0:	e9cd 3c0f 	strd	r3, ip, [sp, #60]	@ 0x3c
 8f4:	e003      	b.n	8fe <_vsnprintf+0x8fe>
 8f6:	2e20      	cmp	r6, #32
 8f8:	d017      	beq.n	92a <_vsnprintf+0x92a>
 8fa:	4604      	mov	r4, r0
 8fc:	460d      	mov	r5, r1
 8fe:	4629      	mov	r1, r5
 900:	4642      	mov	r2, r8
 902:	2300      	movs	r3, #0
 904:	4620      	mov	r0, r4
 906:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
 90a:	b2d2      	uxtb	r2, r2
 90c:	2a09      	cmp	r2, #9
 90e:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 912:	bf88      	it	hi
 914:	eb02 0309 	addhi.w	r3, r2, r9
 918:	4544      	cmp	r4, r8
 91a:	b2db      	uxtb	r3, r3
 91c:	f175 0500 	sbcs.w	r5, r5, #0
 920:	f807 3b01 	strb.w	r3, [r7], #1
 924:	f106 0601 	add.w	r6, r6, #1
 928:	d2e5      	bcs.n	8f6 <_vsnprintf+0x8f6>
 92a:	46de      	mov	lr, fp
 92c:	e9dd 970d 	ldrd	r9, r7, [sp, #52]	@ 0x34
 930:	e9dd 3c0f 	ldrd	r3, ip, [sp, #60]	@ 0x3c
 934:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 938:	e6a6      	b.n	688 <_vsnprintf+0x688>
 93a:	2a00      	cmp	r2, #0
 93c:	d147      	bne.n	9ce <_vsnprintf+0x9ce>
 93e:	4613      	mov	r3, r2
 940:	4611      	mov	r1, r2
 942:	e73b      	b.n	7bc <_vsnprintf+0x7bc>
 944:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 946:	6809      	ldr	r1, [r1, #0]
 948:	b9a1      	cbnz	r1, 974 <_vsnprintf+0x974>
 94a:	f023 0310 	bic.w	r3, r3, #16
 94e:	b188      	cbz	r0, 974 <_vsnprintf+0x974>
 950:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 954:	9306      	str	r3, [sp, #24]
 956:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 958:	f8cd c00c 	str.w	ip, [sp, #12]
 95c:	e9cd 7304 	strd	r7, r3, [sp, #16]
 960:	9201      	str	r2, [sp, #4]
 962:	e5d8      	b.n	516 <_vsnprintf+0x516>
 964:	f413 6280 	ands.w	r2, r3, #1024	@ 0x400
 968:	f47f aecb 	bne.w	702 <_vsnprintf+0x702>
 96c:	f023 0310 	bic.w	r3, r3, #16
 970:	930d      	str	r3, [sp, #52]	@ 0x34
 972:	e6cb      	b.n	70c <_vsnprintf+0x70c>
 974:	f013 0f20 	tst.w	r3, #32
 978:	bf14      	ite	ne
 97a:	2041      	movne	r0, #65	@ 0x41
 97c:	2061      	moveq	r0, #97	@ 0x61
 97e:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 982:	4676      	mov	r6, lr
 984:	f1a0 080a 	sub.w	r8, r0, #10
 988:	e002      	b.n	990 <_vsnprintf+0x990>
 98a:	2a20      	cmp	r2, #32
 98c:	d0e2      	beq.n	954 <_vsnprintf+0x954>
 98e:	4621      	mov	r1, r4
 990:	fbb1 f4fc 	udiv	r4, r1, ip
 994:	fb0c 1514 	mls	r5, ip, r4, r1
 998:	b2e8      	uxtb	r0, r5
 99a:	2d09      	cmp	r5, #9
 99c:	f100 0530 	add.w	r5, r0, #48	@ 0x30
 9a0:	bf8a      	itet	hi
 9a2:	4440      	addhi	r0, r8
 9a4:	b2e8      	uxtbls	r0, r5
 9a6:	b2c0      	uxtbhi	r0, r0
 9a8:	4561      	cmp	r1, ip
 9aa:	f806 0b01 	strb.w	r0, [r6], #1
 9ae:	f102 0201 	add.w	r2, r2, #1
 9b2:	d2ea      	bcs.n	98a <_vsnprintf+0x98a>
 9b4:	e7ce      	b.n	954 <_vsnprintf+0x954>
 9b6:	2a00      	cmp	r2, #0
 9b8:	f43f af56 	beq.w	868 <_vsnprintf+0x868>
 9bc:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 9c0:	e76b      	b.n	89a <_vsnprintf+0x89a>
 9c2:	6819      	ldr	r1, [r3, #0]
 9c4:	ea81 74e1 	eor.w	r4, r1, r1, asr #31
 9c8:	eba4 74e1 	sub.w	r4, r4, r1, asr #31
 9cc:	e6b0      	b.n	730 <_vsnprintf+0x730>
 9ce:	2600      	movs	r6, #0
 9d0:	f10d 0e48 	add.w	lr, sp, #72	@ 0x48
 9d4:	e72d      	b.n	832 <_vsnprintf+0x832>
 9d6:	3601      	adds	r6, #1
 9d8:	e62b      	b.n	632 <_vsnprintf+0x632>
 9da:	f04f 080a 	mov.w	r8, #10
 9de:	4613      	mov	r3, r2
 9e0:	46c4      	mov	ip, r8
 9e2:	e571      	b.n	4c8 <_vsnprintf+0x4c8>
 9e4:	cccccccd 	.word	0xcccccccd

Disassembly of section .text.__wrap_sprintf:

00000000 <__wrap_sprintf>:
   0:	b40e      	push	{r1, r2, r3}
   2:	b510      	push	{r4, lr}
   4:	b085      	sub	sp, #20
   6:	ac07      	add	r4, sp, #28
   8:	f854 3b04 	ldr.w	r3, [r4], #4
   c:	4601      	mov	r1, r0
   e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  12:	9400      	str	r4, [sp, #0]
  14:	4804      	ldr	r0, [pc, #16]	@ (28 <__wrap_sprintf+0x28>)
  16:	9403      	str	r4, [sp, #12]
  18:	f7ff fffe 	bl	0 <__wrap_sprintf>
  1c:	b005      	add	sp, #20
  1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  22:	b003      	add	sp, #12
  24:	4770      	bx	lr
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_snprintf:

00000000 <__wrap_snprintf>:
   0:	4684      	mov	ip, r0
   2:	b40c      	push	{r2, r3}
   4:	b510      	push	{r4, lr}
   6:	b084      	sub	sp, #16
   8:	ac06      	add	r4, sp, #24
   a:	f854 3b04 	ldr.w	r3, [r4], #4
   e:	460a      	mov	r2, r1
  10:	9400      	str	r4, [sp, #0]
  12:	4661      	mov	r1, ip
  14:	4804      	ldr	r0, [pc, #16]	@ (28 <__wrap_snprintf+0x28>)
  16:	9403      	str	r4, [sp, #12]
  18:	f7ff fffe 	bl	0 <__wrap_snprintf>
  1c:	b004      	add	sp, #16
  1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  22:	b002      	add	sp, #8
  24:	4770      	bx	lr
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_vsnprintf:

00000000 <__wrap_vsnprintf>:
   0:	b530      	push	{r4, r5, lr}
   2:	4694      	mov	ip, r2
   4:	468e      	mov	lr, r1
   6:	4605      	mov	r5, r0
   8:	461c      	mov	r4, r3
   a:	b083      	sub	sp, #12
   c:	4629      	mov	r1, r5
   e:	4672      	mov	r2, lr
  10:	4663      	mov	r3, ip
  12:	9400      	str	r4, [sp, #0]
  14:	4802      	ldr	r0, [pc, #8]	@ (20 <__wrap_vsnprintf+0x20>)
  16:	f7ff fffe 	bl	0 <__wrap_vsnprintf>
  1a:	b003      	add	sp, #12
  1c:	bd30      	pop	{r4, r5, pc}
  1e:	bf00      	nop
  20:	00000000 	.word	0x00000000

Disassembly of section .text.vfctprintf:

00000000 <vfctprintf>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4694      	mov	ip, r2
   4:	461e      	mov	r6, r3
   6:	4605      	mov	r5, r0
   8:	460c      	mov	r4, r1
   a:	b084      	sub	sp, #16
   c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  10:	4663      	mov	r3, ip
  12:	a902      	add	r1, sp, #8
  14:	9600      	str	r6, [sp, #0]
  16:	4803      	ldr	r0, [pc, #12]	@ (24 <vfctprintf+0x24>)
  18:	e9cd 5402 	strd	r5, r4, [sp, #8]
  1c:	f7ff fffe 	bl	0 <vfctprintf>
  20:	b004      	add	sp, #16
  22:	bd70      	pop	{r4, r5, r6, pc}
  24:	00000000 	.word	0x00000000

Disassembly of section .text.weak_raw_printf:

00000000 <weak_raw_printf>:
   0:	b40f      	push	{r0, r1, r2, r3}
   2:	b510      	push	{r4, lr}
   4:	4b0e      	ldr	r3, [pc, #56]	@ (40 <weak_raw_printf+0x40>)
   6:	b084      	sub	sp, #16
   8:	a906      	add	r1, sp, #24
   a:	681c      	ldr	r4, [r3, #0]
   c:	f851 3b04 	ldr.w	r3, [r1], #4
  10:	9103      	str	r1, [sp, #12]
  12:	b15c      	cbz	r4, 2c <weak_raw_printf+0x2c>
  14:	9100      	str	r1, [sp, #0]
  16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  1a:	a902      	add	r1, sp, #8
  1c:	4809      	ldr	r0, [pc, #36]	@ (44 <weak_raw_printf+0x44>)
  1e:	47a0      	blx	r4
  20:	2001      	movs	r0, #1
  22:	b004      	add	sp, #16
  24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  28:	b004      	add	sp, #16
  2a:	4770      	bx	lr
  2c:	4618      	mov	r0, r3
  2e:	f7ff fffe 	bl	0 <puts>
  32:	4620      	mov	r0, r4
  34:	b004      	add	sp, #16
  36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  3a:	b004      	add	sp, #16
  3c:	4770      	bx	lr
  3e:	bf00      	nop
	...

Disassembly of section .text.weak_raw_vprintf:

00000000 <weak_raw_vprintf>:
   0:	b510      	push	{r4, lr}
   2:	4b09      	ldr	r3, [pc, #36]	@ (28 <weak_raw_vprintf+0x28>)
   4:	b084      	sub	sp, #16
   6:	681c      	ldr	r4, [r3, #0]
   8:	b14c      	cbz	r4, 1e <weak_raw_vprintf+0x1e>
   a:	4603      	mov	r3, r0
   c:	9100      	str	r1, [sp, #0]
   e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  12:	a903      	add	r1, sp, #12
  14:	4805      	ldr	r0, [pc, #20]	@ (2c <weak_raw_vprintf+0x2c>)
  16:	47a0      	blx	r4
  18:	2001      	movs	r0, #1
  1a:	b004      	add	sp, #16
  1c:	bd10      	pop	{r4, pc}
  1e:	f7ff fffe 	bl	0 <puts>
  22:	4620      	mov	r0, r4
  24:	b004      	add	sp, #16
  26:	bd10      	pop	{r4, pc}
	...

crt0.S.o:     file format elf32-littlearm


Disassembly of section .vectors:

00000000 <__VECTOR_TABLE>:
	...

00000110 <isr_invalid>:
 110:	be00      	bkpt	0x0000

00000112 <isr_nmi>:
 112:	be00      	bkpt	0x0000

00000114 <isr_hardfault>:
 114:	be00      	bkpt	0x0000

00000116 <isr_svcall>:
 116:	be00      	bkpt	0x0000

00000118 <isr_pendsv>:
 118:	be00      	bkpt	0x0000

0000011a <isr_systick>:
 11a:	be00      	bkpt	0x0000

0000011c <__unhandled_user_irq>:
 11c:	f3ef 8005 	mrs	r0, IPSR
 120:	3810      	subs	r0, #16

00000122 <unhandled_user_irq_num_in_r0>:
 122:	be00      	bkpt	0x0000

Disassembly of section .reset:

00000000 <_entry_point>:
   0:	f04f 0000 	mov.w	r0, #0

00000004 <_enter_vtable_in_r0>:
   4:	4920      	ldr	r1, [pc, #128]	@ (88 <runtime_init+0x4>)
   6:	6008      	str	r0, [r1, #0]
   8:	c806      	ldmia	r0!, {r1, r2}
   a:	f381 8808 	msr	MSP, r1
   e:	4710      	bx	r2

00000010 <_reset_handler>:
  10:	f04f 4050 	mov.w	r0, #3489660928	@ 0xd0000000
  14:	6800      	ldr	r0, [r0, #0]
  16:	b110      	cbz	r0, 1e <hold_non_core0_in_bootrom+0x6>

00000018 <hold_non_core0_in_bootrom>:
  18:	f04f 0000 	mov.w	r0, #0
  1c:	e7f2      	b.n	4 <_enter_vtable_in_r0>
  1e:	a40f      	add	r4, pc, #60	@ (adr r4, 5c <data_cpy_table>)
  20:	cc0e      	ldmia	r4!, {r1, r2, r3}
  22:	2900      	cmp	r1, #0
  24:	d002      	beq.n	2c <hold_non_core0_in_bootrom+0x14>
  26:	f000 f815 	bl	54 <data_cpy>
  2a:	e7f9      	b.n	20 <hold_non_core0_in_bootrom+0x8>
  2c:	4917      	ldr	r1, [pc, #92]	@ (8c <runtime_init+0x8>)
  2e:	4a18      	ldr	r2, [pc, #96]	@ (90 <runtime_init+0xc>)
  30:	2000      	movs	r0, #0
  32:	e000      	b.n	36 <bss_fill_test>

00000034 <bss_fill_loop>:
  34:	c101      	stmia	r1!, {r0}

00000036 <bss_fill_test>:
  36:	4291      	cmp	r1, r2
  38:	d1fc      	bne.n	34 <bss_fill_loop>

0000003a <platform_entry>:
  3a:	2000      	movs	r0, #0
  3c:	f380 880a 	msr	MSPLIM, r0
  40:	4914      	ldr	r1, [pc, #80]	@ (94 <runtime_init+0x10>)
  42:	4788      	blx	r1
  44:	4914      	ldr	r1, [pc, #80]	@ (98 <runtime_init+0x14>)
  46:	4788      	blx	r1
  48:	4914      	ldr	r1, [pc, #80]	@ (9c <runtime_init+0x18>)
  4a:	4788      	blx	r1
  4c:	be00      	bkpt	0x0000
  4e:	e7fd      	b.n	4c <platform_entry+0x12>

00000050 <data_cpy_loop>:
  50:	c901      	ldmia	r1!, {r0}
  52:	c201      	stmia	r2!, {r0}

00000054 <data_cpy>:
  54:	429a      	cmp	r2, r3
  56:	d3fb      	bcc.n	50 <data_cpy_loop>
  58:	4770      	bx	lr
  5a:	bf00      	nop

0000005c <data_cpy_table>:
	...

00000084 <runtime_init>:
  84:	4770      	bx	lr
  86:	0000      	.short	0x0000
  88:	e000ed08 	.word	0xe000ed08
	...

newlib_interface.c.o:     file format elf32-littlearm


Disassembly of section .text._exit:

00000000 <_exit>:
   0:	be00      	bkpt	0x0000
   2:	e7fd      	b.n	0 <_exit>

Disassembly of section .text._sbrk:

00000000 <_sbrk>:
   0:	4a07      	ldr	r2, [pc, #28]	@ (20 <_sbrk+0x20>)
   2:	4603      	mov	r3, r0
   4:	6810      	ldr	r0, [r2, #0]
   6:	b138      	cbz	r0, 18 <_sbrk+0x18>
   8:	4906      	ldr	r1, [pc, #24]	@ (24 <_sbrk+0x24>)
   a:	4403      	add	r3, r0
   c:	428b      	cmp	r3, r1
   e:	bf8c      	ite	hi
  10:	f04f 30ff 	movhi.w	r0, #4294967295	@ 0xffffffff
  14:	6013      	strls	r3, [r2, #0]
  16:	4770      	bx	lr
  18:	4903      	ldr	r1, [pc, #12]	@ (28 <_sbrk+0x28>)
  1a:	4608      	mov	r0, r1
  1c:	6011      	str	r1, [r2, #0]
  1e:	e7f3      	b.n	8 <_sbrk+0x8>
	...

Disassembly of section .text._gettimeofday:

00000000 <_gettimeofday>:
   0:	b190      	cbz	r0, 28 <_gettimeofday+0x28>
   2:	b510      	push	{r4, lr}
   4:	4604      	mov	r4, r0
   6:	f7ff fffe 	bl	0 <time_us_64>
   a:	4a08      	ldr	r2, [pc, #32]	@ (2c <_gettimeofday+0x2c>)
   c:	e9d2 3200 	ldrd	r3, r2, [r2]
  10:	1ac0      	subs	r0, r0, r3
  12:	eb61 0102 	sbc.w	r1, r1, r2
  16:	2300      	movs	r3, #0
  18:	4a05      	ldr	r2, [pc, #20]	@ (30 <_gettimeofday+0x30>)
  1a:	f7ff fffe 	bl	0 <__aeabi_ldivmod>
  1e:	e9c4 0100 	strd	r0, r1, [r4]
  22:	60a2      	str	r2, [r4, #8]
  24:	2000      	movs	r0, #0
  26:	bd10      	pop	{r4, pc}
  28:	2000      	movs	r0, #0
  2a:	4770      	bx	lr
  2c:	00000000 	.word	0x00000000
  30:	000f4240 	.word	0x000f4240

Disassembly of section .text.settimeofday:

00000000 <settimeofday>:
   0:	b340      	cbz	r0, 54 <settimeofday+0x54>
   2:	b570      	push	{r4, r5, r6, lr}
   4:	e9d0 5400 	ldrd	r5, r4, [r0]
   8:	016b      	lsls	r3, r5, #5
   a:	0162      	lsls	r2, r4, #5
   c:	1b5b      	subs	r3, r3, r5
   e:	ea42 62d5 	orr.w	r2, r2, r5, lsr #27
  12:	eb62 0204 	sbc.w	r2, r2, r4
  16:	0252      	lsls	r2, r2, #9
  18:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
  1c:	025b      	lsls	r3, r3, #9
  1e:	195b      	adds	r3, r3, r5
  20:	eb44 0102 	adc.w	r1, r4, r2
  24:	6886      	ldr	r6, [r0, #8]
  26:	019a      	lsls	r2, r3, #6
  28:	0188      	lsls	r0, r1, #6
  2a:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
  2e:	1ad3      	subs	r3, r2, r3
  30:	eb60 0001 	sbc.w	r0, r0, r1
  34:	195b      	adds	r3, r3, r5
  36:	eb44 0500 	adc.w	r5, r4, r0
  3a:	199c      	adds	r4, r3, r6
  3c:	eb45 75e6 	adc.w	r5, r5, r6, asr #31
  40:	f7ff fffe 	bl	0 <time_us_64>
  44:	4b04      	ldr	r3, [pc, #16]	@ (58 <settimeofday+0x58>)
  46:	1b00      	subs	r0, r0, r4
  48:	eb61 0105 	sbc.w	r1, r1, r5
  4c:	e9c3 0100 	strd	r0, r1, [r3]
  50:	2000      	movs	r0, #0
  52:	bd70      	pop	{r4, r5, r6, pc}
  54:	2000      	movs	r0, #0
  56:	4770      	bx	lr
  58:	00000000 	.word	0x00000000

Disassembly of section .text._times:

00000000 <_times>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <time_us_64>
   8:	f242 7210 	movw	r2, #10000	@ 0x2710
   c:	2300      	movs	r3, #0
   e:	f7ff fffe 	bl	0 <__aeabi_uldivmod>
  12:	2300      	movs	r3, #0
  14:	e9c4 0300 	strd	r0, r3, [r4]
  18:	e9c4 3302 	strd	r3, r3, [r4, #8]
  1c:	4618      	mov	r0, r3
  1e:	bd10      	pop	{r4, pc}

Disassembly of section .text._getpid:

00000000 <_getpid>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text._kill:

00000000 <_kill>:
   0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   4:	4770      	bx	lr
   6:	bf00      	nop

Disassembly of section .text._read:

00000000 <_read>:
   0:	4603      	mov	r3, r0
   2:	4608      	mov	r0, r1
   4:	4611      	mov	r1, r2
   6:	b923      	cbnz	r3, 12 <_read+0x12>
   8:	4b03      	ldr	r3, [pc, #12]	@ (18 <_read+0x18>)
   a:	e9d3 2300 	ldrd	r2, r3, [r3]
   e:	f7ff bffe 	b.w	0 <stdio_get_until>
  12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  16:	4770      	bx	lr
  18:	00000000 	.word	0x00000000

Disassembly of section .text._write:

00000000 <_write>:
   0:	1e43      	subs	r3, r0, #1
   2:	2b01      	cmp	r3, #1
   4:	d809      	bhi.n	1a <_write+0x1a>
   6:	b510      	push	{r4, lr}
   8:	4614      	mov	r4, r2
   a:	4608      	mov	r0, r1
   c:	2301      	movs	r3, #1
   e:	2200      	movs	r2, #0
  10:	4621      	mov	r1, r4
  12:	f7ff fffe 	bl	0 <stdio_put_string>
  16:	4620      	mov	r0, r4
  18:	bd10      	pop	{r4, pc}
  1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  1e:	4770      	bx	lr

Disassembly of section .text._open:

00000000 <_open>:
   0:	b40e      	push	{r1, r2, r3}
   2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   6:	b003      	add	sp, #12
   8:	4770      	bx	lr
   a:	bf00      	nop

Disassembly of section .text._close:

00000000 <_close>:
   0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   4:	4770      	bx	lr
   6:	bf00      	nop

Disassembly of section .text._lseek:

00000000 <_lseek>:
   0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   4:	4770      	bx	lr
   6:	bf00      	nop

Disassembly of section .text._fstat:

00000000 <_fstat>:
   0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   4:	4770      	bx	lr
   6:	bf00      	nop

Disassembly of section .text._isatty:

00000000 <_isatty>:
   0:	2802      	cmp	r0, #2
   2:	bf8c      	ite	hi
   4:	2000      	movhi	r0, #0
   6:	2001      	movls	r0, #1
   8:	4770      	bx	lr
   a:	bf00      	nop

Disassembly of section .text.exit:

00000000 <exit>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <exit>
   6:	bf00      	nop

Disassembly of section .text.__assert_func:

00000000 <__assert_func>:
   0:	469c      	mov	ip, r3
   2:	4614      	mov	r4, r2
   4:	b500      	push	{lr}
   6:	460b      	mov	r3, r1
   8:	4602      	mov	r2, r0
   a:	4661      	mov	r1, ip
   c:	b083      	sub	sp, #12
   e:	b144      	cbz	r4, 22 <__assert_func+0x22>
  10:	4d05      	ldr	r5, [pc, #20]	@ (28 <__assert_func+0x28>)
  12:	4806      	ldr	r0, [pc, #24]	@ (2c <__assert_func+0x2c>)
  14:	9401      	str	r4, [sp, #4]
  16:	9500      	str	r5, [sp, #0]
  18:	f7ff fffe 	bl	0 <weak_raw_printf>
  1c:	2001      	movs	r0, #1
  1e:	f7ff fffe 	bl	0 <__assert_func>
  22:	4d03      	ldr	r5, [pc, #12]	@ (30 <__assert_func+0x30>)
  24:	462c      	mov	r4, r5
  26:	e7f4      	b.n	12 <__assert_func+0x12>
  28:	00000000 	.word	0x00000000
  2c:	00000014 	.word	0x00000014
  30:	00000010 	.word	0x00000010

Disassembly of section .text.runtime_init:

00000000 <runtime_init>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4c06      	ldr	r4, [pc, #24]	@ (1c <runtime_init+0x1c>)
   4:	4d06      	ldr	r5, [pc, #24]	@ (20 <runtime_init+0x20>)
   6:	f7ff fffe 	bl	0 <runtime_run_initializers>
   a:	42ac      	cmp	r4, r5
   c:	d204      	bcs.n	18 <runtime_init+0x18>
   e:	f854 3b04 	ldr.w	r3, [r4], #4
  12:	4798      	blx	r3
  14:	42ac      	cmp	r4, r5
  16:	d3fa      	bcc.n	e <runtime_init+0xe>
  18:	bd38      	pop	{r3, r4, r5, pc}
  1a:	bf00      	nop
	...

stdio.c.o:     file format elf32-littlearm


Disassembly of section .text.stdio_out_chars_no_crlf:

00000000 <stdio_out_chars_no_crlf>:
   0:	6803      	ldr	r3, [r0, #0]
   2:	4608      	mov	r0, r1
   4:	4611      	mov	r1, r2
   6:	4718      	bx	r3

Disassembly of section .text.stdio_out_chars_crlf:

00000000 <stdio_out_chars_crlf>:
   0:	7d43      	ldrb	r3, [r0, #21]
   2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   6:	4681      	mov	r9, r0
   8:	460f      	mov	r7, r1
   a:	4616      	mov	r6, r2
   c:	2b00      	cmp	r3, #0
   e:	d043      	beq.n	98 <stdio_out_chars_crlf+0x98>
  10:	2a00      	cmp	r2, #0
  12:	dd3b      	ble.n	8c <stdio_out_chars_crlf+0x8c>
  14:	7d03      	ldrb	r3, [r0, #20]
  16:	2000      	movs	r0, #0
  18:	1e4d      	subs	r5, r1, #1
  1a:	4601      	mov	r1, r0
  1c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
  20:	f8df 8084 	ldr.w	r8, [pc, #132]	@ a8 <stdio_out_chars_crlf+0xa8>
  24:	2a0a      	cmp	r2, #10
  26:	f101 0401 	add.w	r4, r1, #1
  2a:	d00e      	beq.n	4a <stdio_out_chars_crlf+0x4a>
  2c:	42a6      	cmp	r6, r4
  2e:	d01c      	beq.n	6a <stdio_out_chars_crlf+0x6a>
  30:	782b      	ldrb	r3, [r5, #0]
  32:	4621      	mov	r1, r4
  34:	f1a3 030d 	sub.w	r3, r3, #13
  38:	fab3 f383 	clz	r3, r3
  3c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
  40:	095b      	lsrs	r3, r3, #5
  42:	2a0a      	cmp	r2, #10
  44:	f101 0401 	add.w	r4, r1, #1
  48:	d1f0      	bne.n	2c <stdio_out_chars_crlf+0x2c>
  4a:	2b00      	cmp	r3, #0
  4c:	d1ee      	bne.n	2c <stdio_out_chars_crlf+0x2c>
  4e:	4281      	cmp	r1, r0
  50:	eba1 0100 	sub.w	r1, r1, r0
  54:	4438      	add	r0, r7
  56:	dc1b      	bgt.n	90 <stdio_out_chars_crlf+0x90>
  58:	2102      	movs	r1, #2
  5a:	4640      	mov	r0, r8
  5c:	f8d9 3000 	ldr.w	r3, [r9]
  60:	4798      	blx	r3
  62:	42a6      	cmp	r6, r4
  64:	d008      	beq.n	78 <stdio_out_chars_crlf+0x78>
  66:	4620      	mov	r0, r4
  68:	e7e2      	b.n	30 <stdio_out_chars_crlf+0x30>
  6a:	4286      	cmp	r6, r0
  6c:	dd04      	ble.n	78 <stdio_out_chars_crlf+0x78>
  6e:	1a31      	subs	r1, r6, r0
  70:	f8d9 3000 	ldr.w	r3, [r9]
  74:	4438      	add	r0, r7
  76:	4798      	blx	r3
  78:	4437      	add	r7, r6
  7a:	f817 3c01 	ldrb.w	r3, [r7, #-1]
  7e:	f1a3 030d 	sub.w	r3, r3, #13
  82:	fab3 f383 	clz	r3, r3
  86:	095b      	lsrs	r3, r3, #5
  88:	f889 3014 	strb.w	r3, [r9, #20]
  8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  90:	f8d9 3000 	ldr.w	r3, [r9]
  94:	4798      	blx	r3
  96:	e7df      	b.n	58 <stdio_out_chars_crlf+0x58>
  98:	4638      	mov	r0, r7
  9a:	f8d9 3000 	ldr.w	r3, [r9]
  9e:	4611      	mov	r1, r2
  a0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  a4:	4718      	bx	r3
  a6:	bf00      	nop
  a8:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_buffered_printer:

00000000 <stdio_buffered_printer>:
   0:	680b      	ldr	r3, [r1, #0]
   2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   6:	2b80      	cmp	r3, #128	@ 0x80
   8:	460d      	mov	r5, r1
   a:	4606      	mov	r6, r0
   c:	d005      	beq.n	1a <stdio_buffered_printer+0x1a>
   e:	1c5a      	adds	r2, r3, #1
  10:	442b      	add	r3, r5
  12:	602a      	str	r2, [r5, #0]
  14:	711e      	strb	r6, [r3, #4]
  16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  1a:	4b0f      	ldr	r3, [pc, #60]	@ (58 <stdio_buffered_printer+0x58>)
  1c:	681c      	ldr	r4, [r3, #0]
  1e:	b1a4      	cbz	r4, 4a <stdio_buffered_printer+0x4a>
  20:	4f0e      	ldr	r7, [pc, #56]	@ (5c <stdio_buffered_printer+0x5c>)
  22:	f101 0804 	add.w	r8, r1, #4
  26:	e001      	b.n	2c <stdio_buffered_printer+0x2c>
  28:	6924      	ldr	r4, [r4, #16]
  2a:	b174      	cbz	r4, 4a <stdio_buffered_printer+0x4a>
  2c:	6823      	ldr	r3, [r4, #0]
  2e:	2b00      	cmp	r3, #0
  30:	d0fa      	beq.n	28 <stdio_buffered_printer+0x28>
  32:	683b      	ldr	r3, [r7, #0]
  34:	b10b      	cbz	r3, 3a <stdio_buffered_printer+0x3a>
  36:	42a3      	cmp	r3, r4
  38:	d1f6      	bne.n	28 <stdio_buffered_printer+0x28>
  3a:	4620      	mov	r0, r4
  3c:	4641      	mov	r1, r8
  3e:	682a      	ldr	r2, [r5, #0]
  40:	f7ff fffe 	bl	0 <stdio_buffered_printer>
  44:	6924      	ldr	r4, [r4, #16]
  46:	2c00      	cmp	r4, #0
  48:	d1f0      	bne.n	2c <stdio_buffered_printer+0x2c>
  4a:	2300      	movs	r3, #0
  4c:	2201      	movs	r2, #1
  4e:	442b      	add	r3, r5
  50:	602a      	str	r2, [r5, #0]
  52:	711e      	strb	r6, [r3, #4]
  54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

Disassembly of section .text.stdout_serialize_begin:

00000000 <stdout_serialize_begin>:
   0:	b510      	push	{r4, lr}
   2:	f7ff fffe 	bl	0 <time_us_64>
   6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
   a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
   e:	4a08      	ldr	r2, [pc, #32]	@ (30 <stdout_serialize_begin+0x30>)
  10:	1882      	adds	r2, r0, r2
  12:	f141 0300 	adc.w	r3, r1, #0
  16:	4596      	cmp	lr, r2
  18:	eb7c 0103 	sbcs.w	r1, ip, r3
  1c:	bf38      	it	cc
  1e:	4672      	movcc	r2, lr
  20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  24:	bf38      	it	cc
  26:	4663      	movcc	r3, ip
  28:	4802      	ldr	r0, [pc, #8]	@ (34 <stdout_serialize_begin+0x34>)
  2a:	f7ff bffe 	b.w	0 <mutex_try_enter_block_until>
  2e:	bf00      	nop
  30:	000f4240 	.word	0x000f4240
  34:	00000000 	.word	0x00000000

Disassembly of section .text.stdout_serialize_end:

00000000 <stdout_serialize_end>:
   0:	4801      	ldr	r0, [pc, #4]	@ (8 <stdout_serialize_end+0x8>)
   2:	f7ff bffe 	b.w	0 <mutex_exit>
   6:	bf00      	nop
   8:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_put_string:

00000000 <stdio_put_string>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	b082      	sub	sp, #8
   6:	460d      	mov	r5, r1
   8:	4692      	mov	sl, r2
   a:	4699      	mov	r9, r3
   c:	4607      	mov	r7, r0
   e:	f7ff fffe 	bl	0 <time_us_64>
  12:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
  16:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
  1a:	4a2f      	ldr	r2, [pc, #188]	@ (d8 <stdio_put_string+0xd8>)
  1c:	1882      	adds	r2, r0, r2
  1e:	f141 0300 	adc.w	r3, r1, #0
  22:	4296      	cmp	r6, r2
  24:	eb74 0103 	sbcs.w	r1, r4, r3
  28:	bf3c      	itt	cc
  2a:	4632      	movcc	r2, r6
  2c:	4623      	movcc	r3, r4
  2e:	482b      	ldr	r0, [pc, #172]	@ (dc <stdio_put_string+0xdc>)
  30:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  34:	1c6b      	adds	r3, r5, #1
  36:	4680      	mov	r8, r0
  38:	d103      	bne.n	42 <stdio_put_string+0x42>
  3a:	4638      	mov	r0, r7
  3c:	f7ff fffe 	bl	0 <strlen>
  40:	4605      	mov	r5, r0
  42:	4b27      	ldr	r3, [pc, #156]	@ (e0 <stdio_put_string+0xe0>)
  44:	4e27      	ldr	r6, [pc, #156]	@ (e4 <stdio_put_string+0xe4>)
  46:	681c      	ldr	r4, [r3, #0]
  48:	4b27      	ldr	r3, [pc, #156]	@ (e8 <stdio_put_string+0xe8>)
  4a:	f1b9 0f00 	cmp.w	r9, #0
  4e:	bf18      	it	ne
  50:	461e      	movne	r6, r3
  52:	b1b4      	cbz	r4, 82 <stdio_put_string+0x82>
  54:	f1ba 0f00 	cmp.w	sl, #0
  58:	d11a      	bne.n	90 <stdio_put_string+0x90>
  5a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ ec <stdio_put_string+0xec>
  5e:	e001      	b.n	64 <stdio_put_string+0x64>
  60:	6924      	ldr	r4, [r4, #16]
  62:	b174      	cbz	r4, 82 <stdio_put_string+0x82>
  64:	6823      	ldr	r3, [r4, #0]
  66:	2b00      	cmp	r3, #0
  68:	d0fa      	beq.n	60 <stdio_put_string+0x60>
  6a:	f8d9 3000 	ldr.w	r3, [r9]
  6e:	b10b      	cbz	r3, 74 <stdio_put_string+0x74>
  70:	429c      	cmp	r4, r3
  72:	d1f5      	bne.n	60 <stdio_put_string+0x60>
  74:	4620      	mov	r0, r4
  76:	462a      	mov	r2, r5
  78:	4639      	mov	r1, r7
  7a:	47b0      	blx	r6
  7c:	6924      	ldr	r4, [r4, #16]
  7e:	2c00      	cmp	r4, #0
  80:	d1f0      	bne.n	64 <stdio_put_string+0x64>
  82:	f1b8 0f00 	cmp.w	r8, #0
  86:	d11f      	bne.n	c8 <stdio_put_string+0xc8>
  88:	4628      	mov	r0, r5
  8a:	b002      	add	sp, #8
  8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  90:	f04f 0a0a 	mov.w	sl, #10
  94:	f8df 9054 	ldr.w	r9, [pc, #84]	@ ec <stdio_put_string+0xec>
  98:	e002      	b.n	a0 <stdio_put_string+0xa0>
  9a:	6924      	ldr	r4, [r4, #16]
  9c:	2c00      	cmp	r4, #0
  9e:	d0f0      	beq.n	82 <stdio_put_string+0x82>
  a0:	6823      	ldr	r3, [r4, #0]
  a2:	2b00      	cmp	r3, #0
  a4:	d0f9      	beq.n	9a <stdio_put_string+0x9a>
  a6:	f8d9 3000 	ldr.w	r3, [r9]
  aa:	b10b      	cbz	r3, b0 <stdio_put_string+0xb0>
  ac:	42a3      	cmp	r3, r4
  ae:	d1f4      	bne.n	9a <stdio_put_string+0x9a>
  b0:	462a      	mov	r2, r5
  b2:	4639      	mov	r1, r7
  b4:	4620      	mov	r0, r4
  b6:	47b0      	blx	r6
  b8:	2201      	movs	r2, #1
  ba:	4620      	mov	r0, r4
  bc:	f10d 0107 	add.w	r1, sp, #7
  c0:	f88d a007 	strb.w	sl, [sp, #7]
  c4:	47b0      	blx	r6
  c6:	e7e8      	b.n	9a <stdio_put_string+0x9a>
  c8:	4804      	ldr	r0, [pc, #16]	@ (dc <stdio_put_string+0xdc>)
  ca:	f7ff fffe 	bl	0 <mutex_exit>
  ce:	4628      	mov	r0, r5
  d0:	b002      	add	sp, #8
  d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  d6:	bf00      	nop
  d8:	000f4240 	.word	0x000f4240
	...

Disassembly of section .text.stdio_get_until:

00000000 <stdio_get_until>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4698      	mov	r8, r3
   6:	4607      	mov	r7, r0
   8:	460e      	mov	r6, r1
   a:	b083      	sub	sp, #12
   c:	f8df b060 	ldr.w	fp, [pc, #96]	@ 70 <stdio_get_until+0x70>
  10:	f8df 9060 	ldr.w	r9, [pc, #96]	@ 74 <stdio_get_until+0x74>
  14:	f8df a060 	ldr.w	sl, [pc, #96]	@ 78 <stdio_get_until+0x78>
  18:	9201      	str	r2, [sp, #4]
  1a:	f8db 4000 	ldr.w	r4, [fp]
  1e:	b914      	cbnz	r4, 26 <stdio_get_until+0x26>
  20:	e011      	b.n	46 <stdio_get_until+0x46>
  22:	6924      	ldr	r4, [r4, #16]
  24:	b17c      	cbz	r4, 46 <stdio_get_until+0x46>
  26:	f8d9 5000 	ldr.w	r5, [r9]
  2a:	b10d      	cbz	r5, 30 <stdio_get_until+0x30>
  2c:	42a5      	cmp	r5, r4
  2e:	d1f8      	bne.n	22 <stdio_get_until+0x22>
  30:	68a2      	ldr	r2, [r4, #8]
  32:	2a00      	cmp	r2, #0
  34:	d0f5      	beq.n	22 <stdio_get_until+0x22>
  36:	4631      	mov	r1, r6
  38:	4638      	mov	r0, r7
  3a:	4790      	blx	r2
  3c:	2800      	cmp	r0, #0
  3e:	ddf0      	ble.n	22 <stdio_get_until+0x22>
  40:	b003      	add	sp, #12
  42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  46:	f8da 2024 	ldr.w	r2, [sl, #36]	@ 0x24
  4a:	4590      	cmp	r8, r2
  4c:	d80b      	bhi.n	66 <stdio_get_until+0x66>
  4e:	f8da 1028 	ldr.w	r1, [sl, #40]	@ 0x28
  52:	9b01      	ldr	r3, [sp, #4]
  54:	4299      	cmp	r1, r3
  56:	d304      	bcc.n	62 <stdio_get_until+0x62>
  58:	f06f 0001 	mvn.w	r0, #1
  5c:	b003      	add	sp, #12
  5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  62:	4590      	cmp	r8, r2
  64:	d1f8      	bne.n	58 <stdio_get_until+0x58>
  66:	2001      	movs	r0, #1
  68:	2100      	movs	r1, #0
  6a:	f7ff fffe 	bl	0 <busy_wait_us>
  6e:	e7d4      	b.n	1a <stdio_get_until+0x1a>
	...
  78:	400b0000 	.word	0x400b0000

Disassembly of section .text.stdio_putchar_raw:

00000000 <stdio_putchar_raw>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b083      	sub	sp, #12
   4:	4606      	mov	r6, r0
   6:	f88d 0007 	strb.w	r0, [sp, #7]
   a:	f7ff fffe 	bl	0 <time_us_64>
   e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
  12:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
  16:	4a17      	ldr	r2, [pc, #92]	@ (74 <stdio_putchar_raw+0x74>)
  18:	1882      	adds	r2, r0, r2
  1a:	f141 0300 	adc.w	r3, r1, #0
  1e:	4295      	cmp	r5, r2
  20:	eb74 0103 	sbcs.w	r1, r4, r3
  24:	bf3c      	itt	cc
  26:	4623      	movcc	r3, r4
  28:	462a      	movcc	r2, r5
  2a:	4813      	ldr	r0, [pc, #76]	@ (78 <stdio_putchar_raw+0x78>)
  2c:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  30:	4b12      	ldr	r3, [pc, #72]	@ (7c <stdio_putchar_raw+0x7c>)
  32:	4607      	mov	r7, r0
  34:	681c      	ldr	r4, [r3, #0]
  36:	b19c      	cbz	r4, 60 <stdio_putchar_raw+0x60>
  38:	4d11      	ldr	r5, [pc, #68]	@ (80 <stdio_putchar_raw+0x80>)
  3a:	e001      	b.n	40 <stdio_putchar_raw+0x40>
  3c:	6924      	ldr	r4, [r4, #16]
  3e:	b17c      	cbz	r4, 60 <stdio_putchar_raw+0x60>
  40:	6823      	ldr	r3, [r4, #0]
  42:	2b00      	cmp	r3, #0
  44:	d0fa      	beq.n	3c <stdio_putchar_raw+0x3c>
  46:	682b      	ldr	r3, [r5, #0]
  48:	b10b      	cbz	r3, 4e <stdio_putchar_raw+0x4e>
  4a:	429c      	cmp	r4, r3
  4c:	d1f6      	bne.n	3c <stdio_putchar_raw+0x3c>
  4e:	4620      	mov	r0, r4
  50:	2201      	movs	r2, #1
  52:	f10d 0107 	add.w	r1, sp, #7
  56:	f7ff fffe 	bl	0 <stdio_putchar_raw>
  5a:	6924      	ldr	r4, [r4, #16]
  5c:	2c00      	cmp	r4, #0
  5e:	d1ef      	bne.n	40 <stdio_putchar_raw+0x40>
  60:	b917      	cbnz	r7, 68 <stdio_putchar_raw+0x68>
  62:	4630      	mov	r0, r6
  64:	b003      	add	sp, #12
  66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  68:	4803      	ldr	r0, [pc, #12]	@ (78 <stdio_putchar_raw+0x78>)
  6a:	f7ff fffe 	bl	0 <mutex_exit>
  6e:	4630      	mov	r0, r6
  70:	b003      	add	sp, #12
  72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  74:	000f4240 	.word	0x000f4240
	...

Disassembly of section .text.stdio_puts_raw:

00000000 <stdio_puts_raw>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <strlen>
   8:	4605      	mov	r5, r0
   a:	2300      	movs	r3, #0
   c:	4620      	mov	r0, r4
   e:	2201      	movs	r2, #1
  10:	4629      	mov	r1, r5
  12:	f7ff fffe 	bl	0 <stdio_puts_raw>
  16:	4b08      	ldr	r3, [pc, #32]	@ (38 <stdio_puts_raw+0x38>)
  18:	681c      	ldr	r4, [r3, #0]
  1a:	b12c      	cbz	r4, 28 <stdio_puts_raw+0x28>
  1c:	6863      	ldr	r3, [r4, #4]
  1e:	b12b      	cbz	r3, 2c <stdio_puts_raw+0x2c>
  20:	4798      	blx	r3
  22:	6924      	ldr	r4, [r4, #16]
  24:	2c00      	cmp	r4, #0
  26:	d1f9      	bne.n	1c <stdio_puts_raw+0x1c>
  28:	4628      	mov	r0, r5
  2a:	bd38      	pop	{r3, r4, r5, pc}
  2c:	6924      	ldr	r4, [r4, #16]
  2e:	2c00      	cmp	r4, #0
  30:	d1f4      	bne.n	1c <stdio_puts_raw+0x1c>
  32:	4628      	mov	r0, r5
  34:	bd38      	pop	{r3, r4, r5, pc}
  36:	bf00      	nop
  38:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_set_driver_enabled:

00000000 <stdio_set_driver_enabled>:
   0:	4a0a      	ldr	r2, [pc, #40]	@ (2c <stdio_set_driver_enabled+0x2c>)
   2:	6813      	ldr	r3, [r2, #0]
   4:	b14b      	cbz	r3, 1a <stdio_set_driver_enabled+0x1a>
   6:	4283      	cmp	r3, r0
   8:	d102      	bne.n	10 <stdio_set_driver_enabled+0x10>
   a:	e009      	b.n	20 <stdio_set_driver_enabled+0x20>
   c:	4298      	cmp	r0, r3
   e:	d007      	beq.n	20 <stdio_set_driver_enabled+0x20>
  10:	f103 0210 	add.w	r2, r3, #16
  14:	691b      	ldr	r3, [r3, #16]
  16:	2b00      	cmp	r3, #0
  18:	d1f8      	bne.n	c <stdio_set_driver_enabled+0xc>
  1a:	b101      	cbz	r1, 1e <stdio_set_driver_enabled+0x1e>
  1c:	6010      	str	r0, [r2, #0]
  1e:	4770      	bx	lr
  20:	2900      	cmp	r1, #0
  22:	d1fc      	bne.n	1e <stdio_set_driver_enabled+0x1e>
  24:	6903      	ldr	r3, [r0, #16]
  26:	6013      	str	r3, [r2, #0]
  28:	6101      	str	r1, [r0, #16]
  2a:	4770      	bx	lr
  2c:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_flush:

00000000 <stdio_flush>:
   0:	4b07      	ldr	r3, [pc, #28]	@ (20 <stdio_flush+0x20>)
   2:	b510      	push	{r4, lr}
   4:	681c      	ldr	r4, [r3, #0]
   6:	b12c      	cbz	r4, 14 <stdio_flush+0x14>
   8:	6863      	ldr	r3, [r4, #4]
   a:	b123      	cbz	r3, 16 <stdio_flush+0x16>
   c:	4798      	blx	r3
   e:	6924      	ldr	r4, [r4, #16]
  10:	2c00      	cmp	r4, #0
  12:	d1f9      	bne.n	8 <stdio_flush+0x8>
  14:	bd10      	pop	{r4, pc}
  16:	6924      	ldr	r4, [r4, #16]
  18:	2c00      	cmp	r4, #0
  1a:	d1f5      	bne.n	8 <stdio_flush+0x8>
  1c:	bd10      	pop	{r4, pc}
  1e:	bf00      	nop
  20:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_init_all:

00000000 <stdio_init_all>:
   0:	f7ff bffe 	b.w	0 <stdio_usb_init>

Disassembly of section .text.stdio_deinit_all:

00000000 <stdio_deinit_all>:
   0:	4b0a      	ldr	r3, [pc, #40]	@ (2c <stdio_deinit_all+0x2c>)
   2:	b510      	push	{r4, lr}
   4:	681c      	ldr	r4, [r3, #0]
   6:	b12c      	cbz	r4, 14 <stdio_deinit_all+0x14>
   8:	6863      	ldr	r3, [r4, #4]
   a:	b13b      	cbz	r3, 1c <stdio_deinit_all+0x1c>
   c:	4798      	blx	r3
   e:	6924      	ldr	r4, [r4, #16]
  10:	2c00      	cmp	r4, #0
  12:	d1f9      	bne.n	8 <stdio_deinit_all+0x8>
  14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  18:	f7ff bffe 	b.w	0 <stdio_usb_deinit>
  1c:	6924      	ldr	r4, [r4, #16]
  1e:	2c00      	cmp	r4, #0
  20:	d1f2      	bne.n	8 <stdio_deinit_all+0x8>
  22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  26:	f7ff bffe 	b.w	0 <stdio_usb_deinit>
  2a:	bf00      	nop
  2c:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_getchar_timeout_us:

00000000 <stdio_getchar_timeout_us>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b082      	sub	sp, #8
   6:	4606      	mov	r6, r0
   8:	f7ff fffe 	bl	0 <time_us_64>
   c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  10:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
  14:	1836      	adds	r6, r6, r0
  16:	f141 0700 	adc.w	r7, r1, #0
  1a:	42b2      	cmp	r2, r6
  1c:	eb73 0107 	sbcs.w	r1, r3, r7
  20:	bf3c      	itt	cc
  22:	4616      	movcc	r6, r2
  24:	461f      	movcc	r7, r3
  26:	f8df 8060 	ldr.w	r8, [pc, #96]	@ 88 <stdio_getchar_timeout_us+0x88>
  2a:	4d15      	ldr	r5, [pc, #84]	@ (80 <stdio_getchar_timeout_us+0x80>)
  2c:	f8d8 4000 	ldr.w	r4, [r8]
  30:	b914      	cbnz	r4, 38 <stdio_getchar_timeout_us+0x38>
  32:	e012      	b.n	5a <stdio_getchar_timeout_us+0x5a>
  34:	6924      	ldr	r4, [r4, #16]
  36:	b184      	cbz	r4, 5a <stdio_getchar_timeout_us+0x5a>
  38:	682b      	ldr	r3, [r5, #0]
  3a:	b10b      	cbz	r3, 40 <stdio_getchar_timeout_us+0x40>
  3c:	429c      	cmp	r4, r3
  3e:	d1f9      	bne.n	34 <stdio_getchar_timeout_us+0x34>
  40:	68a3      	ldr	r3, [r4, #8]
  42:	2b00      	cmp	r3, #0
  44:	d0f6      	beq.n	34 <stdio_getchar_timeout_us+0x34>
  46:	2101      	movs	r1, #1
  48:	a801      	add	r0, sp, #4
  4a:	4798      	blx	r3
  4c:	2800      	cmp	r0, #0
  4e:	ddf1      	ble.n	34 <stdio_getchar_timeout_us+0x34>
  50:	f89d 0004 	ldrb.w	r0, [sp, #4]
  54:	b002      	add	sp, #8
  56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  5a:	4b0a      	ldr	r3, [pc, #40]	@ (84 <stdio_getchar_timeout_us+0x84>)
  5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  5e:	4297      	cmp	r7, r2
  60:	d809      	bhi.n	76 <stdio_getchar_timeout_us+0x76>
  62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  64:	42b3      	cmp	r3, r6
  66:	d304      	bcc.n	72 <stdio_getchar_timeout_us+0x72>
  68:	f06f 0001 	mvn.w	r0, #1
  6c:	b002      	add	sp, #8
  6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  72:	4297      	cmp	r7, r2
  74:	d1f8      	bne.n	68 <stdio_getchar_timeout_us+0x68>
  76:	2001      	movs	r0, #1
  78:	2100      	movs	r1, #0
  7a:	f7ff fffe 	bl	0 <busy_wait_us>
  7e:	e7d5      	b.n	2c <stdio_getchar_timeout_us+0x2c>
  80:	00000000 	.word	0x00000000
  84:	400b0000 	.word	0x400b0000
  88:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_filter_driver:

00000000 <stdio_filter_driver>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <stdio_filter_driver+0x8>)
   2:	6018      	str	r0, [r3, #0]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_set_translate_crlf:

00000000 <stdio_set_translate_crlf>:
   0:	b111      	cbz	r1, 8 <stdio_set_translate_crlf+0x8>
   2:	7d43      	ldrb	r3, [r0, #21]
   4:	b903      	cbnz	r3, 8 <stdio_set_translate_crlf+0x8>
   6:	7503      	strb	r3, [r0, #20]
   8:	7541      	strb	r1, [r0, #21]
   a:	4770      	bx	lr

Disassembly of section .text.stdio_set_chars_available_callback:

00000000 <stdio_set_chars_available_callback>:
   0:	4b09      	ldr	r3, [pc, #36]	@ (28 <stdio_set_chars_available_callback+0x28>)
   2:	b570      	push	{r4, r5, r6, lr}
   4:	681c      	ldr	r4, [r3, #0]
   6:	4606      	mov	r6, r0
   8:	460d      	mov	r5, r1
   a:	b13c      	cbz	r4, 1c <stdio_set_chars_available_callback+0x1c>
   c:	68e3      	ldr	r3, [r4, #12]
   e:	b133      	cbz	r3, 1e <stdio_set_chars_available_callback+0x1e>
  10:	4629      	mov	r1, r5
  12:	4630      	mov	r0, r6
  14:	4798      	blx	r3
  16:	6924      	ldr	r4, [r4, #16]
  18:	2c00      	cmp	r4, #0
  1a:	d1f7      	bne.n	c <stdio_set_chars_available_callback+0xc>
  1c:	bd70      	pop	{r4, r5, r6, pc}
  1e:	6924      	ldr	r4, [r4, #16]
  20:	2c00      	cmp	r4, #0
  22:	d1f3      	bne.n	c <stdio_set_chars_available_callback+0xc>
  24:	bd70      	pop	{r4, r5, r6, pc}
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_getchar:

00000000 <__wrap_getchar>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4b17      	ldr	r3, [pc, #92]	@ (60 <__wrap_getchar+0x60>)
   4:	b085      	sub	sp, #20
   6:	681a      	ldr	r2, [r3, #0]
   8:	4e16      	ldr	r6, [pc, #88]	@ (64 <__wrap_getchar+0x64>)
   a:	685f      	ldr	r7, [r3, #4]
   c:	4d16      	ldr	r5, [pc, #88]	@ (68 <__wrap_getchar+0x68>)
   e:	9201      	str	r2, [sp, #4]
  10:	6834      	ldr	r4, [r6, #0]
  12:	b914      	cbnz	r4, 1a <__wrap_getchar+0x1a>
  14:	e011      	b.n	3a <__wrap_getchar+0x3a>
  16:	6924      	ldr	r4, [r4, #16]
  18:	b17c      	cbz	r4, 3a <__wrap_getchar+0x3a>
  1a:	682b      	ldr	r3, [r5, #0]
  1c:	b10b      	cbz	r3, 22 <__wrap_getchar+0x22>
  1e:	429c      	cmp	r4, r3
  20:	d1f9      	bne.n	16 <__wrap_getchar+0x16>
  22:	68a3      	ldr	r3, [r4, #8]
  24:	2b00      	cmp	r3, #0
  26:	d0f6      	beq.n	16 <__wrap_getchar+0x16>
  28:	2101      	movs	r1, #1
  2a:	a803      	add	r0, sp, #12
  2c:	4798      	blx	r3
  2e:	2800      	cmp	r0, #0
  30:	ddf1      	ble.n	16 <__wrap_getchar+0x16>
  32:	f89d 000c 	ldrb.w	r0, [sp, #12]
  36:	b005      	add	sp, #20
  38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  3a:	4b0c      	ldr	r3, [pc, #48]	@ (6c <__wrap_getchar+0x6c>)
  3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
  3e:	4297      	cmp	r7, r2
  40:	d809      	bhi.n	56 <__wrap_getchar+0x56>
  42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  44:	9901      	ldr	r1, [sp, #4]
  46:	428b      	cmp	r3, r1
  48:	d303      	bcc.n	52 <__wrap_getchar+0x52>
  4a:	f06f 0001 	mvn.w	r0, #1
  4e:	b005      	add	sp, #20
  50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  52:	4297      	cmp	r7, r2
  54:	d1f9      	bne.n	4a <__wrap_getchar+0x4a>
  56:	2001      	movs	r0, #1
  58:	2100      	movs	r1, #0
  5a:	f7ff fffe 	bl	0 <busy_wait_us>
  5e:	e7d7      	b.n	10 <__wrap_getchar+0x10>
	...
  6c:	400b0000 	.word	0x400b0000

Disassembly of section .text.__wrap_putchar:

00000000 <__wrap_putchar>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	b083      	sub	sp, #12
   4:	4606      	mov	r6, r0
   6:	f88d 0007 	strb.w	r0, [sp, #7]
   a:	f7ff fffe 	bl	0 <time_us_64>
   e:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
  12:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
  16:	4a17      	ldr	r2, [pc, #92]	@ (74 <__wrap_putchar+0x74>)
  18:	1882      	adds	r2, r0, r2
  1a:	f141 0300 	adc.w	r3, r1, #0
  1e:	4295      	cmp	r5, r2
  20:	eb74 0103 	sbcs.w	r1, r4, r3
  24:	bf3c      	itt	cc
  26:	4623      	movcc	r3, r4
  28:	462a      	movcc	r2, r5
  2a:	4813      	ldr	r0, [pc, #76]	@ (78 <__wrap_putchar+0x78>)
  2c:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  30:	4b12      	ldr	r3, [pc, #72]	@ (7c <__wrap_putchar+0x7c>)
  32:	4607      	mov	r7, r0
  34:	681c      	ldr	r4, [r3, #0]
  36:	b19c      	cbz	r4, 60 <__wrap_putchar+0x60>
  38:	4d11      	ldr	r5, [pc, #68]	@ (80 <__wrap_putchar+0x80>)
  3a:	e001      	b.n	40 <__wrap_putchar+0x40>
  3c:	6924      	ldr	r4, [r4, #16]
  3e:	b17c      	cbz	r4, 60 <__wrap_putchar+0x60>
  40:	6823      	ldr	r3, [r4, #0]
  42:	2b00      	cmp	r3, #0
  44:	d0fa      	beq.n	3c <__wrap_putchar+0x3c>
  46:	682b      	ldr	r3, [r5, #0]
  48:	b10b      	cbz	r3, 4e <__wrap_putchar+0x4e>
  4a:	429c      	cmp	r4, r3
  4c:	d1f6      	bne.n	3c <__wrap_putchar+0x3c>
  4e:	4620      	mov	r0, r4
  50:	2201      	movs	r2, #1
  52:	f10d 0107 	add.w	r1, sp, #7
  56:	f7ff fffe 	bl	0 <__wrap_putchar>
  5a:	6924      	ldr	r4, [r4, #16]
  5c:	2c00      	cmp	r4, #0
  5e:	d1ef      	bne.n	40 <__wrap_putchar+0x40>
  60:	b917      	cbnz	r7, 68 <__wrap_putchar+0x68>
  62:	4630      	mov	r0, r6
  64:	b003      	add	sp, #12
  66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  68:	4803      	ldr	r0, [pc, #12]	@ (78 <__wrap_putchar+0x78>)
  6a:	f7ff fffe 	bl	0 <mutex_exit>
  6e:	4630      	mov	r0, r6
  70:	b003      	add	sp, #12
  72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  74:	000f4240 	.word	0x000f4240
	...

Disassembly of section .text.__wrap_puts:

00000000 <__wrap_puts>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <strlen>
   8:	2301      	movs	r3, #1
   a:	4605      	mov	r5, r0
   c:	461a      	mov	r2, r3
   e:	4620      	mov	r0, r4
  10:	4629      	mov	r1, r5
  12:	f7ff fffe 	bl	0 <__wrap_puts>
  16:	4b08      	ldr	r3, [pc, #32]	@ (38 <__wrap_puts+0x38>)
  18:	681c      	ldr	r4, [r3, #0]
  1a:	b12c      	cbz	r4, 28 <__wrap_puts+0x28>
  1c:	6863      	ldr	r3, [r4, #4]
  1e:	b12b      	cbz	r3, 2c <__wrap_puts+0x2c>
  20:	4798      	blx	r3
  22:	6924      	ldr	r4, [r4, #16]
  24:	2c00      	cmp	r4, #0
  26:	d1f9      	bne.n	1c <__wrap_puts+0x1c>
  28:	4628      	mov	r0, r5
  2a:	bd38      	pop	{r3, r4, r5, pc}
  2c:	6924      	ldr	r4, [r4, #16]
  2e:	2c00      	cmp	r4, #0
  30:	d1f4      	bne.n	1c <__wrap_puts+0x1c>
  32:	4628      	mov	r0, r5
  34:	bd38      	pop	{r3, r4, r5, pc}
  36:	bf00      	nop
  38:	00000000 	.word	0x00000000

Disassembly of section .text.__wrap_vprintf:

00000000 <__wrap_vprintf>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b0a2      	sub	sp, #136	@ 0x88
   6:	4604      	mov	r4, r0
   8:	460d      	mov	r5, r1
   a:	f7ff fffe 	bl	0 <time_us_64>
   e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
  12:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
  16:	4a27      	ldr	r2, [pc, #156]	@ (b4 <__wrap_vprintf+0xb4>)
  18:	1882      	adds	r2, r0, r2
  1a:	f141 0300 	adc.w	r3, r1, #0
  1e:	4297      	cmp	r7, r2
  20:	eb76 0103 	sbcs.w	r1, r6, r3
  24:	bf3c      	itt	cc
  26:	463a      	movcc	r2, r7
  28:	4633      	movcc	r3, r6
  2a:	4823      	ldr	r0, [pc, #140]	@ (b8 <__wrap_vprintf+0xb8>)
  2c:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  30:	2600      	movs	r6, #0
  32:	462b      	mov	r3, r5
  34:	4607      	mov	r7, r0
  36:	4622      	mov	r2, r4
  38:	4820      	ldr	r0, [pc, #128]	@ (bc <__wrap_vprintf+0xbc>)
  3a:	a901      	add	r1, sp, #4
  3c:	9601      	str	r6, [sp, #4]
  3e:	f7ff fffe 	bl	0 <vfctprintf>
  42:	9b01      	ldr	r3, [sp, #4]
  44:	4606      	mov	r6, r0
  46:	b97b      	cbnz	r3, 68 <__wrap_vprintf+0x68>
  48:	4b1d      	ldr	r3, [pc, #116]	@ (c0 <__wrap_vprintf+0xc0>)
  4a:	681c      	ldr	r4, [r3, #0]
  4c:	b12c      	cbz	r4, 5a <__wrap_vprintf+0x5a>
  4e:	6863      	ldr	r3, [r4, #4]
  50:	b143      	cbz	r3, 64 <__wrap_vprintf+0x64>
  52:	4798      	blx	r3
  54:	6924      	ldr	r4, [r4, #16]
  56:	2c00      	cmp	r4, #0
  58:	d1f9      	bne.n	4e <__wrap_vprintf+0x4e>
  5a:	bb0f      	cbnz	r7, a0 <__wrap_vprintf+0xa0>
  5c:	4630      	mov	r0, r6
  5e:	b022      	add	sp, #136	@ 0x88
  60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  64:	6924      	ldr	r4, [r4, #16]
  66:	e7f1      	b.n	4c <__wrap_vprintf+0x4c>
  68:	f8df 8054 	ldr.w	r8, [pc, #84]	@ c0 <__wrap_vprintf+0xc0>
  6c:	f8d8 5000 	ldr.w	r5, [r8]
  70:	b1ed      	cbz	r5, ae <__wrap_vprintf+0xae>
  72:	4c14      	ldr	r4, [pc, #80]	@ (c4 <__wrap_vprintf+0xc4>)
  74:	e001      	b.n	7a <__wrap_vprintf+0x7a>
  76:	692d      	ldr	r5, [r5, #16]
  78:	b175      	cbz	r5, 98 <__wrap_vprintf+0x98>
  7a:	682b      	ldr	r3, [r5, #0]
  7c:	2b00      	cmp	r3, #0
  7e:	d0fa      	beq.n	76 <__wrap_vprintf+0x76>
  80:	6823      	ldr	r3, [r4, #0]
  82:	b10b      	cbz	r3, 88 <__wrap_vprintf+0x88>
  84:	42ab      	cmp	r3, r5
  86:	d1f6      	bne.n	76 <__wrap_vprintf+0x76>
  88:	4628      	mov	r0, r5
  8a:	9a01      	ldr	r2, [sp, #4]
  8c:	a902      	add	r1, sp, #8
  8e:	f7ff fffe 	bl	0 <__wrap_vprintf>
  92:	692d      	ldr	r5, [r5, #16]
  94:	2d00      	cmp	r5, #0
  96:	d1f0      	bne.n	7a <__wrap_vprintf+0x7a>
  98:	f8d8 4000 	ldr.w	r4, [r8]
  9c:	9501      	str	r5, [sp, #4]
  9e:	e7d5      	b.n	4c <__wrap_vprintf+0x4c>
  a0:	4805      	ldr	r0, [pc, #20]	@ (b8 <__wrap_vprintf+0xb8>)
  a2:	f7ff fffe 	bl	0 <mutex_exit>
  a6:	4630      	mov	r0, r6
  a8:	b022      	add	sp, #136	@ 0x88
  aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  ae:	9501      	str	r5, [sp, #4]
  b0:	e7d3      	b.n	5a <__wrap_vprintf+0x5a>
  b2:	bf00      	nop
  b4:	000f4240 	.word	0x000f4240
	...

Disassembly of section .text.__wrap_printf:

00000000 <__wrap_printf>:
   0:	b40f      	push	{r0, r1, r2, r3}
   2:	b500      	push	{lr}
   4:	b083      	sub	sp, #12
   6:	a904      	add	r1, sp, #16
   8:	f851 0b04 	ldr.w	r0, [r1], #4
   c:	9101      	str	r1, [sp, #4]
   e:	f7ff fffe 	bl	0 <vprintf>
  12:	b003      	add	sp, #12
  14:	f85d eb04 	ldr.w	lr, [sp], #4
  18:	b004      	add	sp, #16
  1a:	4770      	bx	lr

reset_interface.c.o:     file format elf32-littlearm


Disassembly of section .text.resetd_init:

00000000 <resetd_init>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.resetd_reset:

00000000 <resetd_reset>:
   0:	2200      	movs	r2, #0
   2:	4b01      	ldr	r3, [pc, #4]	@ (8 <resetd_reset+0x8>)
   4:	701a      	strb	r2, [r3, #0]
   6:	4770      	bx	lr
   8:	00000000 	.word	0x00000000

Disassembly of section .text.resetd_open:

00000000 <resetd_open>:
   0:	794b      	ldrb	r3, [r1, #5]
   2:	2bff      	cmp	r3, #255	@ 0xff
   4:	d10b      	bne.n	1e <resetd_open+0x1e>
   6:	7988      	ldrb	r0, [r1, #6]
   8:	b948      	cbnz	r0, 1e <resetd_open+0x1e>
   a:	79cb      	ldrb	r3, [r1, #7]
   c:	2b01      	cmp	r3, #1
   e:	d107      	bne.n	20 <resetd_open+0x20>
  10:	2a08      	cmp	r2, #8
  12:	d905      	bls.n	20 <resetd_open+0x20>
  14:	4b03      	ldr	r3, [pc, #12]	@ (24 <resetd_open+0x24>)
  16:	788a      	ldrb	r2, [r1, #2]
  18:	2009      	movs	r0, #9
  1a:	701a      	strb	r2, [r3, #0]
  1c:	4770      	bx	lr
  1e:	2000      	movs	r0, #0
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	00000000 	.word	0x00000000

Disassembly of section .text.resetd_xfer_cb:

00000000 <resetd_xfer_cb>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.resetd_control_xfer_cb:

00000000 <resetd_control_xfer_cb>:
   0:	2901      	cmp	r1, #1
   2:	d001      	beq.n	8 <resetd_control_xfer_cb+0x8>
   4:	2001      	movs	r0, #1
   6:	4770      	bx	lr
   8:	b508      	push	{r3, lr}
   a:	4b10      	ldr	r3, [pc, #64]	@ (4c <resetd_control_xfer_cb+0x4c>)
   c:	8891      	ldrh	r1, [r2, #4]
   e:	781b      	ldrb	r3, [r3, #0]
  10:	4299      	cmp	r1, r3
  12:	d001      	beq.n	18 <resetd_control_xfer_cb+0x18>
  14:	2000      	movs	r0, #0
  16:	bd08      	pop	{r3, pc}
  18:	7853      	ldrb	r3, [r2, #1]
  1a:	2b01      	cmp	r3, #1
  1c:	d008      	beq.n	30 <resetd_control_xfer_cb+0x30>
  1e:	2b02      	cmp	r3, #2
  20:	d1f8      	bne.n	14 <resetd_control_xfer_cb+0x14>
  22:	2100      	movs	r1, #0
  24:	2264      	movs	r2, #100	@ 0x64
  26:	4608      	mov	r0, r1
  28:	f7ff fffe 	bl	0 <watchdog_reboot>
  2c:	2001      	movs	r0, #1
  2e:	bd08      	pop	{r3, pc}
  30:	8851      	ldrh	r1, [r2, #2]
  32:	05cb      	lsls	r3, r1, #23
  34:	bf4b      	itete	mi
  36:	0a4a      	lsrmi	r2, r1, #9
  38:	0a4a      	lsrpl	r2, r1, #9
  3a:	4610      	movmi	r0, r2
  3c:	f04f 30ff 	movpl.w	r0, #4294967295	@ 0xffffffff
  40:	f002 0201 	and.w	r2, r2, #1
  44:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
  48:	f7ff fffe 	bl	0 <rom_reset_usb_boot_extra>
  4c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_descriptor_bos_cb:

00000000 <tud_descriptor_bos_cb>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <tud_descriptor_bos_cb+0x4>)
   2:	4770      	bx	lr
   4:	00000000 	.word	0x00000000

Disassembly of section .text.tud_vendor_control_xfer_cb:

00000000 <tud_vendor_control_xfer_cb>:
   0:	2901      	cmp	r1, #1
   2:	d107      	bne.n	14 <tud_vendor_control_xfer_cb+0x14>
   4:	7853      	ldrb	r3, [r2, #1]
   6:	2b01      	cmp	r3, #1
   8:	d102      	bne.n	10 <tud_vendor_control_xfer_cb+0x10>
   a:	8893      	ldrh	r3, [r2, #4]
   c:	2b07      	cmp	r3, #7
   e:	d003      	beq.n	18 <tud_vendor_control_xfer_cb+0x18>
  10:	2000      	movs	r0, #0
  12:	4770      	bx	lr
  14:	2001      	movs	r0, #1
  16:	4770      	bx	lr
  18:	4611      	mov	r1, r2
  1a:	23a6      	movs	r3, #166	@ 0xa6
  1c:	4a01      	ldr	r2, [pc, #4]	@ (24 <tud_vendor_control_xfer_cb+0x24>)
  1e:	f7ff bffe 	b.w	0 <tud_control_xfer>
  22:	bf00      	nop
  24:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_app_driver_get_cb:

00000000 <usbd_app_driver_get_cb>:
   0:	4603      	mov	r3, r0
   2:	2201      	movs	r2, #1
   4:	4801      	ldr	r0, [pc, #4]	@ (c <usbd_app_driver_get_cb+0xc>)
   6:	701a      	strb	r2, [r3, #0]
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_line_coding_cb:

00000000 <tud_cdc_line_coding_cb>:
   0:	b508      	push	{r3, lr}
   2:	680b      	ldr	r3, [r1, #0]
   4:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
   8:	d000      	beq.n	c <tud_cdc_line_coding_cb+0xc>
   a:	bd08      	pop	{r3, pc}
   c:	2200      	movs	r2, #0
   e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  12:	4611      	mov	r1, r2
  14:	f7ff fffe 	bl	0 <rom_reset_usb_boot_extra>

stdio_usb.c.o:     file format elf32-littlearm


Disassembly of section .text.stdio_usb_set_chars_available_callback:

00000000 <stdio_usb_set_chars_available_callback>:
   0:	4a02      	ldr	r2, [pc, #8]	@ (c <stdio_usb_set_chars_available_callback+0xc>)
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <stdio_usb_set_chars_available_callback+0x10>)
   4:	6010      	str	r0, [r2, #0]
   6:	6019      	str	r1, [r3, #0]
   8:	4770      	bx	lr
   a:	bf00      	nop
	...

Disassembly of section .text.timer_task:

00000000 <timer_task>:
   0:	4b18      	ldr	r3, [pc, #96]	@ (64 <timer_task+0x64>)
   2:	b570      	push	{r4, r5, r6, lr}
   4:	681a      	ldr	r2, [r3, #0]
   6:	2a00      	cmp	r2, #0
   8:	d028      	beq.n	5c <timer_task+0x5c>
   a:	f3ef 8110 	mrs	r1, PRIMASK
   e:	b672      	cpsid	i
  10:	e8d2 4fcf 	ldaexb	r4, [r2]
  14:	2001      	movs	r0, #1
  16:	2c00      	cmp	r4, #0
  18:	d1fa      	bne.n	10 <timer_task+0x10>
  1a:	e8c2 0f44 	strexb	r4, r0, [r2]
  1e:	2c00      	cmp	r4, #0
  20:	d1f6      	bne.n	10 <timer_task+0x10>
  22:	f3bf 8f5f 	dmb	sy
  26:	2200      	movs	r2, #0
  28:	4c0f      	ldr	r4, [pc, #60]	@ (68 <timer_task+0x68>)
  2a:	6818      	ldr	r0, [r3, #0]
  2c:	6059      	str	r1, [r3, #4]
  2e:	7022      	strb	r2, [r4, #0]
  30:	e8c0 2f8f 	stlb	r2, [r0]
  34:	f381 8810 	msr	PRIMASK, r1
  38:	2400      	movs	r4, #0
  3a:	2500      	movs	r5, #0
  3c:	4e0b      	ldr	r6, [pc, #44]	@ (6c <timer_task+0x6c>)
  3e:	7830      	ldrb	r0, [r6, #0]
  40:	f7ff fffe 	bl	0 <irq_is_enabled>
  44:	b920      	cbnz	r0, 50 <timer_task+0x50>
  46:	2400      	movs	r4, #0
  48:	2500      	movs	r5, #0
  4a:	4620      	mov	r0, r4
  4c:	4629      	mov	r1, r5
  4e:	bd70      	pop	{r4, r5, r6, pc}
  50:	7830      	ldrb	r0, [r6, #0]
  52:	f7ff fffe 	bl	0 <irq_set_pending>
  56:	4620      	mov	r0, r4
  58:	4629      	mov	r1, r5
  5a:	bd70      	pop	{r4, r5, r6, pc}
  5c:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
  60:	2500      	movs	r5, #0
  62:	e7eb      	b.n	3c <timer_task+0x3c>
	...

Disassembly of section .text.usb_irq:

00000000 <usb_irq>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <usb_irq+0x8>)
   2:	7818      	ldrb	r0, [r3, #0]
   4:	f7ff bffe 	b.w	0 <irq_set_pending>
   8:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_usb_in_chars:

00000000 <stdio_usb_in_chars>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	2000      	movs	r0, #0
   6:	460d      	mov	r5, r1
   8:	f7ff fffe 	bl	0 <tud_cdc_n_connected>
   c:	b3a8      	cbz	r0, 7a <stdio_usb_in_chars+0x7a>
   e:	2000      	movs	r0, #0
  10:	f7ff fffe 	bl	0 <tud_cdc_n_available>
  14:	b388      	cbz	r0, 7a <stdio_usb_in_chars+0x7a>
  16:	f7ff fffe 	bl	0 <time_us_64>
  1a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  1e:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  22:	4a17      	ldr	r2, [pc, #92]	@ (80 <stdio_usb_in_chars+0x80>)
  24:	1882      	adds	r2, r0, r2
  26:	f141 0300 	adc.w	r3, r1, #0
  2a:	4596      	cmp	lr, r2
  2c:	eb7c 0103 	sbcs.w	r1, ip, r3
  30:	bf3c      	itt	cc
  32:	4672      	movcc	r2, lr
  34:	4663      	movcc	r3, ip
  36:	4813      	ldr	r0, [pc, #76]	@ (84 <stdio_usb_in_chars+0x84>)
  38:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  3c:	b1e8      	cbz	r0, 7a <stdio_usb_in_chars+0x7a>
  3e:	2000      	movs	r0, #0
  40:	f7ff fffe 	bl	0 <tud_cdc_n_connected>
  44:	b958      	cbnz	r0, 5e <stdio_usb_in_chars+0x5e>
  46:	2100      	movs	r1, #0
  48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  4c:	f7ff fffe 	bl	0 <tud_task_ext>
  50:	f06f 0402 	mvn.w	r4, #2
  54:	480b      	ldr	r0, [pc, #44]	@ (84 <stdio_usb_in_chars+0x84>)
  56:	f7ff fffe 	bl	0 <mutex_exit>
  5a:	4620      	mov	r0, r4
  5c:	bd38      	pop	{r3, r4, r5, pc}
  5e:	2000      	movs	r0, #0
  60:	f7ff fffe 	bl	0 <tud_cdc_n_available>
  64:	2800      	cmp	r0, #0
  66:	d0ee      	beq.n	46 <stdio_usb_in_chars+0x46>
  68:	4621      	mov	r1, r4
  6a:	462a      	mov	r2, r5
  6c:	2000      	movs	r0, #0
  6e:	f7ff fffe 	bl	0 <tud_cdc_n_read>
  72:	4604      	mov	r4, r0
  74:	2800      	cmp	r0, #0
  76:	d1ed      	bne.n	54 <stdio_usb_in_chars+0x54>
  78:	e7ea      	b.n	50 <stdio_usb_in_chars+0x50>
  7a:	f06f 0402 	mvn.w	r4, #2
  7e:	e7ec      	b.n	5a <stdio_usb_in_chars+0x5a>
  80:	000f4240 	.word	0x000f4240
  84:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_usb_out_flush:

00000000 <stdio_usb_out_flush>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <time_us_64>
   6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
   a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
   e:	4a0f      	ldr	r2, [pc, #60]	@ (4c <stdio_usb_out_flush+0x4c>)
  10:	1882      	adds	r2, r0, r2
  12:	f141 0300 	adc.w	r3, r1, #0
  16:	4596      	cmp	lr, r2
  18:	eb7c 0103 	sbcs.w	r1, ip, r3
  1c:	bf3c      	itt	cc
  1e:	4672      	movcc	r2, lr
  20:	4663      	movcc	r3, ip
  22:	480b      	ldr	r0, [pc, #44]	@ (50 <stdio_usb_out_flush+0x50>)
  24:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  28:	b170      	cbz	r0, 48 <stdio_usb_out_flush+0x48>
  2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  2e:	2100      	movs	r1, #0
  30:	f7ff fffe 	bl	0 <tud_task_ext>
  34:	2000      	movs	r0, #0
  36:	f7ff fffe 	bl	0 <tud_cdc_n_write_flush>
  3a:	2800      	cmp	r0, #0
  3c:	d1f5      	bne.n	2a <stdio_usb_out_flush+0x2a>
  3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  42:	4803      	ldr	r0, [pc, #12]	@ (50 <stdio_usb_out_flush+0x50>)
  44:	f7ff bffe 	b.w	0 <mutex_exit>
  48:	bd08      	pop	{r3, pc}
  4a:	bf00      	nop
  4c:	000f4240 	.word	0x000f4240
  50:	00000000 	.word	0x00000000

Disassembly of section .text.stdio_usb_out_chars:

00000000 <stdio_usb_out_chars>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	4607      	mov	r7, r0
   6:	460e      	mov	r6, r1
   8:	f7ff fffe 	bl	0 <time_us_64>
   c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
  10:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
  14:	4a33      	ldr	r2, [pc, #204]	@ (e4 <stdio_usb_out_chars+0xe4>)
  16:	1882      	adds	r2, r0, r2
  18:	f141 0300 	adc.w	r3, r1, #0
  1c:	4295      	cmp	r5, r2
  1e:	eb74 0103 	sbcs.w	r1, r4, r3
  22:	bf3c      	itt	cc
  24:	462a      	movcc	r2, r5
  26:	4623      	movcc	r3, r4
  28:	482f      	ldr	r0, [pc, #188]	@ (e8 <stdio_usb_out_chars+0xe8>)
  2a:	f7ff fffe 	bl	0 <mutex_try_enter_block_until>
  2e:	b908      	cbnz	r0, 34 <stdio_usb_out_chars+0x34>
  30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  34:	2000      	movs	r0, #0
  36:	f7ff fffe 	bl	0 <tud_cdc_n_connected>
  3a:	2800      	cmp	r0, #0
  3c:	d048      	beq.n	d0 <stdio_usb_out_chars+0xd0>
  3e:	2e00      	cmp	r6, #0
  40:	dd41      	ble.n	c6 <stdio_usb_out_chars+0xc6>
  42:	2500      	movs	r5, #0
  44:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ ec <stdio_usb_out_chars+0xec>
  48:	f8df 90a4 	ldr.w	r9, [pc, #164]	@ f0 <stdio_usb_out_chars+0xf0>
  4c:	e013      	b.n	76 <stdio_usb_out_chars+0x76>
  4e:	4622      	mov	r2, r4
  50:	2000      	movs	r0, #0
  52:	f7ff fffe 	bl	0 <tud_cdc_n_write>
  56:	2100      	movs	r1, #0
  58:	4604      	mov	r4, r0
  5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  5e:	f7ff fffe 	bl	0 <tud_task_ext>
  62:	2000      	movs	r0, #0
  64:	f7ff fffe 	bl	0 <tud_cdc_n_write_flush>
  68:	f7ff fffe 	bl	0 <time_us_64>
  6c:	e9c8 0100 	strd	r0, r1, [r8]
  70:	4425      	add	r5, r4
  72:	42ae      	cmp	r6, r5
  74:	dd27      	ble.n	c6 <stdio_usb_out_chars+0xc6>
  76:	2000      	movs	r0, #0
  78:	f7ff fffe 	bl	0 <tud_cdc_n_write_available>
  7c:	1b74      	subs	r4, r6, r5
  7e:	4284      	cmp	r4, r0
  80:	bfa8      	it	ge
  82:	4604      	movge	r4, r0
  84:	1979      	adds	r1, r7, r5
  86:	2c00      	cmp	r4, #0
  88:	d1e1      	bne.n	4e <stdio_usb_out_chars+0x4e>
  8a:	4621      	mov	r1, r4
  8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  90:	f7ff fffe 	bl	0 <tud_task_ext>
  94:	4620      	mov	r0, r4
  96:	f7ff fffe 	bl	0 <tud_cdc_n_write_flush>
  9a:	4620      	mov	r0, r4
  9c:	f7ff fffe 	bl	0 <tud_cdc_n_connected>
  a0:	b188      	cbz	r0, c6 <stdio_usb_out_chars+0xc6>
  a2:	4620      	mov	r0, r4
  a4:	f7ff fffe 	bl	0 <tud_cdc_n_write_available>
  a8:	2800      	cmp	r0, #0
  aa:	d1e2      	bne.n	72 <stdio_usb_out_chars+0x72>
  ac:	f7ff fffe 	bl	0 <time_us_64>
  b0:	f8d8 3000 	ldr.w	r3, [r8]
  b4:	f8d8 2004 	ldr.w	r2, [r8, #4]
  b8:	eb13 0309 	adds.w	r3, r3, r9
  bc:	f142 0200 	adc.w	r2, r2, #0
  c0:	4283      	cmp	r3, r0
  c2:	418a      	sbcs	r2, r1
  c4:	d2d5      	bcs.n	72 <stdio_usb_out_chars+0x72>
  c6:	4808      	ldr	r0, [pc, #32]	@ (e8 <stdio_usb_out_chars+0xe8>)
  c8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  cc:	f7ff bffe 	b.w	0 <mutex_exit>
  d0:	2000      	movs	r0, #0
  d2:	2100      	movs	r1, #0
  d4:	4b05      	ldr	r3, [pc, #20]	@ (ec <stdio_usb_out_chars+0xec>)
  d6:	e9c3 0100 	strd	r0, r1, [r3]
  da:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  de:	4802      	ldr	r0, [pc, #8]	@ (e8 <stdio_usb_out_chars+0xe8>)
  e0:	f7ff bffe 	b.w	0 <mutex_exit>
  e4:	000f4240 	.word	0x000f4240
	...
  f0:	0007a120 	.word	0x0007a120

Disassembly of section .text.low_priority_worker_irq:

00000000 <low_priority_worker_irq>:
   0:	b530      	push	{r4, r5, lr}
   2:	2100      	movs	r1, #0
   4:	b085      	sub	sp, #20
   6:	482e      	ldr	r0, [pc, #184]	@ (c0 <low_priority_worker_irq+0xc0>)
   8:	f7ff fffe 	bl	0 <mutex_try_enter>
   c:	b9f0      	cbnz	r0, 4c <low_priority_worker_irq+0x4c>
   e:	4b2d      	ldr	r3, [pc, #180]	@ (c4 <low_priority_worker_irq+0xc4>)
  10:	681a      	ldr	r2, [r3, #0]
  12:	b1ca      	cbz	r2, 48 <low_priority_worker_irq+0x48>
  14:	f3ef 8110 	mrs	r1, PRIMASK
  18:	b672      	cpsid	i
  1a:	e8d2 5fcf 	ldaexb	r5, [r2]
  1e:	2401      	movs	r4, #1
  20:	2d00      	cmp	r5, #0
  22:	d1fa      	bne.n	1a <low_priority_worker_irq+0x1a>
  24:	e8c2 4f45 	strexb	r5, r4, [r2]
  28:	2d00      	cmp	r5, #0
  2a:	d1f6      	bne.n	1a <low_priority_worker_irq+0x1a>
  2c:	f3bf 8f5f 	dmb	sy
  30:	4c25      	ldr	r4, [pc, #148]	@ (c8 <low_priority_worker_irq+0xc8>)
  32:	681d      	ldr	r5, [r3, #0]
  34:	7822      	ldrb	r2, [r4, #0]
  36:	6059      	str	r1, [r3, #4]
  38:	b2d3      	uxtb	r3, r2
  3a:	2201      	movs	r2, #1
  3c:	7022      	strb	r2, [r4, #0]
  3e:	e8c5 0f8f 	stlb	r0, [r5]
  42:	f381 8810 	msr	PRIMASK, r1
  46:	b1cb      	cbz	r3, 7c <low_priority_worker_irq+0x7c>
  48:	b005      	add	sp, #20
  4a:	bd30      	pop	{r4, r5, pc}
  4c:	2100      	movs	r1, #0
  4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  52:	f7ff fffe 	bl	0 <tud_task_ext>
  56:	2000      	movs	r0, #0
  58:	f7ff fffe 	bl	0 <tud_cdc_n_available>
  5c:	4604      	mov	r4, r0
  5e:	4818      	ldr	r0, [pc, #96]	@ (c0 <low_priority_worker_irq+0xc0>)
  60:	f7ff fffe 	bl	0 <mutex_exit>
  64:	2c00      	cmp	r4, #0
  66:	d0ef      	beq.n	48 <low_priority_worker_irq+0x48>
  68:	4b18      	ldr	r3, [pc, #96]	@ (cc <low_priority_worker_irq+0xcc>)
  6a:	681b      	ldr	r3, [r3, #0]
  6c:	2b00      	cmp	r3, #0
  6e:	d0eb      	beq.n	48 <low_priority_worker_irq+0x48>
  70:	4a17      	ldr	r2, [pc, #92]	@ (d0 <low_priority_worker_irq+0xd0>)
  72:	6810      	ldr	r0, [r2, #0]
  74:	b005      	add	sp, #20
  76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  7a:	4718      	bx	r3
  7c:	f7ff fffe 	bl	0 <alarm_pool_get_default>
  80:	4604      	mov	r4, r0
  82:	f7ff fffe 	bl	0 <time_us_64>
  86:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
  8a:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
  8e:	f510 727a 	adds.w	r2, r0, #1000	@ 0x3e8
  92:	f141 0300 	adc.w	r3, r1, #0
  96:	4594      	cmp	ip, r2
  98:	eb75 0103 	sbcs.w	r1, r5, r3
  9c:	bf38      	it	cc
  9e:	462b      	movcc	r3, r5
  a0:	f04f 0100 	mov.w	r1, #0
  a4:	f04f 0501 	mov.w	r5, #1
  a8:	4620      	mov	r0, r4
  aa:	4c0a      	ldr	r4, [pc, #40]	@ (d4 <low_priority_worker_irq+0xd4>)
  ac:	bf38      	it	cc
  ae:	4662      	movcc	r2, ip
  b0:	e9cd 1501 	strd	r1, r5, [sp, #4]
  b4:	9400      	str	r4, [sp, #0]
  b6:	f7ff fffe 	bl	0 <alarm_pool_add_alarm_at>
  ba:	b005      	add	sp, #20
  bc:	bd30      	pop	{r4, r5, pc}
  be:	bf00      	nop
	...

Disassembly of section .text.stdio_usb_init:

00000000 <stdio_usb_init>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	b530      	push	{r4, r5, lr}
   6:	b085      	sub	sp, #20
   8:	681c      	ldr	r4, [r3, #0]
   a:	f7ff fffe 	bl	0 <alarm_pool_get_default>
   e:	f7ff fffe 	bl	0 <alarm_pool_core_num>
  12:	42a0      	cmp	r0, r4
  14:	d002      	beq.n	1c <stdio_usb_init+0x1c>
  16:	2000      	movs	r0, #0
  18:	b005      	add	sp, #20
  1a:	bd30      	pop	{r4, r5, pc}
  1c:	2100      	movs	r1, #0
  1e:	4b2a      	ldr	r3, [pc, #168]	@ (c8 <stdio_usb_init+0xc8>)
  20:	4608      	mov	r0, r1
  22:	781b      	ldrb	r3, [r3, #0]
  24:	f7ff fffe 	bl	0 <tusb_rhport_init>
  28:	4828      	ldr	r0, [pc, #160]	@ (cc <stdio_usb_init+0xcc>)
  2a:	6803      	ldr	r3, [r0, #0]
  2c:	2b00      	cmp	r3, #0
  2e:	d047      	beq.n	c0 <stdio_usb_init+0xc0>
  30:	2001      	movs	r0, #1
  32:	f7ff fffe 	bl	0 <user_irq_claim_unused>
  36:	4603      	mov	r3, r0
  38:	4c25      	ldr	r4, [pc, #148]	@ (d0 <stdio_usb_init+0xd0>)
  3a:	4926      	ldr	r1, [pc, #152]	@ (d4 <stdio_usb_init+0xd4>)
  3c:	b2c0      	uxtb	r0, r0
  3e:	7023      	strb	r3, [r4, #0]
  40:	f7ff fffe 	bl	0 <irq_set_exclusive_handler>
  44:	7820      	ldrb	r0, [r4, #0]
  46:	2101      	movs	r1, #1
  48:	f7ff fffe 	bl	0 <irq_set_enabled>
  4c:	200e      	movs	r0, #14
  4e:	f7ff fffe 	bl	0 <irq_has_shared_handler>
  52:	bb40      	cbnz	r0, a6 <stdio_usb_init+0xa6>
  54:	4b20      	ldr	r3, [pc, #128]	@ (d8 <stdio_usb_init+0xd8>)
  56:	2501      	movs	r5, #1
  58:	e9c3 0000 	strd	r0, r0, [r3]
  5c:	f7ff fffe 	bl	0 <alarm_pool_get_default>
  60:	4604      	mov	r4, r0
  62:	f7ff fffe 	bl	0 <time_us_64>
  66:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
  6a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
  6e:	f510 727a 	adds.w	r2, r0, #1000	@ 0x3e8
  72:	f141 0300 	adc.w	r3, r1, #0
  76:	4596      	cmp	lr, r2
  78:	eb7c 0103 	sbcs.w	r1, ip, r3
  7c:	f04f 0100 	mov.w	r1, #0
  80:	4620      	mov	r0, r4
  82:	4c16      	ldr	r4, [pc, #88]	@ (dc <stdio_usb_init+0xdc>)
  84:	bf3c      	itt	cc
  86:	4672      	movcc	r2, lr
  88:	4663      	movcc	r3, ip
  8a:	e9cd 1501 	strd	r1, r5, [sp, #4]
  8e:	9400      	str	r4, [sp, #0]
  90:	f7ff fffe 	bl	0 <alarm_pool_add_alarm_at>
  94:	2800      	cmp	r0, #0
  96:	dbbe      	blt.n	16 <stdio_usb_init+0x16>
  98:	2101      	movs	r1, #1
  9a:	4811      	ldr	r0, [pc, #68]	@ (e0 <stdio_usb_init+0xe0>)
  9c:	f7ff fffe 	bl	0 <stdio_set_driver_enabled>
  a0:	2001      	movs	r0, #1
  a2:	b005      	add	sp, #20
  a4:	bd30      	pop	{r4, r5, pc}
  a6:	2001      	movs	r0, #1
  a8:	f7ff fffe 	bl	0 <spin_lock_claim_unused>
  ac:	4601      	mov	r1, r0
  ae:	480a      	ldr	r0, [pc, #40]	@ (d8 <stdio_usb_init+0xd8>)
  b0:	f7ff fffe 	bl	0 <critical_section_init_with_lock_num>
  b4:	2200      	movs	r2, #0
  b6:	200e      	movs	r0, #14
  b8:	490a      	ldr	r1, [pc, #40]	@ (e4 <stdio_usb_init+0xe4>)
  ba:	f7ff fffe 	bl	0 <irq_add_shared_handler>
  be:	e7eb      	b.n	98 <stdio_usb_init+0x98>
  c0:	f7ff fffe 	bl	0 <mutex_init>
  c4:	e7b4      	b.n	30 <stdio_usb_init+0x30>
  c6:	bf00      	nop
	...

Disassembly of section .text.stdio_usb_deinit:

00000000 <stdio_usb_deinit>:
   0:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
   4:	b510      	push	{r4, lr}
   6:	681c      	ldr	r4, [r3, #0]
   8:	f7ff fffe 	bl	0 <alarm_pool_get_default>
   c:	f7ff fffe 	bl	0 <alarm_pool_core_num>
  10:	42a0      	cmp	r0, r4
  12:	d001      	beq.n	18 <stdio_usb_deinit+0x18>
  14:	2000      	movs	r0, #0
  16:	bd10      	pop	{r4, pc}
  18:	2100      	movs	r1, #0
  1a:	4811      	ldr	r0, [pc, #68]	@ (60 <stdio_usb_deinit+0x60>)
  1c:	f7ff fffe 	bl	0 <stdio_set_driver_enabled>
  20:	206e      	movs	r0, #110	@ 0x6e
  22:	f7ff fffe 	bl	0 <sleep_ms>
  26:	200e      	movs	r0, #14
  28:	f7ff fffe 	bl	0 <irq_has_shared_handler>
  2c:	b948      	cbnz	r0, 42 <stdio_usb_deinit+0x42>
  2e:	4c0d      	ldr	r4, [pc, #52]	@ (64 <stdio_usb_deinit+0x64>)
  30:	2100      	movs	r1, #0
  32:	7820      	ldrb	r0, [r4, #0]
  34:	f7ff fffe 	bl	0 <irq_set_enabled>
  38:	7820      	ldrb	r0, [r4, #0]
  3a:	f7ff fffe 	bl	0 <user_irq_unclaim>
  3e:	2001      	movs	r0, #1
  40:	bd10      	pop	{r4, pc}
  42:	4c09      	ldr	r4, [pc, #36]	@ (68 <stdio_usb_deinit+0x68>)
  44:	4b09      	ldr	r3, [pc, #36]	@ (6c <stdio_usb_deinit+0x6c>)
  46:	6820      	ldr	r0, [r4, #0]
  48:	1ac0      	subs	r0, r0, r3
  4a:	f7ff fffe 	bl	0 <spin_lock_unclaim>
  4e:	4620      	mov	r0, r4
  50:	f7ff fffe 	bl	0 <critical_section_deinit>
  54:	200e      	movs	r0, #14
  56:	4906      	ldr	r1, [pc, #24]	@ (70 <stdio_usb_deinit+0x70>)
  58:	f7ff fffe 	bl	0 <irq_remove_handler>
  5c:	e7e7      	b.n	2e <stdio_usb_deinit+0x2e>
  5e:	bf00      	nop
	...

Disassembly of section .text.stdio_usb_connected:

00000000 <stdio_usb_connected>:
   0:	2000      	movs	r0, #0
   2:	f7ff bffe 	b.w	0 <tud_cdc_n_connected>
   6:	bf00      	nop

stdio_usb_descriptors.c.o:     file format elf32-littlearm


Disassembly of section .text.tud_descriptor_device_cb:

00000000 <tud_descriptor_device_cb>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <tud_descriptor_device_cb+0x4>)
   2:	4770      	bx	lr
   4:	00000000 	.word	0x00000000

Disassembly of section .text.tud_descriptor_configuration_cb:

00000000 <tud_descriptor_configuration_cb>:
   0:	4800      	ldr	r0, [pc, #0]	@ (4 <tud_descriptor_configuration_cb+0x4>)
   2:	4770      	bx	lr
   4:	00000000 	.word	0x00000000

Disassembly of section .text.tud_descriptor_string_cb:

00000000 <tud_descriptor_string_cb>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4b18      	ldr	r3, [pc, #96]	@ (64 <tud_descriptor_string_cb+0x64>)
   4:	4604      	mov	r4, r0
   6:	781a      	ldrb	r2, [r3, #0]
   8:	b30a      	cbz	r2, 4e <tud_descriptor_string_cb+0x4e>
   a:	b944      	cbnz	r4, 1e <tud_descriptor_string_cb+0x1e>
   c:	f240 4209 	movw	r2, #1033	@ 0x409
  10:	f44f 7341 	mov.w	r3, #772	@ 0x304
  14:	4d14      	ldr	r5, [pc, #80]	@ (68 <tud_descriptor_string_cb+0x68>)
  16:	806a      	strh	r2, [r5, #2]
  18:	4813      	ldr	r0, [pc, #76]	@ (68 <tud_descriptor_string_cb+0x68>)
  1a:	802b      	strh	r3, [r5, #0]
  1c:	bd38      	pop	{r3, r4, r5, pc}
  1e:	2c05      	cmp	r4, #5
  20:	d81a      	bhi.n	58 <tud_descriptor_string_cb+0x58>
  22:	4b12      	ldr	r3, [pc, #72]	@ (6c <tud_descriptor_string_cb+0x6c>)
  24:	4d10      	ldr	r5, [pc, #64]	@ (68 <tud_descriptor_string_cb+0x68>)
  26:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
  2a:	4628      	mov	r0, r5
  2c:	2300      	movs	r3, #0
  2e:	3901      	subs	r1, #1
  30:	e003      	b.n	3a <tud_descriptor_string_cb+0x3a>
  32:	2b13      	cmp	r3, #19
  34:	f820 2f02 	strh.w	r2, [r0, #2]!
  38:	d010      	beq.n	5c <tud_descriptor_string_cb+0x5c>
  3a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
  3e:	3301      	adds	r3, #1
  40:	b2db      	uxtb	r3, r3
  42:	2a00      	cmp	r2, #0
  44:	d1f5      	bne.n	32 <tud_descriptor_string_cb+0x32>
  46:	005b      	lsls	r3, r3, #1
  48:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
  4c:	e7e4      	b.n	18 <tud_descriptor_string_cb+0x18>
  4e:	2111      	movs	r1, #17
  50:	4618      	mov	r0, r3
  52:	f7ff fffe 	bl	0 <pico_get_unique_board_id_string>
  56:	e7d8      	b.n	a <tud_descriptor_string_cb+0xa>
  58:	2000      	movs	r0, #0
  5a:	bd38      	pop	{r3, r4, r5, pc}
  5c:	f44f 734a 	mov.w	r3, #808	@ 0x328
  60:	e7da      	b.n	18 <tud_descriptor_string_cb+0x18>
  62:	bf00      	nop
	...

unique_id.c.o:     file format elf32-littlearm


Disassembly of section .text.startup._retrieve_unique_id_on_boot:

00000000 <_retrieve_unique_id_on_boot>:
   0:	b500      	push	{lr}
   2:	f245 3047 	movw	r0, #21319	@ 0x5347
   6:	b08b      	sub	sp, #44	@ 0x2c
   8:	f7ff fffe 	bl	0 <rom_func_lookup>
   c:	2201      	movs	r2, #1
   e:	4603      	mov	r3, r0
  10:	2109      	movs	r1, #9
  12:	a801      	add	r0, sp, #4
  14:	4798      	blx	r3
  16:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
  1a:	4904      	ldr	r1, [pc, #16]	@ (2c <_retrieve_unique_id_on_boot+0x2c>)
  1c:	ba12      	rev	r2, r2
  1e:	ba1b      	rev	r3, r3
  20:	e9c1 2300 	strd	r2, r3, [r1]
  24:	b00b      	add	sp, #44	@ 0x2c
  26:	f85d fb04 	ldr.w	pc, [sp], #4
  2a:	bf00      	nop
  2c:	00000000 	.word	0x00000000

Disassembly of section .text.pico_get_unique_board_id:

00000000 <pico_get_unique_board_id>:
   0:	4603      	mov	r3, r0
   2:	4a02      	ldr	r2, [pc, #8]	@ (c <pico_get_unique_board_id+0xc>)
   4:	ca03      	ldmia	r2!, {r0, r1}
   6:	6018      	str	r0, [r3, #0]
   8:	6059      	str	r1, [r3, #4]
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.pico_get_unique_board_id_string:

00000000 <pico_get_unique_board_id_string>:
   0:	2901      	cmp	r1, #1
   2:	f101 33ff 	add.w	r3, r1, #4294967295	@ 0xffffffff
   6:	f000 80b3 	beq.w	170 <pico_get_unique_board_id_string+0x170>
   a:	495d      	ldr	r1, [pc, #372]	@ (180 <pico_get_unique_board_id_string+0x180>)
   c:	780a      	ldrb	r2, [r1, #0]
   e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  12:	2a9f      	cmp	r2, #159	@ 0x9f
  14:	bf8c      	ite	hi
  16:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  1a:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
  1e:	2b01      	cmp	r3, #1
  20:	f880 c000 	strb.w	ip, [r0]
  24:	f000 80a7 	beq.w	176 <pico_get_unique_board_id_string+0x176>
  28:	f002 020f 	and.w	r2, r2, #15
  2c:	2a09      	cmp	r2, #9
  2e:	bf8c      	ite	hi
  30:	3237      	addhi	r2, #55	@ 0x37
  32:	3230      	addls	r2, #48	@ 0x30
  34:	2b02      	cmp	r3, #2
  36:	7042      	strb	r2, [r0, #1]
  38:	f000 809d 	beq.w	176 <pico_get_unique_board_id_string+0x176>
  3c:	784a      	ldrb	r2, [r1, #1]
  3e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  42:	2a9f      	cmp	r2, #159	@ 0x9f
  44:	bf8c      	ite	hi
  46:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  4a:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
  4e:	2b03      	cmp	r3, #3
  50:	f880 c002 	strb.w	ip, [r0, #2]
  54:	f000 808f 	beq.w	176 <pico_get_unique_board_id_string+0x176>
  58:	f002 020f 	and.w	r2, r2, #15
  5c:	2a09      	cmp	r2, #9
  5e:	bf8c      	ite	hi
  60:	3237      	addhi	r2, #55	@ 0x37
  62:	3230      	addls	r2, #48	@ 0x30
  64:	2b04      	cmp	r3, #4
  66:	70c2      	strb	r2, [r0, #3]
  68:	f000 8085 	beq.w	176 <pico_get_unique_board_id_string+0x176>
  6c:	788a      	ldrb	r2, [r1, #2]
  6e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  72:	2a9f      	cmp	r2, #159	@ 0x9f
  74:	bf8c      	ite	hi
  76:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  7a:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
  7e:	2b05      	cmp	r3, #5
  80:	f880 c004 	strb.w	ip, [r0, #4]
  84:	d077      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  86:	f002 020f 	and.w	r2, r2, #15
  8a:	2a09      	cmp	r2, #9
  8c:	bf8c      	ite	hi
  8e:	3237      	addhi	r2, #55	@ 0x37
  90:	3230      	addls	r2, #48	@ 0x30
  92:	2b06      	cmp	r3, #6
  94:	7142      	strb	r2, [r0, #5]
  96:	d06e      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  98:	78ca      	ldrb	r2, [r1, #3]
  9a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  9e:	2a9f      	cmp	r2, #159	@ 0x9f
  a0:	bf8c      	ite	hi
  a2:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  a6:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
  aa:	2b07      	cmp	r3, #7
  ac:	f880 c006 	strb.w	ip, [r0, #6]
  b0:	d061      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  b2:	f002 020f 	and.w	r2, r2, #15
  b6:	2a09      	cmp	r2, #9
  b8:	bf8c      	ite	hi
  ba:	3237      	addhi	r2, #55	@ 0x37
  bc:	3230      	addls	r2, #48	@ 0x30
  be:	2b08      	cmp	r3, #8
  c0:	71c2      	strb	r2, [r0, #7]
  c2:	d058      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  c4:	790a      	ldrb	r2, [r1, #4]
  c6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  ca:	2a9f      	cmp	r2, #159	@ 0x9f
  cc:	bf8c      	ite	hi
  ce:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  d2:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
  d6:	2b09      	cmp	r3, #9
  d8:	f880 c008 	strb.w	ip, [r0, #8]
  dc:	d04b      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  de:	f002 020f 	and.w	r2, r2, #15
  e2:	2a09      	cmp	r2, #9
  e4:	bf8c      	ite	hi
  e6:	3237      	addhi	r2, #55	@ 0x37
  e8:	3230      	addls	r2, #48	@ 0x30
  ea:	2b0a      	cmp	r3, #10
  ec:	7242      	strb	r2, [r0, #9]
  ee:	d042      	beq.n	176 <pico_get_unique_board_id_string+0x176>
  f0:	794a      	ldrb	r2, [r1, #5]
  f2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
  f6:	2a9f      	cmp	r2, #159	@ 0x9f
  f8:	bf8c      	ite	hi
  fa:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
  fe:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
 102:	2b0b      	cmp	r3, #11
 104:	f880 c00a 	strb.w	ip, [r0, #10]
 108:	d035      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 10a:	f002 020f 	and.w	r2, r2, #15
 10e:	2a09      	cmp	r2, #9
 110:	bf8c      	ite	hi
 112:	3237      	addhi	r2, #55	@ 0x37
 114:	3230      	addls	r2, #48	@ 0x30
 116:	2b0c      	cmp	r3, #12
 118:	72c2      	strb	r2, [r0, #11]
 11a:	d02c      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 11c:	798a      	ldrb	r2, [r1, #6]
 11e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 122:	2a9f      	cmp	r2, #159	@ 0x9f
 124:	bf8c      	ite	hi
 126:	f10c 0c37 	addhi.w	ip, ip, #55	@ 0x37
 12a:	f10c 0c30 	addls.w	ip, ip, #48	@ 0x30
 12e:	2b0d      	cmp	r3, #13
 130:	f880 c00c 	strb.w	ip, [r0, #12]
 134:	d01f      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 136:	f002 020f 	and.w	r2, r2, #15
 13a:	2a09      	cmp	r2, #9
 13c:	bf8c      	ite	hi
 13e:	3237      	addhi	r2, #55	@ 0x37
 140:	3230      	addls	r2, #48	@ 0x30
 142:	2b0e      	cmp	r3, #14
 144:	7342      	strb	r2, [r0, #13]
 146:	d016      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 148:	79ca      	ldrb	r2, [r1, #7]
 14a:	0911      	lsrs	r1, r2, #4
 14c:	2a9f      	cmp	r2, #159	@ 0x9f
 14e:	bf8c      	ite	hi
 150:	3137      	addhi	r1, #55	@ 0x37
 152:	3130      	addls	r1, #48	@ 0x30
 154:	2b0f      	cmp	r3, #15
 156:	7381      	strb	r1, [r0, #14]
 158:	d00d      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 15a:	f002 020f 	and.w	r2, r2, #15
 15e:	2a09      	cmp	r2, #9
 160:	bf94      	ite	ls
 162:	3230      	addls	r2, #48	@ 0x30
 164:	3237      	addhi	r2, #55	@ 0x37
 166:	2b10      	cmp	r3, #16
 168:	73c2      	strb	r2, [r0, #15]
 16a:	bf18      	it	ne
 16c:	3010      	addne	r0, #16
 16e:	d002      	beq.n	176 <pico_get_unique_board_id_string+0x176>
 170:	2300      	movs	r3, #0
 172:	7003      	strb	r3, [r0, #0]
 174:	4770      	bx	lr
 176:	4418      	add	r0, r3
 178:	2300      	movs	r3, #0
 17a:	7003      	strb	r3, [r0, #0]
 17c:	4770      	bx	lr
 17e:	bf00      	nop
 180:	00000000 	.word	0x00000000

flash.c.o:     file format elf32-littlearm


Disassembly of section .time_critical.flash_init_boot2_copyout:

00000000 <flash_init_boot2_copyout>:
   0:	b410      	push	{r4}
   2:	4c0a      	ldr	r4, [pc, #40]	@ (2c <flash_init_boot2_copyout+0x2c>)
   4:	7823      	ldrb	r3, [r4, #0]
   6:	b96b      	cbnz	r3, 24 <flash_init_boot2_copyout+0x24>
   8:	4b09      	ldr	r3, [pc, #36]	@ (30 <flash_init_boot2_copyout+0x30>)
   a:	f1c3 4180 	rsb	r1, r3, #1073741824	@ 0x40000000
   e:	f503 7080 	add.w	r0, r3, #256	@ 0x100
  12:	f501 2160 	add.w	r1, r1, #917504	@ 0xe0000
  16:	58ca      	ldr	r2, [r1, r3]
  18:	f843 2f04 	str.w	r2, [r3, #4]!
  1c:	4283      	cmp	r3, r0
  1e:	d1fa      	bne.n	16 <flash_init_boot2_copyout+0x16>
  20:	2301      	movs	r3, #1
  22:	7023      	strb	r3, [r4, #0]
  24:	f85d 4b04 	ldr.w	r4, [sp], #4
  28:	4770      	bx	lr
  2a:	bf00      	nop
  2c:	00000000 	.word	0x00000000
  30:	fffffffc 	.word	0xfffffffc

Disassembly of section .time_critical.flash_enable_xip_via_boot2:

00000000 <flash_enable_xip_via_boot2>:
   0:	4b00      	ldr	r3, [pc, #0]	@ (4 <flash_enable_xip_via_boot2+0x4>)
   2:	4718      	bx	r3
   4:	00000001 	.word	0x00000001

Disassembly of section .time_critical.flash_rp2350_save_qmi_cs1:

00000000 <flash_rp2350_save_qmi_cs1>:
   0:	4b03      	ldr	r3, [pc, #12]	@ (10 <flash_rp2350_save_qmi_cs1+0x10>)
   2:	6a1a      	ldr	r2, [r3, #32]
   4:	6002      	str	r2, [r0, #0]
   6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
   8:	6042      	str	r2, [r0, #4]
   a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   c:	6083      	str	r3, [r0, #8]
   e:	4770      	bx	lr
  10:	400d0000 	.word	0x400d0000

Disassembly of section .time_critical.flash_devinfo_ptr:

00000000 <flash_devinfo_ptr>:
   0:	b508      	push	{r3, lr}
   2:	2300      	movs	r3, #0
   4:	2140      	movs	r1, #64	@ 0x40
   6:	8adb      	ldrh	r3, [r3, #22]
   8:	f244 4046 	movw	r0, #17478	@ 0x4446
   c:	4798      	blx	r3
   e:	6800      	ldr	r0, [r0, #0]
  10:	bd08      	pop	{r3, pc}
  12:	bf00      	nop

Disassembly of section .time_critical.flash_cs_force:

00000000 <flash_cs_force.constprop.0>:
   0:	2204      	movs	r2, #4
   2:	4b01      	ldr	r3, [pc, #4]	@ (8 <flash_cs_force.constprop.0+0x8>)
   4:	601a      	str	r2, [r3, #0]
   6:	4770      	bx	lr
   8:	400d3000 	.word	0x400d3000

0000000c <flash_cs_force.constprop.1>:
   c:	2204      	movs	r2, #4
   e:	4b01      	ldr	r3, [pc, #4]	@ (14 <flash_cs_force.constprop.1+0x8>)
  10:	601a      	str	r2, [r3, #0]
  12:	4770      	bx	lr
  14:	400d2000 	.word	0x400d2000

Disassembly of section .time_critical.flash_flush_cache:

00000000 <flash_flush_cache>:
   0:	2300      	movs	r3, #0
   2:	b510      	push	{r4, lr}
   4:	8adb      	ldrh	r3, [r3, #22]
   6:	2200      	movs	r2, #0
   8:	e842 f200 	tt	r2, r2
   c:	0252      	lsls	r2, r2, #9
   e:	bf54      	ite	pl
  10:	2110      	movpl	r1, #16
  12:	2104      	movmi	r1, #4
  14:	f244 3046 	movw	r0, #17222	@ 0x4346
  18:	4798      	blx	r3
  1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  1e:	4700      	bx	r0

Disassembly of section .time_critical.flash_devinfo_get_cs_size:

00000000 <flash_devinfo_get_cs_size>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <flash_devinfo_get_cs_size>
   8:	b11c      	cbz	r4, 12 <flash_devinfo_get_cs_size+0x12>
   a:	8800      	ldrh	r0, [r0, #0]
   c:	f3c0 3003 	ubfx	r0, r0, #12, #4
  10:	bd10      	pop	{r4, pc}
  12:	200a      	movs	r0, #10
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop

Disassembly of section .time_critical.flash_rp2350_restore_qmi_cs1:

00000000 <flash_rp2350_restore_qmi_cs1>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	2001      	movs	r0, #1
   6:	f7ff fffe 	bl	0 <flash_rp2350_restore_qmi_cs1>
   a:	b938      	cbnz	r0, 1c <flash_rp2350_restore_qmi_cs1+0x1c>
   c:	6822      	ldr	r2, [r4, #0]
   e:	4b07      	ldr	r3, [pc, #28]	@ (2c <flash_rp2350_restore_qmi_cs1+0x2c>)
  10:	621a      	str	r2, [r3, #32]
  12:	6862      	ldr	r2, [r4, #4]
  14:	629a      	str	r2, [r3, #40]	@ 0x28
  16:	68a2      	ldr	r2, [r4, #8]
  18:	625a      	str	r2, [r3, #36]	@ 0x24
  1a:	bd10      	pop	{r4, pc}
  1c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
  20:	f24a 0202 	movw	r2, #40962	@ 0xa002
  24:	4b01      	ldr	r3, [pc, #4]	@ (2c <flash_rp2350_restore_qmi_cs1+0x2c>)
  26:	62d9      	str	r1, [r3, #44]	@ 0x2c
  28:	631a      	str	r2, [r3, #48]	@ 0x30
  2a:	bd10      	pop	{r4, pc}
  2c:	400d0000 	.word	0x400d0000

Disassembly of section .time_critical.flash_range_erase:

00000000 <flash_range_erase>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	1843      	adds	r3, r0, r1
   6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
   a:	4604      	mov	r4, r0
   c:	460d      	mov	r5, r1
   e:	b085      	sub	sp, #20
  10:	d84b      	bhi.n	aa <flash_range_erase+0xaa>
  12:	2300      	movs	r3, #0
  14:	8adb      	ldrh	r3, [r3, #22]
  16:	2200      	movs	r2, #0
  18:	e842 f200 	tt	r2, r2
  1c:	0256      	lsls	r6, r2, #9
  1e:	bf54      	ite	pl
  20:	2110      	movpl	r1, #16
  22:	2104      	movmi	r1, #4
  24:	f244 6049 	movw	r0, #17993	@ 0x4649
  28:	4798      	blx	r3
  2a:	2300      	movs	r3, #0
  2c:	4681      	mov	r9, r0
  2e:	8adb      	ldrh	r3, [r3, #22]
  30:	2200      	movs	r2, #0
  32:	e842 f200 	tt	r2, r2
  36:	0250      	lsls	r0, r2, #9
  38:	bf54      	ite	pl
  3a:	2110      	movpl	r1, #16
  3c:	2104      	movmi	r1, #4
  3e:	f645 0045 	movw	r0, #22597	@ 0x5845
  42:	4798      	blx	r3
  44:	2300      	movs	r3, #0
  46:	4680      	mov	r8, r0
  48:	8adb      	ldrh	r3, [r3, #22]
  4a:	2200      	movs	r2, #0
  4c:	e842 f200 	tt	r2, r2
  50:	0251      	lsls	r1, r2, #9
  52:	bf54      	ite	pl
  54:	2110      	movpl	r1, #16
  56:	2104      	movmi	r1, #4
  58:	f244 5052 	movw	r0, #17746	@ 0x4552
  5c:	4798      	blx	r3
  5e:	2300      	movs	r3, #0
  60:	4607      	mov	r7, r0
  62:	8adb      	ldrh	r3, [r3, #22]
  64:	2200      	movs	r2, #0
  66:	e842 f200 	tt	r2, r2
  6a:	0252      	lsls	r2, r2, #9
  6c:	bf54      	ite	pl
  6e:	2110      	movpl	r1, #16
  70:	2104      	movmi	r1, #4
  72:	f244 3046 	movw	r0, #17222	@ 0x4346
  76:	4798      	blx	r3
  78:	4606      	mov	r6, r0
  7a:	f7ff fffe 	bl	0 <flash_range_erase>
  7e:	f7ff fffe 	bl	0 <xip_cache_clean_all>
  82:	a801      	add	r0, sp, #4
  84:	f7ff fffe 	bl	0 <flash_range_erase>
  88:	47c8      	blx	r9
  8a:	47c0      	blx	r8
  8c:	23d8      	movs	r3, #216	@ 0xd8
  8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  92:	4629      	mov	r1, r5
  94:	4620      	mov	r0, r4
  96:	47b8      	blx	r7
  98:	47b0      	blx	r6
  9a:	f7ff fffe 	bl	0 <flash_range_erase>
  9e:	a801      	add	r0, sp, #4
  a0:	f7ff fffe 	bl	0 <flash_range_erase>
  a4:	b005      	add	sp, #20
  a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  aa:	f7ff fffe 	bl	0 <hard_assertion_failure>
  ae:	e7b0      	b.n	12 <flash_range_erase+0x12>

Disassembly of section .time_critical.flash_range_program:

00000000 <flash_range_program>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	1883      	adds	r3, r0, r2
   6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
   a:	4604      	mov	r4, r0
   c:	4615      	mov	r5, r2
   e:	4688      	mov	r8, r1
  10:	b084      	sub	sp, #16
  12:	d849      	bhi.n	a8 <flash_range_program+0xa8>
  14:	2300      	movs	r3, #0
  16:	8adb      	ldrh	r3, [r3, #22]
  18:	2200      	movs	r2, #0
  1a:	e842 f200 	tt	r2, r2
  1e:	0256      	lsls	r6, r2, #9
  20:	bf54      	ite	pl
  22:	2110      	movpl	r1, #16
  24:	2104      	movmi	r1, #4
  26:	f244 6049 	movw	r0, #17993	@ 0x4649
  2a:	4798      	blx	r3
  2c:	2300      	movs	r3, #0
  2e:	4682      	mov	sl, r0
  30:	8adb      	ldrh	r3, [r3, #22]
  32:	2200      	movs	r2, #0
  34:	e842 f200 	tt	r2, r2
  38:	0250      	lsls	r0, r2, #9
  3a:	bf54      	ite	pl
  3c:	2110      	movpl	r1, #16
  3e:	2104      	movmi	r1, #4
  40:	f645 0045 	movw	r0, #22597	@ 0x5845
  44:	4798      	blx	r3
  46:	2300      	movs	r3, #0
  48:	4681      	mov	r9, r0
  4a:	8adb      	ldrh	r3, [r3, #22]
  4c:	2200      	movs	r2, #0
  4e:	e842 f200 	tt	r2, r2
  52:	0251      	lsls	r1, r2, #9
  54:	bf54      	ite	pl
  56:	2110      	movpl	r1, #16
  58:	2104      	movmi	r1, #4
  5a:	f245 0052 	movw	r0, #20562	@ 0x5052
  5e:	4798      	blx	r3
  60:	2300      	movs	r3, #0
  62:	4607      	mov	r7, r0
  64:	8adb      	ldrh	r3, [r3, #22]
  66:	2200      	movs	r2, #0
  68:	e842 f200 	tt	r2, r2
  6c:	0252      	lsls	r2, r2, #9
  6e:	bf54      	ite	pl
  70:	2110      	movpl	r1, #16
  72:	2104      	movmi	r1, #4
  74:	f244 3046 	movw	r0, #17222	@ 0x4346
  78:	4798      	blx	r3
  7a:	4606      	mov	r6, r0
  7c:	f7ff fffe 	bl	0 <flash_range_program>
  80:	f7ff fffe 	bl	0 <xip_cache_clean_all>
  84:	a801      	add	r0, sp, #4
  86:	f7ff fffe 	bl	0 <flash_range_program>
  8a:	47d0      	blx	sl
  8c:	47c8      	blx	r9
  8e:	462a      	mov	r2, r5
  90:	4641      	mov	r1, r8
  92:	4620      	mov	r0, r4
  94:	47b8      	blx	r7
  96:	47b0      	blx	r6
  98:	f7ff fffe 	bl	0 <flash_range_program>
  9c:	a801      	add	r0, sp, #4
  9e:	f7ff fffe 	bl	0 <flash_range_program>
  a2:	b004      	add	sp, #16
  a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  a8:	f7ff fffe 	bl	0 <hard_assertion_failure>
  ac:	e7b2      	b.n	14 <flash_range_program+0x14>
  ae:	bf00      	nop

Disassembly of section .time_critical.flash_do_cmd:

00000000 <flash_do_cmd>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	2400      	movs	r4, #0
   6:	4617      	mov	r7, r2
   8:	b085      	sub	sp, #20
   a:	4606      	mov	r6, r0
   c:	4689      	mov	r9, r1
   e:	8ae2      	ldrh	r2, [r4, #22]
  10:	2300      	movs	r3, #0
  12:	e843 f300 	tt	r3, r3
  16:	025d      	lsls	r5, r3, #9
  18:	bf54      	ite	pl
  1a:	2110      	movpl	r1, #16
  1c:	2104      	movmi	r1, #4
  1e:	f244 6049 	movw	r0, #17993	@ 0x4649
  22:	4790      	blx	r2
  24:	2300      	movs	r3, #0
  26:	4605      	mov	r5, r0
  28:	8ada      	ldrh	r2, [r3, #22]
  2a:	2300      	movs	r3, #0
  2c:	e843 f300 	tt	r3, r3
  30:	025c      	lsls	r4, r3, #9
  32:	bf54      	ite	pl
  34:	2110      	movpl	r1, #16
  36:	2104      	movmi	r1, #4
  38:	f645 0045 	movw	r0, #22597	@ 0x5845
  3c:	4790      	blx	r2
  3e:	2300      	movs	r3, #0
  40:	4604      	mov	r4, r0
  42:	8ada      	ldrh	r2, [r3, #22]
  44:	2300      	movs	r3, #0
  46:	e843 f300 	tt	r3, r3
  4a:	0258      	lsls	r0, r3, #9
  4c:	bf54      	ite	pl
  4e:	2110      	movpl	r1, #16
  50:	2104      	movmi	r1, #4
  52:	f244 3046 	movw	r0, #17222	@ 0x4346
  56:	4790      	blx	r2
  58:	4680      	mov	r8, r0
  5a:	f7ff fffe 	bl	0 <flash_do_cmd>
  5e:	f7ff fffe 	bl	0 <xip_cache_clean_all>
  62:	a801      	add	r0, sp, #4
  64:	f7ff fffe 	bl	0 <flash_do_cmd>
  68:	47a8      	blx	r5
  6a:	47a0      	blx	r4
  6c:	f7ff fffe 	bl	c <flash_do_cmd+0xc>
  70:	2201      	movs	r2, #1
  72:	463c      	mov	r4, r7
  74:	4b21      	ldr	r3, [pc, #132]	@ (fc <flash_do_cmd+0xfc>)
  76:	601a      	str	r2, [r3, #0]
  78:	4a21      	ldr	r2, [pc, #132]	@ (100 <flash_do_cmd+0x100>)
  7a:	b337      	cbz	r7, ca <flash_do_cmd+0xca>
  7c:	6813      	ldr	r3, [r2, #0]
  7e:	0559      	lsls	r1, r3, #21
  80:	f403 3580 	and.w	r5, r3, #65536	@ 0x10000
  84:	d508      	bpl.n	98 <flash_do_cmd+0x98>
  86:	2d00      	cmp	r5, #0
  88:	d1f7      	bne.n	7a <flash_do_cmd+0x7a>
  8a:	bb6c      	cbnz	r4, e8 <flash_do_cmd+0xe8>
  8c:	6813      	ldr	r3, [r2, #0]
  8e:	2400      	movs	r4, #0
  90:	0559      	lsls	r1, r3, #21
  92:	f403 3580 	and.w	r5, r3, #65536	@ 0x10000
  96:	d4f6      	bmi.n	86 <flash_do_cmd+0x86>
  98:	4633      	mov	r3, r6
  9a:	f813 1b01 	ldrb.w	r1, [r3], #1
  9e:	3f01      	subs	r7, #1
  a0:	6051      	str	r1, [r2, #4]
  a2:	b97d      	cbnz	r5, c4 <flash_do_cmd+0xc4>
  a4:	bb0c      	cbnz	r4, ea <flash_do_cmd+0xea>
  a6:	b9ef      	cbnz	r7, e4 <flash_do_cmd+0xe4>
  a8:	2201      	movs	r2, #1
  aa:	4b16      	ldr	r3, [pc, #88]	@ (104 <flash_do_cmd+0x104>)
  ac:	601a      	str	r2, [r3, #0]
  ae:	f7ff fffe 	bl	0 <flash_do_cmd>
  b2:	47c0      	blx	r8
  b4:	f7ff fffe 	bl	0 <flash_do_cmd>
  b8:	a801      	add	r0, sp, #4
  ba:	f7ff fffe 	bl	0 <flash_do_cmd>
  be:	b005      	add	sp, #20
  c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  c4:	461e      	mov	r6, r3
  c6:	2f00      	cmp	r7, #0
  c8:	d1d8      	bne.n	7c <flash_do_cmd+0x7c>
  ca:	4a0d      	ldr	r2, [pc, #52]	@ (100 <flash_do_cmd+0x100>)
  cc:	2c00      	cmp	r4, #0
  ce:	d0eb      	beq.n	a8 <flash_do_cmd+0xa8>
  d0:	6813      	ldr	r3, [r2, #0]
  d2:	03db      	lsls	r3, r3, #15
  d4:	d4fc      	bmi.n	d0 <flash_do_cmd+0xd0>
  d6:	4649      	mov	r1, r9
  d8:	6893      	ldr	r3, [r2, #8]
  da:	3c01      	subs	r4, #1
  dc:	f801 3b01 	strb.w	r3, [r1], #1
  e0:	4689      	mov	r9, r1
  e2:	e7f3      	b.n	cc <flash_do_cmd+0xcc>
  e4:	461e      	mov	r6, r3
  e6:	e7d1      	b.n	8c <flash_do_cmd+0x8c>
  e8:	4633      	mov	r3, r6
  ea:	4649      	mov	r1, r9
  ec:	461e      	mov	r6, r3
  ee:	4b04      	ldr	r3, [pc, #16]	@ (100 <flash_do_cmd+0x100>)
  f0:	3c01      	subs	r4, #1
  f2:	689b      	ldr	r3, [r3, #8]
  f4:	f801 3b01 	strb.w	r3, [r1], #1
  f8:	4689      	mov	r9, r1
  fa:	e7be      	b.n	7a <flash_do_cmd+0x7a>
  fc:	400d2000 	.word	0x400d2000
 100:	400d0000 	.word	0x400d0000
 104:	400d3000 	.word	0x400d3000

Disassembly of section .text.flash_get_unique_id:

00000000 <flash_get_unique_id>:
   0:	2300      	movs	r3, #0
   2:	f04f 0c4b 	mov.w	ip, #75	@ 0x4b
   6:	b510      	push	{r4, lr}
   8:	b088      	sub	sp, #32
   a:	4604      	mov	r4, r0
   c:	220d      	movs	r2, #13
   e:	4668      	mov	r0, sp
  10:	a904      	add	r1, sp, #16
  12:	9300      	str	r3, [sp, #0]
  14:	e9cd 3301 	strd	r3, r3, [sp, #4]
  18:	e9cd 3305 	strd	r3, r3, [sp, #20]
  1c:	9304      	str	r3, [sp, #16]
  1e:	f88d 300c 	strb.w	r3, [sp, #12]
  22:	f88d 301c 	strb.w	r3, [sp, #28]
  26:	f88d c000 	strb.w	ip, [sp]
  2a:	f7ff fffe 	bl	0 <flash_get_unique_id>
  2e:	f8dd 2015 	ldr.w	r2, [sp, #21]
  32:	f8dd 3019 	ldr.w	r3, [sp, #25]
  36:	6022      	str	r2, [r4, #0]
  38:	6063      	str	r3, [r4, #4]
  3a:	b008      	add	sp, #32
  3c:	bd10      	pop	{r4, pc}
  3e:	bf00      	nop

Disassembly of section .text.flash_devinfo_set_cs_size:

00000000 <flash_devinfo_set_cs_size>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	2800      	cmp	r0, #0
   4:	460c      	mov	r4, r1
   6:	bf15      	itete	ne
   8:	f44f 4570 	movne.w	r5, #61440	@ 0xf000
   c:	f44f 6570 	moveq.w	r5, #3840	@ 0xf00
  10:	260c      	movne	r6, #12
  12:	2608      	moveq	r6, #8
  14:	f7ff fffe 	bl	0 <flash_devinfo_set_cs_size>
  18:	8803      	ldrh	r3, [r0, #0]
  1a:	40b4      	lsls	r4, r6
  1c:	b29b      	uxth	r3, r3
  1e:	4063      	eors	r3, r4
  20:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
  24:	401d      	ands	r5, r3
  26:	8005      	strh	r5, [r0, #0]
  28:	bd70      	pop	{r4, r5, r6, pc}
  2a:	bf00      	nop

Disassembly of section .text.flash_devinfo_get_d8h_erase_supported:

00000000 <flash_devinfo_get_d8h_erase_supported>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <flash_devinfo_get_d8h_erase_supported>
   6:	8800      	ldrh	r0, [r0, #0]
   8:	f3c0 10c0 	ubfx	r0, r0, #7, #1
   c:	bd08      	pop	{r3, pc}
   e:	bf00      	nop

Disassembly of section .text.flash_devinfo_set_d8h_erase_supported:

00000000 <flash_devinfo_set_d8h_erase_supported>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <flash_devinfo_set_d8h_erase_supported>
   8:	8802      	ldrh	r2, [r0, #0]
   a:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
   e:	ea82 10c4 	eor.w	r0, r2, r4, lsl #7
  12:	f000 0080 	and.w	r0, r0, #128	@ 0x80
  16:	8018      	strh	r0, [r3, #0]
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop

Disassembly of section .text.flash_devinfo_get_cs_gpio:

00000000 <flash_devinfo_get_cs_gpio>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <flash_devinfo_get_cs_gpio>
   6:	8800      	ldrh	r0, [r0, #0]
   8:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
   c:	bd08      	pop	{r3, pc}
   e:	bf00      	nop

Disassembly of section .text.flash_devinfo_set_cs_gpio:

00000000 <flash_devinfo_set_cs_gpio>:
   0:	b510      	push	{r4, lr}
   2:	460c      	mov	r4, r1
   4:	f7ff fffe 	bl	0 <flash_devinfo_set_cs_gpio>
   8:	8803      	ldrh	r3, [r0, #0]
   a:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
   e:	405c      	eors	r4, r3
  10:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
  14:	8004      	strh	r4, [r0, #0]
  16:	bd10      	pop	{r4, pc}

xip_cache.c.o:     file format elf32-littlearm


Disassembly of section .time_critical.xip_cache_maintain:

00000000 <xip_cache_maintain>:
   0:	4401      	add	r1, r0
   2:	4288      	cmp	r0, r1
   4:	d206      	bcs.n	14 <xip_cache_maintain+0x14>
   6:	2300      	movs	r3, #0
   8:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
   c:	5413      	strb	r3, [r2, r0]
   e:	3008      	adds	r0, #8
  10:	4281      	cmp	r1, r0
  12:	d8fb      	bhi.n	c <xip_cache_maintain+0xc>
  14:	f3bf 8f4f 	dsb	sy
  18:	f3bf 8f6f 	isb	sy
  1c:	4770      	bx	lr
  1e:	bf00      	nop

Disassembly of section .time_critical.xip_cache_invalidate_all:

00000000 <xip_cache_invalidate_all>:
   0:	2200      	movs	r2, #0
   2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
   6:	4801      	ldr	r0, [pc, #4]	@ (c <xip_cache_invalidate_all+0xc>)
   8:	f7ff bffe 	b.w	0 <xip_cache_invalidate_all>
   c:	03ffc000 	.word	0x03ffc000

Disassembly of section .time_critical.xip_cache_invalidate_range:

00000000 <xip_cache_invalidate_range>:
   0:	2202      	movs	r2, #2
   2:	f7ff bffe 	b.w	0 <xip_cache_invalidate_range>
   6:	bf00      	nop

Disassembly of section .time_critical.xip_cache_clean_all:

00000000 <xip_cache_clean_all>:
   0:	2201      	movs	r2, #1
   2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
   6:	4801      	ldr	r0, [pc, #4]	@ (c <xip_cache_clean_all+0xc>)
   8:	f7ff bffe 	b.w	0 <xip_cache_clean_all>
   c:	03ffc000 	.word	0x03ffc000

Disassembly of section .time_critical.xip_cache_clean_range:

00000000 <xip_cache_clean_range>:
   0:	2203      	movs	r2, #3
   2:	f7ff bffe 	b.w	0 <xip_cache_clean_range>
   6:	bf00      	nop

Disassembly of section .time_critical.xip_cache_pin_range:

00000000 <xip_cache_pin_range>:
   0:	2207      	movs	r2, #7
   2:	f7ff bffe 	b.w	0 <xip_cache_pin_range>
   6:	bf00      	nop

dcd_rp2040.c.o:     file format elf32-littlearm


Disassembly of section .time_critical.reset_non_control_endpoints:

00000000 <reset_non_control_endpoints>:
   0:	2100      	movs	r1, #0
   2:	b508      	push	{r3, lr}
   4:	4b13      	ldr	r3, [pc, #76]	@ (54 <reset_non_control_endpoints+0x54>)
   6:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
   a:	6099      	str	r1, [r3, #8]
   c:	4812      	ldr	r0, [pc, #72]	@ (58 <reset_non_control_endpoints+0x58>)
   e:	60d9      	str	r1, [r3, #12]
  10:	6119      	str	r1, [r3, #16]
  12:	6159      	str	r1, [r3, #20]
  14:	6199      	str	r1, [r3, #24]
  16:	61d9      	str	r1, [r3, #28]
  18:	6219      	str	r1, [r3, #32]
  1a:	6259      	str	r1, [r3, #36]	@ 0x24
  1c:	6299      	str	r1, [r3, #40]	@ 0x28
  1e:	62d9      	str	r1, [r3, #44]	@ 0x2c
  20:	6319      	str	r1, [r3, #48]	@ 0x30
  22:	6359      	str	r1, [r3, #52]	@ 0x34
  24:	6399      	str	r1, [r3, #56]	@ 0x38
  26:	63d9      	str	r1, [r3, #60]	@ 0x3c
  28:	6419      	str	r1, [r3, #64]	@ 0x40
  2a:	6459      	str	r1, [r3, #68]	@ 0x44
  2c:	6499      	str	r1, [r3, #72]	@ 0x48
  2e:	64d9      	str	r1, [r3, #76]	@ 0x4c
  30:	6519      	str	r1, [r3, #80]	@ 0x50
  32:	6559      	str	r1, [r3, #84]	@ 0x54
  34:	6599      	str	r1, [r3, #88]	@ 0x58
  36:	65d9      	str	r1, [r3, #92]	@ 0x5c
  38:	6619      	str	r1, [r3, #96]	@ 0x60
  3a:	6659      	str	r1, [r3, #100]	@ 0x64
  3c:	6699      	str	r1, [r3, #104]	@ 0x68
  3e:	66d9      	str	r1, [r3, #108]	@ 0x6c
  40:	6719      	str	r1, [r3, #112]	@ 0x70
  42:	6759      	str	r1, [r3, #116]	@ 0x74
  44:	6799      	str	r1, [r3, #120]	@ 0x78
  46:	67d9      	str	r1, [r3, #124]	@ 0x7c
  48:	f7ff fffe 	bl	0 <memset>
  4c:	4b03      	ldr	r3, [pc, #12]	@ (5c <reset_non_control_endpoints+0x5c>)
  4e:	4a04      	ldr	r2, [pc, #16]	@ (60 <reset_non_control_endpoints+0x60>)
  50:	601a      	str	r2, [r3, #0]
  52:	bd08      	pop	{r3, pc}
  54:	50100000 	.word	0x50100000
  58:	00000040 	.word	0x00000040
  5c:	00000000 	.word	0x00000000
  60:	50100180 	.word	0x50100180

Disassembly of section .time_critical.hw_handle_buff_status:

00000000 <hw_handle_buff_status>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4b20      	ldr	r3, [pc, #128]	@ (88 <hw_handle_buff_status+0x88>)
   6:	b085      	sub	sp, #20
   8:	6d9e      	ldr	r6, [r3, #88]	@ 0x58
   a:	b30e      	cbz	r6, 50 <hw_handle_buff_status+0x50>
   c:	2400      	movs	r4, #0
   e:	2501      	movs	r5, #1
  10:	4f1e      	ldr	r7, [pc, #120]	@ (8c <hw_handle_buff_status+0x8c>)
  12:	e001      	b.n	18 <hw_handle_buff_status+0x18>
  14:	2c20      	cmp	r4, #32
  16:	d01b      	beq.n	50 <hw_handle_buff_status+0x50>
  18:	ea06 0305 	and.w	r3, r6, r5
  1c:	1c62      	adds	r2, r4, #1
  1e:	4621      	mov	r1, r4
  20:	46aa      	mov	sl, r5
  22:	b2d4      	uxtb	r4, r2
  24:	006d      	lsls	r5, r5, #1
  26:	2b00      	cmp	r3, #0
  28:	d0f4      	beq.n	14 <hw_handle_buff_status+0x14>
  2a:	2302      	movs	r3, #2
  2c:	f004 0801 	and.w	r8, r4, #1
  30:	ea4f 0951 	mov.w	r9, r1, lsr #1
  34:	fb13 8b09 	smlabb	fp, r3, r9, r8
  38:	4b15      	ldr	r3, [pc, #84]	@ (90 <hw_handle_buff_status+0x90>)
  3a:	eb07 1b4b 	add.w	fp, r7, fp, lsl #5
  3e:	4658      	mov	r0, fp
  40:	f8c3 a058 	str.w	sl, [r3, #88]	@ 0x58
  44:	f7ff fffe 	bl	0 <hw_endpoint_xfer_continue>
  48:	b928      	cbnz	r0, 56 <hw_handle_buff_status+0x56>
  4a:	ea36 060a 	bics.w	r6, r6, sl
  4e:	d1e1      	bne.n	14 <hw_handle_buff_status+0x14>
  50:	b005      	add	sp, #20
  52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
  5a:	f8ad 2004 	strh.w	r2, [sp, #4]
  5e:	2200      	movs	r2, #0
  60:	eb08 0349 	add.w	r3, r8, r9, lsl #1
  64:	eb07 1343 	add.w	r3, r7, r3, lsl #5
  68:	f88d 2009 	strb.w	r2, [sp, #9]
  6c:	789a      	ldrb	r2, [r3, #2]
  6e:	8adb      	ldrh	r3, [r3, #22]
  70:	a801      	add	r0, sp, #4
  72:	2101      	movs	r1, #1
  74:	f88d 2008 	strb.w	r2, [sp, #8]
  78:	9303      	str	r3, [sp, #12]
  7a:	f7ff fffe 	bl	0 <dcd_event_handler>
  7e:	4658      	mov	r0, fp
  80:	f7ff fffe 	bl	0 <hw_endpoint_reset_transfer>
  84:	e7e1      	b.n	4a <hw_handle_buff_status+0x4a>
  86:	bf00      	nop
  88:	50110000 	.word	0x50110000
  8c:	00000000 	.word	0x00000000
  90:	50113000 	.word	0x50113000

Disassembly of section .time_critical.dcd_rp2040_irq:

00000000 <dcd_rp2040_irq>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4bb2      	ldr	r3, [pc, #712]	@ (2cc <dcd_rp2040_irq+0x2cc>)
   4:	b085      	sub	sp, #20
   6:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
   a:	f415 3600 	ands.w	r6, r5, #131072	@ 0x20000
   e:	d074      	beq.n	fa <dcd_rp2040_irq+0xfa>
  10:	4baf      	ldr	r3, [pc, #700]	@ (2d0 <dcd_rp2040_irq+0x2d0>)
  12:	4cb0      	ldr	r4, [pc, #704]	@ (2d4 <dcd_rp2040_irq+0x2d4>)
  14:	6a99      	ldr	r1, [r3, #40]	@ 0x28
  16:	f894 303b 	ldrb.w	r3, [r4, #59]	@ 0x3b
  1a:	4aaf      	ldr	r2, [pc, #700]	@ (2d8 <dcd_rp2040_irq+0x2d8>)
  1c:	2b02      	cmp	r3, #2
  1e:	6011      	str	r1, [r2, #0]
  20:	f000 80f9 	beq.w	216 <dcd_rp2040_irq+0x216>
  24:	2600      	movs	r6, #0
  26:	f894 307b 	ldrb.w	r3, [r4, #123]	@ 0x7b
  2a:	2b02      	cmp	r3, #2
  2c:	f000 81d4 	beq.w	3d8 <dcd_rp2040_irq+0x3d8>
  30:	f894 30bb 	ldrb.w	r3, [r4, #187]	@ 0xbb
  34:	2b02      	cmp	r3, #2
  36:	f000 81c5 	beq.w	3c4 <dcd_rp2040_irq+0x3c4>
  3a:	f894 30fb 	ldrb.w	r3, [r4, #251]	@ 0xfb
  3e:	2b02      	cmp	r3, #2
  40:	f000 81b6 	beq.w	3b0 <dcd_rp2040_irq+0x3b0>
  44:	f894 313b 	ldrb.w	r3, [r4, #315]	@ 0x13b
  48:	2b02      	cmp	r3, #2
  4a:	f000 81a6 	beq.w	39a <dcd_rp2040_irq+0x39a>
  4e:	f894 317b 	ldrb.w	r3, [r4, #379]	@ 0x17b
  52:	2b02      	cmp	r3, #2
  54:	f000 8196 	beq.w	384 <dcd_rp2040_irq+0x384>
  58:	f894 31bb 	ldrb.w	r3, [r4, #443]	@ 0x1bb
  5c:	2b02      	cmp	r3, #2
  5e:	f000 8186 	beq.w	36e <dcd_rp2040_irq+0x36e>
  62:	f894 31fb 	ldrb.w	r3, [r4, #507]	@ 0x1fb
  66:	2b02      	cmp	r3, #2
  68:	f000 8176 	beq.w	358 <dcd_rp2040_irq+0x358>
  6c:	f894 323b 	ldrb.w	r3, [r4, #571]	@ 0x23b
  70:	2b02      	cmp	r3, #2
  72:	f000 8165 	beq.w	340 <dcd_rp2040_irq+0x340>
  76:	f894 327b 	ldrb.w	r3, [r4, #635]	@ 0x27b
  7a:	2b02      	cmp	r3, #2
  7c:	f000 8154 	beq.w	328 <dcd_rp2040_irq+0x328>
  80:	f894 32bb 	ldrb.w	r3, [r4, #699]	@ 0x2bb
  84:	2b02      	cmp	r3, #2
  86:	f000 8143 	beq.w	310 <dcd_rp2040_irq+0x310>
  8a:	f894 32fb 	ldrb.w	r3, [r4, #763]	@ 0x2fb
  8e:	2b02      	cmp	r3, #2
  90:	f000 8132 	beq.w	2f8 <dcd_rp2040_irq+0x2f8>
  94:	f894 333b 	ldrb.w	r3, [r4, #827]	@ 0x33b
  98:	2b02      	cmp	r3, #2
  9a:	f000 810a 	beq.w	2b2 <dcd_rp2040_irq+0x2b2>
  9e:	f894 337b 	ldrb.w	r3, [r4, #891]	@ 0x37b
  a2:	2b02      	cmp	r3, #2
  a4:	f000 80c9 	beq.w	23a <dcd_rp2040_irq+0x23a>
  a8:	f894 33bb 	ldrb.w	r3, [r4, #955]	@ 0x3bb
  ac:	2b02      	cmp	r3, #2
  ae:	f000 80ec 	beq.w	28a <dcd_rp2040_irq+0x28a>
  b2:	f894 33fb 	ldrb.w	r3, [r4, #1019]	@ 0x3fb
  b6:	2b02      	cmp	r3, #2
  b8:	f000 80d6 	beq.w	268 <dcd_rp2040_irq+0x268>
  bc:	b93e      	cbnz	r6, ce <dcd_rp2040_irq+0xce>
  be:	4b87      	ldr	r3, [pc, #540]	@ (2dc <dcd_rp2040_irq+0x2dc>)
  c0:	781b      	ldrb	r3, [r3, #0]
  c2:	b923      	cbnz	r3, ce <dcd_rp2040_irq+0xce>
  c4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
  c8:	4b85      	ldr	r3, [pc, #532]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
  ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  ce:	f44f 7240 	mov.w	r2, #768	@ 0x300
  d2:	4b7e      	ldr	r3, [pc, #504]	@ (2cc <dcd_rp2040_irq+0x2cc>)
  d4:	2101      	movs	r1, #1
  d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  d8:	a801      	add	r0, sp, #4
  da:	f3c3 030a 	ubfx	r3, r3, #0, #11
  de:	f8ad 2004 	strh.w	r2, [sp, #4]
  e2:	9302      	str	r3, [sp, #8]
  e4:	f7ff fffe 	bl	0 <dcd_event_handler>
  e8:	06ea      	lsls	r2, r5, #27
  ea:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
  ee:	4c7d      	ldr	r4, [pc, #500]	@ (2e4 <dcd_rp2040_irq+0x2e4>)
  f0:	d507      	bpl.n	102 <dcd_rp2040_irq+0x102>
  f2:	f7ff fffe 	bl	0 <dcd_rp2040_irq>
  f6:	4626      	mov	r6, r4
  f8:	e003      	b.n	102 <dcd_rp2040_irq+0x102>
  fa:	06ea      	lsls	r2, r5, #27
  fc:	f04f 0410 	mov.w	r4, #16
 100:	d4f7      	bmi.n	f2 <dcd_rp2040_irq+0xf2>
 102:	03eb      	lsls	r3, r5, #15
 104:	d532      	bpl.n	16c <dcd_rp2040_irq+0x16c>
 106:	4c73      	ldr	r4, [pc, #460]	@ (2d4 <dcd_rp2040_irq+0x2d4>)
 108:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 10c:	7ea3      	ldrb	r3, [r4, #26]
 10e:	b19b      	cbz	r3, 138 <dcd_rp2040_irq+0x138>
 110:	2102      	movs	r1, #2
 112:	4b75      	ldr	r3, [pc, #468]	@ (2e8 <dcd_rp2040_irq+0x2e8>)
 114:	4a6d      	ldr	r2, [pc, #436]	@ (2cc <dcd_rp2040_irq+0x2cc>)
 116:	6619      	str	r1, [r3, #96]	@ 0x60
 118:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 11a:	079f      	lsls	r7, r3, #30
 11c:	d5fc      	bpl.n	118 <dcd_rp2040_irq+0x118>
 11e:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 122:	2100      	movs	r1, #0
 124:	486b      	ldr	r0, [pc, #428]	@ (2d4 <dcd_rp2040_irq+0x2d4>)
 126:	f7ff fffe 	bl	0 <_hw_endpoint_buffer_control_update32>
 12a:	486a      	ldr	r0, [pc, #424]	@ (2d4 <dcd_rp2040_irq+0x2d4>)
 12c:	f7ff fffe 	bl	0 <hw_endpoint_reset_transfer>
 130:	2202      	movs	r2, #2
 132:	4b6b      	ldr	r3, [pc, #428]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 134:	665a      	str	r2, [r3, #100]	@ 0x64
 136:	661a      	str	r2, [r3, #96]	@ 0x60
 138:	2301      	movs	r3, #1
 13a:	f894 203a 	ldrb.w	r2, [r4, #58]	@ 0x3a
 13e:	70e3      	strb	r3, [r4, #3]
 140:	b9fa      	cbnz	r2, 182 <dcd_rp2040_irq+0x182>
 142:	2301      	movs	r3, #1
 144:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 148:	4a68      	ldr	r2, [pc, #416]	@ (2ec <dcd_rp2040_irq+0x2ec>)
 14a:	f884 3023 	strb.w	r3, [r4, #35]	@ 0x23
 14e:	f8ad 1004 	strh.w	r1, [sp, #4]
 152:	e892 0003 	ldmia.w	r2, {r0, r1}
 156:	aa04      	add	r2, sp, #16
 158:	e902 0003 	stmdb	r2, {r0, r1}
 15c:	4619      	mov	r1, r3
 15e:	a801      	add	r0, sp, #4
 160:	f7ff fffe 	bl	0 <dcd_event_handler>
 164:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 168:	4b5d      	ldr	r3, [pc, #372]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 16a:	651a      	str	r2, [r3, #80]	@ 0x50
 16c:	04e9      	lsls	r1, r5, #19
 16e:	d41d      	bmi.n	1ac <dcd_rp2040_irq+0x1ac>
 170:	046a      	lsls	r2, r5, #17
 172:	d432      	bmi.n	1da <dcd_rp2040_irq+0x1da>
 174:	042b      	lsls	r3, r5, #16
 176:	d43f      	bmi.n	1f8 <dcd_rp2040_irq+0x1f8>
 178:	42ae      	cmp	r6, r5
 17a:	f040 81a5 	bne.w	4c8 <dcd_rp2040_irq+0x4c8>
 17e:	b005      	add	sp, #20
 180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 182:	4a59      	ldr	r2, [pc, #356]	@ (2e8 <dcd_rp2040_irq+0x2e8>)
 184:	6613      	str	r3, [r2, #96]	@ 0x60
 186:	f5a2 5200 	sub.w	r2, r2, #8192	@ 0x2000
 18a:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 18c:	07d8      	lsls	r0, r3, #31
 18e:	d5fc      	bpl.n	18a <dcd_rp2040_irq+0x18a>
 190:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 194:	2100      	movs	r1, #0
 196:	4856      	ldr	r0, [pc, #344]	@ (2f0 <dcd_rp2040_irq+0x2f0>)
 198:	f7ff fffe 	bl	0 <_hw_endpoint_buffer_control_update32>
 19c:	4854      	ldr	r0, [pc, #336]	@ (2f0 <dcd_rp2040_irq+0x2f0>)
 19e:	f7ff fffe 	bl	0 <hw_endpoint_reset_transfer>
 1a2:	2201      	movs	r2, #1
 1a4:	4b4e      	ldr	r3, [pc, #312]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 1a6:	665a      	str	r2, [r3, #100]	@ 0x64
 1a8:	661a      	str	r2, [r3, #96]	@ 0x60
 1aa:	e7ca      	b.n	142 <dcd_rp2040_irq+0x142>
 1ac:	2400      	movs	r4, #0
 1ae:	4b47      	ldr	r3, [pc, #284]	@ (2cc <dcd_rp2040_irq+0x2cc>)
 1b0:	f446 5680 	orr.w	r6, r6, #4096	@ 0x1000
 1b4:	601c      	str	r4, [r3, #0]
 1b6:	f7ff fffe 	bl	0 <dcd_rp2040_irq>
 1ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 1be:	2101      	movs	r1, #1
 1c0:	a801      	add	r0, sp, #4
 1c2:	f8ad 3004 	strh.w	r3, [sp, #4]
 1c6:	f88d 4008 	strb.w	r4, [sp, #8]
 1ca:	f7ff fffe 	bl	0 <dcd_event_handler>
 1ce:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 1d2:	4b43      	ldr	r3, [pc, #268]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 1d4:	651a      	str	r2, [r3, #80]	@ 0x50
 1d6:	046a      	lsls	r2, r5, #17
 1d8:	d5cc      	bpl.n	174 <dcd_rp2040_irq+0x174>
 1da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 1de:	2101      	movs	r1, #1
 1e0:	a801      	add	r0, sp, #4
 1e2:	f8ad 3004 	strh.w	r3, [sp, #4]
 1e6:	f7ff fffe 	bl	0 <dcd_event_handler>
 1ea:	2210      	movs	r2, #16
 1ec:	4b3c      	ldr	r3, [pc, #240]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 1ee:	f446 4680 	orr.w	r6, r6, #16384	@ 0x4000
 1f2:	651a      	str	r2, [r3, #80]	@ 0x50
 1f4:	042b      	lsls	r3, r5, #16
 1f6:	d5bf      	bpl.n	178 <dcd_rp2040_irq+0x178>
 1f8:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 1fc:	2101      	movs	r1, #1
 1fe:	a801      	add	r0, sp, #4
 200:	f8ad 3004 	strh.w	r3, [sp, #4]
 204:	f7ff fffe 	bl	0 <dcd_event_handler>
 208:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 20c:	4b34      	ldr	r3, [pc, #208]	@ (2e0 <dcd_rp2040_irq+0x2e0>)
 20e:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
 212:	651a      	str	r2, [r3, #80]	@ 0x50
 214:	e7b0      	b.n	178 <dcd_rp2040_irq+0x178>
 216:	f894 603a 	ldrb.w	r6, [r4, #58]	@ 0x3a
 21a:	2e00      	cmp	r6, #0
 21c:	f43f af03 	beq.w	26 <dcd_rp2040_irq+0x26>
 220:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 224:	2b00      	cmp	r3, #0
 226:	f43f aefe 	beq.w	26 <dcd_rp2040_irq+0x26>
 22a:	2300      	movs	r3, #0
 22c:	f104 0020 	add.w	r0, r4, #32
 230:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 234:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 238:	e6f5      	b.n	26 <dcd_rp2040_irq+0x26>
 23a:	f894 737a 	ldrb.w	r7, [r4, #890]	@ 0x37a
 23e:	2f00      	cmp	r7, #0
 240:	f43f af32 	beq.w	a8 <dcd_rp2040_irq+0xa8>
 244:	f894 337c 	ldrb.w	r3, [r4, #892]	@ 0x37c
 248:	2b00      	cmp	r3, #0
 24a:	f040 8136 	bne.w	4ba <dcd_rp2040_irq+0x4ba>
 24e:	f894 33bb 	ldrb.w	r3, [r4, #955]	@ 0x3bb
 252:	2b02      	cmp	r3, #2
 254:	d123      	bne.n	29e <dcd_rp2040_irq+0x29e>
 256:	f894 33ba 	ldrb.w	r3, [r4, #954]	@ 0x3ba
 25a:	b9db      	cbnz	r3, 294 <dcd_rp2040_irq+0x294>
 25c:	f894 33fb 	ldrb.w	r3, [r4, #1019]	@ 0x3fb
 260:	2b02      	cmp	r3, #2
 262:	f47f af34 	bne.w	ce <dcd_rp2040_irq+0xce>
 266:	463e      	mov	r6, r7
 268:	f894 33fa 	ldrb.w	r3, [r4, #1018]	@ 0x3fa
 26c:	2b00      	cmp	r3, #0
 26e:	f43f af25 	beq.w	bc <dcd_rp2040_irq+0xbc>
 272:	f894 33fc 	ldrb.w	r3, [r4, #1020]	@ 0x3fc
 276:	2b00      	cmp	r3, #0
 278:	f43f af29 	beq.w	ce <dcd_rp2040_irq+0xce>
 27c:	2300      	movs	r3, #0
 27e:	481d      	ldr	r0, [pc, #116]	@ (2f4 <dcd_rp2040_irq+0x2f4>)
 280:	f884 33fc 	strb.w	r3, [r4, #1020]	@ 0x3fc
 284:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 288:	e721      	b.n	ce <dcd_rp2040_irq+0xce>
 28a:	f894 33ba 	ldrb.w	r3, [r4, #954]	@ 0x3ba
 28e:	2b00      	cmp	r3, #0
 290:	f43f af0f 	beq.w	b2 <dcd_rp2040_irq+0xb2>
 294:	f894 33bc 	ldrb.w	r3, [r4, #956]	@ 0x3bc
 298:	2b00      	cmp	r3, #0
 29a:	f040 80a7 	bne.w	3ec <dcd_rp2040_irq+0x3ec>
 29e:	f894 33fb 	ldrb.w	r3, [r4, #1019]	@ 0x3fb
 2a2:	2b02      	cmp	r3, #2
 2a4:	f47f af13 	bne.w	ce <dcd_rp2040_irq+0xce>
 2a8:	f894 33fa 	ldrb.w	r3, [r4, #1018]	@ 0x3fa
 2ac:	2b00      	cmp	r3, #0
 2ae:	d1e0      	bne.n	272 <dcd_rp2040_irq+0x272>
 2b0:	e70d      	b.n	ce <dcd_rp2040_irq+0xce>
 2b2:	f894 733a 	ldrb.w	r7, [r4, #826]	@ 0x33a
 2b6:	2f00      	cmp	r7, #0
 2b8:	f43f aef1 	beq.w	9e <dcd_rp2040_irq+0x9e>
 2bc:	f894 333c 	ldrb.w	r3, [r4, #828]	@ 0x33c
 2c0:	2b00      	cmp	r3, #0
 2c2:	f040 80f2 	bne.w	4aa <dcd_rp2040_irq+0x4aa>
 2c6:	463e      	mov	r6, r7
 2c8:	e6e9      	b.n	9e <dcd_rp2040_irq+0x9e>
 2ca:	bf00      	nop
 2cc:	50110000 	.word	0x50110000
 2d0:	400b0000 	.word	0x400b0000
	...
 2e0:	50113000 	.word	0x50113000
 2e4:	00020010 	.word	0x00020010
 2e8:	50112000 	.word	0x50112000
 2ec:	50100000 	.word	0x50100000
 2f0:	00000020 	.word	0x00000020
 2f4:	000003e0 	.word	0x000003e0
 2f8:	f894 72fa 	ldrb.w	r7, [r4, #762]	@ 0x2fa
 2fc:	2f00      	cmp	r7, #0
 2fe:	f43f aec9 	beq.w	94 <dcd_rp2040_irq+0x94>
 302:	f894 32fc 	ldrb.w	r3, [r4, #764]	@ 0x2fc
 306:	2b00      	cmp	r3, #0
 308:	f040 80c7 	bne.w	49a <dcd_rp2040_irq+0x49a>
 30c:	463e      	mov	r6, r7
 30e:	e6c1      	b.n	94 <dcd_rp2040_irq+0x94>
 310:	f894 72ba 	ldrb.w	r7, [r4, #698]	@ 0x2ba
 314:	2f00      	cmp	r7, #0
 316:	f43f aeb8 	beq.w	8a <dcd_rp2040_irq+0x8a>
 31a:	f894 32bc 	ldrb.w	r3, [r4, #700]	@ 0x2bc
 31e:	2b00      	cmp	r3, #0
 320:	f040 80b3 	bne.w	48a <dcd_rp2040_irq+0x48a>
 324:	463e      	mov	r6, r7
 326:	e6b0      	b.n	8a <dcd_rp2040_irq+0x8a>
 328:	f894 727a 	ldrb.w	r7, [r4, #634]	@ 0x27a
 32c:	2f00      	cmp	r7, #0
 32e:	f43f aea7 	beq.w	80 <dcd_rp2040_irq+0x80>
 332:	f894 327c 	ldrb.w	r3, [r4, #636]	@ 0x27c
 336:	2b00      	cmp	r3, #0
 338:	f040 809f 	bne.w	47a <dcd_rp2040_irq+0x47a>
 33c:	463e      	mov	r6, r7
 33e:	e69f      	b.n	80 <dcd_rp2040_irq+0x80>
 340:	f894 723a 	ldrb.w	r7, [r4, #570]	@ 0x23a
 344:	2f00      	cmp	r7, #0
 346:	f43f ae96 	beq.w	76 <dcd_rp2040_irq+0x76>
 34a:	f894 323c 	ldrb.w	r3, [r4, #572]	@ 0x23c
 34e:	2b00      	cmp	r3, #0
 350:	f040 808b 	bne.w	46a <dcd_rp2040_irq+0x46a>
 354:	463e      	mov	r6, r7
 356:	e68e      	b.n	76 <dcd_rp2040_irq+0x76>
 358:	f894 71fa 	ldrb.w	r7, [r4, #506]	@ 0x1fa
 35c:	2f00      	cmp	r7, #0
 35e:	f43f ae85 	beq.w	6c <dcd_rp2040_irq+0x6c>
 362:	f894 31fc 	ldrb.w	r3, [r4, #508]	@ 0x1fc
 366:	2b00      	cmp	r3, #0
 368:	d177      	bne.n	45a <dcd_rp2040_irq+0x45a>
 36a:	463e      	mov	r6, r7
 36c:	e67e      	b.n	6c <dcd_rp2040_irq+0x6c>
 36e:	f894 71ba 	ldrb.w	r7, [r4, #442]	@ 0x1ba
 372:	2f00      	cmp	r7, #0
 374:	f43f ae75 	beq.w	62 <dcd_rp2040_irq+0x62>
 378:	f894 31bc 	ldrb.w	r3, [r4, #444]	@ 0x1bc
 37c:	2b00      	cmp	r3, #0
 37e:	d164      	bne.n	44a <dcd_rp2040_irq+0x44a>
 380:	463e      	mov	r6, r7
 382:	e66e      	b.n	62 <dcd_rp2040_irq+0x62>
 384:	f894 717a 	ldrb.w	r7, [r4, #378]	@ 0x17a
 388:	2f00      	cmp	r7, #0
 38a:	f43f ae65 	beq.w	58 <dcd_rp2040_irq+0x58>
 38e:	f894 317c 	ldrb.w	r3, [r4, #380]	@ 0x17c
 392:	2b00      	cmp	r3, #0
 394:	d151      	bne.n	43a <dcd_rp2040_irq+0x43a>
 396:	463e      	mov	r6, r7
 398:	e65e      	b.n	58 <dcd_rp2040_irq+0x58>
 39a:	f894 713a 	ldrb.w	r7, [r4, #314]	@ 0x13a
 39e:	2f00      	cmp	r7, #0
 3a0:	f43f ae55 	beq.w	4e <dcd_rp2040_irq+0x4e>
 3a4:	f894 313c 	ldrb.w	r3, [r4, #316]	@ 0x13c
 3a8:	2b00      	cmp	r3, #0
 3aa:	d13e      	bne.n	42a <dcd_rp2040_irq+0x42a>
 3ac:	463e      	mov	r6, r7
 3ae:	e64e      	b.n	4e <dcd_rp2040_irq+0x4e>
 3b0:	f894 70fa 	ldrb.w	r7, [r4, #250]	@ 0xfa
 3b4:	2f00      	cmp	r7, #0
 3b6:	f43f ae45 	beq.w	44 <dcd_rp2040_irq+0x44>
 3ba:	f894 30fc 	ldrb.w	r3, [r4, #252]	@ 0xfc
 3be:	bb63      	cbnz	r3, 41a <dcd_rp2040_irq+0x41a>
 3c0:	463e      	mov	r6, r7
 3c2:	e63f      	b.n	44 <dcd_rp2040_irq+0x44>
 3c4:	f894 70ba 	ldrb.w	r7, [r4, #186]	@ 0xba
 3c8:	2f00      	cmp	r7, #0
 3ca:	f43f ae36 	beq.w	3a <dcd_rp2040_irq+0x3a>
 3ce:	f894 30bc 	ldrb.w	r3, [r4, #188]	@ 0xbc
 3d2:	b9d3      	cbnz	r3, 40a <dcd_rp2040_irq+0x40a>
 3d4:	463e      	mov	r6, r7
 3d6:	e630      	b.n	3a <dcd_rp2040_irq+0x3a>
 3d8:	f894 707a 	ldrb.w	r7, [r4, #122]	@ 0x7a
 3dc:	2f00      	cmp	r7, #0
 3de:	f43f ae27 	beq.w	30 <dcd_rp2040_irq+0x30>
 3e2:	f894 307c 	ldrb.w	r3, [r4, #124]	@ 0x7c
 3e6:	b943      	cbnz	r3, 3fa <dcd_rp2040_irq+0x3fa>
 3e8:	463e      	mov	r6, r7
 3ea:	e621      	b.n	30 <dcd_rp2040_irq+0x30>
 3ec:	2300      	movs	r3, #0
 3ee:	4839      	ldr	r0, [pc, #228]	@ (4d4 <dcd_rp2040_irq+0x4d4>)
 3f0:	f884 33bc 	strb.w	r3, [r4, #956]	@ 0x3bc
 3f4:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 3f8:	e751      	b.n	29e <dcd_rp2040_irq+0x29e>
 3fa:	2300      	movs	r3, #0
 3fc:	4836      	ldr	r0, [pc, #216]	@ (4d8 <dcd_rp2040_irq+0x4d8>)
 3fe:	f884 307c 	strb.w	r3, [r4, #124]	@ 0x7c
 402:	463e      	mov	r6, r7
 404:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 408:	e612      	b.n	30 <dcd_rp2040_irq+0x30>
 40a:	2300      	movs	r3, #0
 40c:	4833      	ldr	r0, [pc, #204]	@ (4dc <dcd_rp2040_irq+0x4dc>)
 40e:	f884 30bc 	strb.w	r3, [r4, #188]	@ 0xbc
 412:	463e      	mov	r6, r7
 414:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 418:	e60f      	b.n	3a <dcd_rp2040_irq+0x3a>
 41a:	2300      	movs	r3, #0
 41c:	4830      	ldr	r0, [pc, #192]	@ (4e0 <dcd_rp2040_irq+0x4e0>)
 41e:	f884 30fc 	strb.w	r3, [r4, #252]	@ 0xfc
 422:	463e      	mov	r6, r7
 424:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 428:	e60c      	b.n	44 <dcd_rp2040_irq+0x44>
 42a:	2300      	movs	r3, #0
 42c:	482d      	ldr	r0, [pc, #180]	@ (4e4 <dcd_rp2040_irq+0x4e4>)
 42e:	f884 313c 	strb.w	r3, [r4, #316]	@ 0x13c
 432:	463e      	mov	r6, r7
 434:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 438:	e609      	b.n	4e <dcd_rp2040_irq+0x4e>
 43a:	2300      	movs	r3, #0
 43c:	482a      	ldr	r0, [pc, #168]	@ (4e8 <dcd_rp2040_irq+0x4e8>)
 43e:	f884 317c 	strb.w	r3, [r4, #380]	@ 0x17c
 442:	463e      	mov	r6, r7
 444:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 448:	e606      	b.n	58 <dcd_rp2040_irq+0x58>
 44a:	2300      	movs	r3, #0
 44c:	4827      	ldr	r0, [pc, #156]	@ (4ec <dcd_rp2040_irq+0x4ec>)
 44e:	f884 31bc 	strb.w	r3, [r4, #444]	@ 0x1bc
 452:	463e      	mov	r6, r7
 454:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 458:	e603      	b.n	62 <dcd_rp2040_irq+0x62>
 45a:	2300      	movs	r3, #0
 45c:	4824      	ldr	r0, [pc, #144]	@ (4f0 <dcd_rp2040_irq+0x4f0>)
 45e:	f884 31fc 	strb.w	r3, [r4, #508]	@ 0x1fc
 462:	463e      	mov	r6, r7
 464:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 468:	e600      	b.n	6c <dcd_rp2040_irq+0x6c>
 46a:	2300      	movs	r3, #0
 46c:	4821      	ldr	r0, [pc, #132]	@ (4f4 <dcd_rp2040_irq+0x4f4>)
 46e:	f884 323c 	strb.w	r3, [r4, #572]	@ 0x23c
 472:	463e      	mov	r6, r7
 474:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 478:	e5fd      	b.n	76 <dcd_rp2040_irq+0x76>
 47a:	2300      	movs	r3, #0
 47c:	481e      	ldr	r0, [pc, #120]	@ (4f8 <dcd_rp2040_irq+0x4f8>)
 47e:	f884 327c 	strb.w	r3, [r4, #636]	@ 0x27c
 482:	463e      	mov	r6, r7
 484:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 488:	e5fa      	b.n	80 <dcd_rp2040_irq+0x80>
 48a:	2300      	movs	r3, #0
 48c:	481b      	ldr	r0, [pc, #108]	@ (4fc <dcd_rp2040_irq+0x4fc>)
 48e:	f884 32bc 	strb.w	r3, [r4, #700]	@ 0x2bc
 492:	463e      	mov	r6, r7
 494:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 498:	e5f7      	b.n	8a <dcd_rp2040_irq+0x8a>
 49a:	2300      	movs	r3, #0
 49c:	4818      	ldr	r0, [pc, #96]	@ (500 <dcd_rp2040_irq+0x500>)
 49e:	f884 32fc 	strb.w	r3, [r4, #764]	@ 0x2fc
 4a2:	463e      	mov	r6, r7
 4a4:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 4a8:	e5f4      	b.n	94 <dcd_rp2040_irq+0x94>
 4aa:	2300      	movs	r3, #0
 4ac:	4815      	ldr	r0, [pc, #84]	@ (504 <dcd_rp2040_irq+0x504>)
 4ae:	f884 333c 	strb.w	r3, [r4, #828]	@ 0x33c
 4b2:	463e      	mov	r6, r7
 4b4:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 4b8:	e5f1      	b.n	9e <dcd_rp2040_irq+0x9e>
 4ba:	2300      	movs	r3, #0
 4bc:	4812      	ldr	r0, [pc, #72]	@ (508 <dcd_rp2040_irq+0x508>)
 4be:	f884 337c 	strb.w	r3, [r4, #892]	@ 0x37c
 4c2:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
 4c6:	e6c2      	b.n	24e <dcd_rp2040_irq+0x24e>
 4c8:	4810      	ldr	r0, [pc, #64]	@ (50c <dcd_rp2040_irq+0x50c>)
 4ca:	ea86 0105 	eor.w	r1, r6, r5
 4ce:	f7ff fffe 	bl	0 <panic>
 4d2:	bf00      	nop
 4d4:	000003a0 	.word	0x000003a0
 4d8:	00000060 	.word	0x00000060
 4dc:	000000a0 	.word	0x000000a0
 4e0:	000000e0 	.word	0x000000e0
 4e4:	00000120 	.word	0x00000120
 4e8:	00000160 	.word	0x00000160
 4ec:	000001a0 	.word	0x000001a0
 4f0:	000001e0 	.word	0x000001e0
 4f4:	00000220 	.word	0x00000220
 4f8:	00000260 	.word	0x00000260
 4fc:	000002a0 	.word	0x000002a0
 500:	000002e0 	.word	0x000002e0
 504:	00000320 	.word	0x00000320
 508:	00000360 	.word	0x00000360
 50c:	00000000 	.word	0x00000000

Disassembly of section .text.dcd_init:

00000000 <dcd_init>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	f7ff fffe 	bl	0 <rp2040_usb_init>
   6:	230c      	movs	r3, #12
   8:	2640      	movs	r6, #64	@ 0x40
   a:	4c1b      	ldr	r4, [pc, #108]	@ (78 <dcd_init+0x78>)
   c:	22ff      	movs	r2, #255	@ 0xff
   e:	67a3      	str	r3, [r4, #120]	@ 0x78
  10:	200e      	movs	r0, #14
  12:	491a      	ldr	r1, [pc, #104]	@ (7c <dcd_init+0x7c>)
  14:	f7ff fffe 	bl	0 <irq_add_shared_handler>
  18:	4b19      	ldr	r3, [pc, #100]	@ (80 <dcd_init+0x80>)
  1a:	4632      	mov	r2, r6
  1c:	2100      	movs	r1, #0
  1e:	4618      	mov	r0, r3
  20:	f7ff fffe 	bl	0 <memset>
  24:	4603      	mov	r3, r0
  26:	2100      	movs	r1, #0
  28:	2501      	movs	r5, #1
  2a:	2080      	movs	r0, #128	@ 0x80
  2c:	4a15      	ldr	r2, [pc, #84]	@ (84 <dcd_init+0x84>)
  2e:	8458      	strh	r0, [r3, #34]	@ 0x22
  30:	609a      	str	r2, [r3, #8]
  32:	3a84      	subs	r2, #132	@ 0x84
  34:	705d      	strb	r5, [r3, #1]
  36:	831e      	strh	r6, [r3, #24]
  38:	871e      	strh	r6, [r3, #56]	@ 0x38
  3a:	6059      	str	r1, [r3, #4]
  3c:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  40:	f8c2 1080 	str.w	r1, [r2, #128]	@ 0x80
  44:	f502 7280 	add.w	r2, r2, #256	@ 0x100
  48:	60da      	str	r2, [r3, #12]
  4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  4c:	3a80      	subs	r2, #128	@ 0x80
  4e:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  52:	f883 103b 	strb.w	r1, [r3, #59]	@ 0x3b
  56:	6259      	str	r1, [r3, #36]	@ 0x24
  58:	629a      	str	r2, [r3, #40]	@ 0x28
  5a:	f04f 5600 	mov.w	r6, #536870912	@ 0x20000000
  5e:	f7ff fffe 	bl	0 <dcd_init>
  62:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  66:	4908      	ldr	r1, [pc, #32]	@ (88 <dcd_init+0x88>)
  68:	4b08      	ldr	r3, [pc, #32]	@ (8c <dcd_init+0x8c>)
  6a:	6425      	str	r5, [r4, #64]	@ 0x40
  6c:	4628      	mov	r0, r5
  6e:	64e6      	str	r6, [r4, #76]	@ 0x4c
  70:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
  74:	64da      	str	r2, [r3, #76]	@ 0x4c
  76:	bd70      	pop	{r4, r5, r6, pc}
  78:	50110000 	.word	0x50110000
	...
  84:	50100084 	.word	0x50100084
  88:	0001d010 	.word	0x0001d010
  8c:	50112000 	.word	0x50112000

Disassembly of section .text.dcd_deinit:

00000000 <dcd_deinit>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <dcd_deinit>
   6:	200e      	movs	r0, #14
   8:	4907      	ldr	r1, [pc, #28]	@ (28 <dcd_deinit+0x28>)
   a:	f7ff fffe 	bl	0 <irq_remove_handler>
   e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
  12:	4806      	ldr	r0, [pc, #24]	@ (2c <dcd_deinit+0x2c>)
  14:	4906      	ldr	r1, [pc, #24]	@ (30 <dcd_deinit+0x30>)
  16:	4a07      	ldr	r2, [pc, #28]	@ (34 <dcd_deinit+0x34>)
  18:	6003      	str	r3, [r0, #0]
  1a:	600b      	str	r3, [r1, #0]
  1c:	6893      	ldr	r3, [r2, #8]
  1e:	00db      	lsls	r3, r3, #3
  20:	d5fc      	bpl.n	1c <dcd_deinit+0x1c>
  22:	2001      	movs	r0, #1
  24:	bd08      	pop	{r3, pc}
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000
  2c:	40022000 	.word	0x40022000
  30:	40023000 	.word	0x40023000
  34:	40020000 	.word	0x40020000

Disassembly of section .text.dcd_int_enable:

00000000 <dcd_int_enable>:
   0:	2101      	movs	r1, #1
   2:	200e      	movs	r0, #14
   4:	f7ff bffe 	b.w	0 <irq_set_enabled>

Disassembly of section .text.dcd_int_disable:

00000000 <dcd_int_disable>:
   0:	2100      	movs	r1, #0
   2:	200e      	movs	r0, #14
   4:	f7ff bffe 	b.w	0 <irq_set_enabled>

Disassembly of section .text.dcd_set_address:

00000000 <dcd_set_address>:
   0:	2200      	movs	r2, #0
   2:	4802      	ldr	r0, [pc, #8]	@ (c <dcd_set_address+0xc>)
   4:	4611      	mov	r1, r2
   6:	f7ff bffe 	b.w	0 <hw_endpoint_xfer_start>
   a:	bf00      	nop
   c:	00000020 	.word	0x00000020

Disassembly of section .text.dcd_remote_wakeup:

00000000 <dcd_remote_wakeup>:
   0:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
   4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
   8:	4b02      	ldr	r3, [pc, #8]	@ (14 <dcd_remote_wakeup+0x14>)
   a:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
   e:	64da      	str	r2, [r3, #76]	@ 0x4c
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	50112000 	.word	0x50112000

Disassembly of section .text.dcd_disconnect:

00000000 <dcd_disconnect>:
   0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
   4:	4b01      	ldr	r3, [pc, #4]	@ (c <dcd_disconnect+0xc>)
   6:	64da      	str	r2, [r3, #76]	@ 0x4c
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	50113000 	.word	0x50113000

Disassembly of section .text.dcd_connect:

00000000 <dcd_connect>:
   0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
   4:	4b01      	ldr	r3, [pc, #4]	@ (c <dcd_connect+0xc>)
   6:	64da      	str	r2, [r3, #76]	@ 0x4c
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	50112000 	.word	0x50112000

Disassembly of section .text.dcd_sof_enable:

00000000 <dcd_sof_enable>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <dcd_sof_enable+0x14>)
   2:	7019      	strb	r1, [r3, #0]
   4:	b121      	cbz	r1, 10 <dcd_sof_enable+0x10>
   6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
   a:	4b03      	ldr	r3, [pc, #12]	@ (18 <dcd_sof_enable+0x18>)
   c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  10:	4770      	bx	lr
  12:	bf00      	nop
  14:	00000000 	.word	0x00000000
  18:	50112000 	.word	0x50112000

Disassembly of section .text.dcd_edpt0_status_complete:

00000000 <dcd_edpt0_status_complete>:
   0:	780b      	ldrb	r3, [r1, #0]
   2:	065b      	lsls	r3, r3, #25
   4:	d102      	bne.n	c <dcd_edpt0_status_complete+0xc>
   6:	784b      	ldrb	r3, [r1, #1]
   8:	2b05      	cmp	r3, #5
   a:	d000      	beq.n	e <dcd_edpt0_status_complete+0xe>
   c:	4770      	bx	lr
   e:	884b      	ldrh	r3, [r1, #2]
  10:	4a01      	ldr	r2, [pc, #4]	@ (18 <dcd_edpt0_status_complete+0x18>)
  12:	b2db      	uxtb	r3, r3
  14:	6013      	str	r3, [r2, #0]
  16:	4770      	bx	lr
  18:	50110000 	.word	0x50110000

Disassembly of section .text.dcd_edpt_open:

00000000 <dcd_edpt_open>:
   0:	78cb      	ldrb	r3, [r1, #3]
   2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   6:	f003 0e03 	and.w	lr, r3, #3
   a:	f1be 0f01 	cmp.w	lr, #1
   e:	f3c3 0001 	ubfx	r0, r3, #0, #2
  12:	d05d      	beq.n	d0 <dcd_edpt_open+0xd0>
  14:	2700      	movs	r7, #0
  16:	f891 c002 	ldrb.w	ip, [r1, #2]
  1a:	4c35      	ldr	r4, [pc, #212]	@ (f0 <dcd_edpt_open+0xf0>)
  1c:	f00c 037f 	and.w	r3, ip, #127	@ 0x7f
  20:	005e      	lsls	r6, r3, #1
  22:	8889      	ldrh	r1, [r1, #4]
  24:	eb06 12dc 	add.w	r2, r6, ip, lsr #7
  28:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  2c:	ea4f 15dc 	mov.w	r5, ip, lsr #7
  30:	76d0      	strb	r0, [r2, #27]
  32:	f3c1 010a 	ubfx	r1, r1, #0, #11
  36:	f085 0001 	eor.w	r0, r5, #1
  3a:	7050      	strb	r0, [r2, #1]
  3c:	f882 c002 	strb.w	ip, [r2, #2]
  40:	8311      	strh	r1, [r2, #24]
  42:	70d7      	strb	r7, [r2, #3]
  44:	b218      	sxth	r0, r3
  46:	00da      	lsls	r2, r3, #3
  48:	bb8d      	cbnz	r5, ae <dcd_edpt_open+0xae>
  4a:	482a      	ldr	r0, [pc, #168]	@ (f4 <dcd_edpt_open+0xf4>)
  4c:	3204      	adds	r2, #4
  4e:	eb04 1c83 	add.w	ip, r4, r3, lsl #6
  52:	eb02 0800 	add.w	r8, r2, r0
  56:	f8cc 8008 	str.w	r8, [ip, #8]
  5a:	5017      	str	r7, [r2, r0]
  5c:	b38b      	cbz	r3, c2 <dcd_edpt_open+0xc2>
  5e:	4a26      	ldr	r2, [pc, #152]	@ (f8 <dcd_edpt_open+0xf8>)
  60:	00db      	lsls	r3, r3, #3
  62:	441a      	add	r2, r3
  64:	f8cc 2004 	str.w	r2, [ip, #4]
  68:	4b24      	ldr	r3, [pc, #144]	@ (fc <dcd_edpt_open+0xfc>)
  6a:	313f      	adds	r1, #63	@ 0x3f
  6c:	681a      	ldr	r2, [r3, #0]
  6e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
  72:	f1be 0f02 	cmp.w	lr, #2
  76:	bf08      	it	eq
  78:	0049      	lsleq	r1, r1, #1
  7a:	4411      	add	r1, r2
  7c:	6019      	str	r1, [r3, #0]
  7e:	4b20      	ldr	r3, [pc, #128]	@ (100 <dcd_edpt_open+0x100>)
  80:	1977      	adds	r7, r6, r5
  82:	eb04 1747 	add.w	r7, r4, r7, lsl #5
  86:	4299      	cmp	r1, r3
  88:	60fa      	str	r2, [r7, #12]
  8a:	d82c      	bhi.n	e6 <dcd_edpt_open+0xe6>
  8c:	442e      	add	r6, r5
  8e:	eb04 1346 	add.w	r3, r4, r6, lsl #5
  92:	7ed9      	ldrb	r1, [r3, #27]
  94:	f082 42a0 	eor.w	r2, r2, #1342177280	@ 0x50000000
  98:	f482 1280 	eor.w	r2, r2, #1048576	@ 0x100000
  9c:	685b      	ldr	r3, [r3, #4]
  9e:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
  a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
  a6:	601a      	str	r2, [r3, #0]
  a8:	2001      	movs	r0, #1
  aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  ae:	f8df c044 	ldr.w	ip, [pc, #68]	@ f4 <dcd_edpt_open+0xf4>
  b2:	eb04 1883 	add.w	r8, r4, r3, lsl #6
  b6:	4462      	add	r2, ip
  b8:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
  bc:	f84c 7030 	str.w	r7, [ip, r0, lsl #3]
  c0:	b94b      	cbnz	r3, d6 <dcd_edpt_open+0xd6>
  c2:	2200      	movs	r2, #0
  c4:	490f      	ldr	r1, [pc, #60]	@ (104 <dcd_edpt_open+0x104>)
  c6:	eb04 1345 	add.w	r3, r4, r5, lsl #5
  ca:	60d9      	str	r1, [r3, #12]
  cc:	605a      	str	r2, [r3, #4]
  ce:	e7eb      	b.n	a8 <dcd_edpt_open+0xa8>
  d0:	2000      	movs	r0, #0
  d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  d6:	00db      	lsls	r3, r3, #3
  d8:	f103 43a0 	add.w	r3, r3, #1342177280	@ 0x50000000
  dc:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
  e0:	f8c8 3024 	str.w	r3, [r8, #36]	@ 0x24
  e4:	e7c0      	b.n	68 <dcd_edpt_open+0x68>
  e6:	f7ff fffe 	bl	0 <hard_assertion_failure>
  ea:	68fa      	ldr	r2, [r7, #12]
  ec:	e7ce      	b.n	8c <dcd_edpt_open+0x8c>
  ee:	bf00      	nop
  f0:	00000000 	.word	0x00000000
  f4:	50100080 	.word	0x50100080
  f8:	50100004 	.word	0x50100004
  fc:	00000000 	.word	0x00000000
 100:	50100fff 	.word	0x50100fff
 104:	50100100 	.word	0x50100100

Disassembly of section .text.dcd_edpt_iso_alloc:

00000000 <dcd_edpt_iso_alloc>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	f04f 0e01 	mov.w	lr, #1
   6:	2600      	movs	r6, #0
   8:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
   c:	4c26      	ldr	r4, [pc, #152]	@ (a8 <dcd_edpt_iso_alloc+0xa8>)
   e:	fa03 fc0e 	lsl.w	ip, r3, lr
  12:	eb0c 10d1 	add.w	r0, ip, r1, lsr #7
  16:	eb04 1040 	add.w	r0, r4, r0, lsl #5
  1a:	09cd      	lsrs	r5, r1, #7
  1c:	7081      	strb	r1, [r0, #2]
  1e:	ea85 010e 	eor.w	r1, r5, lr
  22:	7041      	strb	r1, [r0, #1]
  24:	f880 e01b 	strb.w	lr, [r0, #27]
  28:	70c6      	strb	r6, [r0, #3]
  2a:	8302      	strh	r2, [r0, #24]
  2c:	00d9      	lsls	r1, r3, #3
  2e:	bb25      	cbnz	r5, 7a <dcd_edpt_iso_alloc+0x7a>
  30:	481e      	ldr	r0, [pc, #120]	@ (ac <dcd_edpt_iso_alloc+0xac>)
  32:	3104      	adds	r1, #4
  34:	eb04 1e83 	add.w	lr, r4, r3, lsl #6
  38:	180f      	adds	r7, r1, r0
  3a:	f8ce 7008 	str.w	r7, [lr, #8]
  3e:	500e      	str	r6, [r1, r0]
  40:	b9ab      	cbnz	r3, 6e <dcd_edpt_iso_alloc+0x6e>
  42:	2100      	movs	r1, #0
  44:	eb04 1345 	add.w	r3, r4, r5, lsl #5
  48:	6059      	str	r1, [r3, #4]
  4a:	4919      	ldr	r1, [pc, #100]	@ (b0 <dcd_edpt_iso_alloc+0xb0>)
  4c:	60d9      	str	r1, [r3, #12]
  4e:	4b19      	ldr	r3, [pc, #100]	@ (b4 <dcd_edpt_iso_alloc+0xb4>)
  50:	323f      	adds	r2, #63	@ 0x3f
  52:	6819      	ldr	r1, [r3, #0]
  54:	4818      	ldr	r0, [pc, #96]	@ (b8 <dcd_edpt_iso_alloc+0xb8>)
  56:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
  5a:	440a      	add	r2, r1
  5c:	44ac      	add	ip, r5
  5e:	eb04 144c 	add.w	r4, r4, ip, lsl #5
  62:	4282      	cmp	r2, r0
  64:	60e1      	str	r1, [r4, #12]
  66:	601a      	str	r2, [r3, #0]
  68:	d81a      	bhi.n	a0 <dcd_edpt_iso_alloc+0xa0>
  6a:	2001      	movs	r0, #1
  6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  6e:	4913      	ldr	r1, [pc, #76]	@ (bc <dcd_edpt_iso_alloc+0xbc>)
  70:	00db      	lsls	r3, r3, #3
  72:	4419      	add	r1, r3
  74:	f8ce 1004 	str.w	r1, [lr, #4]
  78:	e7e9      	b.n	4e <dcd_edpt_iso_alloc+0x4e>
  7a:	4f0c      	ldr	r7, [pc, #48]	@ (ac <dcd_edpt_iso_alloc+0xac>)
  7c:	b218      	sxth	r0, r3
  7e:	4439      	add	r1, r7
  80:	eb04 1e83 	add.w	lr, r4, r3, lsl #6
  84:	f8ce 1028 	str.w	r1, [lr, #40]	@ 0x28
  88:	f847 6030 	str.w	r6, [r7, r0, lsl #3]
  8c:	2b00      	cmp	r3, #0
  8e:	d0d8      	beq.n	42 <dcd_edpt_iso_alloc+0x42>
  90:	00db      	lsls	r3, r3, #3
  92:	f103 43a0 	add.w	r3, r3, #1342177280	@ 0x50000000
  96:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
  9a:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  9e:	e7d6      	b.n	4e <dcd_edpt_iso_alloc+0x4e>
  a0:	f7ff fffe 	bl	0 <hard_assertion_failure>
  a4:	2001      	movs	r0, #1
  a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  a8:	00000000 	.word	0x00000000
  ac:	50100080 	.word	0x50100080
  b0:	50100100 	.word	0x50100100
  b4:	00000000 	.word	0x00000000
  b8:	50100fff 	.word	0x50100fff
  bc:	50100004 	.word	0x50100004

Disassembly of section .text.dcd_edpt_iso_activate:

00000000 <dcd_edpt_iso_activate>:
   0:	7888      	ldrb	r0, [r1, #2]
   2:	4a13      	ldr	r2, [pc, #76]	@ (50 <dcd_edpt_iso_activate+0x50>)
   4:	f000 037f 	and.w	r3, r0, #127	@ 0x7f
   8:	005b      	lsls	r3, r3, #1
   a:	eb03 13d0 	add.w	r3, r3, r0, lsr #7
   e:	eb02 1243 	add.w	r2, r2, r3, lsl #5
  12:	68d3      	ldr	r3, [r2, #12]
  14:	b193      	cbz	r3, 3c <dcd_edpt_iso_activate+0x3c>
  16:	7908      	ldrb	r0, [r1, #4]
  18:	7949      	ldrb	r1, [r1, #5]
  1a:	f892 c01b 	ldrb.w	ip, [r2, #27]
  1e:	f083 43a0 	eor.w	r3, r3, #1342177280	@ 0x50000000
  22:	ea40 2101 	orr.w	r1, r0, r1, lsl #8
  26:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
  2a:	8311      	strh	r1, [r2, #24]
  2c:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
  30:	6852      	ldr	r2, [r2, #4]
  32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
  36:	2001      	movs	r0, #1
  38:	6013      	str	r3, [r2, #0]
  3a:	4770      	bx	lr
  3c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  40:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  44:	07db      	lsls	r3, r3, #31
  46:	d500      	bpl.n	4a <dcd_edpt_iso_activate+0x4a>
  48:	be00      	bkpt	0x0000
  4a:	2000      	movs	r0, #0
  4c:	4770      	bx	lr
  4e:	bf00      	nop
  50:	00000000 	.word	0x00000000

Disassembly of section .text.dcd_edpt_close_all:

00000000 <dcd_edpt_close_all>:
   0:	f7ff bffe 	b.w	0 <dcd_edpt_close_all>

Disassembly of section .text.dcd_edpt_xfer:

00000000 <dcd_edpt_xfer>:
   0:	468c      	mov	ip, r1
   2:	b508      	push	{r3, lr}
   4:	4611      	mov	r1, r2
   6:	4807      	ldr	r0, [pc, #28]	@ (24 <dcd_edpt_xfer+0x24>)
   8:	461a      	mov	r2, r3
   a:	f00c 037f 	and.w	r3, ip, #127	@ 0x7f
   e:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
  12:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
  16:	eb00 104c 	add.w	r0, r0, ip, lsl #5
  1a:	f7ff fffe 	bl	0 <hw_endpoint_xfer_start>
  1e:	2001      	movs	r0, #1
  20:	bd08      	pop	{r3, pc}
  22:	bf00      	nop
  24:	00000000 	.word	0x00000000

Disassembly of section .text.dcd_edpt_stall:

00000000 <dcd_edpt_stall>:
   0:	09cb      	lsrs	r3, r1, #7
   2:	f011 017f 	ands.w	r1, r1, #127	@ 0x7f
   6:	d103      	bne.n	10 <dcd_edpt_stall+0x10>
   8:	4a06      	ldr	r2, [pc, #24]	@ (24 <dcd_edpt_stall+0x24>)
   a:	f1c3 0002 	rsb	r0, r3, #2
   e:	6690      	str	r0, [r2, #104]	@ 0x68
  10:	4805      	ldr	r0, [pc, #20]	@ (28 <dcd_edpt_stall+0x28>)
  12:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  1a:	2100      	movs	r1, #0
  1c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  20:	f7ff bffe 	b.w	0 <_hw_endpoint_buffer_control_update32>
  24:	50112000 	.word	0x50112000
  28:	00000000 	.word	0x00000000

Disassembly of section .text.dcd_edpt_clear_stall:

00000000 <dcd_edpt_clear_stall>:
   0:	f011 037f 	ands.w	r3, r1, #127	@ 0x7f
   4:	d100      	bne.n	8 <dcd_edpt_clear_stall+0x8>
   6:	4770      	bx	lr
   8:	2200      	movs	r2, #0
   a:	b410      	push	{r4}
   c:	09c8      	lsrs	r0, r1, #7
   e:	4c06      	ldr	r4, [pc, #24]	@ (28 <dcd_edpt_clear_stall+0x28>)
  10:	eb00 0043 	add.w	r0, r0, r3, lsl #1
  14:	eb04 1340 	add.w	r3, r4, r0, lsl #5
  18:	f46f 6100 	mvn.w	r1, #2048	@ 0x800
  1c:	4618      	mov	r0, r3
  1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  22:	70da      	strb	r2, [r3, #3]
  24:	f7ff bffe 	b.w	0 <_hw_endpoint_buffer_control_update32>
  28:	00000000 	.word	0x00000000

Disassembly of section .time_critical.dcd_int_handler:

00000000 <dcd_int_handler>:
   0:	f7ff bffe 	b.w	0 <dcd_int_handler>

rp2040_usb.c.o:     file format elf32-littlearm


Disassembly of section .time_critical.prepare_ep_buffer:

00000000 <prepare_ep_buffer>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	8a82      	ldrh	r2, [r0, #20]
   6:	8b04      	ldrh	r4, [r0, #24]
   8:	4603      	mov	r3, r0
   a:	4294      	cmp	r4, r2
   c:	78c0      	ldrb	r0, [r0, #3]
   e:	bf28      	it	cs
  10:	4614      	movcs	r4, r2
  12:	1e05      	subs	r5, r0, #0
  14:	bf18      	it	ne
  16:	2501      	movne	r5, #1
  18:	f080 0001 	eor.w	r0, r0, #1
  1c:	1b12      	subs	r2, r2, r4
  1e:	785e      	ldrb	r6, [r3, #1]
  20:	70d8      	strb	r0, [r3, #3]
  22:	b292      	uxth	r2, r2
  24:	f444 6080 	orr.w	r0, r4, #1024	@ 0x400
  28:	829a      	strh	r2, [r3, #20]
  2a:	ea40 3045 	orr.w	r0, r0, r5, lsl #13
  2e:	bb06      	cbnz	r6, 72 <prepare_ep_buffer+0x72>
  30:	68dd      	ldr	r5, [r3, #12]
  32:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
  36:	eb05 1c81 	add.w	ip, r5, r1, lsl #6
  3a:	691d      	ldr	r5, [r3, #16]
  3c:	b1ac      	cbz	r4, 6a <prepare_ep_buffer+0x6a>
  3e:	f1b8 0f05 	cmp.w	r8, #5
  42:	f105 0201 	add.w	r2, r5, #1
  46:	d903      	bls.n	50 <prepare_ep_buffer+0x50>
  48:	ebac 0702 	sub.w	r7, ip, r2
  4c:	2f02      	cmp	r7, #2
  4e:	d817      	bhi.n	80 <prepare_ep_buffer+0x80>
  50:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
  54:	4425      	add	r5, r4
  56:	e000      	b.n	5a <prepare_ep_buffer+0x5a>
  58:	3201      	adds	r2, #1
  5a:	f812 6c01 	ldrb.w	r6, [r2, #-1]
  5e:	42aa      	cmp	r2, r5
  60:	f80c 6f01 	strb.w	r6, [ip, #1]!
  64:	d1f8      	bne.n	58 <prepare_ep_buffer+0x58>
  66:	691d      	ldr	r5, [r3, #16]
  68:	8a9a      	ldrh	r2, [r3, #20]
  6a:	4425      	add	r5, r4
  6c:	611d      	str	r5, [r3, #16]
  6e:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
  72:	b90a      	cbnz	r2, 78 <prepare_ep_buffer+0x78>
  74:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
  78:	b101      	cbz	r1, 7c <prepare_ep_buffer+0x7c>
  7a:	0400      	lsls	r0, r0, #16
  7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  80:	462f      	mov	r7, r5
  82:	46e6      	mov	lr, ip
  84:	4632      	mov	r2, r6
  86:	1f26      	subs	r6, r4, #4
  88:	08b6      	lsrs	r6, r6, #2
  8a:	3601      	adds	r6, #1
  8c:	f857 9b04 	ldr.w	r9, [r7], #4
  90:	3201      	adds	r2, #1
  92:	4296      	cmp	r6, r2
  94:	f84e 9b04 	str.w	r9, [lr], #4
  98:	d8f8      	bhi.n	8c <prepare_ep_buffer+0x8c>
  9a:	ebb4 0f86 	cmp.w	r4, r6, lsl #2
  9e:	eba8 0286 	sub.w	r2, r8, r6, lsl #2
  a2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
  a6:	eb0c 0786 	add.w	r7, ip, r6, lsl #2
  aa:	d0dc      	beq.n	66 <prepare_ep_buffer+0x66>
  ac:	f815 5026 	ldrb.w	r5, [r5, r6, lsl #2]
  b0:	f80c 5026 	strb.w	r5, [ip, r6, lsl #2]
  b4:	2a00      	cmp	r2, #0
  b6:	d0d6      	beq.n	66 <prepare_ep_buffer+0x66>
  b8:	f89e 5001 	ldrb.w	r5, [lr, #1]
  bc:	2a01      	cmp	r2, #1
  be:	707d      	strb	r5, [r7, #1]
  c0:	d0d1      	beq.n	66 <prepare_ep_buffer+0x66>
  c2:	f89e 2002 	ldrb.w	r2, [lr, #2]
  c6:	70ba      	strb	r2, [r7, #2]
  c8:	691d      	ldr	r5, [r3, #16]
  ca:	8a9a      	ldrh	r2, [r3, #20]
  cc:	e7cd      	b.n	6a <prepare_ep_buffer+0x6a>
  ce:	bf00      	nop

Disassembly of section .time_critical.sync_ep_buffer:

00000000 <sync_ep_buffer>:
   0:	6883      	ldr	r3, [r0, #8]
   2:	4602      	mov	r2, r0
   4:	6818      	ldr	r0, [r3, #0]
   6:	b101      	cbz	r1, a <sync_ep_buffer+0xa>
   8:	0c00      	lsrs	r0, r0, #16
   a:	7853      	ldrb	r3, [r2, #1]
   c:	f3c0 0009 	ubfx	r0, r0, #0, #10
  10:	b313      	cbz	r3, 58 <sync_ep_buffer+0x58>
  12:	b5f0      	push	{r4, r5, r6, r7, lr}
  14:	e9d2 5403 	ldrd	r5, r4, [r2, #12]
  18:	018f      	lsls	r7, r1, #6
  1a:	eb05 1381 	add.w	r3, r5, r1, lsl #6
  1e:	1e46      	subs	r6, r0, #1
  20:	b178      	cbz	r0, 42 <sync_ep_buffer+0x42>
  22:	2e05      	cmp	r6, #5
  24:	d904      	bls.n	30 <sync_ep_buffer+0x30>
  26:	3701      	adds	r7, #1
  28:	443d      	add	r5, r7
  2a:	1b65      	subs	r5, r4, r5
  2c:	2d02      	cmp	r5, #2
  2e:	d81c      	bhi.n	6a <sync_ep_buffer+0x6a>
  30:	1e61      	subs	r1, r4, #1
  32:	181d      	adds	r5, r3, r0
  34:	f813 4b01 	ldrb.w	r4, [r3], #1
  38:	429d      	cmp	r5, r3
  3a:	f801 4f01 	strb.w	r4, [r1, #1]!
  3e:	d1f9      	bne.n	34 <sync_ep_buffer+0x34>
  40:	6914      	ldr	r4, [r2, #16]
  42:	8ad3      	ldrh	r3, [r2, #22]
  44:	4404      	add	r4, r0
  46:	4403      	add	r3, r0
  48:	82d3      	strh	r3, [r2, #22]
  4a:	8b13      	ldrh	r3, [r2, #24]
  4c:	6114      	str	r4, [r2, #16]
  4e:	4283      	cmp	r3, r0
  50:	bf84      	itt	hi
  52:	2300      	movhi	r3, #0
  54:	8293      	strhhi	r3, [r2, #20]
  56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  58:	8ad3      	ldrh	r3, [r2, #22]
  5a:	4403      	add	r3, r0
  5c:	82d3      	strh	r3, [r2, #22]
  5e:	8b13      	ldrh	r3, [r2, #24]
  60:	4283      	cmp	r3, r0
  62:	bf84      	itt	hi
  64:	2300      	movhi	r3, #0
  66:	8293      	strhhi	r3, [r2, #20]
  68:	4770      	bx	lr
  6a:	469e      	mov	lr, r3
  6c:	4625      	mov	r5, r4
  6e:	2100      	movs	r1, #0
  70:	f1a0 0c04 	sub.w	ip, r0, #4
  74:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
  78:	f10c 0c01 	add.w	ip, ip, #1
  7c:	f85e 7b04 	ldr.w	r7, [lr], #4
  80:	3101      	adds	r1, #1
  82:	4561      	cmp	r1, ip
  84:	f845 7b04 	str.w	r7, [r5], #4
  88:	d3f8      	bcc.n	7c <sync_ep_buffer+0x7c>
  8a:	ebb0 0f8c 	cmp.w	r0, ip, lsl #2
  8e:	eba6 068c 	sub.w	r6, r6, ip, lsl #2
  92:	eb03 058c 	add.w	r5, r3, ip, lsl #2
  96:	eb04 018c 	add.w	r1, r4, ip, lsl #2
  9a:	d0d1      	beq.n	40 <sync_ep_buffer+0x40>
  9c:	f813 302c 	ldrb.w	r3, [r3, ip, lsl #2]
  a0:	f804 302c 	strb.w	r3, [r4, ip, lsl #2]
  a4:	2e00      	cmp	r6, #0
  a6:	d0cb      	beq.n	40 <sync_ep_buffer+0x40>
  a8:	786b      	ldrb	r3, [r5, #1]
  aa:	2e01      	cmp	r6, #1
  ac:	704b      	strb	r3, [r1, #1]
  ae:	d0c7      	beq.n	40 <sync_ep_buffer+0x40>
  b0:	78ab      	ldrb	r3, [r5, #2]
  b2:	708b      	strb	r3, [r1, #2]
  b4:	6914      	ldr	r4, [r2, #16]
  b6:	e7c4      	b.n	42 <sync_ep_buffer+0x42>

Disassembly of section .time_critical._hw_endpoint_xfer_sync:

00000000 <_hw_endpoint_xfer_sync>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	6883      	ldr	r3, [r0, #8]
   6:	2100      	movs	r1, #0
   8:	681b      	ldr	r3, [r3, #0]
   a:	f7ff fffe 	bl	0 <_hw_endpoint_xfer_sync>
   e:	6863      	ldr	r3, [r4, #4]
  10:	681b      	ldr	r3, [r3, #0]
  12:	005b      	lsls	r3, r3, #1
  14:	d502      	bpl.n	1c <_hw_endpoint_xfer_sync+0x1c>
  16:	8b23      	ldrh	r3, [r4, #24]
  18:	4283      	cmp	r3, r0
  1a:	d000      	beq.n	1e <_hw_endpoint_xfer_sync+0x1e>
  1c:	bd10      	pop	{r4, pc}
  1e:	4620      	mov	r0, r4
  20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  24:	2101      	movs	r1, #1
  26:	f7ff bffe 	b.w	0 <_hw_endpoint_xfer_sync>
  2a:	bf00      	nop

Disassembly of section .time_critical.e15_is_bulkin_ep:

00000000 <e15_is_bulkin_ep>:
   0:	4b08      	ldr	r3, [pc, #32]	@ (24 <e15_is_bulkin_ep+0x24>)
   2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
   4:	f013 0302 	ands.w	r3, r3, #2
   8:	d102      	bne.n	10 <e15_is_bulkin_ep+0x10>
   a:	7882      	ldrb	r2, [r0, #2]
   c:	09d2      	lsrs	r2, r2, #7
   e:	d101      	bne.n	14 <e15_is_bulkin_ep+0x14>
  10:	2000      	movs	r0, #0
  12:	4770      	bx	lr
  14:	7ec0      	ldrb	r0, [r0, #27]
  16:	f1a0 0002 	sub.w	r0, r0, #2
  1a:	fab0 f080 	clz	r0, r0
  1e:	0940      	lsrs	r0, r0, #5
  20:	4770      	bx	lr
  22:	bf00      	nop
  24:	50110000 	.word	0x50110000

Disassembly of section .time_critical.e15_is_critical_frame_period:

00000000 <e15_is_critical_frame_period>:
   0:	b508      	push	{r3, lr}
   2:	f7ff fffe 	bl	0 <e15_is_critical_frame_period>
   6:	b150      	cbz	r0, 1e <e15_is_critical_frame_period+0x1e>
   8:	4a05      	ldr	r2, [pc, #20]	@ (20 <e15_is_critical_frame_period+0x20>)
   a:	4b06      	ldr	r3, [pc, #24]	@ (24 <e15_is_critical_frame_period+0x24>)
   c:	6a90      	ldr	r0, [r2, #40]	@ 0x28
   e:	681b      	ldr	r3, [r3, #0]
  10:	f5a0 7048 	sub.w	r0, r0, #800	@ 0x320
  14:	1ac0      	subs	r0, r0, r3
  16:	28c6      	cmp	r0, #198	@ 0xc6
  18:	bf8c      	ite	hi
  1a:	2000      	movhi	r0, #0
  1c:	2001      	movls	r0, #1
  1e:	bd08      	pop	{r3, pc}
  20:	400b0000 	.word	0x400b0000
  24:	00000000 	.word	0x00000000

Disassembly of section .text.rp2040_usb_init:

00000000 <rp2040_usb_init>:
   0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
   4:	4809      	ldr	r0, [pc, #36]	@ (2c <rp2040_usb_init+0x2c>)
   6:	490a      	ldr	r1, [pc, #40]	@ (30 <rp2040_usb_init+0x30>)
   8:	b508      	push	{r3, lr}
   a:	4b0a      	ldr	r3, [pc, #40]	@ (34 <rp2040_usb_init+0x34>)
   c:	6002      	str	r2, [r0, #0]
   e:	600a      	str	r2, [r1, #0]
  10:	6899      	ldr	r1, [r3, #8]
  12:	43c9      	mvns	r1, r1
  14:	f011 5180 	ands.w	r1, r1, #268435456	@ 0x10000000
  18:	d1fa      	bne.n	10 <rp2040_usb_init+0x10>
  1a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  1e:	4806      	ldr	r0, [pc, #24]	@ (38 <rp2040_usb_init+0x38>)
  20:	f7ff fffe 	bl	0 <memset>
  24:	2209      	movs	r2, #9
  26:	4b05      	ldr	r3, [pc, #20]	@ (3c <rp2040_usb_init+0x3c>)
  28:	675a      	str	r2, [r3, #116]	@ 0x74
  2a:	bd08      	pop	{r3, pc}
  2c:	40022000 	.word	0x40022000
  30:	40023000 	.word	0x40023000
  34:	40020000 	.word	0x40020000
  38:	50100000 	.word	0x50100000
  3c:	50110000 	.word	0x50110000

Disassembly of section .time_critical.hw_endpoint_reset_transfer:

00000000 <hw_endpoint_reset_transfer>:
   0:	2300      	movs	r3, #0
   2:	e9c0 3304 	strd	r3, r3, [r0, #16]
   6:	7683      	strb	r3, [r0, #26]
   8:	4770      	bx	lr
   a:	bf00      	nop

Disassembly of section .time_critical._hw_endpoint_buffer_control_update32:

00000000 <_hw_endpoint_buffer_control_update32>:
   0:	b510      	push	{r4, lr}
   2:	6883      	ldr	r3, [r0, #8]
   4:	b109      	cbz	r1, a <_hw_endpoint_buffer_control_update32+0xa>
   6:	681c      	ldr	r4, [r3, #0]
   8:	4021      	ands	r1, r4
   a:	b182      	cbz	r2, 2e <_hw_endpoint_buffer_control_update32+0x2e>
   c:	4311      	orrs	r1, r2
   e:	0552      	lsls	r2, r2, #21
  10:	d50d      	bpl.n	2e <_hw_endpoint_buffer_control_update32+0x2e>
  12:	681a      	ldr	r2, [r3, #0]
  14:	0554      	lsls	r4, r2, #21
  16:	d40c      	bmi.n	32 <_hw_endpoint_buffer_control_update32+0x32>
  18:	4a08      	ldr	r2, [pc, #32]	@ (3c <_hw_endpoint_buffer_control_update32+0x3c>)
  1a:	f421 6480 	bic.w	r4, r1, #1024	@ 0x400
  1e:	601c      	str	r4, [r3, #0]
  20:	6c12      	ldr	r2, [r2, #64]	@ 0x40
  22:	0792      	lsls	r2, r2, #30
  24:	d403      	bmi.n	2e <_hw_endpoint_buffer_control_update32+0x2e>
  26:	230c      	movs	r3, #12
  28:	3b03      	subs	r3, #3
  2a:	d2fd      	bcs.n	28 <_hw_endpoint_buffer_control_update32+0x28>
  2c:	6883      	ldr	r3, [r0, #8]
  2e:	6019      	str	r1, [r3, #0]
  30:	bd10      	pop	{r4, pc}
  32:	7881      	ldrb	r1, [r0, #2]
  34:	4802      	ldr	r0, [pc, #8]	@ (40 <_hw_endpoint_buffer_control_update32+0x40>)
  36:	f7ff fffe 	bl	0 <panic>
  3a:	bf00      	nop
  3c:	50110000 	.word	0x50110000
  40:	00000000 	.word	0x00000000

Disassembly of section .time_critical.hw_endpoint_start_next_buffer:

00000000 <hw_endpoint_start_next_buffer>:
   0:	b530      	push	{r4, r5, lr}
   2:	6843      	ldr	r3, [r0, #4]
   4:	2100      	movs	r1, #0
   6:	b083      	sub	sp, #12
   8:	4604      	mov	r4, r0
   a:	681d      	ldr	r5, [r3, #0]
   c:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
  10:	4b13      	ldr	r3, [pc, #76]	@ (60 <hw_endpoint_start_next_buffer+0x60>)
  12:	f440 5280 	orr.w	r2, r0, #4096	@ 0x1000
  16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  18:	f013 0f02 	tst.w	r3, #2
  1c:	78a3      	ldrb	r3, [r4, #2]
  1e:	d00e      	beq.n	3e <hw_endpoint_start_next_buffer+0x3e>
  20:	065b      	lsls	r3, r3, #25
  22:	d00e      	beq.n	42 <hw_endpoint_start_next_buffer+0x42>
  24:	f025 45a0 	bic.w	r5, r5, #1342177280	@ 0x50000000
  28:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
  2c:	2100      	movs	r1, #0
  2e:	4620      	mov	r0, r4
  30:	6863      	ldr	r3, [r4, #4]
  32:	601d      	str	r5, [r3, #0]
  34:	b003      	add	sp, #12
  36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  3a:	f7ff bffe 	b.w	0 <hw_endpoint_start_next_buffer>
  3e:	09db      	lsrs	r3, r3, #7
  40:	d0f0      	beq.n	24 <hw_endpoint_start_next_buffer+0x24>
  42:	8aa3      	ldrh	r3, [r4, #20]
  44:	2b00      	cmp	r3, #0
  46:	d0ed      	beq.n	24 <hw_endpoint_start_next_buffer+0x24>
  48:	2101      	movs	r1, #1
  4a:	4620      	mov	r0, r4
  4c:	9201      	str	r2, [sp, #4]
  4e:	f7ff fffe 	bl	0 <hw_endpoint_start_next_buffer>
  52:	9a01      	ldr	r2, [sp, #4]
  54:	f025 5500 	bic.w	r5, r5, #536870912	@ 0x20000000
  58:	4302      	orrs	r2, r0
  5a:	f045 45a0 	orr.w	r5, r5, #1342177280	@ 0x50000000
  5e:	e7e5      	b.n	2c <hw_endpoint_start_next_buffer+0x2c>
  60:	50110000 	.word	0x50110000

Disassembly of section .text.hw_endpoint_xfer_start:

00000000 <hw_endpoint_xfer_start>:
   0:	2300      	movs	r3, #0
   2:	f04f 0c01 	mov.w	ip, #1
   6:	b510      	push	{r4, lr}
   8:	f880 c01a 	strb.w	ip, [r0, #26]
   c:	8282      	strh	r2, [r0, #20]
   e:	82c3      	strh	r3, [r0, #22]
  10:	6101      	str	r1, [r0, #16]
  12:	4604      	mov	r4, r0
  14:	f7ff fffe 	bl	0 <hw_endpoint_xfer_start>
  18:	b120      	cbz	r0, 24 <hw_endpoint_xfer_start+0x24>
  1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
  1e:	4b07      	ldr	r3, [pc, #28]	@ (3c <hw_endpoint_xfer_start+0x3c>)
  20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  24:	4620      	mov	r0, r4
  26:	f7ff fffe 	bl	0 <hw_endpoint_xfer_start>
  2a:	b110      	cbz	r0, 32 <hw_endpoint_xfer_start+0x32>
  2c:	2301      	movs	r3, #1
  2e:	7723      	strb	r3, [r4, #28]
  30:	bd10      	pop	{r4, pc}
  32:	4620      	mov	r0, r4
  34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  38:	f7ff bffe 	b.w	0 <hw_endpoint_xfer_start>
  3c:	50112000 	.word	0x50112000

Disassembly of section .time_critical.hw_endpoint_xfer_continue:

00000000 <hw_endpoint_xfer_continue>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	7e85      	ldrb	r5, [r0, #26]
   4:	4604      	mov	r4, r0
   6:	b195      	cbz	r5, 2e <hw_endpoint_xfer_continue+0x2e>
   8:	f7ff fffe 	bl	0 <hw_endpoint_xfer_continue>
   c:	8aa3      	ldrh	r3, [r4, #20]
   e:	b90b      	cbnz	r3, 14 <hw_endpoint_xfer_continue+0x14>
  10:	4628      	mov	r0, r5
  12:	bd38      	pop	{r3, r4, r5, pc}
  14:	4620      	mov	r0, r4
  16:	f7ff fffe 	bl	0 <hw_endpoint_xfer_continue>
  1a:	b120      	cbz	r0, 26 <hw_endpoint_xfer_continue+0x26>
  1c:	2301      	movs	r3, #1
  1e:	7723      	strb	r3, [r4, #28]
  20:	2500      	movs	r5, #0
  22:	4628      	mov	r0, r5
  24:	bd38      	pop	{r3, r4, r5, pc}
  26:	4620      	mov	r0, r4
  28:	f7ff fffe 	bl	0 <hw_endpoint_xfer_continue>
  2c:	e7f8      	b.n	20 <hw_endpoint_xfer_continue+0x20>
  2e:	7881      	ldrb	r1, [r0, #2]
  30:	4801      	ldr	r0, [pc, #4]	@ (38 <hw_endpoint_xfer_continue+0x38>)
  32:	f7ff fffe 	bl	0 <panic>
  36:	bf00      	nop
  38:	00000020 	.word	0x00000020

usbd.c.o:     file format elf32-littlearm


Disassembly of section .text.tud_vendor_control_xfer_cb:

00000000 <tud_vendor_control_xfer_cb>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text.configuration_reset:

00000000 <configuration_reset>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	2400      	movs	r4, #0
   6:	4e1d      	ldr	r6, [pc, #116]	@ (7c <configuration_reset+0x7c>)
   8:	4605      	mov	r5, r0
   a:	4623      	mov	r3, r4
   c:	7832      	ldrb	r2, [r6, #0]
   e:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 88 <configuration_reset+0x88>
  12:	4f1b      	ldr	r7, [pc, #108]	@ (80 <configuration_reset+0x80>)
  14:	e00d      	b.n	32 <configuration_reset+0x32>
  16:	683b      	ldr	r3, [r7, #0]
  18:	eb13 1344 	adds.w	r3, r3, r4, lsl #5
  1c:	d025      	beq.n	6a <configuration_reset+0x6a>
  1e:	68db      	ldr	r3, [r3, #12]
  20:	4628      	mov	r0, r5
  22:	4798      	blx	r3
  24:	7832      	ldrb	r2, [r6, #0]
  26:	3401      	adds	r4, #1
  28:	b2e4      	uxtb	r4, r4
  2a:	1c51      	adds	r1, r2, #1
  2c:	42a1      	cmp	r1, r4
  2e:	4623      	mov	r3, r4
  30:	db06      	blt.n	40 <configuration_reset+0x40>
  32:	42a2      	cmp	r2, r4
  34:	eba3 0302 	sub.w	r3, r3, r2
  38:	d8ed      	bhi.n	16 <configuration_reset+0x16>
  3a:	eb08 1343 	add.w	r3, r8, r3, lsl #5
  3e:	e7ee      	b.n	1e <configuration_reset+0x1e>
  40:	4c10      	ldr	r4, [pc, #64]	@ (84 <configuration_reset+0x84>)
  42:	2254      	movs	r2, #84	@ 0x54
  44:	2100      	movs	r1, #0
  46:	4620      	mov	r0, r4
  48:	f7ff fffe 	bl	0 <memset>
  4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  50:	1d25      	adds	r5, r4, #4
  52:	6063      	str	r3, [r4, #4]
  54:	e9c5 3301 	strd	r3, r3, [r5, #4]
  58:	60eb      	str	r3, [r5, #12]
  5a:	f104 0014 	add.w	r0, r4, #20
  5e:	2220      	movs	r2, #32
  60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  64:	21ff      	movs	r1, #255	@ 0xff
  66:	f7ff bffe 	b.w	0 <memset>
  6a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  6e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  72:	07db      	lsls	r3, r3, #31
  74:	d500      	bpl.n	78 <configuration_reset+0x78>
  76:	be00      	bkpt	0x0000
  78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

Disassembly of section .text.tud_event_hook_cb:

00000000 <tud_event_hook_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_sof_cb:

00000000 <tud_sof_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_descriptor_bos_cb:

00000000 <tud_descriptor_bos_cb>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text.tud_descriptor_device_qualifier_cb:

00000000 <tud_descriptor_device_qualifier_cb>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text.tud_descriptor_other_speed_configuration_cb:

00000000 <tud_descriptor_other_speed_configuration_cb>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text.tud_mount_cb:

00000000 <tud_mount_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_umount_cb:

00000000 <tud_umount_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_suspend_cb:

00000000 <tud_suspend_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_resume_cb:

00000000 <tud_resume_cb>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.dcd_deinit:

00000000 <dcd_deinit>:
   0:	2000      	movs	r0, #0
   2:	4770      	bx	lr

Disassembly of section .text.dcd_connect:

00000000 <dcd_connect>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.dcd_disconnect:

00000000 <dcd_disconnect>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.dcd_dcache_clean:

00000000 <dcd_dcache_clean>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.dcd_dcache_invalidate:

00000000 <dcd_dcache_invalidate>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.dcd_dcache_clean_invalidate:

00000000 <dcd_dcache_clean_invalidate>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.tud_speed_get:

00000000 <tud_speed_get>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <tud_speed_get+0x8>)
   2:	7898      	ldrb	r0, [r3, #2]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	00000000 	.word	0x00000000

Disassembly of section .text.tud_connected:

00000000 <tud_connected>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_connected+0xc>)
   2:	7818      	ldrb	r0, [r3, #0]
   4:	f000 0001 	and.w	r0, r0, #1
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_mounted:

00000000 <tud_mounted>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_mounted+0xc>)
   2:	7858      	ldrb	r0, [r3, #1]
   4:	3800      	subs	r0, #0
   6:	bf18      	it	ne
   8:	2001      	movne	r0, #1
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_suspended:

00000000 <tud_suspended>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_suspended+0xc>)
   2:	7818      	ldrb	r0, [r3, #0]
   4:	f3c0 0080 	ubfx	r0, r0, #2, #1
   8:	4770      	bx	lr
   a:	bf00      	nop
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_remote_wakeup:

00000000 <tud_remote_wakeup>:
   0:	4a0a      	ldr	r2, [pc, #40]	@ (2c <tud_remote_wakeup+0x2c>)
   2:	b510      	push	{r4, lr}
   4:	7813      	ldrb	r3, [r2, #0]
   6:	f3c3 0480 	ubfx	r4, r3, #2, #1
   a:	075b      	lsls	r3, r3, #29
   c:	d505      	bpl.n	1a <tud_remote_wakeup+0x1a>
   e:	7813      	ldrb	r3, [r2, #0]
  10:	f003 0318 	and.w	r3, r3, #24
  14:	2b18      	cmp	r3, #24
  16:	d002      	beq.n	1e <tud_remote_wakeup+0x1e>
  18:	2400      	movs	r4, #0
  1a:	4620      	mov	r0, r4
  1c:	bd10      	pop	{r4, pc}
  1e:	4b04      	ldr	r3, [pc, #16]	@ (30 <tud_remote_wakeup+0x30>)
  20:	7818      	ldrb	r0, [r3, #0]
  22:	f7ff fffe 	bl	0 <dcd_remote_wakeup>
  26:	4620      	mov	r0, r4
  28:	bd10      	pop	{r4, pc}
  2a:	bf00      	nop
	...

Disassembly of section .text.tud_disconnect:

00000000 <tud_disconnect>:
   0:	b508      	push	{r3, lr}
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <tud_disconnect+0x10>)
   4:	7818      	ldrb	r0, [r3, #0]
   6:	f7ff fffe 	bl	0 <tud_disconnect>
   a:	2001      	movs	r0, #1
   c:	bd08      	pop	{r3, pc}
   e:	bf00      	nop
  10:	00000000 	.word	0x00000000

Disassembly of section .text.tud_connect:

00000000 <tud_connect>:
   0:	b508      	push	{r3, lr}
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <tud_connect+0x10>)
   4:	7818      	ldrb	r0, [r3, #0]
   6:	f7ff fffe 	bl	0 <tud_connect>
   a:	2001      	movs	r0, #1
   c:	bd08      	pop	{r3, pc}
   e:	bf00      	nop
  10:	00000000 	.word	0x00000000

Disassembly of section .text.tud_sof_cb_enable:

00000000 <tud_sof_cb_enable>:
   0:	490f      	ldr	r1, [pc, #60]	@ (40 <tud_sof_cb_enable+0x40>)
   2:	4a10      	ldr	r2, [pc, #64]	@ (44 <tud_sof_cb_enable+0x44>)
   4:	78cb      	ldrb	r3, [r1, #3]
   6:	f892 c000 	ldrb.w	ip, [r2]
   a:	b2db      	uxtb	r3, r3
   c:	78ca      	ldrb	r2, [r1, #3]
   e:	b160      	cbz	r0, 2a <tud_sof_cb_enable+0x2a>
  10:	f042 0201 	orr.w	r2, r2, #1
  14:	70ca      	strb	r2, [r1, #3]
  16:	78ca      	ldrb	r2, [r1, #3]
  18:	fab3 f383 	clz	r3, r3
  1c:	fab2 f282 	clz	r2, r2
  20:	095b      	lsrs	r3, r3, #5
  22:	0952      	lsrs	r2, r2, #5
  24:	429a      	cmp	r2, r3
  26:	d104      	bne.n	32 <tud_sof_cb_enable+0x32>
  28:	4770      	bx	lr
  2a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
  2e:	70ca      	strb	r2, [r1, #3]
  30:	e7f1      	b.n	16 <tud_sof_cb_enable+0x16>
  32:	78c9      	ldrb	r1, [r1, #3]
  34:	4660      	mov	r0, ip
  36:	3900      	subs	r1, #0
  38:	bf18      	it	ne
  3a:	2101      	movne	r1, #1
  3c:	f7ff bffe 	b.w	0 <dcd_sof_enable>
	...

Disassembly of section .text.tud_inited:

00000000 <tud_inited>:
   0:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_inited+0xc>)
   2:	7818      	ldrb	r0, [r3, #0]
   4:	38ff      	subs	r0, #255	@ 0xff
   6:	bf18      	it	ne
   8:	2001      	movne	r0, #1
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_rhport_init:

00000000 <tud_rhport_init>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ f0 <tud_rhport_init+0xf0>
   8:	f89a 3000 	ldrb.w	r3, [sl]
   c:	2bff      	cmp	r3, #255	@ 0xff
   e:	d002      	beq.n	16 <tud_rhport_init+0x16>
  10:	2001      	movs	r0, #1
  12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  16:	460e      	mov	r6, r1
  18:	2900      	cmp	r1, #0
  1a:	d03e      	beq.n	9a <tud_rhport_init+0x9a>
  1c:	2100      	movs	r1, #0
  1e:	2254      	movs	r2, #84	@ 0x54
  20:	4607      	mov	r7, r0
  22:	4829      	ldr	r0, [pc, #164]	@ (c8 <tud_rhport_init+0xc8>)
  24:	f7ff fffe 	bl	0 <memset>
  28:	2200      	movs	r2, #0
  2a:	4c28      	ldr	r4, [pc, #160]	@ (cc <tud_rhport_init+0xcc>)
  2c:	4b28      	ldr	r3, [pc, #160]	@ (d0 <tud_rhport_init+0xd0>)
  2e:	4620      	mov	r0, r4
  30:	701a      	strb	r2, [r3, #0]
  32:	f7ff fffe 	bl	0 <mutex_init>
  36:	4b27      	ldr	r3, [pc, #156]	@ (d4 <tud_rhport_init+0xd4>)
  38:	4827      	ldr	r0, [pc, #156]	@ (d8 <tud_rhport_init+0xd8>)
  3a:	601c      	str	r4, [r3, #0]
  3c:	4c27      	ldr	r4, [pc, #156]	@ (dc <tud_rhport_init+0xdc>)
  3e:	f7ff fffe 	bl	0 <critical_section_init>
  42:	4620      	mov	r0, r4
  44:	f7ff fffe 	bl	0 <tu_fifo_clear>
  48:	4a25      	ldr	r2, [pc, #148]	@ (e0 <tud_rhport_init+0xe0>)
  4a:	4b26      	ldr	r3, [pc, #152]	@ (e4 <tud_rhport_init+0xe4>)
  4c:	4d26      	ldr	r5, [pc, #152]	@ (e8 <tud_rhport_init+0xe8>)
  4e:	6014      	str	r4, [r2, #0]
  50:	b363      	cbz	r3, ac <tud_rhport_init+0xac>
  52:	4628      	mov	r0, r5
  54:	f7ff fffe 	bl	0 <usbd_app_driver_get_cb>
  58:	4b24      	ldr	r3, [pc, #144]	@ (ec <tud_rhport_init+0xec>)
  5a:	782a      	ldrb	r2, [r5, #0]
  5c:	6018      	str	r0, [r3, #0]
  5e:	2400      	movs	r4, #0
  60:	f8df 9090 	ldr.w	r9, [pc, #144]	@ f4 <tud_rhport_init+0xf4>
  64:	4623      	mov	r3, r4
  66:	f8df 8084 	ldr.w	r8, [pc, #132]	@ ec <tud_rhport_init+0xec>
  6a:	e00e      	b.n	8a <tud_rhport_init+0x8a>
  6c:	f8d8 3000 	ldr.w	r3, [r8]
  70:	eb13 1344 	adds.w	r3, r3, r4, lsl #5
  74:	d011      	beq.n	9a <tud_rhport_init+0x9a>
  76:	685b      	ldr	r3, [r3, #4]
  78:	b17b      	cbz	r3, 9a <tud_rhport_init+0x9a>
  7a:	4798      	blx	r3
  7c:	782a      	ldrb	r2, [r5, #0]
  7e:	3401      	adds	r4, #1
  80:	b2e4      	uxtb	r4, r4
  82:	1c51      	adds	r1, r2, #1
  84:	42a1      	cmp	r1, r4
  86:	4623      	mov	r3, r4
  88:	db12      	blt.n	b0 <tud_rhport_init+0xb0>
  8a:	42a2      	cmp	r2, r4
  8c:	d8ee      	bhi.n	6c <tud_rhport_init+0x6c>
  8e:	1a9b      	subs	r3, r3, r2
  90:	eb09 1343 	add.w	r3, r9, r3, lsl #5
  94:	685b      	ldr	r3, [r3, #4]
  96:	2b00      	cmp	r3, #0
  98:	d1ef      	bne.n	7a <tud_rhport_init+0x7a>
  9a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  9e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  a2:	07db      	lsls	r3, r3, #31
  a4:	d500      	bpl.n	a8 <tud_rhport_init+0xa8>
  a6:	be00      	bkpt	0x0000
  a8:	2000      	movs	r0, #0
  aa:	e7b2      	b.n	12 <tud_rhport_init+0x12>
  ac:	782a      	ldrb	r2, [r5, #0]
  ae:	e7d6      	b.n	5e <tud_rhport_init+0x5e>
  b0:	4631      	mov	r1, r6
  b2:	4638      	mov	r0, r7
  b4:	f88a 7000 	strb.w	r7, [sl]
  b8:	f7ff fffe 	bl	0 <dcd_init>
  bc:	2800      	cmp	r0, #0
  be:	d0ec      	beq.n	9a <tud_rhport_init+0x9a>
  c0:	4638      	mov	r0, r7
  c2:	f7ff fffe 	bl	0 <dcd_int_enable>
  c6:	e7a3      	b.n	10 <tud_rhport_init+0x10>
	...
  d8:	00000014 	.word	0x00000014
	...

Disassembly of section .text.tud_deinit:

00000000 <tud_deinit>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8c <tud_deinit+0x8c>
   8:	f898 3000 	ldrb.w	r3, [r8]
   c:	2bff      	cmp	r3, #255	@ 0xff
   e:	d02f      	beq.n	70 <tud_deinit+0x70>
  10:	4604      	mov	r4, r0
  12:	f7ff fffe 	bl	0 <dcd_int_disable>
  16:	4620      	mov	r0, r4
  18:	f7ff fffe 	bl	0 <tud_deinit>
  1c:	4620      	mov	r0, r4
  1e:	2400      	movs	r4, #0
  20:	4d15      	ldr	r5, [pc, #84]	@ (78 <tud_deinit+0x78>)
  22:	f7ff fffe 	bl	0 <tud_deinit>
  26:	4f15      	ldr	r7, [pc, #84]	@ (7c <tud_deinit+0x7c>)
  28:	4623      	mov	r3, r4
  2a:	7829      	ldrb	r1, [r5, #0]
  2c:	4e14      	ldr	r6, [pc, #80]	@ (80 <tud_deinit+0x80>)
  2e:	e00d      	b.n	4c <tud_deinit+0x4c>
  30:	6833      	ldr	r3, [r6, #0]
  32:	eb13 1344 	adds.w	r3, r3, r4, lsl #5
  36:	d003      	beq.n	40 <tud_deinit+0x40>
  38:	689b      	ldr	r3, [r3, #8]
  3a:	b10b      	cbz	r3, 40 <tud_deinit+0x40>
  3c:	4798      	blx	r3
  3e:	7829      	ldrb	r1, [r5, #0]
  40:	3401      	adds	r4, #1
  42:	b2e4      	uxtb	r4, r4
  44:	1c4a      	adds	r2, r1, #1
  46:	42a2      	cmp	r2, r4
  48:	4623      	mov	r3, r4
  4a:	db05      	blt.n	58 <tud_deinit+0x58>
  4c:	42a1      	cmp	r1, r4
  4e:	d8ef      	bhi.n	30 <tud_deinit+0x30>
  50:	1a5b      	subs	r3, r3, r1
  52:	eb07 1343 	add.w	r3, r7, r3, lsl #5
  56:	e7ef      	b.n	38 <tud_deinit+0x38>
  58:	4c0a      	ldr	r4, [pc, #40]	@ (84 <tud_deinit+0x84>)
  5a:	6820      	ldr	r0, [r4, #0]
  5c:	3014      	adds	r0, #20
  5e:	f7ff fffe 	bl	0 <critical_section_deinit>
  62:	2300      	movs	r3, #0
  64:	22ff      	movs	r2, #255	@ 0xff
  66:	4908      	ldr	r1, [pc, #32]	@ (88 <tud_deinit+0x88>)
  68:	6023      	str	r3, [r4, #0]
  6a:	600b      	str	r3, [r1, #0]
  6c:	f888 2000 	strb.w	r2, [r8]
  70:	2001      	movs	r0, #1
  72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  76:	bf00      	nop
	...

Disassembly of section .text.tud_task_event_ready:

00000000 <tud_task_event_ready>:
   0:	b508      	push	{r3, lr}
   2:	4b07      	ldr	r3, [pc, #28]	@ (20 <tud_task_event_ready+0x20>)
   4:	781b      	ldrb	r3, [r3, #0]
   6:	2bff      	cmp	r3, #255	@ 0xff
   8:	d007      	beq.n	1a <tud_task_event_ready+0x1a>
   a:	4b06      	ldr	r3, [pc, #24]	@ (24 <tud_task_event_ready+0x24>)
   c:	6818      	ldr	r0, [r3, #0]
   e:	f7ff fffe 	bl	0 <tu_fifo_empty>
  12:	f080 0001 	eor.w	r0, r0, #1
  16:	b2c0      	uxtb	r0, r0
  18:	bd08      	pop	{r3, pc}
  1a:	2000      	movs	r0, #0
  1c:	bd08      	pop	{r3, pc}
  1e:	bf00      	nop
	...

Disassembly of section .text.tud_task_ext:

00000000 <tud_task_ext>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f8df 92c8 	ldr.w	r9, [pc, #712]	@ 2d0 <tud_task_ext+0x2d0>
   8:	b08b      	sub	sp, #44	@ 0x2c
   a:	f899 3000 	ldrb.w	r3, [r9]
   e:	2bff      	cmp	r3, #255	@ 0xff
  10:	f000 80f1 	beq.w	1f6 <tud_task_ext+0x1f6>
  14:	4ca8      	ldr	r4, [pc, #672]	@ (2b8 <tud_task_ext+0x2b8>)
  16:	4da9      	ldr	r5, [pc, #676]	@ (2bc <tud_task_ext+0x2bc>)
  18:	f8df a2b0 	ldr.w	sl, [pc, #688]	@ 2cc <tud_task_ext+0x2cc>
  1c:	f8df b2b4 	ldr.w	fp, [pc, #692]	@ 2d4 <tud_task_ext+0x2d4>
  20:	6826      	ldr	r6, [r4, #0]
  22:	6973      	ldr	r3, [r6, #20]
  24:	f3ef 8210 	mrs	r2, PRIMASK
  28:	b672      	cpsid	i
  2a:	e8d3 0fcf 	ldaexb	r0, [r3]
  2e:	2101      	movs	r1, #1
  30:	2800      	cmp	r0, #0
  32:	d1fa      	bne.n	2a <tud_task_ext+0x2a>
  34:	e8c3 1f40 	strexb	r0, r1, [r3]
  38:	2800      	cmp	r0, #0
  3a:	d1f6      	bne.n	2a <tud_task_ext+0x2a>
  3c:	f3bf 8f5f 	dmb	sy
  40:	61b2      	str	r2, [r6, #24]
  42:	4630      	mov	r0, r6
  44:	a907      	add	r1, sp, #28
  46:	f7ff fffe 	bl	0 <tu_fifo_read>
  4a:	2300      	movs	r3, #0
  4c:	6972      	ldr	r2, [r6, #20]
  4e:	e8c2 3f8f 	stlb	r3, [r2]
  52:	69b3      	ldr	r3, [r6, #24]
  54:	f383 8810 	msr	PRIMASK, r3
  58:	2800      	cmp	r0, #0
  5a:	f000 80cc 	beq.w	1f6 <tud_task_ext+0x1f6>
  5e:	f89d 301d 	ldrb.w	r3, [sp, #29]
  62:	3b01      	subs	r3, #1
  64:	2b07      	cmp	r3, #7
  66:	f200 837d 	bhi.w	764 <tud_task_ext+0x764>
  6a:	e8df f003 	tbb	[pc, r3]
  6e:	b1a7      	.short	0xb1a7
  70:	358e9d95 	.word	0x358e9d95
  74:	040a      	.short	0x040a
  76:	9b08      	ldr	r3, [sp, #32]
  78:	2b00      	cmp	r3, #0
  7a:	d0d1      	beq.n	20 <tud_task_ext+0x20>
  7c:	9809      	ldr	r0, [sp, #36]	@ 0x24
  7e:	4798      	blx	r3
  80:	e7ce      	b.n	20 <tud_task_ext+0x20>
  82:	f89d 1020 	ldrb.w	r1, [sp, #32]
  86:	f001 067f 	and.w	r6, r1, #127	@ 0x7f
  8a:	eb05 0046 	add.w	r0, r5, r6, lsl #1
  8e:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
  92:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
  96:	f023 0301 	bic.w	r3, r3, #1
  9a:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  9e:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
  a2:	f023 0304 	bic.w	r3, r3, #4
  a6:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  aa:	2e00      	cmp	r6, #0
  ac:	f000 80a6 	beq.w	1fc <tud_task_ext+0x1fc>
  b0:	7d03      	ldrb	r3, [r0, #20]
  b2:	f89a 2000 	ldrb.w	r2, [sl]
  b6:	4293      	cmp	r3, r2
  b8:	f080 8093 	bcs.w	1e2 <tud_task_ext+0x1e2>
  bc:	4a80      	ldr	r2, [pc, #512]	@ (2c0 <tud_task_ext+0x2c0>)
  be:	6812      	ldr	r2, [r2, #0]
  c0:	eb12 1343 	adds.w	r3, r2, r3, lsl #5
  c4:	f000 8090 	beq.w	1e8 <tud_task_ext+0x1e8>
  c8:	699e      	ldr	r6, [r3, #24]
  ca:	f89d 2021 	ldrb.w	r2, [sp, #33]	@ 0x21
  ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  d0:	f89d 001c 	ldrb.w	r0, [sp, #28]
  d4:	47b0      	blx	r6
  d6:	e7a3      	b.n	20 <tud_task_ext+0x20>
  d8:	f89b 3000 	ldrb.w	r3, [fp]
  dc:	2b00      	cmp	r3, #0
  de:	f000 8083 	beq.w	1e8 <tud_task_ext+0x1e8>
  e2:	f89b 3000 	ldrb.w	r3, [fp]
  e6:	3b01      	subs	r3, #1
  e8:	b2db      	uxtb	r3, r3
  ea:	f88b 3000 	strb.w	r3, [fp]
  ee:	f89b 3000 	ldrb.w	r3, [fp]
  f2:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  f6:	2b00      	cmp	r3, #0
  f8:	d192      	bne.n	20 <tud_task_ext+0x20>
  fa:	4f70      	ldr	r7, [pc, #448]	@ (2bc <tud_task_ext+0x2bc>)
  fc:	f89d 801c 	ldrb.w	r8, [sp, #28]
 100:	783b      	ldrb	r3, [r7, #0]
 102:	f043 0301 	orr.w	r3, r3, #1
 106:	703b      	strb	r3, [r7, #0]
 108:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 10c:	f360 0300 	bfi	r3, r0, #0, #1
 110:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 114:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 118:	f360 0382 	bfi	r3, r0, #2, #1
 11c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 120:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 124:	f360 0300 	bfi	r3, r0, #0, #1
 128:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 12c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 130:	f360 0382 	bfi	r3, r0, #2, #1
 134:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 138:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 13c:	f89d 3020 	ldrb.w	r3, [sp, #32]
 140:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 144:	2a60      	cmp	r2, #96	@ 0x60
 146:	d06c      	beq.n	222 <tud_task_ext+0x222>
 148:	2a40      	cmp	r2, #64	@ 0x40
 14a:	d07c      	beq.n	246 <tud_task_ext+0x246>
 14c:	f003 031f 	and.w	r3, r3, #31
 150:	2b01      	cmp	r3, #1
 152:	f000 80c1 	beq.w	2d8 <tud_task_ext+0x2d8>
 156:	2b02      	cmp	r3, #2
 158:	f000 8081 	beq.w	25e <tud_task_ext+0x25e>
 15c:	2b00      	cmp	r3, #0
 15e:	d160      	bne.n	222 <tud_task_ext+0x222>
 160:	2a20      	cmp	r2, #32
 162:	f000 81e9 	beq.w	538 <tud_task_ext+0x538>
 166:	2a00      	cmp	r2, #0
 168:	d15b      	bne.n	222 <tud_task_ext+0x222>
 16a:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 16e:	2b09      	cmp	r3, #9
 170:	d857      	bhi.n	222 <tud_task_ext+0x222>
 172:	e8df f013 	tbh	[pc, r3, lsl #1]
 176:	01b0      	.short	0x01b0
 178:	005601a2 	.word	0x005601a2
 17c:	005601c1 	.word	0x005601c1
 180:	016b0195 	.word	0x016b0195
 184:	01600056 	.word	0x01600056
 188:	00f4      	.short	0x00f4
 18a:	782b      	ldrb	r3, [r5, #0]
 18c:	07d9      	lsls	r1, r3, #31
 18e:	f57f af47 	bpl.w	20 <tud_task_ext+0x20>
 192:	f7ff fffe 	bl	0 <tud_task_ext>
 196:	e743      	b.n	20 <tud_task_ext+0x20>
 198:	78eb      	ldrb	r3, [r5, #3]
 19a:	07da      	lsls	r2, r3, #31
 19c:	f57f af40 	bpl.w	20 <tud_task_ext+0x20>
 1a0:	9808      	ldr	r0, [sp, #32]
 1a2:	f7ff fffe 	bl	0 <tud_task_ext>
 1a6:	e73b      	b.n	20 <tud_task_ext+0x20>
 1a8:	782b      	ldrb	r3, [r5, #0]
 1aa:	07d8      	lsls	r0, r3, #31
 1ac:	f57f af38 	bpl.w	20 <tud_task_ext+0x20>
 1b0:	7828      	ldrb	r0, [r5, #0]
 1b2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 1b6:	f7ff fffe 	bl	0 <tud_task_ext>
 1ba:	e731      	b.n	20 <tud_task_ext+0x20>
 1bc:	f89d 001c 	ldrb.w	r0, [sp, #28]
 1c0:	f7ff fffe 	bl	0 <tud_task_ext>
 1c4:	f7ff fffe 	bl	0 <usbd_control_reset>
 1c8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 1cc:	70ab      	strb	r3, [r5, #2]
 1ce:	e727      	b.n	20 <tud_task_ext+0x20>
 1d0:	f89d 001c 	ldrb.w	r0, [sp, #28]
 1d4:	f7ff fffe 	bl	0 <tud_task_ext>
 1d8:	f7ff fffe 	bl	0 <usbd_control_reset>
 1dc:	f7ff fffe 	bl	0 <tud_task_ext>
 1e0:	e71e      	b.n	20 <tud_task_ext+0x20>
 1e2:	1c50      	adds	r0, r2, #1
 1e4:	4298      	cmp	r0, r3
 1e6:	da11      	bge.n	20c <tud_task_ext+0x20c>
 1e8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 1ec:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 1f0:	07dc      	lsls	r4, r3, #31
 1f2:	d500      	bpl.n	1f6 <tud_task_ext+0x1f6>
 1f4:	be00      	bkpt	0x0000
 1f6:	b00b      	add	sp, #44	@ 0x2c
 1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 1fe:	f89d 2021 	ldrb.w	r2, [sp, #33]	@ 0x21
 202:	f89d 001c 	ldrb.w	r0, [sp, #28]
 206:	f7ff fffe 	bl	0 <usbd_control_xfer_cb>
 20a:	e709      	b.n	20 <tud_task_ext+0x20>
 20c:	1a9b      	subs	r3, r3, r2
 20e:	4a2d      	ldr	r2, [pc, #180]	@ (2c4 <tud_task_ext+0x2c4>)
 210:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 214:	e758      	b.n	c8 <tud_task_ext+0xc8>
 216:	f7ff fffe 	bl	0 <tud_descriptor_configuration_cb>
 21a:	4602      	mov	r2, r0
 21c:	2800      	cmp	r0, #0
 21e:	f040 8182 	bne.w	526 <tud_task_ext+0x526>
 222:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 226:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 22a:	07de      	lsls	r6, r3, #31
 22c:	d500      	bpl.n	230 <tud_task_ext+0x230>
 22e:	be00      	bkpt	0x0000
 230:	f89d 001c 	ldrb.w	r0, [sp, #28]
 234:	2100      	movs	r1, #0
 236:	f7ff fffe 	bl	0 <dcd_edpt_stall>
 23a:	2180      	movs	r1, #128	@ 0x80
 23c:	f89d 001c 	ldrb.w	r0, [sp, #28]
 240:	f7ff fffe 	bl	0 <dcd_edpt_stall>
 244:	e6ec      	b.n	20 <tud_task_ext+0x20>
 246:	4820      	ldr	r0, [pc, #128]	@ (2c8 <tud_task_ext+0x2c8>)
 248:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 24c:	2101      	movs	r1, #1
 24e:	4640      	mov	r0, r8
 250:	aa08      	add	r2, sp, #32
 252:	f7ff fffe 	bl	0 <tud_task_ext>
 256:	2800      	cmp	r0, #0
 258:	f47f aee2 	bne.w	20 <tud_task_ext+0x20>
 25c:	e7e8      	b.n	230 <tud_task_ext+0x230>
 25e:	f89d 1024 	ldrb.w	r1, [sp, #36]	@ 0x24
 262:	f011 0f70 	tst.w	r1, #112	@ 0x70
 266:	d1dc      	bne.n	222 <tud_task_ext+0x222>
 268:	f001 067f 	and.w	r6, r1, #127	@ 0x7f
 26c:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 270:	4b16      	ldr	r3, [pc, #88]	@ (2cc <tud_task_ext+0x2cc>)
 272:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
 276:	781b      	ldrb	r3, [r3, #0]
 278:	7d00      	ldrb	r0, [r0, #20]
 27a:	0076      	lsls	r6, r6, #1
 27c:	9601      	str	r6, [sp, #4]
 27e:	4298      	cmp	r0, r3
 280:	ea4f 16d1 	mov.w	r6, r1, lsr #7
 284:	9600      	str	r6, [sp, #0]
 286:	d359      	bcc.n	33c <tud_task_ext+0x33c>
 288:	1c5e      	adds	r6, r3, #1
 28a:	4286      	cmp	r6, r0
 28c:	f2c0 8166 	blt.w	55c <tud_task_ext+0x55c>
 290:	1ac0      	subs	r0, r0, r3
 292:	4b0c      	ldr	r3, [pc, #48]	@ (2c4 <tud_task_ext+0x2c4>)
 294:	eb03 1640 	add.w	r6, r3, r0, lsl #5
 298:	2a00      	cmp	r2, #0
 29a:	f000 8163 	beq.w	564 <tud_task_ext+0x564>
 29e:	6970      	ldr	r0, [r6, #20]
 2a0:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 2a4:	2101      	movs	r1, #1
 2a6:	4640      	mov	r0, r8
 2a8:	6973      	ldr	r3, [r6, #20]
 2aa:	aa08      	add	r2, sp, #32
 2ac:	4798      	blx	r3
 2ae:	2800      	cmp	r0, #0
 2b0:	f47f aeb6 	bne.w	20 <tud_task_ext+0x20>
 2b4:	e7bc      	b.n	230 <tud_task_ext+0x230>
 2b6:	bf00      	nop
	...
 2d8:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 2dc:	2b0f      	cmp	r3, #15
 2de:	d8a7      	bhi.n	230 <tud_task_ext+0x230>
 2e0:	4aae      	ldr	r2, [pc, #696]	@ (59c <tud_task_ext+0x59c>)
 2e2:	443b      	add	r3, r7
 2e4:	791b      	ldrb	r3, [r3, #4]
 2e6:	7812      	ldrb	r2, [r2, #0]
 2e8:	4293      	cmp	r3, r2
 2ea:	d332      	bcc.n	352 <tud_task_ext+0x352>
 2ec:	1c51      	adds	r1, r2, #1
 2ee:	4299      	cmp	r1, r3
 2f0:	db9e      	blt.n	230 <tud_task_ext+0x230>
 2f2:	4eab      	ldr	r6, [pc, #684]	@ (5a0 <tud_task_ext+0x5a0>)
 2f4:	1a9b      	subs	r3, r3, r2
 2f6:	eb06 1643 	add.w	r6, r6, r3, lsl #5
 2fa:	6970      	ldr	r0, [r6, #20]
 2fc:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 300:	2101      	movs	r1, #1
 302:	4640      	mov	r0, r8
 304:	6973      	ldr	r3, [r6, #20]
 306:	aa08      	add	r2, sp, #32
 308:	4798      	blx	r3
 30a:	2800      	cmp	r0, #0
 30c:	f47f ae88 	bne.w	20 <tud_task_ext+0x20>
 310:	f89d 3020 	ldrb.w	r3, [sp, #32]
 314:	f013 0660 	ands.w	r6, r3, #96	@ 0x60
 318:	d18a      	bne.n	230 <tud_task_ext+0x230>
 31a:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 31e:	3b0a      	subs	r3, #10
 320:	2b01      	cmp	r3, #1
 322:	d885      	bhi.n	230 <tud_task_ext+0x230>
 324:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 328:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 32c:	2b0a      	cmp	r3, #10
 32e:	f000 81f2 	beq.w	716 <tud_task_ext+0x716>
 332:	4640      	mov	r0, r8
 334:	a908      	add	r1, sp, #32
 336:	f7ff fffe 	bl	0 <tud_control_status>
 33a:	e671      	b.n	20 <tud_task_ext+0x20>
 33c:	4b99      	ldr	r3, [pc, #612]	@ (5a4 <tud_task_ext+0x5a4>)
 33e:	681b      	ldr	r3, [r3, #0]
 340:	eb03 1640 	add.w	r6, r3, r0, lsl #5
 344:	2a00      	cmp	r2, #0
 346:	f000 810d 	beq.w	564 <tud_task_ext+0x564>
 34a:	2e00      	cmp	r6, #0
 34c:	f43f af70 	beq.w	230 <tud_task_ext+0x230>
 350:	e7a5      	b.n	29e <tud_task_ext+0x29e>
 352:	4a94      	ldr	r2, [pc, #592]	@ (5a4 <tud_task_ext+0x5a4>)
 354:	6816      	ldr	r6, [r2, #0]
 356:	eb16 1643 	adds.w	r6, r6, r3, lsl #5
 35a:	d1ce      	bne.n	2fa <tud_task_ext+0x2fa>
 35c:	e768      	b.n	230 <tud_task_ext+0x230>
 35e:	787b      	ldrb	r3, [r7, #1]
 360:	f89d 6022 	ldrb.w	r6, [sp, #34]	@ 0x22
 364:	429e      	cmp	r6, r3
 366:	f000 814f 	beq.w	608 <tud_task_ext+0x608>
 36a:	787b      	ldrb	r3, [r7, #1]
 36c:	2b00      	cmp	r3, #0
 36e:	f040 81be 	bne.w	6ee <tud_task_ext+0x6ee>
 372:	707e      	strb	r6, [r7, #1]
 374:	2e00      	cmp	r6, #0
 376:	f000 8145 	beq.w	604 <tud_task_ext+0x604>
 37a:	1e70      	subs	r0, r6, #1
 37c:	b2c0      	uxtb	r0, r0
 37e:	f7ff fffe 	bl	0 <tud_descriptor_configuration_cb>
 382:	4603      	mov	r3, r0
 384:	2800      	cmp	r0, #0
 386:	f000 815f 	beq.w	648 <tud_task_ext+0x648>
 38a:	7842      	ldrb	r2, [r0, #1]
 38c:	2a02      	cmp	r2, #2
 38e:	f040 815b 	bne.w	648 <tud_task_ext+0x648>
 392:	79c1      	ldrb	r1, [r0, #7]
 394:	f103 0609 	add.w	r6, r3, #9
 398:	f3c1 1240 	ubfx	r2, r1, #5, #1
 39c:	0112      	lsls	r2, r2, #4
 39e:	f3c1 1180 	ubfx	r1, r1, #6, #1
 3a2:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
 3a6:	4631      	mov	r1, r6
 3a8:	7838      	ldrb	r0, [r7, #0]
 3aa:	f020 0030 	bic.w	r0, r0, #48	@ 0x30
 3ae:	4302      	orrs	r2, r0
 3b0:	703a      	strb	r2, [r7, #0]
 3b2:	885a      	ldrh	r2, [r3, #2]
 3b4:	f8cd 800c 	str.w	r8, [sp, #12]
 3b8:	189a      	adds	r2, r3, r2
 3ba:	9201      	str	r2, [sp, #4]
 3bc:	9b01      	ldr	r3, [sp, #4]
 3be:	428b      	cmp	r3, r1
 3c0:	f240 81a4 	bls.w	70c <tud_task_ext+0x70c>
 3c4:	784a      	ldrb	r2, [r1, #1]
 3c6:	2a0b      	cmp	r2, #11
 3c8:	f000 81af 	beq.w	72a <tud_task_ext+0x72a>
 3cc:	2301      	movs	r3, #1
 3ce:	2a04      	cmp	r2, #4
 3d0:	f040 813a 	bne.w	648 <tud_task_ext+0x648>
 3d4:	2600      	movs	r6, #0
 3d6:	9a01      	ldr	r2, [sp, #4]
 3d8:	9600      	str	r6, [sp, #0]
 3da:	1a52      	subs	r2, r2, r1
 3dc:	b292      	uxth	r2, r2
 3de:	9202      	str	r2, [sp, #8]
 3e0:	4a6e      	ldr	r2, [pc, #440]	@ (59c <tud_task_ext+0x59c>)
 3e2:	9304      	str	r3, [sp, #16]
 3e4:	7812      	ldrb	r2, [r2, #0]
 3e6:	e01d      	b.n	424 <tud_task_ext+0x424>
 3e8:	4b6e      	ldr	r3, [pc, #440]	@ (5a4 <tud_task_ext+0x5a4>)
 3ea:	681b      	ldr	r3, [r3, #0]
 3ec:	eb13 1846 	adds.w	r8, r3, r6, lsl #5
 3f0:	f000 812a 	beq.w	648 <tud_task_ext+0x648>
 3f4:	9a02      	ldr	r2, [sp, #8]
 3f6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 3fa:	9803      	ldr	r0, [sp, #12]
 3fc:	9105      	str	r1, [sp, #20]
 3fe:	4798      	blx	r3
 400:	2808      	cmp	r0, #8
 402:	4602      	mov	r2, r0
 404:	9905      	ldr	r1, [sp, #20]
 406:	f106 0301 	add.w	r3, r6, #1
 40a:	d903      	bls.n	414 <tud_task_ext+0x414>
 40c:	9802      	ldr	r0, [sp, #8]
 40e:	4290      	cmp	r0, r2
 410:	f080 80ff 	bcs.w	612 <tud_task_ext+0x612>
 414:	b2de      	uxtb	r6, r3
 416:	4b61      	ldr	r3, [pc, #388]	@ (59c <tud_task_ext+0x59c>)
 418:	9600      	str	r6, [sp, #0]
 41a:	781a      	ldrb	r2, [r3, #0]
 41c:	1c53      	adds	r3, r2, #1
 41e:	429e      	cmp	r6, r3
 420:	f300 8112 	bgt.w	648 <tud_task_ext+0x648>
 424:	9b00      	ldr	r3, [sp, #0]
 426:	42b2      	cmp	r2, r6
 428:	eba3 0202 	sub.w	r2, r3, r2
 42c:	d8dc      	bhi.n	3e8 <tud_task_ext+0x3e8>
 42e:	4b5c      	ldr	r3, [pc, #368]	@ (5a0 <tud_task_ext+0x5a0>)
 430:	eb03 1842 	add.w	r8, r3, r2, lsl #5
 434:	e7de      	b.n	3f4 <tud_task_ext+0x3f4>
 436:	787b      	ldrb	r3, [r7, #1]
 438:	4640      	mov	r0, r8
 43a:	f88d 301a 	strb.w	r3, [sp, #26]
 43e:	f10d 021a 	add.w	r2, sp, #26
 442:	2301      	movs	r3, #1
 444:	a908      	add	r1, sp, #32
 446:	f7ff fffe 	bl	0 <tud_control_xfer>
 44a:	e5e9      	b.n	20 <tud_task_ext+0x20>
 44c:	f8bd 0022 	ldrh.w	r0, [sp, #34]	@ 0x22
 450:	0a03      	lsrs	r3, r0, #8
 452:	3b01      	subs	r3, #1
 454:	0a02      	lsrs	r2, r0, #8
 456:	b2c0      	uxtb	r0, r0
 458:	2b0e      	cmp	r3, #14
 45a:	f63f aee9 	bhi.w	230 <tud_task_ext+0x230>
 45e:	a101      	add	r1, pc, #4	@ (adr r1, 464 <tud_task_ext+0x464>)
 460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 464:	00000679 	.word	0x00000679
 468:	00000515 	.word	0x00000515
 46c:	000006b5 	.word	0x000006b5
 470:	00000231 	.word	0x00000231
 474:	00000231 	.word	0x00000231
 478:	00000697 	.word	0x00000697
 47c:	00000515 	.word	0x00000515
 480:	00000231 	.word	0x00000231
 484:	00000231 	.word	0x00000231
 488:	00000231 	.word	0x00000231
 48c:	00000231 	.word	0x00000231
 490:	00000231 	.word	0x00000231
 494:	00000231 	.word	0x00000231
 498:	00000231 	.word	0x00000231
 49c:	0000066b 	.word	0x0000066b
 4a0:	a808      	add	r0, sp, #32
 4a2:	f7ff fffe 	bl	0 <usbd_control_set_request>
 4a6:	4640      	mov	r0, r8
 4a8:	f89d 1022 	ldrb.w	r1, [sp, #34]	@ 0x22
 4ac:	f7ff fffe 	bl	0 <dcd_set_address>
 4b0:	783b      	ldrb	r3, [r7, #0]
 4b2:	f043 0302 	orr.w	r3, r3, #2
 4b6:	703b      	strb	r3, [r7, #0]
 4b8:	e5b2      	b.n	20 <tud_task_ext+0x20>
 4ba:	f8bd 3022 	ldrh.w	r3, [sp, #34]	@ 0x22
 4be:	2b01      	cmp	r3, #1
 4c0:	f47f aeb6 	bne.w	230 <tud_task_ext+0x230>
 4c4:	783b      	ldrb	r3, [r7, #0]
 4c6:	4640      	mov	r0, r8
 4c8:	f023 0308 	bic.w	r3, r3, #8
 4cc:	a908      	add	r1, sp, #32
 4ce:	703b      	strb	r3, [r7, #0]
 4d0:	f7ff fffe 	bl	0 <tud_control_status>
 4d4:	e5a4      	b.n	20 <tud_task_ext+0x20>
 4d6:	4640      	mov	r0, r8
 4d8:	783b      	ldrb	r3, [r7, #0]
 4da:	089a      	lsrs	r2, r3, #2
 4dc:	f002 0202 	and.w	r2, r2, #2
 4e0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 4e4:	4313      	orrs	r3, r2
 4e6:	f8ad 301a 	strh.w	r3, [sp, #26]
 4ea:	f10d 021a 	add.w	r2, sp, #26
 4ee:	2302      	movs	r3, #2
 4f0:	a908      	add	r1, sp, #32
 4f2:	f7ff fffe 	bl	0 <tud_control_xfer>
 4f6:	e593      	b.n	20 <tud_task_ext+0x20>
 4f8:	f8bd 3022 	ldrh.w	r3, [sp, #34]	@ 0x22
 4fc:	2b01      	cmp	r3, #1
 4fe:	f47f ae97 	bne.w	230 <tud_task_ext+0x230>
 502:	783b      	ldrb	r3, [r7, #0]
 504:	4640      	mov	r0, r8
 506:	f043 0308 	orr.w	r3, r3, #8
 50a:	a908      	add	r1, sp, #32
 50c:	703b      	strb	r3, [r7, #0]
 50e:	f7ff fffe 	bl	0 <tud_control_status>
 512:	e585      	b.n	20 <tud_task_ext+0x20>
 514:	2a02      	cmp	r2, #2
 516:	f43f ae7e 	beq.w	216 <tud_task_ext+0x216>
 51a:	f7ff fffe 	bl	0 <tud_task_ext>
 51e:	4602      	mov	r2, r0
 520:	2800      	cmp	r0, #0
 522:	f43f ae85 	beq.w	230 <tud_task_ext+0x230>
 526:	4640      	mov	r0, r8
 528:	8853      	ldrh	r3, [r2, #2]
 52a:	a908      	add	r1, sp, #32
 52c:	f7ff fffe 	bl	0 <tud_control_xfer>
 530:	2800      	cmp	r0, #0
 532:	f47f ad75 	bne.w	20 <tud_task_ext+0x20>
 536:	e67b      	b.n	230 <tud_task_ext+0x230>
 538:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 53c:	2b0f      	cmp	r3, #15
 53e:	f63f ae77 	bhi.w	230 <tud_task_ext+0x230>
 542:	4a16      	ldr	r2, [pc, #88]	@ (59c <tud_task_ext+0x59c>)
 544:	443b      	add	r3, r7
 546:	791b      	ldrb	r3, [r3, #4]
 548:	7812      	ldrb	r2, [r2, #0]
 54a:	4293      	cmp	r3, r2
 54c:	d21d      	bcs.n	58a <tud_task_ext+0x58a>
 54e:	4a15      	ldr	r2, [pc, #84]	@ (5a4 <tud_task_ext+0x5a4>)
 550:	6816      	ldr	r6, [r2, #0]
 552:	eb16 1643 	adds.w	r6, r6, r3, lsl #5
 556:	f47f aea2 	bne.w	29e <tud_task_ext+0x29e>
 55a:	e669      	b.n	230 <tud_task_ext+0x230>
 55c:	2a00      	cmp	r2, #0
 55e:	f47f ae67 	bne.w	230 <tud_task_ext+0x230>
 562:	2600      	movs	r6, #0
 564:	f89d 2021 	ldrb.w	r2, [sp, #33]	@ 0x21
 568:	f002 03fd 	and.w	r3, r2, #253	@ 0xfd
 56c:	2b01      	cmp	r3, #1
 56e:	d01b      	beq.n	5a8 <tud_task_ext+0x5a8>
 570:	2a00      	cmp	r2, #0
 572:	f47f ae56 	bne.w	222 <tud_task_ext+0x222>
 576:	9b01      	ldr	r3, [sp, #4]
 578:	9a00      	ldr	r2, [sp, #0]
 57a:	443b      	add	r3, r7
 57c:	4413      	add	r3, r2
 57e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 582:	4640      	mov	r0, r8
 584:	f3c3 0340 	ubfx	r3, r3, #1, #1
 588:	e7ad      	b.n	4e6 <tud_task_ext+0x4e6>
 58a:	1c51      	adds	r1, r2, #1
 58c:	4299      	cmp	r1, r3
 58e:	f6ff ae4f 	blt.w	230 <tud_task_ext+0x230>
 592:	4e03      	ldr	r6, [pc, #12]	@ (5a0 <tud_task_ext+0x5a0>)
 594:	1a9b      	subs	r3, r3, r2
 596:	eb06 1643 	add.w	r6, r6, r3, lsl #5
 59a:	e680      	b.n	29e <tud_task_ext+0x29e>
	...
 5a8:	f8bd 3022 	ldrh.w	r3, [sp, #34]	@ 0x22
 5ac:	b9b3      	cbnz	r3, 5dc <tud_task_ext+0x5dc>
 5ae:	2a01      	cmp	r2, #1
 5b0:	f899 0000 	ldrb.w	r0, [r9]
 5b4:	f000 8086 	beq.w	6c4 <tud_task_ext+0x6c4>
 5b8:	f7ff fffe 	bl	0 <dcd_edpt_stall>
 5bc:	9b01      	ldr	r3, [sp, #4]
 5be:	9a00      	ldr	r2, [sp, #0]
 5c0:	443b      	add	r3, r7
 5c2:	4413      	add	r3, r2
 5c4:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 5c8:	f042 0202 	orr.w	r2, r2, #2
 5cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 5d0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 5d4:	f042 0201 	orr.w	r2, r2, #1
 5d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 5dc:	2e00      	cmp	r6, #0
 5de:	f43f ad1f 	beq.w	20 <tud_task_ext+0x20>
 5e2:	6970      	ldr	r0, [r6, #20]
 5e4:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 5e8:	6973      	ldr	r3, [r6, #20]
 5ea:	2101      	movs	r1, #1
 5ec:	aa08      	add	r2, sp, #32
 5ee:	4640      	mov	r0, r8
 5f0:	4798      	blx	r3
 5f2:	2000      	movs	r0, #0
 5f4:	f7ff fffe 	bl	0 <usbd_control_set_complete_callback>
 5f8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 5fc:	07df      	lsls	r7, r3, #31
 5fe:	f53f ad0f 	bmi.w	20 <tud_task_ext+0x20>
 602:	e696      	b.n	332 <tud_task_ext+0x332>
 604:	f7ff fffe 	bl	0 <tud_task_ext>
 608:	4640      	mov	r0, r8
 60a:	a908      	add	r1, sp, #32
 60c:	f7ff fffe 	bl	0 <tud_control_status>
 610:	e506      	b.n	20 <tud_task_ext+0x20>
 612:	9b04      	ldr	r3, [sp, #16]
 614:	2b01      	cmp	r3, #1
 616:	f000 809e 	beq.w	756 <tud_task_ext+0x756>
 61a:	2b00      	cmp	r3, #0
 61c:	f000 808a 	beq.w	734 <tud_task_ext+0x734>
 620:	2000      	movs	r0, #0
 622:	f891 8002 	ldrb.w	r8, [r1, #2]
 626:	e005      	b.n	634 <tud_task_ext+0x634>
 628:	f88c 6004 	strb.w	r6, [ip, #4]
 62c:	fa5f fc80 	uxtb.w	ip, r0
 630:	4563      	cmp	r3, ip
 632:	d97f      	bls.n	734 <tud_task_ext+0x734>
 634:	eb08 0c00 	add.w	ip, r8, r0
 638:	fa57 fc8c 	uxtab	ip, r7, ip
 63c:	f89c e004 	ldrb.w	lr, [ip, #4]
 640:	3001      	adds	r0, #1
 642:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 646:	d0ef      	beq.n	628 <tud_task_ext+0x628>
 648:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 64c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 650:	07da      	lsls	r2, r3, #31
 652:	d500      	bpl.n	656 <tud_task_ext+0x656>
 654:	be00      	bkpt	0x0000
 656:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 65a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 65e:	07db      	lsls	r3, r3, #31
 660:	d500      	bpl.n	664 <tud_task_ext+0x664>
 662:	be00      	bkpt	0x0000
 664:	2300      	movs	r3, #0
 666:	707b      	strb	r3, [r7, #1]
 668:	e5e2      	b.n	230 <tud_task_ext+0x230>
 66a:	f7ff fffe 	bl	0 <tud_task_ext>
 66e:	4602      	mov	r2, r0
 670:	2800      	cmp	r0, #0
 672:	f47f af58 	bne.w	526 <tud_task_ext+0x526>
 676:	e5db      	b.n	230 <tud_task_ext+0x230>
 678:	f7ff fffe 	bl	0 <tud_descriptor_device_cb>
 67c:	4602      	mov	r2, r0
 67e:	2800      	cmp	r0, #0
 680:	f43f adcf 	beq.w	222 <tud_task_ext+0x222>
 684:	4640      	mov	r0, r8
 686:	2312      	movs	r3, #18
 688:	a908      	add	r1, sp, #32
 68a:	f7ff fffe 	bl	0 <tud_control_xfer>
 68e:	2800      	cmp	r0, #0
 690:	f47f acc6 	bne.w	20 <tud_task_ext+0x20>
 694:	e5cc      	b.n	230 <tud_task_ext+0x230>
 696:	f7ff fffe 	bl	0 <tud_task_ext>
 69a:	4602      	mov	r2, r0
 69c:	2800      	cmp	r0, #0
 69e:	f43f adc7 	beq.w	230 <tud_task_ext+0x230>
 6a2:	4640      	mov	r0, r8
 6a4:	7813      	ldrb	r3, [r2, #0]
 6a6:	a908      	add	r1, sp, #32
 6a8:	f7ff fffe 	bl	0 <tud_control_xfer>
 6ac:	2800      	cmp	r0, #0
 6ae:	f47f acb7 	bne.w	20 <tud_task_ext+0x20>
 6b2:	e5bd      	b.n	230 <tud_task_ext+0x230>
 6b4:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 6b8:	f7ff fffe 	bl	0 <tud_descriptor_string_cb>
 6bc:	4602      	mov	r2, r0
 6be:	2800      	cmp	r0, #0
 6c0:	d1ef      	bne.n	6a2 <tud_task_ext+0x6a2>
 6c2:	e5b5      	b.n	230 <tud_task_ext+0x230>
 6c4:	9302      	str	r3, [sp, #8]
 6c6:	f7ff fffe 	bl	0 <dcd_edpt_clear_stall>
 6ca:	9a01      	ldr	r2, [sp, #4]
 6cc:	9b00      	ldr	r3, [sp, #0]
 6ce:	443a      	add	r2, r7
 6d0:	441a      	add	r2, r3
 6d2:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 6d6:	9b02      	ldr	r3, [sp, #8]
 6d8:	f363 0141 	bfi	r1, r3, #1, #1
 6dc:	f882 1034 	strb.w	r1, [r2, #52]	@ 0x34
 6e0:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 6e4:	f363 0100 	bfi	r1, r3, #0, #1
 6e8:	f882 1034 	strb.w	r1, [r2, #52]	@ 0x34
 6ec:	e776      	b.n	5dc <tud_task_ext+0x5dc>
 6ee:	2100      	movs	r1, #0
 6f0:	4640      	mov	r0, r8
 6f2:	f7ff fffe 	bl	0 <dcd_sof_enable>
 6f6:	4640      	mov	r0, r8
 6f8:	f7ff fffe 	bl	0 <dcd_edpt_close_all>
 6fc:	78bb      	ldrb	r3, [r7, #2]
 6fe:	4640      	mov	r0, r8
 700:	9300      	str	r3, [sp, #0]
 702:	f7ff fffe 	bl	0 <tud_task_ext>
 706:	9b00      	ldr	r3, [sp, #0]
 708:	70bb      	strb	r3, [r7, #2]
 70a:	e632      	b.n	372 <tud_task_ext+0x372>
 70c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 710:	f7ff fffe 	bl	0 <tud_task_ext>
 714:	e778      	b.n	608 <tud_task_ext+0x608>
 716:	4640      	mov	r0, r8
 718:	2301      	movs	r3, #1
 71a:	a908      	add	r1, sp, #32
 71c:	f10d 021a 	add.w	r2, sp, #26
 720:	f88d 601a 	strb.w	r6, [sp, #26]
 724:	f7ff fffe 	bl	0 <tud_control_xfer>
 728:	e47a      	b.n	20 <tud_task_ext+0x20>
 72a:	780a      	ldrb	r2, [r1, #0]
 72c:	78cb      	ldrb	r3, [r1, #3]
 72e:	4411      	add	r1, r2
 730:	784a      	ldrb	r2, [r1, #1]
 732:	e64c      	b.n	3ce <tud_task_ext+0x3ce>
 734:	4633      	mov	r3, r6
 736:	4810      	ldr	r0, [pc, #64]	@ (778 <tud_task_ext+0x778>)
 738:	9204      	str	r2, [sp, #16]
 73a:	9102      	str	r1, [sp, #8]
 73c:	f7ff fffe 	bl	0 <tu_edpt_bind_driver>
 740:	4b0e      	ldr	r3, [pc, #56]	@ (77c <tud_task_ext+0x77c>)
 742:	9a04      	ldr	r2, [sp, #16]
 744:	9902      	ldr	r1, [sp, #8]
 746:	781b      	ldrb	r3, [r3, #0]
 748:	4411      	add	r1, r2
 74a:	9a00      	ldr	r2, [sp, #0]
 74c:	3301      	adds	r3, #1
 74e:	4293      	cmp	r3, r2
 750:	f6bf ae34 	bge.w	3bc <tud_task_ext+0x3bc>
 754:	e778      	b.n	648 <tud_task_ext+0x648>
 756:	f8d8 c010 	ldr.w	ip, [r8, #16]
 75a:	4809      	ldr	r0, [pc, #36]	@ (780 <tud_task_ext+0x780>)
 75c:	4584      	cmp	ip, r0
 75e:	bf08      	it	eq
 760:	2302      	moveq	r3, #2
 762:	e75d      	b.n	620 <tud_task_ext+0x620>
 764:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 768:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 76c:	07db      	lsls	r3, r3, #31
 76e:	f57f ac57 	bpl.w	20 <tud_task_ext+0x20>
 772:	be00      	bkpt	0x0000
 774:	e454      	b.n	20 <tud_task_ext+0x20>
 776:	bf00      	nop
 778:	00000014 	.word	0x00000014
	...

Disassembly of section .time_critical.tinyusb:

00000000 <dcd_event_handler>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	7843      	ldrb	r3, [r0, #1]
   6:	4681      	mov	r9, r0
   8:	3b02      	subs	r3, #2
   a:	460d      	mov	r5, r1
   c:	b085      	sub	sp, #20
   e:	2b04      	cmp	r3, #4
  10:	d813      	bhi.n	3a <dcd_event_handler+0x3a>
  12:	e8df f003 	tbb	[pc, r3]
  16:	4a03      	.short	0x4a03
  18:	736a      	.short	0x736a
  1a:	44          	.byte	0x44
  1b:	00          	.byte	0x00
  1c:	2100      	movs	r1, #0
  1e:	4b7b      	ldr	r3, [pc, #492]	@ (20c <dcd_event_handler+0x20c>)
  20:	781a      	ldrb	r2, [r3, #0]
  22:	f022 0201 	bic.w	r2, r2, #1
  26:	701a      	strb	r2, [r3, #0]
  28:	781a      	ldrb	r2, [r3, #0]
  2a:	f022 0202 	bic.w	r2, r2, #2
  2e:	701a      	strb	r2, [r3, #0]
  30:	7059      	strb	r1, [r3, #1]
  32:	781a      	ldrb	r2, [r3, #0]
  34:	f361 0282 	bfi	r2, r1, #2, #1
  38:	701a      	strb	r2, [r3, #0]
  3a:	4b75      	ldr	r3, [pc, #468]	@ (210 <dcd_event_handler+0x210>)
  3c:	681c      	ldr	r4, [r3, #0]
  3e:	6963      	ldr	r3, [r4, #20]
  40:	f3ef 8210 	mrs	r2, PRIMASK
  44:	b672      	cpsid	i
  46:	e8d3 0fcf 	ldaexb	r0, [r3]
  4a:	2101      	movs	r1, #1
  4c:	2800      	cmp	r0, #0
  4e:	d1fa      	bne.n	46 <dcd_event_handler+0x46>
  50:	e8c3 1f40 	strexb	r0, r1, [r3]
  54:	2800      	cmp	r0, #0
  56:	d1f6      	bne.n	46 <dcd_event_handler+0x46>
  58:	f3bf 8f5f 	dmb	sy
  5c:	61a2      	str	r2, [r4, #24]
  5e:	4649      	mov	r1, r9
  60:	4620      	mov	r0, r4
  62:	f7ff fffe 	bl	0 <tu_fifo_write>
  66:	2300      	movs	r3, #0
  68:	6962      	ldr	r2, [r4, #20]
  6a:	e8c2 3f8f 	stlb	r3, [r2]
  6e:	69a3      	ldr	r3, [r4, #24]
  70:	f383 8810 	msr	PRIMASK, r3
  74:	b948      	cbnz	r0, 8a <dcd_event_handler+0x8a>
  76:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  7a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  7e:	07db      	lsls	r3, r3, #31
  80:	d50a      	bpl.n	98 <dcd_event_handler+0x98>
  82:	be00      	bkpt	0x0000
  84:	b005      	add	sp, #20
  86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  8a:	462a      	mov	r2, r5
  8c:	f899 1001 	ldrb.w	r1, [r9, #1]
  90:	f899 0000 	ldrb.w	r0, [r9]
  94:	f7ff fffe 	bl	0 <dcd_event_handler>
  98:	b005      	add	sp, #20
  9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  9e:	4a5d      	ldr	r2, [pc, #372]	@ (214 <dcd_event_handler+0x214>)
  a0:	7813      	ldrb	r3, [r2, #0]
  a2:	3301      	adds	r3, #1
  a4:	b2db      	uxtb	r3, r3
  a6:	7013      	strb	r3, [r2, #0]
  a8:	e7c7      	b.n	3a <dcd_event_handler+0x3a>
  aa:	2400      	movs	r4, #0
  ac:	4e5a      	ldr	r6, [pc, #360]	@ (218 <dcd_event_handler+0x218>)
  ae:	4623      	mov	r3, r4
  b0:	7831      	ldrb	r1, [r6, #0]
  b2:	f8df 816c 	ldr.w	r8, [pc, #364]	@ 220 <dcd_event_handler+0x220>
  b6:	4f59      	ldr	r7, [pc, #356]	@ (21c <dcd_event_handler+0x21c>)
  b8:	e011      	b.n	de <dcd_event_handler+0xde>
  ba:	683b      	ldr	r3, [r7, #0]
  bc:	eb13 1344 	adds.w	r3, r3, r4, lsl #5
  c0:	d007      	beq.n	d2 <dcd_event_handler+0xd2>
  c2:	69db      	ldr	r3, [r3, #28]
  c4:	b12b      	cbz	r3, d2 <dcd_event_handler+0xd2>
  c6:	f8d9 1004 	ldr.w	r1, [r9, #4]
  ca:	f899 0000 	ldrb.w	r0, [r9]
  ce:	4798      	blx	r3
  d0:	7831      	ldrb	r1, [r6, #0]
  d2:	3401      	adds	r4, #1
  d4:	b2e4      	uxtb	r4, r4
  d6:	1c4a      	adds	r2, r1, #1
  d8:	42a2      	cmp	r2, r4
  da:	4623      	mov	r3, r4
  dc:	db17      	blt.n	10e <dcd_event_handler+0x10e>
  de:	42a1      	cmp	r1, r4
  e0:	d8eb      	bhi.n	ba <dcd_event_handler+0xba>
  e2:	1a5b      	subs	r3, r3, r1
  e4:	eb08 1343 	add.w	r3, r8, r3, lsl #5
  e8:	e7eb      	b.n	c2 <dcd_event_handler+0xc2>
  ea:	4b48      	ldr	r3, [pc, #288]	@ (20c <dcd_event_handler+0x20c>)
  ec:	781a      	ldrb	r2, [r3, #0]
  ee:	07d6      	lsls	r6, r2, #31
  f0:	d5d2      	bpl.n	98 <dcd_event_handler+0x98>
  f2:	781a      	ldrb	r2, [r3, #0]
  f4:	f042 0204 	orr.w	r2, r2, #4
  f8:	701a      	strb	r2, [r3, #0]
  fa:	e79e      	b.n	3a <dcd_event_handler+0x3a>
  fc:	4b43      	ldr	r3, [pc, #268]	@ (20c <dcd_event_handler+0x20c>)
  fe:	781a      	ldrb	r2, [r3, #0]
 100:	07d4      	lsls	r4, r2, #31
 102:	d5c9      	bpl.n	98 <dcd_event_handler+0x98>
 104:	781a      	ldrb	r2, [r3, #0]
 106:	f022 0204 	bic.w	r2, r2, #4
 10a:	701a      	strb	r2, [r3, #0]
 10c:	e795      	b.n	3a <dcd_event_handler+0x3a>
 10e:	4c3f      	ldr	r4, [pc, #252]	@ (20c <dcd_event_handler+0x20c>)
 110:	7823      	ldrb	r3, [r4, #0]
 112:	0758      	lsls	r0, r3, #29
 114:	d43a      	bmi.n	18c <dcd_event_handler+0x18c>
 116:	78e3      	ldrb	r3, [r4, #3]
 118:	07da      	lsls	r2, r3, #31
 11a:	d5bd      	bpl.n	98 <dcd_event_handler+0x98>
 11c:	2303      	movs	r3, #3
 11e:	2600      	movs	r6, #0
 120:	4a3b      	ldr	r2, [pc, #236]	@ (210 <dcd_event_handler+0x210>)
 122:	f899 1000 	ldrb.w	r1, [r9]
 126:	6814      	ldr	r4, [r2, #0]
 128:	f8d9 2004 	ldr.w	r2, [r9, #4]
 12c:	f88d 1004 	strb.w	r1, [sp, #4]
 130:	f88d 3005 	strb.w	r3, [sp, #5]
 134:	6963      	ldr	r3, [r4, #20]
 136:	f8cd 6006 	str.w	r6, [sp, #6]
 13a:	f8cd 600a 	str.w	r6, [sp, #10]
 13e:	f8ad 600e 	strh.w	r6, [sp, #14]
 142:	9202      	str	r2, [sp, #8]
 144:	f3ef 8210 	mrs	r2, PRIMASK
 148:	b672      	cpsid	i
 14a:	e8d3 0fcf 	ldaexb	r0, [r3]
 14e:	2101      	movs	r1, #1
 150:	2800      	cmp	r0, #0
 152:	d1fa      	bne.n	14a <dcd_event_handler+0x14a>
 154:	e8c3 1f40 	strexb	r0, r1, [r3]
 158:	2800      	cmp	r0, #0
 15a:	d1f6      	bne.n	14a <dcd_event_handler+0x14a>
 15c:	f3bf 8f5f 	dmb	sy
 160:	4620      	mov	r0, r4
 162:	61a2      	str	r2, [r4, #24]
 164:	a901      	add	r1, sp, #4
 166:	f7ff fffe 	bl	0 <tu_fifo_write>
 16a:	6963      	ldr	r3, [r4, #20]
 16c:	e8c3 6f8f 	stlb	r6, [r3]
 170:	69a3      	ldr	r3, [r4, #24]
 172:	f383 8810 	msr	PRIMASK, r3
 176:	2800      	cmp	r0, #0
 178:	f43f af7d 	beq.w	76 <dcd_event_handler+0x76>
 17c:	462a      	mov	r2, r5
 17e:	f89d 1005 	ldrb.w	r1, [sp, #5]
 182:	f89d 0004 	ldrb.w	r0, [sp, #4]
 186:	f7ff fffe 	bl	0 <dcd_event_handler>
 18a:	e785      	b.n	98 <dcd_event_handler+0x98>
 18c:	7823      	ldrb	r3, [r4, #0]
 18e:	2700      	movs	r7, #0
 190:	f023 0304 	bic.w	r3, r3, #4
 194:	7023      	strb	r3, [r4, #0]
 196:	2305      	movs	r3, #5
 198:	4a1d      	ldr	r2, [pc, #116]	@ (210 <dcd_event_handler+0x210>)
 19a:	f88d 3005 	strb.w	r3, [sp, #5]
 19e:	6816      	ldr	r6, [r2, #0]
 1a0:	f899 2000 	ldrb.w	r2, [r9]
 1a4:	f8ad 700e 	strh.w	r7, [sp, #14]
 1a8:	f88d 2004 	strb.w	r2, [sp, #4]
 1ac:	6973      	ldr	r3, [r6, #20]
 1ae:	f8cd 7006 	str.w	r7, [sp, #6]
 1b2:	f8cd 700a 	str.w	r7, [sp, #10]
 1b6:	f3ef 8210 	mrs	r2, PRIMASK
 1ba:	b672      	cpsid	i
 1bc:	e8d3 0fcf 	ldaexb	r0, [r3]
 1c0:	2101      	movs	r1, #1
 1c2:	2800      	cmp	r0, #0
 1c4:	d1fa      	bne.n	1bc <dcd_event_handler+0x1bc>
 1c6:	e8c3 1f40 	strexb	r0, r1, [r3]
 1ca:	2800      	cmp	r0, #0
 1cc:	d1f6      	bne.n	1bc <dcd_event_handler+0x1bc>
 1ce:	f3bf 8f5f 	dmb	sy
 1d2:	4630      	mov	r0, r6
 1d4:	61b2      	str	r2, [r6, #24]
 1d6:	a901      	add	r1, sp, #4
 1d8:	f7ff fffe 	bl	0 <tu_fifo_write>
 1dc:	6973      	ldr	r3, [r6, #20]
 1de:	e8c3 7f8f 	stlb	r7, [r3]
 1e2:	69b3      	ldr	r3, [r6, #24]
 1e4:	f383 8810 	msr	PRIMASK, r3
 1e8:	b938      	cbnz	r0, 1fa <dcd_event_handler+0x1fa>
 1ea:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 1ee:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
 1f2:	07d9      	lsls	r1, r3, #31
 1f4:	d58f      	bpl.n	116 <dcd_event_handler+0x116>
 1f6:	be00      	bkpt	0x0000
 1f8:	e78d      	b.n	116 <dcd_event_handler+0x116>
 1fa:	462a      	mov	r2, r5
 1fc:	f89d 1005 	ldrb.w	r1, [sp, #5]
 200:	f89d 0004 	ldrb.w	r0, [sp, #4]
 204:	f7ff fffe 	bl	0 <dcd_event_handler>
 208:	e785      	b.n	116 <dcd_event_handler+0x116>
 20a:	bf00      	nop
	...

Disassembly of section .text.usbd_int_set:

00000000 <usbd_int_set>:
   0:	4b04      	ldr	r3, [pc, #16]	@ (14 <usbd_int_set+0x14>)
   2:	781b      	ldrb	r3, [r3, #0]
   4:	b110      	cbz	r0, c <usbd_int_set+0xc>
   6:	4618      	mov	r0, r3
   8:	f7ff bffe 	b.w	0 <dcd_int_enable>
   c:	4618      	mov	r0, r3
   e:	f7ff bffe 	b.w	0 <dcd_int_disable>
  12:	bf00      	nop
  14:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_open_edpt_pair:

00000000 <usbd_open_edpt_pair>:
   0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
   8:	2a00      	cmp	r2, #0
   a:	d03f      	beq.n	8c <usbd_open_edpt_pair+0x8c>
   c:	460c      	mov	r4, r1
   e:	461e      	mov	r6, r3
  10:	4615      	mov	r5, r2
  12:	f04f 0b00 	mov.w	fp, #0
  16:	4f1f      	ldr	r7, [pc, #124]	@ (94 <usbd_open_edpt_pair+0x94>)
  18:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 98 <usbd_open_edpt_pair+0x98>
  1c:	e017      	b.n	4e <usbd_open_edpt_pair+0x4e>
  1e:	4620      	mov	r0, r4
  20:	f899 1002 	ldrb.w	r1, [r9, #2]
  24:	f7ff fffe 	bl	0 <tu_edpt_validate>
  28:	b1f8      	cbz	r0, 6a <usbd_open_edpt_pair+0x6a>
  2a:	4621      	mov	r1, r4
  2c:	4650      	mov	r0, sl
  2e:	f7ff fffe 	bl	0 <dcd_edpt_open>
  32:	b308      	cbz	r0, 78 <usbd_open_edpt_pair+0x78>
  34:	78a3      	ldrb	r3, [r4, #2]
  36:	f10b 0b01 	add.w	fp, fp, #1
  3a:	09da      	lsrs	r2, r3, #7
  3c:	bf16      	itet	ne
  3e:	9a0b      	ldrne	r2, [sp, #44]	@ 0x2c
  40:	f888 3000 	strbeq.w	r3, [r8]
  44:	7013      	strbne	r3, [r2, #0]
  46:	7823      	ldrb	r3, [r4, #0]
  48:	45ab      	cmp	fp, r5
  4a:	441c      	add	r4, r3
  4c:	d01e      	beq.n	8c <usbd_open_edpt_pair+0x8c>
  4e:	7863      	ldrb	r3, [r4, #1]
  50:	2b05      	cmp	r3, #5
  52:	d111      	bne.n	78 <usbd_open_edpt_pair+0x78>
  54:	78e1      	ldrb	r1, [r4, #3]
  56:	f001 0103 	and.w	r1, r1, #3
  5a:	42b1      	cmp	r1, r6
  5c:	d10c      	bne.n	78 <usbd_open_edpt_pair+0x78>
  5e:	78a3      	ldrb	r3, [r4, #2]
  60:	f897 a000 	ldrb.w	sl, [r7]
  64:	f013 0f70 	tst.w	r3, #112	@ 0x70
  68:	d0d9      	beq.n	1e <usbd_open_edpt_pair+0x1e>
  6a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  6e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  72:	07da      	lsls	r2, r3, #31
  74:	d500      	bpl.n	78 <usbd_open_edpt_pair+0x78>
  76:	be00      	bkpt	0x0000
  78:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  7c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  80:	07db      	lsls	r3, r3, #31
  82:	d500      	bpl.n	86 <usbd_open_edpt_pair+0x86>
  84:	be00      	bkpt	0x0000
  86:	2000      	movs	r0, #0
  88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  8c:	2001      	movs	r0, #1
  8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  92:	bf00      	nop
	...

Disassembly of section .text.usbd_defer_func:

00000000 <usbd_defer_func>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	f44f 6600 	mov.w	r6, #2048	@ 0x800
   6:	4b1a      	ldr	r3, [pc, #104]	@ (70 <usbd_defer_func+0x70>)
   8:	b084      	sub	sp, #16
   a:	681c      	ldr	r4, [r3, #0]
   c:	4615      	mov	r5, r2
   e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  12:	6963      	ldr	r3, [r4, #20]
  14:	9601      	str	r6, [sp, #4]
  16:	f3ef 8210 	mrs	r2, PRIMASK
  1a:	b672      	cpsid	i
  1c:	e8d3 0fcf 	ldaexb	r0, [r3]
  20:	2101      	movs	r1, #1
  22:	2800      	cmp	r0, #0
  24:	d1fa      	bne.n	1c <usbd_defer_func+0x1c>
  26:	e8c3 1f40 	strexb	r0, r1, [r3]
  2a:	2800      	cmp	r0, #0
  2c:	d1f6      	bne.n	1c <usbd_defer_func+0x1c>
  2e:	f3bf 8f5f 	dmb	sy
  32:	61a2      	str	r2, [r4, #24]
  34:	4620      	mov	r0, r4
  36:	a901      	add	r1, sp, #4
  38:	f7ff fffe 	bl	0 <tu_fifo_write>
  3c:	2300      	movs	r3, #0
  3e:	6962      	ldr	r2, [r4, #20]
  40:	e8c2 3f8f 	stlb	r3, [r2]
  44:	69a3      	ldr	r3, [r4, #24]
  46:	f383 8810 	msr	PRIMASK, r3
  4a:	b940      	cbnz	r0, 5e <usbd_defer_func+0x5e>
  4c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  50:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  54:	07db      	lsls	r3, r3, #31
  56:	d500      	bpl.n	5a <usbd_defer_func+0x5a>
  58:	be00      	bkpt	0x0000
  5a:	b004      	add	sp, #16
  5c:	bd70      	pop	{r4, r5, r6, pc}
  5e:	462a      	mov	r2, r5
  60:	f89d 1005 	ldrb.w	r1, [sp, #5]
  64:	f89d 0004 	ldrb.w	r0, [sp, #4]
  68:	f7ff fffe 	bl	0 <usbd_defer_func>
  6c:	b004      	add	sp, #16
  6e:	bd70      	pop	{r4, r5, r6, pc}
  70:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_edpt_open:

00000000 <usbd_edpt_open>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4b0e      	ldr	r3, [pc, #56]	@ (3c <usbd_edpt_open+0x3c>)
   4:	781d      	ldrb	r5, [r3, #0]
   6:	788b      	ldrb	r3, [r1, #2]
   8:	f013 0f70 	tst.w	r3, #112	@ 0x70
   c:	d008      	beq.n	20 <usbd_edpt_open+0x20>
   e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  12:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  16:	07db      	lsls	r3, r3, #31
  18:	d500      	bpl.n	1c <usbd_edpt_open+0x1c>
  1a:	be00      	bkpt	0x0000
  1c:	2000      	movs	r0, #0
  1e:	bd38      	pop	{r3, r4, r5, pc}
  20:	4b07      	ldr	r3, [pc, #28]	@ (40 <usbd_edpt_open+0x40>)
  22:	460c      	mov	r4, r1
  24:	4608      	mov	r0, r1
  26:	7899      	ldrb	r1, [r3, #2]
  28:	f7ff fffe 	bl	0 <tu_edpt_validate>
  2c:	2800      	cmp	r0, #0
  2e:	d0ee      	beq.n	e <usbd_edpt_open+0xe>
  30:	4621      	mov	r1, r4
  32:	4628      	mov	r0, r5
  34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  38:	f7ff bffe 	b.w	0 <dcd_edpt_open>
	...

Disassembly of section .text.usbd_edpt_claim:

00000000 <usbd_edpt_claim>:
   0:	460b      	mov	r3, r1
   2:	4a06      	ldr	r2, [pc, #24]	@ (1c <usbd_edpt_claim+0x1c>)
   4:	4806      	ldr	r0, [pc, #24]	@ (20 <usbd_edpt_claim+0x20>)
   6:	6811      	ldr	r1, [r2, #0]
   8:	09da      	lsrs	r2, r3, #7
   a:	3234      	adds	r2, #52	@ 0x34
   c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
  10:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  14:	4418      	add	r0, r3
  16:	f7ff bffe 	b.w	0 <tu_edpt_claim>
  1a:	bf00      	nop
	...

Disassembly of section .text.usbd_edpt_release:

00000000 <usbd_edpt_release>:
   0:	460b      	mov	r3, r1
   2:	4a06      	ldr	r2, [pc, #24]	@ (1c <usbd_edpt_release+0x1c>)
   4:	4806      	ldr	r0, [pc, #24]	@ (20 <usbd_edpt_release+0x20>)
   6:	6811      	ldr	r1, [r2, #0]
   8:	09da      	lsrs	r2, r3, #7
   a:	3234      	adds	r2, #52	@ 0x34
   c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
  10:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  14:	4418      	add	r0, r3
  16:	f7ff bffe 	b.w	0 <tu_edpt_release>
  1a:	bf00      	nop
	...

Disassembly of section .text.usbd_edpt_xfer:

00000000 <usbd_edpt_xfer>:
   0:	b510      	push	{r4, lr}
   2:	4c19      	ldr	r4, [pc, #100]	@ (68 <usbd_edpt_xfer+0x68>)
   4:	f001 0e7f 	and.w	lr, r1, #127	@ 0x7f
   8:	eb04 044e 	add.w	r4, r4, lr, lsl #1
   c:	eb04 14d1 	add.w	r4, r4, r1, lsr #7
  10:	f894 c034 	ldrb.w	ip, [r4, #52]	@ 0x34
  14:	4815      	ldr	r0, [pc, #84]	@ (6c <usbd_edpt_xfer+0x6c>)
  16:	f01c 0f01 	tst.w	ip, #1
  1a:	f104 0430 	add.w	r4, r4, #48	@ 0x30
  1e:	7800      	ldrb	r0, [r0, #0]
  20:	d008      	beq.n	34 <usbd_edpt_xfer+0x34>
  22:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  26:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  2a:	07da      	lsls	r2, r3, #31
  2c:	d500      	bpl.n	30 <usbd_edpt_xfer+0x30>
  2e:	be00      	bkpt	0x0000
  30:	2000      	movs	r0, #0
  32:	bd10      	pop	{r4, pc}
  34:	f894 c004 	ldrb.w	ip, [r4, #4]
  38:	f04c 0c01 	orr.w	ip, ip, #1
  3c:	f884 c004 	strb.w	ip, [r4, #4]
  40:	f7ff fffe 	bl	0 <dcd_edpt_xfer>
  44:	2800      	cmp	r0, #0
  46:	d1f4      	bne.n	32 <usbd_edpt_xfer+0x32>
  48:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
  4c:	7922      	ldrb	r2, [r4, #4]
  4e:	f360 0200 	bfi	r2, r0, #0, #1
  52:	7122      	strb	r2, [r4, #4]
  54:	7922      	ldrb	r2, [r4, #4]
  56:	f360 0282 	bfi	r2, r0, #2, #1
  5a:	7122      	strb	r2, [r4, #4]
  5c:	f8d1 3df0 	ldr.w	r3, [r1, #3568]	@ 0xdf0
  60:	07db      	lsls	r3, r3, #31
  62:	d5e5      	bpl.n	30 <usbd_edpt_xfer+0x30>
  64:	e7e3      	b.n	2e <usbd_edpt_xfer+0x2e>
  66:	bf00      	nop
	...

Disassembly of section .text.usbd_edpt_xfer_fifo:

00000000 <usbd_edpt_xfer_fifo>:
   0:	b510      	push	{r4, lr}
   2:	4c19      	ldr	r4, [pc, #100]	@ (68 <usbd_edpt_xfer_fifo+0x68>)
   4:	f001 0e7f 	and.w	lr, r1, #127	@ 0x7f
   8:	eb04 044e 	add.w	r4, r4, lr, lsl #1
   c:	eb04 14d1 	add.w	r4, r4, r1, lsr #7
  10:	f894 c034 	ldrb.w	ip, [r4, #52]	@ 0x34
  14:	4815      	ldr	r0, [pc, #84]	@ (6c <usbd_edpt_xfer_fifo+0x6c>)
  16:	f01c 0f01 	tst.w	ip, #1
  1a:	f104 0430 	add.w	r4, r4, #48	@ 0x30
  1e:	7800      	ldrb	r0, [r0, #0]
  20:	d008      	beq.n	34 <usbd_edpt_xfer_fifo+0x34>
  22:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  26:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  2a:	07da      	lsls	r2, r3, #31
  2c:	d500      	bpl.n	30 <usbd_edpt_xfer_fifo+0x30>
  2e:	be00      	bkpt	0x0000
  30:	2000      	movs	r0, #0
  32:	bd10      	pop	{r4, pc}
  34:	f894 c004 	ldrb.w	ip, [r4, #4]
  38:	f04c 0c01 	orr.w	ip, ip, #1
  3c:	f884 c004 	strb.w	ip, [r4, #4]
  40:	f7ff fffe 	bl	0 <dcd_edpt_xfer_fifo>
  44:	2800      	cmp	r0, #0
  46:	d1f4      	bne.n	32 <usbd_edpt_xfer_fifo+0x32>
  48:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
  4c:	7922      	ldrb	r2, [r4, #4]
  4e:	f360 0200 	bfi	r2, r0, #0, #1
  52:	7122      	strb	r2, [r4, #4]
  54:	7922      	ldrb	r2, [r4, #4]
  56:	f360 0282 	bfi	r2, r0, #2, #1
  5a:	7122      	strb	r2, [r4, #4]
  5c:	f8d1 3df0 	ldr.w	r3, [r1, #3568]	@ 0xdf0
  60:	07db      	lsls	r3, r3, #31
  62:	d5e5      	bpl.n	30 <usbd_edpt_xfer_fifo+0x30>
  64:	e7e3      	b.n	2e <usbd_edpt_xfer_fifo+0x2e>
  66:	bf00      	nop
	...

Disassembly of section .text.usbd_edpt_busy:

00000000 <usbd_edpt_busy>:
   0:	4b05      	ldr	r3, [pc, #20]	@ (18 <usbd_edpt_busy+0x18>)
   2:	f001 027f 	and.w	r2, r1, #127	@ 0x7f
   6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   a:	eb03 11d1 	add.w	r1, r3, r1, lsr #7
   e:	f891 0034 	ldrb.w	r0, [r1, #52]	@ 0x34
  12:	f000 0001 	and.w	r0, r0, #1
  16:	4770      	bx	lr
  18:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_edpt_stall:

00000000 <usbd_edpt_stall>:
   0:	b510      	push	{r4, lr}
   2:	460c      	mov	r4, r1
   4:	4b0b      	ldr	r3, [pc, #44]	@ (34 <usbd_edpt_stall+0x34>)
   6:	7818      	ldrb	r0, [r3, #0]
   8:	f7ff fffe 	bl	0 <dcd_edpt_stall>
   c:	490a      	ldr	r1, [pc, #40]	@ (38 <usbd_edpt_stall+0x38>)
   e:	f004 037f 	and.w	r3, r4, #127	@ 0x7f
  12:	eb01 0143 	add.w	r1, r1, r3, lsl #1
  16:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  1a:	f891 3034 	ldrb.w	r3, [r1, #52]	@ 0x34
  1e:	f043 0302 	orr.w	r3, r3, #2
  22:	f881 3034 	strb.w	r3, [r1, #52]	@ 0x34
  26:	f891 3034 	ldrb.w	r3, [r1, #52]	@ 0x34
  2a:	f043 0301 	orr.w	r3, r3, #1
  2e:	f881 3034 	strb.w	r3, [r1, #52]	@ 0x34
  32:	bd10      	pop	{r4, pc}
	...

Disassembly of section .text.usbd_edpt_clear_stall:

00000000 <usbd_edpt_clear_stall>:
   0:	b510      	push	{r4, lr}
   2:	460c      	mov	r4, r1
   4:	4b0b      	ldr	r3, [pc, #44]	@ (34 <usbd_edpt_clear_stall+0x34>)
   6:	7818      	ldrb	r0, [r3, #0]
   8:	f7ff fffe 	bl	0 <dcd_edpt_clear_stall>
   c:	490a      	ldr	r1, [pc, #40]	@ (38 <usbd_edpt_clear_stall+0x38>)
   e:	f004 037f 	and.w	r3, r4, #127	@ 0x7f
  12:	eb01 0143 	add.w	r1, r1, r3, lsl #1
  16:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  1a:	f891 3034 	ldrb.w	r3, [r1, #52]	@ 0x34
  1e:	f023 0302 	bic.w	r3, r3, #2
  22:	f881 3034 	strb.w	r3, [r1, #52]	@ 0x34
  26:	f891 3034 	ldrb.w	r3, [r1, #52]	@ 0x34
  2a:	f023 0301 	bic.w	r3, r3, #1
  2e:	f881 3034 	strb.w	r3, [r1, #52]	@ 0x34
  32:	bd10      	pop	{r4, pc}
	...

Disassembly of section .text.usbd_edpt_stalled:

00000000 <usbd_edpt_stalled>:
   0:	4b05      	ldr	r3, [pc, #20]	@ (18 <usbd_edpt_stalled+0x18>)
   2:	f001 027f 	and.w	r2, r1, #127	@ 0x7f
   6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   a:	eb03 11d1 	add.w	r1, r3, r1, lsr #7
   e:	f891 0034 	ldrb.w	r0, [r1, #52]	@ 0x34
  12:	f3c0 0040 	ubfx	r0, r0, #1, #1
  16:	4770      	bx	lr
  18:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_edpt_close:

00000000 <usbd_edpt_close>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.usbd_sof_enable:

00000000 <usbd_sof_enable>:
   0:	2301      	movs	r3, #1
   2:	b410      	push	{r4}
   4:	4c11      	ldr	r4, [pc, #68]	@ (4c <usbd_sof_enable+0x4c>)
   6:	408b      	lsls	r3, r1
   8:	4811      	ldr	r0, [pc, #68]	@ (50 <usbd_sof_enable+0x50>)
   a:	b2d9      	uxtb	r1, r3
   c:	78e3      	ldrb	r3, [r4, #3]
   e:	7800      	ldrb	r0, [r0, #0]
  10:	b2db      	uxtb	r3, r3
  12:	b172      	cbz	r2, 32 <usbd_sof_enable+0x32>
  14:	78e2      	ldrb	r2, [r4, #3]
  16:	430a      	orrs	r2, r1
  18:	70e2      	strb	r2, [r4, #3]
  1a:	78e2      	ldrb	r2, [r4, #3]
  1c:	fab3 f383 	clz	r3, r3
  20:	fab2 f282 	clz	r2, r2
  24:	095b      	lsrs	r3, r3, #5
  26:	0952      	lsrs	r2, r2, #5
  28:	429a      	cmp	r2, r3
  2a:	d107      	bne.n	3c <usbd_sof_enable+0x3c>
  2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  30:	4770      	bx	lr
  32:	78e2      	ldrb	r2, [r4, #3]
  34:	ea22 0201 	bic.w	r2, r2, r1
  38:	70e2      	strb	r2, [r4, #3]
  3a:	e7ee      	b.n	1a <usbd_sof_enable+0x1a>
  3c:	78e1      	ldrb	r1, [r4, #3]
  3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  42:	3900      	subs	r1, #0
  44:	bf18      	it	ne
  46:	2101      	movne	r1, #1
  48:	f7ff bffe 	b.w	0 <dcd_sof_enable>
	...

Disassembly of section .text.usbd_edpt_iso_alloc:

00000000 <usbd_edpt_iso_alloc>:
   0:	4b07      	ldr	r3, [pc, #28]	@ (20 <usbd_edpt_iso_alloc+0x20>)
   2:	f011 0f70 	tst.w	r1, #112	@ 0x70
   6:	7818      	ldrb	r0, [r3, #0]
   8:	d008      	beq.n	1c <usbd_edpt_iso_alloc+0x1c>
   a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
   e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  12:	07db      	lsls	r3, r3, #31
  14:	d500      	bpl.n	18 <usbd_edpt_iso_alloc+0x18>
  16:	be00      	bkpt	0x0000
  18:	2000      	movs	r0, #0
  1a:	4770      	bx	lr
  1c:	f7ff bffe 	b.w	0 <dcd_edpt_iso_alloc>
  20:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_edpt_iso_activate:

00000000 <usbd_edpt_iso_activate>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	788e      	ldrb	r6, [r1, #2]
   6:	4b1b      	ldr	r3, [pc, #108]	@ (74 <usbd_edpt_iso_activate+0x74>)
   8:	f016 0770 	ands.w	r7, r6, #112	@ 0x70
   c:	f893 8000 	ldrb.w	r8, [r3]
  10:	d009      	beq.n	26 <usbd_edpt_iso_activate+0x26>
  12:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  16:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  1a:	07db      	lsls	r3, r3, #31
  1c:	d500      	bpl.n	20 <usbd_edpt_iso_activate+0x20>
  1e:	be00      	bkpt	0x0000
  20:	2000      	movs	r0, #0
  22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  26:	4d14      	ldr	r5, [pc, #80]	@ (78 <usbd_edpt_iso_activate+0x78>)
  28:	460c      	mov	r4, r1
  2a:	4608      	mov	r0, r1
  2c:	78a9      	ldrb	r1, [r5, #2]
  2e:	f7ff fffe 	bl	0 <tu_edpt_validate>
  32:	2800      	cmp	r0, #0
  34:	d0ed      	beq.n	12 <usbd_edpt_iso_activate+0x12>
  36:	f006 037f 	and.w	r3, r6, #127	@ 0x7f
  3a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  3e:	eb03 13d6 	add.w	r3, r3, r6, lsr #7
  42:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
  46:	4621      	mov	r1, r4
  48:	f367 0241 	bfi	r2, r7, #1, #1
  4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  50:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
  54:	4640      	mov	r0, r8
  56:	f367 0200 	bfi	r2, r7, #0, #1
  5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  5e:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
  62:	f367 0282 	bfi	r2, r7, #2, #1
  66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  6e:	f7ff bffe 	b.w	0 <dcd_edpt_iso_activate>
  72:	bf00      	nop
	...

usbd_control.c.o:     file format elf32-littlearm


Disassembly of section .text.dcd_edpt0_status_complete:

00000000 <dcd_edpt0_status_complete>:
   0:	4770      	bx	lr
   2:	bf00      	nop

Disassembly of section .text.tud_control_status:

00000000 <tud_control_status>:
   0:	b530      	push	{r4, r5, lr}
   2:	4c0b      	ldr	r4, [pc, #44]	@ (30 <tud_control_status+0x30>)
   4:	468c      	mov	ip, r1
   6:	46a6      	mov	lr, r4
   8:	4605      	mov	r5, r0
   a:	6808      	ldr	r0, [r1, #0]
   c:	6849      	ldr	r1, [r1, #4]
   e:	2300      	movs	r3, #0
  10:	e8ae 0003 	stmia.w	lr!, {r0, r1}
  14:	f89c 1000 	ldrb.w	r1, [ip]
  18:	4628      	mov	r0, r5
  1a:	43c9      	mvns	r1, r1
  1c:	e9c4 3302 	strd	r3, r3, [r4, #8]
  20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  24:	461a      	mov	r2, r3
  26:	f001 0180 	and.w	r1, r1, #128	@ 0x80
  2a:	f7ff bffe 	b.w	0 <usbd_edpt_xfer>
  2e:	bf00      	nop
  30:	00000000 	.word	0x00000000

Disassembly of section .text.tud_control_xfer:

00000000 <tud_control_xfer>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4f27      	ldr	r7, [pc, #156]	@ (a4 <tud_control_xfer+0xa4>)
   6:	f04f 0800 	mov.w	r8, #0
   a:	46be      	mov	lr, r7
   c:	468c      	mov	ip, r1
   e:	4606      	mov	r6, r0
  10:	6808      	ldr	r0, [r1, #0]
  12:	6849      	ldr	r1, [r1, #4]
  14:	60ba      	str	r2, [r7, #8]
  16:	e8ae 0003 	stmia.w	lr!, {r0, r1}
  1a:	f8a7 800e 	strh.w	r8, [r7, #14]
  1e:	4615      	mov	r5, r2
  20:	f8bc 2006 	ldrh.w	r2, [ip, #6]
  24:	4293      	cmp	r3, r2
  26:	bf28      	it	cs
  28:	4613      	movcs	r3, r2
  2a:	81bb      	strh	r3, [r7, #12]
  2c:	b19a      	cbz	r2, 56 <tud_control_xfer+0x56>
  2e:	461c      	mov	r4, r3
  30:	b32b      	cbz	r3, 7e <tud_control_xfer+0x7e>
  32:	b1dd      	cbz	r5, 6c <tud_control_xfer+0x6c>
  34:	f997 3000 	ldrsb.w	r3, [r7]
  38:	2c40      	cmp	r4, #64	@ 0x40
  3a:	bf28      	it	cs
  3c:	2440      	movcs	r4, #64	@ 0x40
  3e:	2b00      	cmp	r3, #0
  40:	db28      	blt.n	94 <tud_control_xfer+0x94>
  42:	4641      	mov	r1, r8
  44:	4623      	mov	r3, r4
  46:	4630      	mov	r0, r6
  48:	4a17      	ldr	r2, [pc, #92]	@ (a8 <tud_control_xfer+0xa8>)
  4a:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  4e:	b168      	cbz	r0, 6c <tud_control_xfer+0x6c>
  50:	2001      	movs	r0, #1
  52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  56:	f89c 1000 	ldrb.w	r1, [ip]
  5a:	4613      	mov	r3, r2
  5c:	43c9      	mvns	r1, r1
  5e:	4630      	mov	r0, r6
  60:	f001 0180 	and.w	r1, r1, #128	@ 0x80
  64:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  68:	2800      	cmp	r0, #0
  6a:	d1f1      	bne.n	50 <tud_control_xfer+0x50>
  6c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  70:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  74:	07db      	lsls	r3, r3, #31
  76:	d500      	bpl.n	7a <tud_control_xfer+0x7a>
  78:	be00      	bkpt	0x0000
  7a:	2000      	movs	r0, #0
  7c:	e7e9      	b.n	52 <tud_control_xfer+0x52>
  7e:	461a      	mov	r2, r3
  80:	7839      	ldrb	r1, [r7, #0]
  82:	f001 0180 	and.w	r1, r1, #128	@ 0x80
  86:	4623      	mov	r3, r4
  88:	4630      	mov	r0, r6
  8a:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  8e:	2800      	cmp	r0, #0
  90:	d1de      	bne.n	50 <tud_control_xfer+0x50>
  92:	e7eb      	b.n	6c <tud_control_xfer+0x6c>
  94:	4622      	mov	r2, r4
  96:	4629      	mov	r1, r5
  98:	4803      	ldr	r0, [pc, #12]	@ (a8 <tud_control_xfer+0xa8>)
  9a:	f7ff fffe 	bl	0 <memcpy>
  9e:	2180      	movs	r1, #128	@ 0x80
  a0:	4a01      	ldr	r2, [pc, #4]	@ (a8 <tud_control_xfer+0xa8>)
  a2:	e7f0      	b.n	86 <tud_control_xfer+0x86>
	...

Disassembly of section .text.usbd_control_reset:

00000000 <usbd_control_reset>:
   0:	2200      	movs	r2, #0
   2:	4b03      	ldr	r3, [pc, #12]	@ (10 <usbd_control_reset+0x10>)
   4:	e9c3 2200 	strd	r2, r2, [r3]
   8:	e9c3 2202 	strd	r2, r2, [r3, #8]
   c:	611a      	str	r2, [r3, #16]
   e:	4770      	bx	lr
  10:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_control_set_complete_callback:

00000000 <usbd_control_set_complete_callback>:
   0:	4b01      	ldr	r3, [pc, #4]	@ (8 <usbd_control_set_complete_callback+0x8>)
   2:	6118      	str	r0, [r3, #16]
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_control_set_request:

00000000 <usbd_control_set_request>:
   0:	b430      	push	{r4, r5}
   2:	4602      	mov	r2, r0
   4:	4c04      	ldr	r4, [pc, #16]	@ (18 <usbd_control_set_request+0x18>)
   6:	2500      	movs	r5, #0
   8:	4623      	mov	r3, r4
   a:	6800      	ldr	r0, [r0, #0]
   c:	6851      	ldr	r1, [r2, #4]
   e:	e9c4 5502 	strd	r5, r5, [r4, #8]
  12:	bc30      	pop	{r4, r5}
  14:	c303      	stmia	r3!, {r0, r1}
  16:	4770      	bx	lr
  18:	00000000 	.word	0x00000000

Disassembly of section .text.usbd_control_xfer_cb:

00000000 <usbd_control_xfer_cb>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4c3c      	ldr	r4, [pc, #240]	@ (f4 <usbd_control_xfer_cb+0xf4>)
   4:	09c9      	lsrs	r1, r1, #7
   6:	7822      	ldrb	r2, [r4, #0]
   8:	4606      	mov	r6, r0
   a:	ebb1 1fd2 	cmp.w	r1, r2, lsr #7
   e:	461d      	mov	r5, r3
  10:	b082      	sub	sp, #8
  12:	d017      	beq.n	44 <usbd_control_xfer_cb+0x44>
  14:	b153      	cbz	r3, 2c <usbd_control_xfer_cb+0x2c>
  16:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  1a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  1e:	07db      	lsls	r3, r3, #31
  20:	d402      	bmi.n	28 <usbd_control_xfer_cb+0x28>
  22:	2000      	movs	r0, #0
  24:	b002      	add	sp, #8
  26:	bd70      	pop	{r4, r5, r6, pc}
  28:	be00      	bkpt	0x0000
  2a:	e7fa      	b.n	22 <usbd_control_xfer_cb+0x22>
  2c:	4621      	mov	r1, r4
  2e:	f7ff fffe 	bl	0 <usbd_control_xfer_cb>
  32:	6923      	ldr	r3, [r4, #16]
  34:	b11b      	cbz	r3, 3e <usbd_control_xfer_cb+0x3e>
  36:	4622      	mov	r2, r4
  38:	2103      	movs	r1, #3
  3a:	4630      	mov	r0, r6
  3c:	4798      	blx	r3
  3e:	2001      	movs	r0, #1
  40:	b002      	add	sp, #8
  42:	bd70      	pop	{r4, r5, r6, pc}
  44:	f994 3000 	ldrsb.w	r3, [r4]
  48:	68a0      	ldr	r0, [r4, #8]
  4a:	2b00      	cmp	r3, #0
  4c:	db05      	blt.n	5a <usbd_control_xfer_cb+0x5a>
  4e:	2800      	cmp	r0, #0
  50:	d0e7      	beq.n	22 <usbd_control_xfer_cb+0x22>
  52:	462a      	mov	r2, r5
  54:	4928      	ldr	r1, [pc, #160]	@ (f8 <usbd_control_xfer_cb+0xf8>)
  56:	f7ff fffe 	bl	0 <memcpy>
  5a:	89e0      	ldrh	r0, [r4, #14]
  5c:	68a1      	ldr	r1, [r4, #8]
  5e:	88e3      	ldrh	r3, [r4, #6]
  60:	4428      	add	r0, r5
  62:	b280      	uxth	r0, r0
  64:	4429      	add	r1, r5
  66:	4283      	cmp	r3, r0
  68:	81e0      	strh	r0, [r4, #14]
  6a:	60a1      	str	r1, [r4, #8]
  6c:	d016      	beq.n	9c <usbd_control_xfer_cb+0x9c>
  6e:	2d3f      	cmp	r5, #63	@ 0x3f
  70:	d914      	bls.n	9c <usbd_control_xfer_cb+0x9c>
  72:	89a2      	ldrh	r2, [r4, #12]
  74:	f994 4000 	ldrsb.w	r4, [r4]
  78:	1a13      	subs	r3, r2, r0
  7a:	b29b      	uxth	r3, r3
  7c:	2b40      	cmp	r3, #64	@ 0x40
  7e:	bf28      	it	cs
  80:	2340      	movcs	r3, #64	@ 0x40
  82:	2c00      	cmp	r4, #0
  84:	db26      	blt.n	d4 <usbd_control_xfer_cb+0xd4>
  86:	4290      	cmp	r0, r2
  88:	f04f 0100 	mov.w	r1, #0
  8c:	d030      	beq.n	f0 <usbd_control_xfer_cb+0xf0>
  8e:	4a1a      	ldr	r2, [pc, #104]	@ (f8 <usbd_control_xfer_cb+0xf8>)
  90:	4630      	mov	r0, r6
  92:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  96:	2800      	cmp	r0, #0
  98:	d1d1      	bne.n	3e <usbd_control_xfer_cb+0x3e>
  9a:	e7bc      	b.n	16 <usbd_control_xfer_cb+0x16>
  9c:	6923      	ldr	r3, [r4, #16]
  9e:	b123      	cbz	r3, aa <usbd_control_xfer_cb+0xaa>
  a0:	2102      	movs	r1, #2
  a2:	4630      	mov	r0, r6
  a4:	4a13      	ldr	r2, [pc, #76]	@ (f4 <usbd_control_xfer_cb+0xf4>)
  a6:	4798      	blx	r3
  a8:	b158      	cbz	r0, c2 <usbd_control_xfer_cb+0xc2>
  aa:	7821      	ldrb	r1, [r4, #0]
  ac:	2300      	movs	r3, #0
  ae:	43c9      	mvns	r1, r1
  b0:	4630      	mov	r0, r6
  b2:	461a      	mov	r2, r3
  b4:	f001 0180 	and.w	r1, r1, #128	@ 0x80
  b8:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  bc:	2800      	cmp	r0, #0
  be:	d1be      	bne.n	3e <usbd_control_xfer_cb+0x3e>
  c0:	e7a9      	b.n	16 <usbd_control_xfer_cb+0x16>
  c2:	4601      	mov	r1, r0
  c4:	4630      	mov	r0, r6
  c6:	f7ff fffe 	bl	0 <dcd_edpt_stall>
  ca:	2180      	movs	r1, #128	@ 0x80
  cc:	4630      	mov	r0, r6
  ce:	f7ff fffe 	bl	0 <dcd_edpt_stall>
  d2:	e7b4      	b.n	3e <usbd_control_xfer_cb+0x3e>
  d4:	4290      	cmp	r0, r2
  d6:	d008      	beq.n	ea <usbd_control_xfer_cb+0xea>
  d8:	461a      	mov	r2, r3
  da:	4807      	ldr	r0, [pc, #28]	@ (f8 <usbd_control_xfer_cb+0xf8>)
  dc:	9301      	str	r3, [sp, #4]
  de:	f7ff fffe 	bl	0 <memcpy>
  e2:	2180      	movs	r1, #128	@ 0x80
  e4:	4a04      	ldr	r2, [pc, #16]	@ (f8 <usbd_control_xfer_cb+0xf8>)
  e6:	9b01      	ldr	r3, [sp, #4]
  e8:	e7d2      	b.n	90 <usbd_control_xfer_cb+0x90>
  ea:	2180      	movs	r1, #128	@ 0x80
  ec:	2200      	movs	r2, #0
  ee:	e7cf      	b.n	90 <usbd_control_xfer_cb+0x90>
  f0:	460a      	mov	r2, r1
  f2:	e7cd      	b.n	90 <usbd_control_xfer_cb+0x90>
	...

audio_device.c.o:     file format elf32-littlearm


cdc_device.c.o:     file format elf32-littlearm


Disassembly of section .text._prep_out_transaction.isra.0:

00000000 <_prep_out_transaction.isra.0>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4604      	mov	r4, r0
   6:	f7ff fffe 	bl	0 <tud_mounted>
   a:	b908      	cbnz	r0, 10 <_prep_out_transaction.isra.0+0x10>
   c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  10:	f7ff fffe 	bl	0 <tud_suspended>
  14:	4607      	mov	r7, r0
  16:	2800      	cmp	r0, #0
  18:	d1f8      	bne.n	c <_prep_out_transaction.isra.0+0xc>
  1a:	22c8      	movs	r2, #200	@ 0xc8
  1c:	4b13      	ldr	r3, [pc, #76]	@ (6c <_prep_out_transaction.isra.0+0x6c>)
  1e:	fb02 3604 	mla	r6, r2, r4, r3
  22:	78f1      	ldrb	r1, [r6, #3]
  24:	2900      	cmp	r1, #0
  26:	d0f1      	beq.n	c <_prep_out_transaction.isra.0+0xc>
  28:	f106 0510 	add.w	r5, r6, #16
  2c:	4628      	mov	r0, r5
  2e:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  32:	283f      	cmp	r0, #63	@ 0x3f
  34:	d9ea      	bls.n	c <_prep_out_transaction.isra.0+0xc>
  36:	4638      	mov	r0, r7
  38:	78f1      	ldrb	r1, [r6, #3]
  3a:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  3e:	2800      	cmp	r0, #0
  40:	d0e4      	beq.n	c <_prep_out_transaction.isra.0+0xc>
  42:	4628      	mov	r0, r5
  44:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  48:	283f      	cmp	r0, #63	@ 0x3f
  4a:	d909      	bls.n	60 <_prep_out_transaction.isra.0+0x60>
  4c:	4a08      	ldr	r2, [pc, #32]	@ (70 <_prep_out_transaction.isra.0+0x70>)
  4e:	4638      	mov	r0, r7
  50:	78f1      	ldrb	r1, [r6, #3]
  52:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
  56:	2340      	movs	r3, #64	@ 0x40
  58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  5c:	f7ff bffe 	b.w	0 <usbd_edpt_xfer>
  60:	4638      	mov	r0, r7
  62:	78f1      	ldrb	r1, [r6, #3]
  64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  68:	f7ff bffe 	b.w	0 <usbd_edpt_release>
	...

Disassembly of section .text.tud_cdc_configure_fifo:

00000000 <tud_cdc_configure_fifo>:
   0:	b118      	cbz	r0, a <tud_cdc_configure_fifo+0xa>
   2:	7802      	ldrb	r2, [r0, #0]
   4:	2001      	movs	r0, #1
   6:	4b01      	ldr	r3, [pc, #4]	@ (c <tud_cdc_configure_fifo+0xc>)
   8:	701a      	strb	r2, [r3, #0]
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_ready:

00000000 <tud_cdc_n_ready>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <tud_mounted>
   8:	b908      	cbnz	r0, e <tud_cdc_n_ready+0xe>
   a:	2000      	movs	r0, #0
   c:	bd10      	pop	{r4, pc}
   e:	f7ff fffe 	bl	0 <tud_suspended>
  12:	2800      	cmp	r0, #0
  14:	d1f9      	bne.n	a <tud_cdc_n_ready+0xa>
  16:	22c8      	movs	r2, #200	@ 0xc8
  18:	4b05      	ldr	r3, [pc, #20]	@ (30 <tud_cdc_n_ready+0x30>)
  1a:	fb02 3304 	mla	r3, r2, r4, r3
  1e:	789a      	ldrb	r2, [r3, #2]
  20:	2a00      	cmp	r2, #0
  22:	d0f2      	beq.n	a <tud_cdc_n_ready+0xa>
  24:	78d8      	ldrb	r0, [r3, #3]
  26:	3800      	subs	r0, #0
  28:	bf18      	it	ne
  2a:	2001      	movne	r0, #1
  2c:	bd10      	pop	{r4, pc}
  2e:	bf00      	nop
  30:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_connected:

00000000 <tud_cdc_n_connected>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <tud_mounted>
   8:	b908      	cbnz	r0, e <tud_cdc_n_connected+0xe>
   a:	2000      	movs	r0, #0
   c:	bd10      	pop	{r4, pc}
   e:	f7ff fffe 	bl	0 <tud_suspended>
  12:	2800      	cmp	r0, #0
  14:	d1f9      	bne.n	a <tud_cdc_n_connected+0xa>
  16:	22c8      	movs	r2, #200	@ 0xc8
  18:	4b03      	ldr	r3, [pc, #12]	@ (28 <tud_cdc_n_connected+0x28>)
  1a:	fb02 3304 	mla	r3, r2, r4, r3
  1e:	7918      	ldrb	r0, [r3, #4]
  20:	f000 0001 	and.w	r0, r0, #1
  24:	bd10      	pop	{r4, pc}
  26:	bf00      	nop
  28:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_get_line_state:

00000000 <tud_cdc_n_get_line_state>:
   0:	22c8      	movs	r2, #200	@ 0xc8
   2:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_cdc_n_get_line_state+0xc>)
   4:	fb02 3300 	mla	r3, r2, r0, r3
   8:	7918      	ldrb	r0, [r3, #4]
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_get_line_coding:

00000000 <tud_cdc_n_get_line_coding>:
   0:	22c8      	movs	r2, #200	@ 0xc8
   2:	4b05      	ldr	r3, [pc, #20]	@ (18 <tud_cdc_n_get_line_coding+0x18>)
   4:	fb02 3300 	mla	r3, r2, r0, r3
   8:	6898      	ldr	r0, [r3, #8]
   a:	6008      	str	r0, [r1, #0]
   c:	899a      	ldrh	r2, [r3, #12]
   e:	7b9b      	ldrb	r3, [r3, #14]
  10:	808a      	strh	r2, [r1, #4]
  12:	718b      	strb	r3, [r1, #6]
  14:	4770      	bx	lr
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_set_wanted_char:

00000000 <tud_cdc_n_set_wanted_char>:
   0:	22c8      	movs	r2, #200	@ 0xc8
   2:	4b02      	ldr	r3, [pc, #8]	@ (c <tud_cdc_n_set_wanted_char+0xc>)
   4:	fb02 3300 	mla	r3, r2, r0, r3
   8:	7159      	strb	r1, [r3, #5]
   a:	4770      	bx	lr
   c:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_available:

00000000 <tud_cdc_n_available>:
   0:	21c8      	movs	r1, #200	@ 0xc8
   2:	b508      	push	{r3, lr}
   4:	2310      	movs	r3, #16
   6:	fb01 3000 	mla	r0, r1, r0, r3
   a:	4a02      	ldr	r2, [pc, #8]	@ (14 <tud_cdc_n_available+0x14>)
   c:	4410      	add	r0, r2
   e:	f7ff fffe 	bl	0 <tu_fifo_count>
  12:	bd08      	pop	{r3, pc}
  14:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_read:

00000000 <tud_cdc_n_read>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   8:	f04f 08c8 	mov.w	r8, #200	@ 0xc8
   c:	2410      	movs	r4, #16
   e:	429a      	cmp	r2, r3
  10:	bf28      	it	cs
  12:	461a      	movcs	r2, r3
  14:	fb18 4400 	smlabb	r4, r8, r0, r4
  18:	4f1a      	ldr	r7, [pc, #104]	@ (84 <tud_cdc_n_read+0x84>)
  1a:	4606      	mov	r6, r0
  1c:	443c      	add	r4, r7
  1e:	4620      	mov	r0, r4
  20:	b292      	uxth	r2, r2
  22:	f7ff fffe 	bl	0 <tu_fifo_read_n>
  26:	4605      	mov	r5, r0
  28:	f7ff fffe 	bl	0 <tud_mounted>
  2c:	b910      	cbnz	r0, 34 <tud_cdc_n_read+0x34>
  2e:	4628      	mov	r0, r5
  30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  34:	f7ff fffe 	bl	0 <tud_suspended>
  38:	4681      	mov	r9, r0
  3a:	2800      	cmp	r0, #0
  3c:	d1f7      	bne.n	2e <tud_cdc_n_read+0x2e>
  3e:	fb08 7706 	mla	r7, r8, r6, r7
  42:	78fb      	ldrb	r3, [r7, #3]
  44:	2b00      	cmp	r3, #0
  46:	d0f2      	beq.n	2e <tud_cdc_n_read+0x2e>
  48:	4620      	mov	r0, r4
  4a:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  4e:	283f      	cmp	r0, #63	@ 0x3f
  50:	d9ed      	bls.n	2e <tud_cdc_n_read+0x2e>
  52:	4648      	mov	r0, r9
  54:	78f9      	ldrb	r1, [r7, #3]
  56:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  5a:	2800      	cmp	r0, #0
  5c:	d0e7      	beq.n	2e <tud_cdc_n_read+0x2e>
  5e:	4620      	mov	r0, r4
  60:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  64:	283f      	cmp	r0, #63	@ 0x3f
  66:	d908      	bls.n	7a <tud_cdc_n_read+0x7a>
  68:	4a07      	ldr	r2, [pc, #28]	@ (88 <tud_cdc_n_read+0x88>)
  6a:	4648      	mov	r0, r9
  6c:	2340      	movs	r3, #64	@ 0x40
  6e:	78f9      	ldrb	r1, [r7, #3]
  70:	eb02 12c6 	add.w	r2, r2, r6, lsl #7
  74:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  78:	e7d9      	b.n	2e <tud_cdc_n_read+0x2e>
  7a:	4648      	mov	r0, r9
  7c:	78f9      	ldrb	r1, [r7, #3]
  7e:	f7ff fffe 	bl	0 <usbd_edpt_release>
  82:	e7d4      	b.n	2e <tud_cdc_n_read+0x2e>
	...

Disassembly of section .text.tud_cdc_n_peek:

00000000 <tud_cdc_n_peek>:
   0:	f04f 0cc8 	mov.w	ip, #200	@ 0xc8
   4:	2310      	movs	r3, #16
   6:	fb0c 3000 	mla	r0, ip, r0, r3
   a:	4a02      	ldr	r2, [pc, #8]	@ (14 <tud_cdc_n_peek+0x14>)
   c:	4410      	add	r0, r2
   e:	f7ff bffe 	b.w	0 <tu_fifo_peek>
  12:	bf00      	nop
  14:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_read_flush:

00000000 <tud_cdc_n_read_flush>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	27c8      	movs	r7, #200	@ 0xc8
   6:	2410      	movs	r4, #16
   8:	fb17 4400 	smlabb	r4, r7, r0, r4
   c:	4d1a      	ldr	r5, [pc, #104]	@ (78 <tud_cdc_n_read_flush+0x78>)
   e:	4606      	mov	r6, r0
  10:	442c      	add	r4, r5
  12:	4620      	mov	r0, r4
  14:	f7ff fffe 	bl	0 <tu_fifo_clear>
  18:	f7ff fffe 	bl	0 <tud_mounted>
  1c:	b908      	cbnz	r0, 22 <tud_cdc_n_read_flush+0x22>
  1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  22:	f7ff fffe 	bl	0 <tud_suspended>
  26:	4680      	mov	r8, r0
  28:	2800      	cmp	r0, #0
  2a:	d1f8      	bne.n	1e <tud_cdc_n_read_flush+0x1e>
  2c:	fb07 5506 	mla	r5, r7, r6, r5
  30:	78eb      	ldrb	r3, [r5, #3]
  32:	2b00      	cmp	r3, #0
  34:	d0f3      	beq.n	1e <tud_cdc_n_read_flush+0x1e>
  36:	4620      	mov	r0, r4
  38:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  3c:	283f      	cmp	r0, #63	@ 0x3f
  3e:	d9ee      	bls.n	1e <tud_cdc_n_read_flush+0x1e>
  40:	4640      	mov	r0, r8
  42:	78e9      	ldrb	r1, [r5, #3]
  44:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  48:	2800      	cmp	r0, #0
  4a:	d0e8      	beq.n	1e <tud_cdc_n_read_flush+0x1e>
  4c:	4620      	mov	r0, r4
  4e:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  52:	283f      	cmp	r0, #63	@ 0x3f
  54:	d909      	bls.n	6a <tud_cdc_n_read_flush+0x6a>
  56:	4a09      	ldr	r2, [pc, #36]	@ (7c <tud_cdc_n_read_flush+0x7c>)
  58:	4640      	mov	r0, r8
  5a:	78e9      	ldrb	r1, [r5, #3]
  5c:	eb02 12c6 	add.w	r2, r2, r6, lsl #7
  60:	2340      	movs	r3, #64	@ 0x40
  62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  66:	f7ff bffe 	b.w	0 <usbd_edpt_xfer>
  6a:	4640      	mov	r0, r8
  6c:	78e9      	ldrb	r1, [r5, #3]
  6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  72:	f7ff bffe 	b.w	0 <usbd_edpt_release>
  76:	bf00      	nop
	...

Disassembly of section .text.tud_cdc_n_write_flush:

00000000 <tud_cdc_n_write_flush>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	4605      	mov	r5, r0
   6:	f7ff fffe 	bl	0 <tud_mounted>
   a:	b910      	cbnz	r0, 12 <tud_cdc_n_write_flush+0x12>
   c:	2000      	movs	r0, #0
   e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  12:	f7ff fffe 	bl	0 <tud_suspended>
  16:	4606      	mov	r6, r0
  18:	2800      	cmp	r0, #0
  1a:	d1f7      	bne.n	c <tud_cdc_n_write_flush+0xc>
  1c:	f04f 08c8 	mov.w	r8, #200	@ 0xc8
  20:	2424      	movs	r4, #36	@ 0x24
  22:	fb18 4405 	smlabb	r4, r8, r5, r4
  26:	4f17      	ldr	r7, [pc, #92]	@ (84 <tud_cdc_n_write_flush+0x84>)
  28:	443c      	add	r4, r7
  2a:	4620      	mov	r0, r4
  2c:	f7ff fffe 	bl	0 <tu_fifo_count>
  30:	2800      	cmp	r0, #0
  32:	d0eb      	beq.n	c <tud_cdc_n_write_flush+0xc>
  34:	fb08 7705 	mla	r7, r8, r5, r7
  38:	4630      	mov	r0, r6
  3a:	78b9      	ldrb	r1, [r7, #2]
  3c:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  40:	2800      	cmp	r0, #0
  42:	d0e3      	beq.n	c <tud_cdc_n_write_flush+0xc>
  44:	2240      	movs	r2, #64	@ 0x40
  46:	4b10      	ldr	r3, [pc, #64]	@ (88 <tud_cdc_n_write_flush+0x88>)
  48:	4620      	mov	r0, r4
  4a:	eb02 14c5 	add.w	r4, r2, r5, lsl #7
  4e:	441c      	add	r4, r3
  50:	4621      	mov	r1, r4
  52:	f7ff fffe 	bl	0 <tu_fifo_read_n>
  56:	4605      	mov	r5, r0
  58:	b180      	cbz	r0, 7c <tud_cdc_n_write_flush+0x7c>
  5a:	4603      	mov	r3, r0
  5c:	4622      	mov	r2, r4
  5e:	4630      	mov	r0, r6
  60:	78b9      	ldrb	r1, [r7, #2]
  62:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  66:	b938      	cbnz	r0, 78 <tud_cdc_n_write_flush+0x78>
  68:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  6c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  70:	07db      	lsls	r3, r3, #31
  72:	d5cb      	bpl.n	c <tud_cdc_n_write_flush+0xc>
  74:	be00      	bkpt	0x0000
  76:	e7c9      	b.n	c <tud_cdc_n_write_flush+0xc>
  78:	4628      	mov	r0, r5
  7a:	e7c8      	b.n	e <tud_cdc_n_write_flush+0xe>
  7c:	78b9      	ldrb	r1, [r7, #2]
  7e:	f7ff fffe 	bl	0 <usbd_edpt_release>
  82:	e7c3      	b.n	c <tud_cdc_n_write_flush+0xc>
	...

Disassembly of section .text.tud_cdc_n_write:

00000000 <tud_cdc_n_write>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   6:	f04f 0c24 	mov.w	ip, #36	@ 0x24
   a:	24c8      	movs	r4, #200	@ 0xc8
   c:	429a      	cmp	r2, r3
   e:	bf28      	it	cs
  10:	461a      	movcs	r2, r3
  12:	fb14 c400 	smlabb	r4, r4, r0, ip
  16:	4b0a      	ldr	r3, [pc, #40]	@ (40 <tud_cdc_n_write+0x40>)
  18:	b292      	uxth	r2, r2
  1a:	441c      	add	r4, r3
  1c:	4605      	mov	r5, r0
  1e:	4620      	mov	r0, r4
  20:	f7ff fffe 	bl	0 <tu_fifo_write_n>
  24:	4603      	mov	r3, r0
  26:	4620      	mov	r0, r4
  28:	461c      	mov	r4, r3
  2a:	f7ff fffe 	bl	0 <tu_fifo_count>
  2e:	283f      	cmp	r0, #63	@ 0x3f
  30:	d801      	bhi.n	36 <tud_cdc_n_write+0x36>
  32:	4620      	mov	r0, r4
  34:	bd38      	pop	{r3, r4, r5, pc}
  36:	4628      	mov	r0, r5
  38:	f7ff fffe 	bl	0 <tud_cdc_n_write>
  3c:	4620      	mov	r0, r4
  3e:	bd38      	pop	{r3, r4, r5, pc}
  40:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_write_available:

00000000 <tud_cdc_n_write_available>:
   0:	21c8      	movs	r1, #200	@ 0xc8
   2:	b508      	push	{r3, lr}
   4:	2324      	movs	r3, #36	@ 0x24
   6:	fb01 3000 	mla	r0, r1, r0, r3
   a:	4a02      	ldr	r2, [pc, #8]	@ (14 <tud_cdc_n_write_available+0x14>)
   c:	4410      	add	r0, r2
   e:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  12:	bd08      	pop	{r3, pc}
  14:	00000000 	.word	0x00000000

Disassembly of section .text.tud_cdc_n_write_clear:

00000000 <tud_cdc_n_write_clear>:
   0:	21c8      	movs	r1, #200	@ 0xc8
   2:	2324      	movs	r3, #36	@ 0x24
   4:	fb01 3000 	mla	r0, r1, r0, r3
   8:	4a01      	ldr	r2, [pc, #4]	@ (10 <tud_cdc_n_write_clear+0x10>)
   a:	4410      	add	r0, r2
   c:	f7ff bffe 	b.w	0 <tu_fifo_clear>
  10:	00000000 	.word	0x00000000

Disassembly of section .text.cdcd_init:

00000000 <cdcd_init>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4c19      	ldr	r4, [pc, #100]	@ (68 <cdcd_init+0x68>)
   4:	b083      	sub	sp, #12
   6:	22c8      	movs	r2, #200	@ 0xc8
   8:	2100      	movs	r1, #0
   a:	4620      	mov	r0, r4
   c:	f7ff fffe 	bl	0 <memset>
  10:	2500      	movs	r5, #0
  12:	23ff      	movs	r3, #255	@ 0xff
  14:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  18:	2208      	movs	r2, #8
  1a:	4814      	ldr	r0, [pc, #80]	@ (6c <cdcd_init+0x6c>)
  1c:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
  20:	7005      	strb	r5, [r0, #0]
  22:	9500      	str	r5, [sp, #0]
  24:	f104 0010 	add.w	r0, r4, #16
  28:	7163      	strb	r3, [r4, #5]
  2a:	60a1      	str	r1, [r4, #8]
  2c:	73a2      	strb	r2, [r4, #14]
  2e:	f104 0138 	add.w	r1, r4, #56	@ 0x38
  32:	2301      	movs	r3, #1
  34:	2240      	movs	r2, #64	@ 0x40
  36:	f7ff fffe 	bl	0 <tu_fifo_config>
  3a:	2301      	movs	r3, #1
  3c:	2240      	movs	r2, #64	@ 0x40
  3e:	f104 0178 	add.w	r1, r4, #120	@ 0x78
  42:	9300      	str	r3, [sp, #0]
  44:	f104 0024 	add.w	r0, r4, #36	@ 0x24
  48:	f7ff fffe 	bl	0 <tu_fifo_config>
  4c:	f104 06c0 	add.w	r6, r4, #192	@ 0xc0
  50:	4638      	mov	r0, r7
  52:	f7ff fffe 	bl	0 <mutex_init>
  56:	4630      	mov	r0, r6
  58:	f7ff fffe 	bl	0 <mutex_init>
  5c:	e9c4 5707 	strd	r5, r7, [r4, #28]
  60:	e9c4 650c 	strd	r6, r5, [r4, #48]	@ 0x30
  64:	b003      	add	sp, #12
  66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

Disassembly of section .text.cdcd_deinit:

00000000 <cdcd_deinit>:
   0:	4b09      	ldr	r3, [pc, #36]	@ (28 <cdcd_deinit+0x28>)
   2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
   4:	b149      	cbz	r1, 1a <cdcd_deinit+0x1a>
   6:	6a1a      	ldr	r2, [r3, #32]
   8:	b112      	cbz	r2, 10 <cdcd_deinit+0x10>
   a:	2200      	movs	r2, #0
   c:	e9c3 2207 	strd	r2, r2, [r3, #28]
  10:	2200      	movs	r2, #0
  12:	e9c3 220c 	strd	r2, r2, [r3, #48]	@ 0x30
  16:	2001      	movs	r0, #1
  18:	4770      	bx	lr
  1a:	6a1a      	ldr	r2, [r3, #32]
  1c:	2a00      	cmp	r2, #0
  1e:	d0fa      	beq.n	16 <cdcd_deinit+0x16>
  20:	2001      	movs	r0, #1
  22:	e9c3 1107 	strd	r1, r1, [r3, #28]
  26:	4770      	bx	lr
  28:	00000000 	.word	0x00000000

Disassembly of section .text.cdcd_reset:

00000000 <cdcd_reset>:
   0:	2200      	movs	r2, #0
   2:	b510      	push	{r4, lr}
   4:	4c0e      	ldr	r4, [pc, #56]	@ (40 <cdcd_reset+0x40>)
   6:	480f      	ldr	r0, [pc, #60]	@ (44 <cdcd_reset+0x44>)
   8:	7823      	ldrb	r3, [r4, #0]
   a:	6002      	str	r2, [r0, #0]
   c:	7102      	strb	r2, [r0, #4]
   e:	07da      	lsls	r2, r3, #31
  10:	d507      	bpl.n	22 <cdcd_reset+0x22>
  12:	079b      	lsls	r3, r3, #30
  14:	d50b      	bpl.n	2e <cdcd_reset+0x2e>
  16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  1a:	2101      	movs	r1, #1
  1c:	480a      	ldr	r0, [pc, #40]	@ (48 <cdcd_reset+0x48>)
  1e:	f7ff bffe 	b.w	0 <tu_fifo_set_overwritable>
  22:	3010      	adds	r0, #16
  24:	f7ff fffe 	bl	0 <tu_fifo_clear>
  28:	7823      	ldrb	r3, [r4, #0]
  2a:	079b      	lsls	r3, r3, #30
  2c:	d4f3      	bmi.n	16 <cdcd_reset+0x16>
  2e:	4806      	ldr	r0, [pc, #24]	@ (48 <cdcd_reset+0x48>)
  30:	f7ff fffe 	bl	0 <tu_fifo_clear>
  34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  38:	2101      	movs	r1, #1
  3a:	4803      	ldr	r0, [pc, #12]	@ (48 <cdcd_reset+0x48>)
  3c:	f7ff bffe 	b.w	0 <tu_fifo_set_overwritable>
	...
  48:	00000024 	.word	0x00000024

Disassembly of section .text.cdcd_open:

00000000 <cdcd_open>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	794b      	ldrb	r3, [r1, #5]
   4:	b083      	sub	sp, #12
   6:	2b02      	cmp	r3, #2
   8:	d003      	beq.n	12 <cdcd_open+0x12>
   a:	2500      	movs	r5, #0
   c:	4628      	mov	r0, r5
   e:	b003      	add	sp, #12
  10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  12:	798b      	ldrb	r3, [r1, #6]
  14:	2b02      	cmp	r3, #2
  16:	d1f8      	bne.n	a <cdcd_open+0xa>
  18:	4f26      	ldr	r7, [pc, #152]	@ (b4 <cdcd_open+0xb4>)
  1a:	78bb      	ldrb	r3, [r7, #2]
  1c:	b13b      	cbz	r3, 2e <cdcd_open+0x2e>
  1e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  22:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  26:	07db      	lsls	r3, r3, #31
  28:	d5ef      	bpl.n	a <cdcd_open+0xa>
  2a:	be00      	bkpt	0x0000
  2c:	e7ed      	b.n	a <cdcd_open+0xa>
  2e:	788b      	ldrb	r3, [r1, #2]
  30:	4606      	mov	r6, r0
  32:	703b      	strb	r3, [r7, #0]
  34:	780b      	ldrb	r3, [r1, #0]
  36:	2509      	movs	r5, #9
  38:	18cc      	adds	r4, r1, r3
  3a:	7861      	ldrb	r1, [r4, #1]
  3c:	2924      	cmp	r1, #36	@ 0x24
  3e:	d10b      	bne.n	58 <cdcd_open+0x58>
  40:	2a08      	cmp	r2, #8
  42:	d802      	bhi.n	4a <cdcd_open+0x4a>
  44:	e00f      	b.n	66 <cdcd_open+0x66>
  46:	42aa      	cmp	r2, r5
  48:	d30d      	bcc.n	66 <cdcd_open+0x66>
  4a:	7823      	ldrb	r3, [r4, #0]
  4c:	441c      	add	r4, r3
  4e:	7861      	ldrb	r1, [r4, #1]
  50:	442b      	add	r3, r5
  52:	2924      	cmp	r1, #36	@ 0x24
  54:	b29d      	uxth	r5, r3
  56:	d0f6      	beq.n	46 <cdcd_open+0x46>
  58:	2905      	cmp	r1, #5
  5a:	d00a      	beq.n	72 <cdcd_open+0x72>
  5c:	2904      	cmp	r1, #4
  5e:	d102      	bne.n	66 <cdcd_open+0x66>
  60:	7963      	ldrb	r3, [r4, #5]
  62:	2b0a      	cmp	r3, #10
  64:	d013      	beq.n	8e <cdcd_open+0x8e>
  66:	2000      	movs	r0, #0
  68:	f7ff fffe 	bl	0 <cdcd_open>
  6c:	4628      	mov	r0, r5
  6e:	b003      	add	sp, #12
  70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  72:	4621      	mov	r1, r4
  74:	4630      	mov	r0, r6
  76:	f7ff fffe 	bl	0 <usbd_edpt_open>
  7a:	2800      	cmp	r0, #0
  7c:	d0cf      	beq.n	1e <cdcd_open+0x1e>
  7e:	78a3      	ldrb	r3, [r4, #2]
  80:	707b      	strb	r3, [r7, #1]
  82:	7823      	ldrb	r3, [r4, #0]
  84:	441c      	add	r4, r3
  86:	442b      	add	r3, r5
  88:	7861      	ldrb	r1, [r4, #1]
  8a:	b29d      	uxth	r5, r3
  8c:	e7e6      	b.n	5c <cdcd_open+0x5c>
  8e:	4b0a      	ldr	r3, [pc, #40]	@ (b8 <cdcd_open+0xb8>)
  90:	7827      	ldrb	r7, [r4, #0]
  92:	9301      	str	r3, [sp, #4]
  94:	3301      	adds	r3, #1
  96:	9300      	str	r3, [sp, #0]
  98:	2302      	movs	r3, #2
  9a:	4630      	mov	r0, r6
  9c:	461a      	mov	r2, r3
  9e:	19e1      	adds	r1, r4, r7
  a0:	f7ff fffe 	bl	0 <usbd_open_edpt_pair>
  a4:	2800      	cmp	r0, #0
  a6:	d0ba      	beq.n	1e <cdcd_open+0x1e>
  a8:	350e      	adds	r5, #14
  aa:	fa17 f585 	uxtah	r5, r7, r5
  ae:	b2ad      	uxth	r5, r5
  b0:	e7d9      	b.n	66 <cdcd_open+0x66>
  b2:	bf00      	nop
  b4:	00000000 	.word	0x00000000
  b8:	00000002 	.word	0x00000002

Disassembly of section .text.cdcd_control_xfer_cb:

00000000 <cdcd_control_xfer_cb>:
   0:	7813      	ldrb	r3, [r2, #0]
   2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
   6:	2b20      	cmp	r3, #32
   8:	d108      	bne.n	1c <cdcd_control_xfer_cb+0x1c>
   a:	b570      	push	{r4, r5, r6, lr}
   c:	4c26      	ldr	r4, [pc, #152]	@ (a8 <cdcd_control_xfer_cb+0xa8>)
   e:	8893      	ldrh	r3, [r2, #4]
  10:	f894 c000 	ldrb.w	ip, [r4]
  14:	459c      	cmp	ip, r3
  16:	d003      	beq.n	20 <cdcd_control_xfer_cb+0x20>
  18:	2000      	movs	r0, #0
  1a:	bd70      	pop	{r4, r5, r6, pc}
  1c:	2000      	movs	r0, #0
  1e:	4770      	bx	lr
  20:	7853      	ldrb	r3, [r2, #1]
  22:	3b20      	subs	r3, #32
  24:	2b03      	cmp	r3, #3
  26:	d8f7      	bhi.n	18 <cdcd_control_xfer_cb+0x18>
  28:	e8df f003 	tbb	[pc, r3]
  2c:	020d2327 	.word	0x020d2327
  30:	2901      	cmp	r1, #1
  32:	d02e      	beq.n	92 <cdcd_control_xfer_cb+0x92>
  34:	2903      	cmp	r1, #3
  36:	d11e      	bne.n	76 <cdcd_control_xfer_cb+0x76>
  38:	4b1c      	ldr	r3, [pc, #112]	@ (ac <cdcd_control_xfer_cb+0xac>)
  3a:	b1e3      	cbz	r3, 76 <cdcd_control_xfer_cb+0x76>
  3c:	2000      	movs	r0, #0
  3e:	8851      	ldrh	r1, [r2, #2]
  40:	f7ff fffe 	bl	0 <tud_cdc_send_break_cb>
  44:	e017      	b.n	76 <cdcd_control_xfer_cb+0x76>
  46:	2901      	cmp	r1, #1
  48:	d023      	beq.n	92 <cdcd_control_xfer_cb+0x92>
  4a:	2903      	cmp	r1, #3
  4c:	d113      	bne.n	76 <cdcd_control_xfer_cb+0x76>
  4e:	8855      	ldrh	r5, [r2, #2]
  50:	4817      	ldr	r0, [pc, #92]	@ (b0 <cdcd_control_xfer_cb+0xb0>)
  52:	f005 0601 	and.w	r6, r5, #1
  56:	f086 0101 	eor.w	r1, r6, #1
  5a:	7125      	strb	r5, [r4, #4]
  5c:	f7ff fffe 	bl	0 <tu_fifo_set_overwritable>
  60:	4b14      	ldr	r3, [pc, #80]	@ (b4 <cdcd_control_xfer_cb+0xb4>)
  62:	b143      	cbz	r3, 76 <cdcd_control_xfer_cb+0x76>
  64:	4631      	mov	r1, r6
  66:	2000      	movs	r0, #0
  68:	f3c5 0240 	ubfx	r2, r5, #1, #1
  6c:	f7ff fffe 	bl	0 <tud_cdc_line_state_cb>
  70:	e001      	b.n	76 <cdcd_control_xfer_cb+0x76>
  72:	2901      	cmp	r1, #1
  74:	d011      	beq.n	9a <cdcd_control_xfer_cb+0x9a>
  76:	2001      	movs	r0, #1
  78:	bd70      	pop	{r4, r5, r6, pc}
  7a:	2901      	cmp	r1, #1
  7c:	d00d      	beq.n	9a <cdcd_control_xfer_cb+0x9a>
  7e:	2903      	cmp	r1, #3
  80:	d1f9      	bne.n	76 <cdcd_control_xfer_cb+0x76>
  82:	4b0d      	ldr	r3, [pc, #52]	@ (b8 <cdcd_control_xfer_cb+0xb8>)
  84:	2b00      	cmp	r3, #0
  86:	d0f6      	beq.n	76 <cdcd_control_xfer_cb+0x76>
  88:	2000      	movs	r0, #0
  8a:	490c      	ldr	r1, [pc, #48]	@ (bc <cdcd_control_xfer_cb+0xbc>)
  8c:	f7ff fffe 	bl	0 <tud_cdc_line_coding_cb>
  90:	e7f1      	b.n	76 <cdcd_control_xfer_cb+0x76>
  92:	4611      	mov	r1, r2
  94:	f7ff fffe 	bl	0 <tud_control_status>
  98:	e7ed      	b.n	76 <cdcd_control_xfer_cb+0x76>
  9a:	4611      	mov	r1, r2
  9c:	2307      	movs	r3, #7
  9e:	4a07      	ldr	r2, [pc, #28]	@ (bc <cdcd_control_xfer_cb+0xbc>)
  a0:	f7ff fffe 	bl	0 <tud_control_xfer>
  a4:	e7e7      	b.n	76 <cdcd_control_xfer_cb+0x76>
  a6:	bf00      	nop
	...
  b0:	00000024 	.word	0x00000024
	...
  bc:	00000008 	.word	0x00000008

Disassembly of section .text.cdcd_xfer_cb:

00000000 <cdcd_xfer_cb>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4f36      	ldr	r7, [pc, #216]	@ (e0 <cdcd_xfer_cb+0xe0>)
   6:	460c      	mov	r4, r1
   8:	78fa      	ldrb	r2, [r7, #3]
   a:	4606      	mov	r6, r0
   c:	428a      	cmp	r2, r1
   e:	461d      	mov	r5, r3
  10:	f897 c002 	ldrb.w	ip, [r7, #2]
  14:	d03c      	beq.n	90 <cdcd_xfer_cb+0x90>
  16:	458c      	cmp	ip, r1
  18:	d013      	beq.n	42 <cdcd_xfer_cb+0x42>
  1a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  1e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  22:	07db      	lsls	r3, r3, #31
  24:	d500      	bpl.n	28 <cdcd_xfer_cb+0x28>
  26:	be00      	bkpt	0x0000
  28:	2000      	movs	r0, #0
  2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  2e:	4b2d      	ldr	r3, [pc, #180]	@ (e4 <cdcd_xfer_cb+0xe4>)
  30:	b123      	cbz	r3, 3c <cdcd_xfer_cb+0x3c>
  32:	482d      	ldr	r0, [pc, #180]	@ (e8 <cdcd_xfer_cb+0xe8>)
  34:	f7ff fffe 	bl	0 <tu_fifo_empty>
  38:	2800      	cmp	r0, #0
  3a:	d04e      	beq.n	da <cdcd_xfer_cb+0xda>
  3c:	2000      	movs	r0, #0
  3e:	f7ff fffe 	bl	0 <cdcd_xfer_cb>
  42:	78bb      	ldrb	r3, [r7, #2]
  44:	42a3      	cmp	r3, r4
  46:	d002      	beq.n	4e <cdcd_xfer_cb+0x4e>
  48:	2001      	movs	r0, #1
  4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4e:	4b27      	ldr	r3, [pc, #156]	@ (ec <cdcd_xfer_cb+0xec>)
  50:	b113      	cbz	r3, 58 <cdcd_xfer_cb+0x58>
  52:	2000      	movs	r0, #0
  54:	f7ff fffe 	bl	0 <tud_cdc_tx_complete_cb>
  58:	2000      	movs	r0, #0
  5a:	f7ff fffe 	bl	0 <cdcd_xfer_cb>
  5e:	2800      	cmp	r0, #0
  60:	d1f2      	bne.n	48 <cdcd_xfer_cb+0x48>
  62:	4823      	ldr	r0, [pc, #140]	@ (f0 <cdcd_xfer_cb+0xf0>)
  64:	f7ff fffe 	bl	0 <tu_fifo_count>
  68:	2800      	cmp	r0, #0
  6a:	d1ed      	bne.n	48 <cdcd_xfer_cb+0x48>
  6c:	2d00      	cmp	r5, #0
  6e:	d0eb      	beq.n	48 <cdcd_xfer_cb+0x48>
  70:	f015 053f 	ands.w	r5, r5, #63	@ 0x3f
  74:	d1e8      	bne.n	48 <cdcd_xfer_cb+0x48>
  76:	4630      	mov	r0, r6
  78:	78b9      	ldrb	r1, [r7, #2]
  7a:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  7e:	2800      	cmp	r0, #0
  80:	d0e2      	beq.n	48 <cdcd_xfer_cb+0x48>
  82:	462b      	mov	r3, r5
  84:	462a      	mov	r2, r5
  86:	4630      	mov	r0, r6
  88:	78b9      	ldrb	r1, [r7, #2]
  8a:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  8e:	e7db      	b.n	48 <cdcd_xfer_cb+0x48>
  90:	f8df 8064 	ldr.w	r8, [pc, #100]	@ f8 <cdcd_xfer_cb+0xf8>
  94:	b29a      	uxth	r2, r3
  96:	4641      	mov	r1, r8
  98:	f107 0010 	add.w	r0, r7, #16
  9c:	f7ff fffe 	bl	0 <tu_fifo_write_n>
  a0:	4b14      	ldr	r3, [pc, #80]	@ (f4 <cdcd_xfer_cb+0xf4>)
  a2:	2b00      	cmp	r3, #0
  a4:	d0c3      	beq.n	2e <cdcd_xfer_cb+0x2e>
  a6:	797b      	ldrb	r3, [r7, #5]
  a8:	2bff      	cmp	r3, #255	@ 0xff
  aa:	d0c0      	beq.n	2e <cdcd_xfer_cb+0x2e>
  ac:	2d00      	cmp	r5, #0
  ae:	d0be      	beq.n	2e <cdcd_xfer_cb+0x2e>
  b0:	f107 0910 	add.w	r9, r7, #16
  b4:	eb08 0a05 	add.w	sl, r8, r5
  b8:	e002      	b.n	c0 <cdcd_xfer_cb+0xc0>
  ba:	45c2      	cmp	sl, r8
  bc:	d0b7      	beq.n	2e <cdcd_xfer_cb+0x2e>
  be:	797b      	ldrb	r3, [r7, #5]
  c0:	f818 2b01 	ldrb.w	r2, [r8], #1
  c4:	429a      	cmp	r2, r3
  c6:	d1f8      	bne.n	ba <cdcd_xfer_cb+0xba>
  c8:	4648      	mov	r0, r9
  ca:	f7ff fffe 	bl	0 <tu_fifo_empty>
  ce:	2800      	cmp	r0, #0
  d0:	d1f3      	bne.n	ba <cdcd_xfer_cb+0xba>
  d2:	7979      	ldrb	r1, [r7, #5]
  d4:	f7ff fffe 	bl	0 <tud_cdc_rx_wanted_cb>
  d8:	e7ef      	b.n	ba <cdcd_xfer_cb+0xba>
  da:	f7ff fffe 	bl	0 <tud_cdc_rx_cb>
  de:	e7ad      	b.n	3c <cdcd_xfer_cb+0x3c>
	...
  e8:	00000010 	.word	0x00000010
  ec:	00000000 	.word	0x00000000
  f0:	00000024 	.word	0x00000024
	...

dfu_device.c.o:     file format elf32-littlearm


dfu_rt_device.c.o:     file format elf32-littlearm


hid_device.c.o:     file format elf32-littlearm


midi_device.c.o:     file format elf32-littlearm


msc_device.c.o:     file format elf32-littlearm


ecm_rndis_device.c.o:     file format elf32-littlearm


ncm_device.c.o:     file format elf32-littlearm


usbtmc_device.c.o:     file format elf32-littlearm


vendor_device.c.o:     file format elf32-littlearm


Disassembly of section .text.tud_vendor_n_mounted:

00000000 <tud_vendor_n_mounted>:
   0:	b940      	cbnz	r0, 14 <tud_vendor_n_mounted+0x14>
   2:	4a05      	ldr	r2, [pc, #20]	@ (18 <tud_vendor_n_mounted+0x18>)
   4:	f892 3129 	ldrb.w	r3, [r2, #297]	@ 0x129
   8:	7952      	ldrb	r2, [r2, #5]
   a:	4313      	orrs	r3, r2
   c:	bf14      	ite	ne
   e:	2001      	movne	r0, #1
  10:	2000      	moveq	r0, #0
  12:	4770      	bx	lr
  14:	2000      	movs	r0, #0
  16:	4770      	bx	lr
  18:	00000000 	.word	0x00000000

Disassembly of section .text.tud_vendor_n_available:

00000000 <tud_vendor_n_available>:
   0:	b108      	cbz	r0, 6 <tud_vendor_n_available+0x6>
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr
   6:	b508      	push	{r3, lr}
   8:	4801      	ldr	r0, [pc, #4]	@ (10 <tud_vendor_n_available+0x10>)
   a:	f7ff fffe 	bl	0 <tu_fifo_count>
   e:	bd08      	pop	{r3, pc}
  10:	00000130 	.word	0x00000130

Disassembly of section .text.tud_vendor_n_peek:

00000000 <tud_vendor_n_peek>:
   0:	b108      	cbz	r0, 6 <tud_vendor_n_peek+0x6>
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr
   6:	4801      	ldr	r0, [pc, #4]	@ (c <tud_vendor_n_peek+0xc>)
   8:	f7ff bffe 	b.w	0 <tu_fifo_peek>
   c:	00000130 	.word	0x00000130

Disassembly of section .text.tud_vendor_n_read:

00000000 <tud_vendor_n_read>:
   0:	b108      	cbz	r0, 6 <tud_vendor_n_read+0x6>
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr
   6:	4613      	mov	r3, r2
   8:	460a      	mov	r2, r1
   a:	4901      	ldr	r1, [pc, #4]	@ (10 <tud_vendor_n_read+0x10>)
   c:	f7ff bffe 	b.w	0 <tu_edpt_stream_read>
  10:	00000128 	.word	0x00000128

Disassembly of section .text.tud_vendor_n_read_flush:

00000000 <tud_vendor_n_read_flush>:
   0:	b100      	cbz	r0, 4 <tud_vendor_n_read_flush+0x4>
   2:	4770      	bx	lr
   4:	b510      	push	{r4, lr}
   6:	4604      	mov	r4, r0
   8:	4804      	ldr	r0, [pc, #16]	@ (1c <tud_vendor_n_read_flush+0x1c>)
   a:	f7ff fffe 	bl	0 <tu_fifo_clear>
   e:	4620      	mov	r0, r4
  10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  14:	4902      	ldr	r1, [pc, #8]	@ (20 <tud_vendor_n_read_flush+0x20>)
  16:	f7ff bffe 	b.w	0 <tu_edpt_stream_read_xfer>
  1a:	bf00      	nop
  1c:	00000130 	.word	0x00000130
  20:	00000128 	.word	0x00000128

Disassembly of section .text.tud_vendor_n_write:

00000000 <tud_vendor_n_write>:
   0:	4613      	mov	r3, r2
   2:	b108      	cbz	r0, 8 <tud_vendor_n_write+0x8>
   4:	2000      	movs	r0, #0
   6:	4770      	bx	lr
   8:	460a      	mov	r2, r1
   a:	b29b      	uxth	r3, r3
   c:	4901      	ldr	r1, [pc, #4]	@ (14 <tud_vendor_n_write+0x14>)
   e:	f7ff bffe 	b.w	0 <tu_edpt_stream_write>
  12:	bf00      	nop
  14:	00000004 	.word	0x00000004

Disassembly of section .text.tud_vendor_n_write_flush:

00000000 <tud_vendor_n_write_flush>:
   0:	b108      	cbz	r0, 6 <tud_vendor_n_write_flush+0x6>
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr
   6:	4901      	ldr	r1, [pc, #4]	@ (c <tud_vendor_n_write_flush+0xc>)
   8:	f7ff bffe 	b.w	0 <tu_edpt_stream_write_xfer>
   c:	00000004 	.word	0x00000004

Disassembly of section .text.tud_vendor_n_write_available:

00000000 <tud_vendor_n_write_available>:
   0:	b108      	cbz	r0, 6 <tud_vendor_n_write_available+0x6>
   2:	2000      	movs	r0, #0
   4:	4770      	bx	lr
   6:	4901      	ldr	r1, [pc, #4]	@ (c <tud_vendor_n_write_available+0xc>)
   8:	f7ff bffe 	b.w	0 <tu_edpt_stream_write_available>
   c:	00000004 	.word	0x00000004

Disassembly of section .text.vendord_init:

00000000 <vendord_init>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	4c14      	ldr	r4, [pc, #80]	@ (54 <vendord_init+0x54>)
   4:	b085      	sub	sp, #20
   6:	f44f 7213 	mov.w	r2, #588	@ 0x24c
   a:	2100      	movs	r1, #0
   c:	4620      	mov	r0, r4
   e:	f7ff fffe 	bl	0 <memset>
  12:	2740      	movs	r7, #64	@ 0x40
  14:	2300      	movs	r3, #0
  16:	f44f 7680 	mov.w	r6, #256	@ 0x100
  1a:	4d0f      	ldr	r5, [pc, #60]	@ (58 <vendord_init+0x58>)
  1c:	f504 72a6 	add.w	r2, r4, #332	@ 0x14c
  20:	4619      	mov	r1, r3
  22:	e9cd 5702 	strd	r5, r7, [sp, #8]
  26:	9200      	str	r2, [sp, #0]
  28:	9601      	str	r6, [sp, #4]
  2a:	461a      	mov	r2, r3
  2c:	f504 7094 	add.w	r0, r4, #296	@ 0x128
  30:	f7ff fffe 	bl	0 <tu_edpt_stream_init>
  34:	2300      	movs	r3, #0
  36:	f104 0128 	add.w	r1, r4, #40	@ 0x28
  3a:	443d      	add	r5, r7
  3c:	9100      	str	r1, [sp, #0]
  3e:	2201      	movs	r2, #1
  40:	4619      	mov	r1, r3
  42:	e9cd 5702 	strd	r5, r7, [sp, #8]
  46:	9601      	str	r6, [sp, #4]
  48:	1d20      	adds	r0, r4, #4
  4a:	f7ff fffe 	bl	0 <tu_edpt_stream_init>
  4e:	b005      	add	sp, #20
  50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  52:	bf00      	nop
	...

Disassembly of section .text.vendord_deinit:

00000000 <vendord_deinit>:
   0:	b510      	push	{r4, lr}
   2:	4c05      	ldr	r4, [pc, #20]	@ (18 <vendord_deinit+0x18>)
   4:	4620      	mov	r0, r4
   6:	f7ff fffe 	bl	0 <tu_edpt_stream_deinit>
   a:	f5a4 7092 	sub.w	r0, r4, #292	@ 0x124
   e:	f7ff fffe 	bl	0 <tu_edpt_stream_deinit>
  12:	2001      	movs	r0, #1
  14:	bd10      	pop	{r4, pc}
  16:	bf00      	nop
  18:	00000128 	.word	0x00000128

Disassembly of section .text.vendord_reset:

00000000 <vendord_reset>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	2500      	movs	r5, #0
   4:	4c06      	ldr	r4, [pc, #24]	@ (20 <vendord_reset+0x20>)
   6:	f504 7098 	add.w	r0, r4, #304	@ 0x130
   a:	7025      	strb	r5, [r4, #0]
   c:	f7ff fffe 	bl	0 <tu_fifo_clear>
  10:	f104 000c 	add.w	r0, r4, #12
  14:	f7ff fffe 	bl	0 <tu_fifo_clear>
  18:	f884 5129 	strb.w	r5, [r4, #297]	@ 0x129
  1c:	7165      	strb	r5, [r4, #5]
  1e:	bd38      	pop	{r3, r4, r5, pc}
  20:	00000000 	.word	0x00000000

Disassembly of section .text.vendord_open:

00000000 <vendord_open>:
   0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	794b      	ldrb	r3, [r1, #5]
   6:	2bff      	cmp	r3, #255	@ 0xff
   8:	d002      	beq.n	10 <vendord_open+0x10>
   a:	2000      	movs	r0, #0
   c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  10:	4d39      	ldr	r5, [pc, #228]	@ (f8 <vendord_open+0xf8>)
  12:	460e      	mov	r6, r1
  14:	f895 3129 	ldrb.w	r3, [r5, #297]	@ 0x129
  18:	780c      	ldrb	r4, [r1, #0]
  1a:	2b00      	cmp	r3, #0
  1c:	d1f5      	bne.n	a <vendord_open+0xa>
  1e:	796f      	ldrb	r7, [r5, #5]
  20:	2f00      	cmp	r7, #0
  22:	d1f2      	bne.n	a <vendord_open+0xa>
  24:	788b      	ldrb	r3, [r1, #2]
  26:	440c      	add	r4, r1
  28:	702b      	strb	r3, [r5, #0]
  2a:	790b      	ldrb	r3, [r1, #4]
  2c:	2b00      	cmp	r3, #0
  2e:	d03e      	beq.n	ae <vendord_open+0xae>
  30:	4680      	mov	r8, r0
  32:	eb04 0b02 	add.w	fp, r4, r2
  36:	f505 7a98 	add.w	sl, r5, #304	@ 0x130
  3a:	f505 7994 	add.w	r9, r5, #296	@ 0x128
  3e:	7863      	ldrb	r3, [r4, #1]
  40:	2b05      	cmp	r3, #5
  42:	d009      	beq.n	58 <vendord_open+0x58>
  44:	45a3      	cmp	fp, r4
  46:	d802      	bhi.n	4e <vendord_open+0x4e>
  48:	e031      	b.n	ae <vendord_open+0xae>
  4a:	455c      	cmp	r4, fp
  4c:	d22f      	bcs.n	ae <vendord_open+0xae>
  4e:	7823      	ldrb	r3, [r4, #0]
  50:	441c      	add	r4, r3
  52:	7863      	ldrb	r3, [r4, #1]
  54:	2b05      	cmp	r3, #5
  56:	d1f8      	bne.n	4a <vendord_open+0x4a>
  58:	45a3      	cmp	fp, r4
  5a:	d928      	bls.n	ae <vendord_open+0xae>
  5c:	4621      	mov	r1, r4
  5e:	4640      	mov	r0, r8
  60:	f7ff fffe 	bl	0 <usbd_edpt_open>
  64:	2800      	cmp	r0, #0
  66:	d03e      	beq.n	e6 <vendord_open+0xe6>
  68:	78a3      	ldrb	r3, [r4, #2]
  6a:	09db      	lsrs	r3, r3, #7
  6c:	d123      	bne.n	b6 <vendord_open+0xb6>
  6e:	4650      	mov	r0, sl
  70:	f7ff fffe 	bl	0 <tu_fifo_clear>
  74:	78a3      	ldrb	r3, [r4, #2]
  76:	f895 1128 	ldrb.w	r1, [r5, #296]	@ 0x128
  7a:	f885 3129 	strb.w	r3, [r5, #297]	@ 0x129
  7e:	88a3      	ldrh	r3, [r4, #4]
  80:	4640      	mov	r0, r8
  82:	f3c3 030a 	ubfx	r3, r3, #0, #11
  86:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
  8a:	fab3 f383 	clz	r3, r3
  8e:	095b      	lsrs	r3, r3, #5
  90:	f363 0141 	bfi	r1, r3, #1, #1
  94:	f885 1128 	strb.w	r1, [r5, #296]	@ 0x128
  98:	4649      	mov	r1, r9
  9a:	f7ff fffe 	bl	0 <tu_edpt_stream_read_xfer>
  9e:	b310      	cbz	r0, e6 <vendord_open+0xe6>
  a0:	7823      	ldrb	r3, [r4, #0]
  a2:	7931      	ldrb	r1, [r6, #4]
  a4:	3701      	adds	r7, #1
  a6:	441c      	add	r4, r3
  a8:	b2fb      	uxtb	r3, r7
  aa:	4299      	cmp	r1, r3
  ac:	d8c7      	bhi.n	3e <vendord_open+0x3e>
  ae:	1ba1      	subs	r1, r4, r6
  b0:	b288      	uxth	r0, r1
  b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  b6:	4811      	ldr	r0, [pc, #68]	@ (fc <vendord_open+0xfc>)
  b8:	f7ff fffe 	bl	0 <tu_fifo_clear>
  bc:	78a3      	ldrb	r3, [r4, #2]
  be:	f895 c004 	ldrb.w	ip, [r5, #4]
  c2:	716b      	strb	r3, [r5, #5]
  c4:	88a3      	ldrh	r3, [r4, #4]
  c6:	490e      	ldr	r1, [pc, #56]	@ (100 <vendord_open+0x100>)
  c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
  cc:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
  d0:	fab3 f383 	clz	r3, r3
  d4:	095b      	lsrs	r3, r3, #5
  d6:	f363 0c41 	bfi	ip, r3, #1, #1
  da:	2000      	movs	r0, #0
  dc:	f885 c004 	strb.w	ip, [r5, #4]
  e0:	f7ff fffe 	bl	0 <tu_edpt_stream_write_xfer>
  e4:	e7dc      	b.n	a0 <vendord_open+0xa0>
  e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  ea:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  ee:	07db      	lsls	r3, r3, #31
  f0:	d58b      	bpl.n	a <vendord_open+0xa>
  f2:	be00      	bkpt	0x0000
  f4:	e789      	b.n	a <vendord_open+0xa>
  f6:	bf00      	nop
  f8:	00000000 	.word	0x00000000
  fc:	0000000c 	.word	0x0000000c
 100:	00000004 	.word	0x00000004

Disassembly of section .text.vendord_xfer_cb:

00000000 <vendord_xfer_cb>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4c1b      	ldr	r4, [pc, #108]	@ (70 <vendord_xfer_cb+0x70>)
   4:	4606      	mov	r6, r0
   6:	f894 c129 	ldrb.w	ip, [r4, #297]	@ 0x129
   a:	461d      	mov	r5, r3
   c:	458c      	cmp	ip, r1
   e:	7962      	ldrb	r2, [r4, #5]
  10:	d004      	beq.n	1c <vendord_xfer_cb+0x1c>
  12:	428a      	cmp	r2, r1
  14:	bf18      	it	ne
  16:	2000      	movne	r0, #0
  18:	d018      	beq.n	4c <vendord_xfer_cb+0x4c>
  1a:	bd70      	pop	{r4, r5, r6, pc}
  1c:	f8b4 3134 	ldrh.w	r3, [r4, #308]	@ 0x134
  20:	b963      	cbnz	r3, 3c <vendord_xfer_cb+0x3c>
  22:	4b14      	ldr	r3, [pc, #80]	@ (74 <vendord_xfer_cb+0x74>)
  24:	b123      	cbz	r3, 30 <vendord_xfer_cb+0x30>
  26:	2000      	movs	r0, #0
  28:	4913      	ldr	r1, [pc, #76]	@ (78 <vendord_xfer_cb+0x78>)
  2a:	b2aa      	uxth	r2, r5
  2c:	f7ff fffe 	bl	0 <tud_vendor_rx_cb>
  30:	4630      	mov	r0, r6
  32:	4912      	ldr	r1, [pc, #72]	@ (7c <vendord_xfer_cb+0x7c>)
  34:	f7ff fffe 	bl	0 <tu_edpt_stream_read_xfer>
  38:	2001      	movs	r0, #1
  3a:	bd70      	pop	{r4, r5, r6, pc}
  3c:	f8d4 112c 	ldr.w	r1, [r4, #300]	@ 0x12c
  40:	b2aa      	uxth	r2, r5
  42:	f504 7098 	add.w	r0, r4, #304	@ 0x130
  46:	f7ff fffe 	bl	0 <tu_fifo_write_n>
  4a:	e7ea      	b.n	22 <vendord_xfer_cb+0x22>
  4c:	4b0c      	ldr	r3, [pc, #48]	@ (80 <vendord_xfer_cb+0x80>)
  4e:	b11b      	cbz	r3, 58 <vendord_xfer_cb+0x58>
  50:	2000      	movs	r0, #0
  52:	b2a9      	uxth	r1, r5
  54:	f7ff fffe 	bl	0 <tud_vendor_tx_cb>
  58:	4630      	mov	r0, r6
  5a:	490a      	ldr	r1, [pc, #40]	@ (84 <vendord_xfer_cb+0x84>)
  5c:	f7ff fffe 	bl	0 <tu_edpt_stream_write_xfer>
  60:	2800      	cmp	r0, #0
  62:	d1e9      	bne.n	38 <vendord_xfer_cb+0x38>
  64:	462a      	mov	r2, r5
  66:	4630      	mov	r0, r6
  68:	4906      	ldr	r1, [pc, #24]	@ (84 <vendord_xfer_cb+0x84>)
  6a:	f7ff fffe 	bl	0 <tu_edpt_stream_write_zlp_if_needed>
  6e:	e7e3      	b.n	38 <vendord_xfer_cb+0x38>
	...
  7c:	00000128 	.word	0x00000128
  80:	00000000 	.word	0x00000000
  84:	00000004 	.word	0x00000004

video_device.c.o:     file format elf32-littlearm


tusb.c.o:     file format elf32-littlearm


Disassembly of section .text.tusb_time_delay_ms_api:

00000000 <tusb_time_delay_ms_api>:
   0:	f7ff bffe 	b.w	0 <sleep_ms>

Disassembly of section .text.tusb_rhport_init:

00000000 <tusb_rhport_init>:
   0:	b510      	push	{r4, lr}
   2:	b082      	sub	sp, #8
   4:	b1b9      	cbz	r1, 36 <tusb_rhport_init+0x36>
   6:	2801      	cmp	r0, #1
   8:	d80c      	bhi.n	24 <tusb_rhport_init+0x24>
   a:	780b      	ldrb	r3, [r1, #0]
   c:	b153      	cbz	r3, 24 <tusb_rhport_init+0x24>
   e:	4c13      	ldr	r4, [pc, #76]	@ (5c <tusb_rhport_init+0x5c>)
  10:	2b01      	cmp	r3, #1
  12:	5423      	strb	r3, [r4, r0]
  14:	d002      	beq.n	1c <tusb_rhport_init+0x1c>
  16:	2001      	movs	r0, #1
  18:	b002      	add	sp, #8
  1a:	bd10      	pop	{r4, pc}
  1c:	f7ff fffe 	bl	0 <tud_rhport_init>
  20:	2800      	cmp	r0, #0
  22:	d1f8      	bne.n	16 <tusb_rhport_init+0x16>
  24:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  28:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  2c:	07db      	lsls	r3, r3, #31
  2e:	d500      	bpl.n	32 <tusb_rhport_init+0x32>
  30:	be00      	bkpt	0x0000
  32:	2000      	movs	r0, #0
  34:	e7f0      	b.n	18 <tusb_rhport_init+0x18>
  36:	2401      	movs	r4, #1
  38:	4608      	mov	r0, r1
  3a:	a901      	add	r1, sp, #4
  3c:	f8ad 4004 	strh.w	r4, [sp, #4]
  40:	f7ff fffe 	bl	0 <tud_rhport_init>
  44:	b938      	cbnz	r0, 56 <tusb_rhport_init+0x56>
  46:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  4a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  4e:	07da      	lsls	r2, r3, #31
  50:	d5e2      	bpl.n	18 <tusb_rhport_init+0x18>
  52:	be00      	bkpt	0x0000
  54:	e7e0      	b.n	18 <tusb_rhport_init+0x18>
  56:	4b01      	ldr	r3, [pc, #4]	@ (5c <tusb_rhport_init+0x5c>)
  58:	701c      	strb	r4, [r3, #0]
  5a:	e7dd      	b.n	18 <tusb_rhport_init+0x18>
  5c:	00000000 	.word	0x00000000

Disassembly of section .text.tusb_inited:

00000000 <tusb_inited>:
   0:	f7ff bffe 	b.w	0 <tud_inited>

Disassembly of section .text.tusb_int_handler:

00000000 <tusb_int_handler>:
   0:	2801      	cmp	r0, #1
   2:	d803      	bhi.n	c <tusb_int_handler+0xc>
   4:	4a03      	ldr	r2, [pc, #12]	@ (14 <tusb_int_handler+0x14>)
   6:	5c13      	ldrb	r3, [r2, r0]
   8:	2b01      	cmp	r3, #1
   a:	d000      	beq.n	e <tusb_int_handler+0xe>
   c:	4770      	bx	lr
   e:	f7ff bffe 	b.w	0 <dcd_int_handler>
  12:	bf00      	nop
  14:	00000000 	.word	0x00000000

Disassembly of section .text.tu_desc_find:

00000000 <tu_desc_find>:
   0:	e004      	b.n	c <tu_desc_find+0xc>
   2:	7843      	ldrb	r3, [r0, #1]
   4:	4293      	cmp	r3, r2
   6:	d005      	beq.n	14 <tu_desc_find+0x14>
   8:	7803      	ldrb	r3, [r0, #0]
   a:	4418      	add	r0, r3
   c:	1c43      	adds	r3, r0, #1
   e:	4299      	cmp	r1, r3
  10:	d8f7      	bhi.n	2 <tu_desc_find+0x2>
  12:	2000      	movs	r0, #0
  14:	4770      	bx	lr
  16:	bf00      	nop

Disassembly of section .text.tu_desc_find2:

00000000 <tu_desc_find2>:
   0:	e002      	b.n	8 <tu_desc_find2+0x8>
   2:	f890 c000 	ldrb.w	ip, [r0]
   6:	4460      	add	r0, ip
   8:	f100 0c02 	add.w	ip, r0, #2
   c:	4561      	cmp	r1, ip
   e:	d908      	bls.n	22 <tu_desc_find2+0x22>
  10:	f890 c001 	ldrb.w	ip, [r0, #1]
  14:	4594      	cmp	ip, r2
  16:	d1f4      	bne.n	2 <tu_desc_find2+0x2>
  18:	f890 c002 	ldrb.w	ip, [r0, #2]
  1c:	459c      	cmp	ip, r3
  1e:	d1f0      	bne.n	2 <tu_desc_find2+0x2>
  20:	4770      	bx	lr
  22:	2000      	movs	r0, #0
  24:	4770      	bx	lr
  26:	bf00      	nop

Disassembly of section .text.tu_desc_find3:

00000000 <tu_desc_find3>:
   0:	b500      	push	{lr}
   2:	f100 0c03 	add.w	ip, r0, #3
   6:	4561      	cmp	r1, ip
   8:	f89d e004 	ldrb.w	lr, [sp, #4]
   c:	d807      	bhi.n	1e <tu_desc_find3+0x1e>
   e:	e014      	b.n	3a <tu_desc_find3+0x3a>
  10:	f890 c000 	ldrb.w	ip, [r0]
  14:	4460      	add	r0, ip
  16:	f100 0c03 	add.w	ip, r0, #3
  1a:	4561      	cmp	r1, ip
  1c:	d90d      	bls.n	3a <tu_desc_find3+0x3a>
  1e:	f890 c001 	ldrb.w	ip, [r0, #1]
  22:	4594      	cmp	ip, r2
  24:	d1f4      	bne.n	10 <tu_desc_find3+0x10>
  26:	f890 c002 	ldrb.w	ip, [r0, #2]
  2a:	459c      	cmp	ip, r3
  2c:	d1f0      	bne.n	10 <tu_desc_find3+0x10>
  2e:	f890 c003 	ldrb.w	ip, [r0, #3]
  32:	45f4      	cmp	ip, lr
  34:	d1ec      	bne.n	10 <tu_desc_find3+0x10>
  36:	f85d fb04 	ldr.w	pc, [sp], #4
  3a:	2000      	movs	r0, #0
  3c:	f85d fb04 	ldr.w	pc, [sp], #4

Disassembly of section .text.tu_edpt_claim:

00000000 <tu_edpt_claim>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	7803      	ldrb	r3, [r0, #0]
   4:	f013 0401 	ands.w	r4, r3, #1
   8:	d11a      	bne.n	40 <tu_edpt_claim+0x40>
   a:	7803      	ldrb	r3, [r0, #0]
   c:	4605      	mov	r5, r0
   e:	075a      	lsls	r2, r3, #29
  10:	f3c3 0780 	ubfx	r7, r3, #2, #1
  14:	d501      	bpl.n	1a <tu_edpt_claim+0x1a>
  16:	4620      	mov	r0, r4
  18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  1a:	460e      	mov	r6, r1
  1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  20:	4630      	mov	r0, r6
  22:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  26:	782b      	ldrb	r3, [r5, #0]
  28:	f013 0401 	ands.w	r4, r3, #1
  2c:	d10b      	bne.n	46 <tu_edpt_claim+0x46>
  2e:	782b      	ldrb	r3, [r5, #0]
  30:	075b      	lsls	r3, r3, #29
  32:	d409      	bmi.n	48 <tu_edpt_claim+0x48>
  34:	782b      	ldrb	r3, [r5, #0]
  36:	2401      	movs	r4, #1
  38:	f043 0304 	orr.w	r3, r3, #4
  3c:	702b      	strb	r3, [r5, #0]
  3e:	e003      	b.n	48 <tu_edpt_claim+0x48>
  40:	2400      	movs	r4, #0
  42:	4620      	mov	r0, r4
  44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  46:	463c      	mov	r4, r7
  48:	4630      	mov	r0, r6
  4a:	f7ff fffe 	bl	0 <mutex_exit>
  4e:	4620      	mov	r0, r4
  50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  52:	bf00      	nop

Disassembly of section .text.tu_edpt_release:

00000000 <tu_edpt_release>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	460c      	mov	r4, r1
   4:	4605      	mov	r5, r0
   6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   a:	4620      	mov	r0, r4
   c:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  10:	782b      	ldrb	r3, [r5, #0]
  12:	f3c3 0680 	ubfx	r6, r3, #2, #1
  16:	075b      	lsls	r3, r3, #29
  18:	d508      	bpl.n	2c <tu_edpt_release+0x2c>
  1a:	782b      	ldrb	r3, [r5, #0]
  1c:	f013 0301 	ands.w	r3, r3, #1
  20:	bf11      	iteee	ne
  22:	2600      	movne	r6, #0
  24:	782a      	ldrbeq	r2, [r5, #0]
  26:	f363 0282 	bfieq	r2, r3, #2, #1
  2a:	702a      	strbeq	r2, [r5, #0]
  2c:	4620      	mov	r0, r4
  2e:	f7ff fffe 	bl	0 <mutex_exit>
  32:	4630      	mov	r0, r6
  34:	bd70      	pop	{r4, r5, r6, pc}
  36:	bf00      	nop

Disassembly of section .text.tu_edpt_validate:

00000000 <tu_edpt_validate>:
   0:	78c3      	ldrb	r3, [r0, #3]
   2:	8882      	ldrh	r2, [r0, #4]
   4:	f003 0003 	and.w	r0, r3, #3
   8:	2802      	cmp	r0, #2
   a:	f3c2 020a 	ubfx	r2, r2, #0, #11
   e:	d01f      	beq.n	50 <tu_edpt_validate+0x50>
  10:	2803      	cmp	r0, #3
  12:	d003      	beq.n	1c <tu_edpt_validate+0x1c>
  14:	2801      	cmp	r0, #1
  16:	d00a      	beq.n	2e <tu_edpt_validate+0x2e>
  18:	2000      	movs	r0, #0
  1a:	4770      	bx	lr
  1c:	2902      	cmp	r1, #2
  1e:	bf14      	ite	ne
  20:	2340      	movne	r3, #64	@ 0x40
  22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
  26:	4293      	cmp	r3, r2
  28:	d309      	bcc.n	3e <tu_edpt_validate+0x3e>
  2a:	2001      	movs	r0, #1
  2c:	4770      	bx	lr
  2e:	2902      	cmp	r1, #2
  30:	f240 33ff 	movw	r3, #1023	@ 0x3ff
  34:	bf08      	it	eq
  36:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
  3a:	4293      	cmp	r3, r2
  3c:	d2f6      	bcs.n	2c <tu_edpt_validate+0x2c>
  3e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  42:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  46:	07db      	lsls	r3, r3, #31
  48:	d5e6      	bpl.n	18 <tu_edpt_validate+0x18>
  4a:	be00      	bkpt	0x0000
  4c:	2000      	movs	r0, #0
  4e:	4770      	bx	lr
  50:	2902      	cmp	r1, #2
  52:	d002      	beq.n	5a <tu_edpt_validate+0x5a>
  54:	2a40      	cmp	r2, #64	@ 0x40
  56:	d9e8      	bls.n	2a <tu_edpt_validate+0x2a>
  58:	e7f1      	b.n	3e <tu_edpt_validate+0x3e>
  5a:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
  5e:	d0e4      	beq.n	2a <tu_edpt_validate+0x2a>
  60:	e7ed      	b.n	3e <tu_edpt_validate+0x3e>
  62:	bf00      	nop

Disassembly of section .text.tu_edpt_bind_driver:

00000000 <tu_edpt_bind_driver>:
   0:	440a      	add	r2, r1
   2:	4291      	cmp	r1, r2
   4:	d226      	bcs.n	54 <tu_edpt_bind_driver+0x54>
   6:	f891 c001 	ldrb.w	ip, [r1, #1]
   a:	f1bc 0f05 	cmp.w	ip, #5
   e:	d005      	beq.n	1c <tu_edpt_bind_driver+0x1c>
  10:	f891 c000 	ldrb.w	ip, [r1]
  14:	4461      	add	r1, ip
  16:	428a      	cmp	r2, r1
  18:	d8f5      	bhi.n	6 <tu_edpt_bind_driver+0x6>
  1a:	4770      	bx	lr
  1c:	b500      	push	{lr}
  1e:	f891 c002 	ldrb.w	ip, [r1, #2]
  22:	f00c 0e7f 	and.w	lr, ip, #127	@ 0x7f
  26:	eb00 0e4e 	add.w	lr, r0, lr, lsl #1
  2a:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
  2e:	f80e 300c 	strb.w	r3, [lr, ip]
  32:	f891 c000 	ldrb.w	ip, [r1]
  36:	4461      	add	r1, ip
  38:	428a      	cmp	r2, r1
  3a:	d909      	bls.n	50 <tu_edpt_bind_driver+0x50>
  3c:	f891 c001 	ldrb.w	ip, [r1, #1]
  40:	f1bc 0f05 	cmp.w	ip, #5
  44:	d0eb      	beq.n	1e <tu_edpt_bind_driver+0x1e>
  46:	f891 c000 	ldrb.w	ip, [r1]
  4a:	4461      	add	r1, ip
  4c:	428a      	cmp	r2, r1
  4e:	d8f5      	bhi.n	3c <tu_edpt_bind_driver+0x3c>
  50:	f85d fb04 	ldr.w	pc, [sp], #4
  54:	4770      	bx	lr
  56:	bf00      	nop

Disassembly of section .text.tu_desc_get_interface_total_len:

00000000 <tu_desc_get_interface_total_len>:
   0:	b339      	cbz	r1, 52 <tu_desc_get_interface_total_len+0x52>
   2:	b570      	push	{r4, r5, r6, lr}
   4:	1e4d      	subs	r5, r1, #1
   6:	7801      	ldrb	r1, [r0, #0]
   8:	4603      	mov	r3, r0
   a:	460e      	mov	r6, r1
   c:	2000      	movs	r0, #0
   e:	b2ed      	uxtb	r5, r5
  10:	4430      	add	r0, r6
  12:	b280      	uxth	r0, r0
  14:	4290      	cmp	r0, r2
  16:	440b      	add	r3, r1
  18:	d305      	bcc.n	26 <tu_desc_get_interface_total_len+0x26>
  1a:	e013      	b.n	44 <tu_desc_get_interface_total_len+0x44>
  1c:	fa1f f08e 	uxth.w	r0, lr
  20:	4282      	cmp	r2, r0
  22:	440b      	add	r3, r1
  24:	d90e      	bls.n	44 <tu_desc_get_interface_total_len+0x44>
  26:	7819      	ldrb	r1, [r3, #0]
  28:	eb01 0e00 	add.w	lr, r1, r0
  2c:	b151      	cbz	r1, 44 <tu_desc_get_interface_total_len+0x44>
  2e:	f893 c001 	ldrb.w	ip, [r3, #1]
  32:	f1bc 0f0b 	cmp.w	ip, #11
  36:	d00b      	beq.n	50 <tu_desc_get_interface_total_len+0x50>
  38:	f1bc 0f04 	cmp.w	ip, #4
  3c:	d1ee      	bne.n	1c <tu_desc_get_interface_total_len+0x1c>
  3e:	78dc      	ldrb	r4, [r3, #3]
  40:	2c00      	cmp	r4, #0
  42:	d1eb      	bne.n	1c <tu_desc_get_interface_total_len+0x1c>
  44:	3d01      	subs	r5, #1
  46:	b2ed      	uxtb	r5, r5
  48:	2dff      	cmp	r5, #255	@ 0xff
  4a:	d001      	beq.n	50 <tu_desc_get_interface_total_len+0x50>
  4c:	7819      	ldrb	r1, [r3, #0]
  4e:	e7df      	b.n	10 <tu_desc_get_interface_total_len+0x10>
  50:	bd70      	pop	{r4, r5, r6, pc}
  52:	4608      	mov	r0, r1
  54:	4770      	bx	lr
  56:	bf00      	nop

Disassembly of section .text.tu_edpt_stream_init:

00000000 <tu_edpt_stream_init>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	468e      	mov	lr, r1
   6:	b082      	sub	sp, #8
   8:	9300      	str	r3, [sp, #0]
   a:	f890 c000 	ldrb.w	ip, [r0]
   e:	9e08      	ldr	r6, [sp, #32]
  10:	f8bd 7024 	ldrh.w	r7, [sp, #36]	@ 0x24
  14:	f36e 0c00 	bfi	ip, lr, #0, #1
  18:	4604      	mov	r4, r0
  1a:	4615      	mov	r5, r2
  1c:	2301      	movs	r3, #1
  1e:	4631      	mov	r1, r6
  20:	463a      	mov	r2, r7
  22:	f800 cb08 	strb.w	ip, [r0], #8
  26:	f8bd 802c 	ldrh.w	r8, [sp, #44]	@ 0x2c
  2a:	f7ff fffe 	bl	0 <tu_fifo_config>
  2e:	b106      	cbz	r6, 32 <tu_edpt_stream_init+0x32>
  30:	b93f      	cbnz	r7, 42 <tu_edpt_stream_init+0x42>
  32:	2001      	movs	r0, #1
  34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  36:	f8a4 8002 	strh.w	r8, [r4, #2]
  3a:	6063      	str	r3, [r4, #4]
  3c:	b002      	add	sp, #8
  3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  42:	f104 061c 	add.w	r6, r4, #28
  46:	4630      	mov	r0, r6
  48:	f7ff fffe 	bl	0 <mutex_init>
  4c:	b10d      	cbz	r5, 52 <tu_edpt_stream_init+0x52>
  4e:	4635      	mov	r5, r6
  50:	2600      	movs	r6, #0
  52:	e9c4 5605 	strd	r5, r6, [r4, #20]
  56:	e7ec      	b.n	32 <tu_edpt_stream_init+0x32>

Disassembly of section .text.tu_edpt_stream_deinit:

00000000 <tu_edpt_stream_deinit>:
   0:	2001      	movs	r0, #1
   2:	4770      	bx	lr

Disassembly of section .text.tu_edpt_stream_write_zlp_if_needed:

00000000 <tu_edpt_stream_write_zlp_if_needed>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4607      	mov	r7, r0
   4:	4608      	mov	r0, r1
   6:	f240 13ff 	movw	r3, #511	@ 0x1ff
   a:	4615      	mov	r5, r2
   c:	f810 2b08 	ldrb.w	r2, [r0], #8
  10:	460c      	mov	r4, r1
  12:	f012 0f02 	tst.w	r2, #2
  16:	bf0c      	ite	eq
  18:	263f      	moveq	r6, #63	@ 0x3f
  1a:	461e      	movne	r6, r3
  1c:	f7ff fffe 	bl	0 <tu_fifo_count>
  20:	b928      	cbnz	r0, 2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  22:	b125      	cbz	r5, 2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  24:	422e      	tst	r6, r5
  26:	d102      	bne.n	2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  28:	7823      	ldrb	r3, [r4, #0]
  2a:	07da      	lsls	r2, r3, #31
  2c:	d501      	bpl.n	32 <tu_edpt_stream_write_zlp_if_needed+0x32>
  2e:	2000      	movs	r0, #0
  30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  32:	4638      	mov	r0, r7
  34:	7861      	ldrb	r1, [r4, #1]
  36:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  3a:	2800      	cmp	r0, #0
  3c:	d0f7      	beq.n	2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  3e:	7823      	ldrb	r3, [r4, #0]
  40:	f013 0301 	ands.w	r3, r3, #1
  44:	d007      	beq.n	56 <tu_edpt_stream_write_zlp_if_needed+0x56>
  46:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  4a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  4e:	07db      	lsls	r3, r3, #31
  50:	d5ed      	bpl.n	2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  52:	be00      	bkpt	0x0000
  54:	e7eb      	b.n	2e <tu_edpt_stream_write_zlp_if_needed+0x2e>
  56:	461a      	mov	r2, r3
  58:	4638      	mov	r0, r7
  5a:	7861      	ldrb	r1, [r4, #1]
  5c:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  60:	2800      	cmp	r0, #0
  62:	d0f0      	beq.n	46 <tu_edpt_stream_write_zlp_if_needed+0x46>
  64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  66:	bf00      	nop

Disassembly of section .text.tu_edpt_stream_write_xfer:

00000000 <tu_edpt_stream_write_xfer>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	f101 0508 	add.w	r5, r1, #8
   6:	4606      	mov	r6, r0
   8:	4628      	mov	r0, r5
   a:	460c      	mov	r4, r1
   c:	f7ff fffe 	bl	0 <tu_fifo_count>
  10:	b110      	cbz	r0, 18 <tu_edpt_stream_write_xfer+0x18>
  12:	7823      	ldrb	r3, [r4, #0]
  14:	07d8      	lsls	r0, r3, #31
  16:	d501      	bpl.n	1c <tu_edpt_stream_write_xfer+0x1c>
  18:	2000      	movs	r0, #0
  1a:	bd70      	pop	{r4, r5, r6, pc}
  1c:	4630      	mov	r0, r6
  1e:	7861      	ldrb	r1, [r4, #1]
  20:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  24:	2800      	cmp	r0, #0
  26:	d0f7      	beq.n	18 <tu_edpt_stream_write_xfer+0x18>
  28:	4628      	mov	r0, r5
  2a:	8862      	ldrh	r2, [r4, #2]
  2c:	6861      	ldr	r1, [r4, #4]
  2e:	f7ff fffe 	bl	0 <tu_fifo_read_n>
  32:	7823      	ldrb	r3, [r4, #0]
  34:	4605      	mov	r5, r0
  36:	b148      	cbz	r0, 4c <tu_edpt_stream_write_xfer+0x4c>
  38:	07d9      	lsls	r1, r3, #31
  3a:	d50e      	bpl.n	5a <tu_edpt_stream_write_xfer+0x5a>
  3c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  40:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  44:	07da      	lsls	r2, r3, #31
  46:	d5e7      	bpl.n	18 <tu_edpt_stream_write_xfer+0x18>
  48:	be00      	bkpt	0x0000
  4a:	e7e5      	b.n	18 <tu_edpt_stream_write_xfer+0x18>
  4c:	07db      	lsls	r3, r3, #31
  4e:	d4e3      	bmi.n	18 <tu_edpt_stream_write_xfer+0x18>
  50:	4630      	mov	r0, r6
  52:	7861      	ldrb	r1, [r4, #1]
  54:	f7ff fffe 	bl	0 <usbd_edpt_release>
  58:	e7de      	b.n	18 <tu_edpt_stream_write_xfer+0x18>
  5a:	4603      	mov	r3, r0
  5c:	6862      	ldr	r2, [r4, #4]
  5e:	4630      	mov	r0, r6
  60:	7861      	ldrb	r1, [r4, #1]
  62:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  66:	2800      	cmp	r0, #0
  68:	d0e8      	beq.n	3c <tu_edpt_stream_write_xfer+0x3c>
  6a:	4628      	mov	r0, r5
  6c:	bd70      	pop	{r4, r5, r6, pc}
  6e:	bf00      	nop

Disassembly of section .text.tu_edpt_stream_write:

00000000 <tu_edpt_stream_write>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	b163      	cbz	r3, 20 <tu_edpt_stream_write+0x20>
   6:	461d      	mov	r5, r3
   8:	898b      	ldrh	r3, [r1, #12]
   a:	4606      	mov	r6, r0
   c:	460c      	mov	r4, r1
   e:	4690      	mov	r8, r2
  10:	b953      	cbnz	r3, 28 <tu_edpt_stream_write+0x28>
  12:	780b      	ldrb	r3, [r1, #0]
  14:	07d9      	lsls	r1, r3, #31
  16:	d403      	bmi.n	20 <tu_edpt_stream_write+0x20>
  18:	7861      	ldrb	r1, [r4, #1]
  1a:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  1e:	b9f8      	cbnz	r0, 60 <tu_edpt_stream_write+0x60>
  20:	2500      	movs	r5, #0
  22:	4628      	mov	r0, r5
  24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  28:	f101 0708 	add.w	r7, r1, #8
  2c:	4638      	mov	r0, r7
  2e:	4611      	mov	r1, r2
  30:	b2aa      	uxth	r2, r5
  32:	f7ff fffe 	bl	0 <tu_fifo_write_n>
  36:	7823      	ldrb	r3, [r4, #0]
  38:	4605      	mov	r5, r0
  3a:	f013 0f02 	tst.w	r3, #2
  3e:	4638      	mov	r0, r7
  40:	bf0c      	ite	eq
  42:	2740      	moveq	r7, #64	@ 0x40
  44:	f44f 7700 	movne.w	r7, #512	@ 0x200
  48:	f7ff fffe 	bl	0 <tu_fifo_count>
  4c:	42b8      	cmp	r0, r7
  4e:	d202      	bcs.n	56 <tu_edpt_stream_write+0x56>
  50:	89a3      	ldrh	r3, [r4, #12]
  52:	42bb      	cmp	r3, r7
  54:	d2e5      	bcs.n	22 <tu_edpt_stream_write+0x22>
  56:	4621      	mov	r1, r4
  58:	4630      	mov	r0, r6
  5a:	f7ff fffe 	bl	0 <tu_edpt_stream_write>
  5e:	e7e0      	b.n	22 <tu_edpt_stream_write+0x22>
  60:	8863      	ldrh	r3, [r4, #2]
  62:	4641      	mov	r1, r8
  64:	429d      	cmp	r5, r3
  66:	bf28      	it	cs
  68:	461d      	movcs	r5, r3
  6a:	6860      	ldr	r0, [r4, #4]
  6c:	462a      	mov	r2, r5
  6e:	f7ff fffe 	bl	0 <memcpy>
  72:	7823      	ldrb	r3, [r4, #0]
  74:	07da      	lsls	r2, r3, #31
  76:	d507      	bpl.n	88 <tu_edpt_stream_write+0x88>
  78:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  7c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  80:	07db      	lsls	r3, r3, #31
  82:	d5cd      	bpl.n	20 <tu_edpt_stream_write+0x20>
  84:	be00      	bkpt	0x0000
  86:	e7cb      	b.n	20 <tu_edpt_stream_write+0x20>
  88:	7861      	ldrb	r1, [r4, #1]
  8a:	b13d      	cbz	r5, 9c <tu_edpt_stream_write+0x9c>
  8c:	6862      	ldr	r2, [r4, #4]
  8e:	4630      	mov	r0, r6
  90:	b2ab      	uxth	r3, r5
  92:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  96:	2800      	cmp	r0, #0
  98:	d1c3      	bne.n	22 <tu_edpt_stream_write+0x22>
  9a:	e7ed      	b.n	78 <tu_edpt_stream_write+0x78>
  9c:	462a      	mov	r2, r5
  9e:	e7f6      	b.n	8e <tu_edpt_stream_write+0x8e>

Disassembly of section .text.tu_edpt_stream_write_available:

00000000 <tu_edpt_stream_write_available>:
   0:	898b      	ldrh	r3, [r1, #12]
   2:	b510      	push	{r4, lr}
   4:	460c      	mov	r4, r1
   6:	b95b      	cbnz	r3, 20 <tu_edpt_stream_write_available+0x20>
   8:	780b      	ldrb	r3, [r1, #0]
   a:	07db      	lsls	r3, r3, #31
   c:	d501      	bpl.n	12 <tu_edpt_stream_write_available+0x12>
   e:	2000      	movs	r0, #0
  10:	bd10      	pop	{r4, pc}
  12:	7849      	ldrb	r1, [r1, #1]
  14:	f7ff fffe 	bl	0 <usbd_edpt_busy>
  18:	2800      	cmp	r0, #0
  1a:	d1f8      	bne.n	e <tu_edpt_stream_write_available+0xe>
  1c:	8860      	ldrh	r0, [r4, #2]
  1e:	bd10      	pop	{r4, pc}
  20:	f101 0008 	add.w	r0, r1, #8
  24:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  28:	bd10      	pop	{r4, pc}
  2a:	bf00      	nop

Disassembly of section .text.tu_edpt_stream_read_xfer:

00000000 <tu_edpt_stream_read_xfer>:
   0:	898a      	ldrh	r2, [r1, #12]
   2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   6:	780b      	ldrb	r3, [r1, #0]
   8:	460c      	mov	r4, r1
   a:	4605      	mov	r5, r0
   c:	b98a      	cbnz	r2, 32 <tu_edpt_stream_read_xfer+0x32>
   e:	07df      	lsls	r7, r3, #31
  10:	d425      	bmi.n	5e <tu_edpt_stream_read_xfer+0x5e>
  12:	7849      	ldrb	r1, [r1, #1]
  14:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  18:	b308      	cbz	r0, 5e <tu_edpt_stream_read_xfer+0x5e>
  1a:	7822      	ldrb	r2, [r4, #0]
  1c:	8863      	ldrh	r3, [r4, #2]
  1e:	07d6      	lsls	r6, r2, #31
  20:	d53f      	bpl.n	a2 <tu_edpt_stream_read_xfer+0xa2>
  22:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  26:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  2a:	07da      	lsls	r2, r3, #31
  2c:	d517      	bpl.n	5e <tu_edpt_stream_read_xfer+0x5e>
  2e:	be00      	bkpt	0x0000
  30:	e015      	b.n	5e <tu_edpt_stream_read_xfer+0x5e>
  32:	f003 0302 	and.w	r3, r3, #2
  36:	f101 0808 	add.w	r8, r1, #8
  3a:	2b00      	cmp	r3, #0
  3c:	4640      	mov	r0, r8
  3e:	bf0c      	ite	eq
  40:	2740      	moveq	r7, #64	@ 0x40
  42:	f44f 7700 	movne.w	r7, #512	@ 0x200
  46:	f64f 76c0 	movw	r6, #65472	@ 0xffc0
  4a:	bf18      	it	ne
  4c:	f44f 467e 	movne.w	r6, #65024	@ 0xfe00
  50:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  54:	4287      	cmp	r7, r0
  56:	d802      	bhi.n	5e <tu_edpt_stream_read_xfer+0x5e>
  58:	7823      	ldrb	r3, [r4, #0]
  5a:	07d8      	lsls	r0, r3, #31
  5c:	d502      	bpl.n	64 <tu_edpt_stream_read_xfer+0x64>
  5e:	2000      	movs	r0, #0
  60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  64:	4628      	mov	r0, r5
  66:	7861      	ldrb	r1, [r4, #1]
  68:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  6c:	2800      	cmp	r0, #0
  6e:	d0f6      	beq.n	5e <tu_edpt_stream_read_xfer+0x5e>
  70:	4640      	mov	r0, r8
  72:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  76:	4287      	cmp	r7, r0
  78:	d81f      	bhi.n	ba <tu_edpt_stream_read_xfer+0xba>
  7a:	7823      	ldrb	r3, [r4, #0]
  7c:	8862      	ldrh	r2, [r4, #2]
  7e:	07d9      	lsls	r1, r3, #31
  80:	d4cf      	bmi.n	22 <tu_edpt_stream_read_xfer+0x22>
  82:	4030      	ands	r0, r6
  84:	4290      	cmp	r0, r2
  86:	bf28      	it	cs
  88:	4610      	movcs	r0, r2
  8a:	7861      	ldrb	r1, [r4, #1]
  8c:	4606      	mov	r6, r0
  8e:	b1e0      	cbz	r0, ca <tu_edpt_stream_read_xfer+0xca>
  90:	6862      	ldr	r2, [r4, #4]
  92:	4633      	mov	r3, r6
  94:	4628      	mov	r0, r5
  96:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  9a:	2800      	cmp	r0, #0
  9c:	d0c1      	beq.n	22 <tu_edpt_stream_read_xfer+0x22>
  9e:	4630      	mov	r0, r6
  a0:	e7de      	b.n	60 <tu_edpt_stream_read_xfer+0x60>
  a2:	7861      	ldrb	r1, [r4, #1]
  a4:	b13b      	cbz	r3, b6 <tu_edpt_stream_read_xfer+0xb6>
  a6:	6862      	ldr	r2, [r4, #4]
  a8:	4628      	mov	r0, r5
  aa:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  ae:	2800      	cmp	r0, #0
  b0:	d0b7      	beq.n	22 <tu_edpt_stream_read_xfer+0x22>
  b2:	8860      	ldrh	r0, [r4, #2]
  b4:	e7d4      	b.n	60 <tu_edpt_stream_read_xfer+0x60>
  b6:	461a      	mov	r2, r3
  b8:	e7f6      	b.n	a8 <tu_edpt_stream_read_xfer+0xa8>
  ba:	7823      	ldrb	r3, [r4, #0]
  bc:	07db      	lsls	r3, r3, #31
  be:	d4ce      	bmi.n	5e <tu_edpt_stream_read_xfer+0x5e>
  c0:	4628      	mov	r0, r5
  c2:	7861      	ldrb	r1, [r4, #1]
  c4:	f7ff fffe 	bl	0 <usbd_edpt_release>
  c8:	e7c9      	b.n	5e <tu_edpt_stream_read_xfer+0x5e>
  ca:	4602      	mov	r2, r0
  cc:	e7e1      	b.n	92 <tu_edpt_stream_read_xfer+0x92>
  ce:	bf00      	nop

Disassembly of section .text.tu_edpt_stream_read:

00000000 <tu_edpt_stream_read>:
   0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4:	460c      	mov	r4, r1
   6:	f104 0708 	add.w	r7, r4, #8
   a:	4611      	mov	r1, r2
   c:	4606      	mov	r6, r0
   e:	b29a      	uxth	r2, r3
  10:	4638      	mov	r0, r7
  12:	f7ff fffe 	bl	0 <tu_fifo_read_n>
  16:	89a3      	ldrh	r3, [r4, #12]
  18:	4605      	mov	r5, r0
  1a:	b92b      	cbnz	r3, 28 <tu_edpt_stream_read+0x28>
  1c:	7823      	ldrb	r3, [r4, #0]
  1e:	07db      	lsls	r3, r3, #31
  20:	d53c      	bpl.n	9c <tu_edpt_stream_read+0x9c>
  22:	4628      	mov	r0, r5
  24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  28:	7823      	ldrb	r3, [r4, #0]
  2a:	4638      	mov	r0, r7
  2c:	f003 0302 	and.w	r3, r3, #2
  30:	2b00      	cmp	r3, #0
  32:	f64f 73c0 	movw	r3, #65472	@ 0xffc0
  36:	bf0b      	itete	eq
  38:	f04f 0940 	moveq.w	r9, #64	@ 0x40
  3c:	f44f 7900 	movne.w	r9, #512	@ 0x200
  40:	4698      	moveq	r8, r3
  42:	f44f 487e 	movne.w	r8, #65024	@ 0xfe00
  46:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  4a:	4548      	cmp	r0, r9
  4c:	d3e9      	bcc.n	22 <tu_edpt_stream_read+0x22>
  4e:	7823      	ldrb	r3, [r4, #0]
  50:	07d8      	lsls	r0, r3, #31
  52:	d4e6      	bmi.n	22 <tu_edpt_stream_read+0x22>
  54:	4630      	mov	r0, r6
  56:	7861      	ldrb	r1, [r4, #1]
  58:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  5c:	2800      	cmp	r0, #0
  5e:	d0e0      	beq.n	22 <tu_edpt_stream_read+0x22>
  60:	4638      	mov	r0, r7
  62:	f7ff fffe 	bl	0 <tu_fifo_remaining>
  66:	4581      	cmp	r9, r0
  68:	7823      	ldrb	r3, [r4, #0]
  6a:	d824      	bhi.n	b6 <tu_edpt_stream_read+0xb6>
  6c:	07d9      	lsls	r1, r3, #31
  6e:	8862      	ldrh	r2, [r4, #2]
  70:	d40c      	bmi.n	8c <tu_edpt_stream_read+0x8c>
  72:	ea00 0308 	and.w	r3, r0, r8
  76:	4293      	cmp	r3, r2
  78:	bf28      	it	cs
  7a:	4613      	movcs	r3, r2
  7c:	7861      	ldrb	r1, [r4, #1]
  7e:	b1c3      	cbz	r3, b2 <tu_edpt_stream_read+0xb2>
  80:	6862      	ldr	r2, [r4, #4]
  82:	4630      	mov	r0, r6
  84:	f7ff fffe 	bl	0 <usbd_edpt_xfer>
  88:	2800      	cmp	r0, #0
  8a:	d1ca      	bne.n	22 <tu_edpt_stream_read+0x22>
  8c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  90:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	@ 0xdf0
  94:	07da      	lsls	r2, r3, #31
  96:	d5c4      	bpl.n	22 <tu_edpt_stream_read+0x22>
  98:	be00      	bkpt	0x0000
  9a:	e7c2      	b.n	22 <tu_edpt_stream_read+0x22>
  9c:	4630      	mov	r0, r6
  9e:	7861      	ldrb	r1, [r4, #1]
  a0:	f7ff fffe 	bl	0 <usbd_edpt_claim>
  a4:	2800      	cmp	r0, #0
  a6:	d0bc      	beq.n	22 <tu_edpt_stream_read+0x22>
  a8:	7822      	ldrb	r2, [r4, #0]
  aa:	8863      	ldrh	r3, [r4, #2]
  ac:	07d7      	lsls	r7, r2, #31
  ae:	d5e5      	bpl.n	7c <tu_edpt_stream_read+0x7c>
  b0:	e7ec      	b.n	8c <tu_edpt_stream_read+0x8c>
  b2:	461a      	mov	r2, r3
  b4:	e7e5      	b.n	82 <tu_edpt_stream_read+0x82>
  b6:	07db      	lsls	r3, r3, #31
  b8:	d4b3      	bmi.n	22 <tu_edpt_stream_read+0x22>
  ba:	4630      	mov	r0, r6
  bc:	7861      	ldrb	r1, [r4, #1]
  be:	f7ff fffe 	bl	0 <usbd_edpt_release>
  c2:	e7ae      	b.n	22 <tu_edpt_stream_read+0x22>

tusb_fifo.c.o:     file format elf32-littlearm


Disassembly of section .text.tu_fifo_config:

00000000 <tu_fifo_config>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
   8:	f89d 8018 	ldrb.w	r8, [sp, #24]
   c:	d824      	bhi.n	58 <tu_fifo_config+0x58>
   e:	4604      	mov	r4, r0
  10:	68c0      	ldr	r0, [r0, #12]
  12:	4617      	mov	r7, r2
  14:	460e      	mov	r6, r1
  16:	461d      	mov	r5, r3
  18:	b118      	cbz	r0, 22 <tu_fifo_config+0x22>
  1a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  1e:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  22:	6920      	ldr	r0, [r4, #16]
  24:	b118      	cbz	r0, 2e <tu_fifo_config+0x2e>
  26:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  2a:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  2e:	2200      	movs	r2, #0
  30:	f3c5 030e 	ubfx	r3, r5, #0, #15
  34:	68e0      	ldr	r0, [r4, #12]
  36:	ea43 33c8 	orr.w	r3, r3, r8, lsl #15
  3a:	8162      	strh	r2, [r4, #10]
  3c:	6026      	str	r6, [r4, #0]
  3e:	80a7      	strh	r7, [r4, #4]
  40:	80e3      	strh	r3, [r4, #6]
  42:	8122      	strh	r2, [r4, #8]
  44:	b108      	cbz	r0, 4a <tu_fifo_config+0x4a>
  46:	f7ff fffe 	bl	0 <mutex_exit>
  4a:	6920      	ldr	r0, [r4, #16]
  4c:	b108      	cbz	r0, 52 <tu_fifo_config+0x52>
  4e:	f7ff fffe 	bl	0 <mutex_exit>
  52:	2001      	movs	r0, #1
  54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  58:	2000      	movs	r0, #0
  5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  5e:	bf00      	nop

Disassembly of section .text.tu_fifo_count:

00000000 <tu_fifo_count>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8942      	ldrh	r2, [r0, #10]
   4:	b29b      	uxth	r3, r3
   6:	b292      	uxth	r2, r2
   8:	8880      	ldrh	r0, [r0, #4]
   a:	4293      	cmp	r3, r2
   c:	bf36      	itet	cc
   e:	ebc2 0240 	rsbcc	r2, r2, r0, lsl #1
  12:	1a9b      	subcs	r3, r3, r2
  14:	189b      	addcc	r3, r3, r2
  16:	b29b      	uxth	r3, r3
  18:	4298      	cmp	r0, r3
  1a:	bf28      	it	cs
  1c:	4618      	movcs	r0, r3
  1e:	4770      	bx	lr

Disassembly of section .text.tu_fifo_empty:

00000000 <tu_fifo_empty>:
   0:	8902      	ldrh	r2, [r0, #8]
   2:	8943      	ldrh	r3, [r0, #10]
   4:	b290      	uxth	r0, r2
   6:	b29b      	uxth	r3, r3
   8:	1ac0      	subs	r0, r0, r3
   a:	fab0 f080 	clz	r0, r0
   e:	0940      	lsrs	r0, r0, #5
  10:	4770      	bx	lr
  12:	bf00      	nop

Disassembly of section .text.tu_fifo_full:

00000000 <tu_fifo_full>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8942      	ldrh	r2, [r0, #10]
   4:	b29b      	uxth	r3, r3
   6:	8880      	ldrh	r0, [r0, #4]
   8:	b292      	uxth	r2, r2
   a:	4293      	cmp	r3, r2
   c:	bf36      	itet	cc
   e:	ebc2 0240 	rsbcc	r2, r2, r0, lsl #1
  12:	1a9b      	subcs	r3, r3, r2
  14:	189b      	addcc	r3, r3, r2
  16:	b29b      	uxth	r3, r3
  18:	4298      	cmp	r0, r3
  1a:	bf8c      	ite	hi
  1c:	2000      	movhi	r0, #0
  1e:	2001      	movls	r0, #1
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.tu_fifo_remaining:

00000000 <tu_fifo_remaining>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8942      	ldrh	r2, [r0, #10]
   4:	b29b      	uxth	r3, r3
   6:	8880      	ldrh	r0, [r0, #4]
   8:	b292      	uxth	r2, r2
   a:	4293      	cmp	r3, r2
   c:	bf36      	itet	cc
   e:	ebc2 0240 	rsbcc	r2, r2, r0, lsl #1
  12:	1a9b      	subcs	r3, r3, r2
  14:	189b      	addcc	r3, r3, r2
  16:	b29b      	uxth	r3, r3
  18:	4298      	cmp	r0, r3
  1a:	bf86      	itte	hi
  1c:	1ac0      	subhi	r0, r0, r3
  1e:	b280      	uxthhi	r0, r0
  20:	2000      	movls	r0, #0
  22:	4770      	bx	lr

Disassembly of section .text.tu_fifo_overflowed:

00000000 <tu_fifo_overflowed>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8942      	ldrh	r2, [r0, #10]
   4:	b29b      	uxth	r3, r3
   6:	8880      	ldrh	r0, [r0, #4]
   8:	b292      	uxth	r2, r2
   a:	4293      	cmp	r3, r2
   c:	bf36      	itet	cc
   e:	ebc2 0240 	rsbcc	r2, r2, r0, lsl #1
  12:	1a9b      	subcs	r3, r3, r2
  14:	189b      	addcc	r3, r3, r2
  16:	b29b      	uxth	r3, r3
  18:	4298      	cmp	r0, r3
  1a:	bf2c      	ite	cs
  1c:	2000      	movcs	r0, #0
  1e:	2001      	movcc	r0, #1
  20:	4770      	bx	lr
  22:	bf00      	nop

Disassembly of section .text.tu_fifo_correct_read_pointer:

00000000 <tu_fifo_correct_read_pointer>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	6900      	ldr	r0, [r0, #16]
   6:	b1a0      	cbz	r0, 32 <tu_fifo_correct_read_pointer+0x32>
   8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   c:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  10:	8923      	ldrh	r3, [r4, #8]
  12:	88a2      	ldrh	r2, [r4, #4]
  14:	b29b      	uxth	r3, r3
  16:	4293      	cmp	r3, r2
  18:	6920      	ldr	r0, [r4, #16]
  1a:	d207      	bcs.n	2c <tu_fifo_correct_read_pointer+0x2c>
  1c:	4413      	add	r3, r2
  1e:	b29b      	uxth	r3, r3
  20:	8163      	strh	r3, [r4, #10]
  22:	b170      	cbz	r0, 42 <tu_fifo_correct_read_pointer+0x42>
  24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  28:	f7ff bffe 	b.w	0 <mutex_exit>
  2c:	1a9b      	subs	r3, r3, r2
  2e:	b29b      	uxth	r3, r3
  30:	e7f6      	b.n	20 <tu_fifo_correct_read_pointer+0x20>
  32:	8923      	ldrh	r3, [r4, #8]
  34:	88a2      	ldrh	r2, [r4, #4]
  36:	b29b      	uxth	r3, r3
  38:	4293      	cmp	r3, r2
  3a:	d303      	bcc.n	44 <tu_fifo_correct_read_pointer+0x44>
  3c:	1a9b      	subs	r3, r3, r2
  3e:	b29b      	uxth	r3, r3
  40:	8163      	strh	r3, [r4, #10]
  42:	bd10      	pop	{r4, pc}
  44:	4413      	add	r3, r2
  46:	b29b      	uxth	r3, r3
  48:	8163      	strh	r3, [r4, #10]
  4a:	bd10      	pop	{r4, pc}

Disassembly of section .text.tu_fifo_read:

00000000 <tu_fifo_read>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	6900      	ldr	r0, [r0, #16]
   6:	460d      	mov	r5, r1
   8:	b118      	cbz	r0, 12 <tu_fifo_read+0x12>
   a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   e:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  12:	8921      	ldrh	r1, [r4, #8]
  14:	8963      	ldrh	r3, [r4, #10]
  16:	b289      	uxth	r1, r1
  18:	b29b      	uxth	r3, r3
  1a:	88a2      	ldrh	r2, [r4, #4]
  1c:	4299      	cmp	r1, r3
  1e:	bf36      	itet	cc
  20:	ebc3 0042 	rsbcc	r0, r3, r2, lsl #1
  24:	1ac8      	subcs	r0, r1, r3
  26:	1840      	addcc	r0, r0, r1
  28:	b280      	uxth	r0, r0
  2a:	b350      	cbz	r0, 82 <tu_fifo_read+0x82>
  2c:	4282      	cmp	r2, r0
  2e:	d209      	bcs.n	44 <tu_fifo_read+0x44>
  30:	4291      	cmp	r1, r2
  32:	bf2c      	ite	cs
  34:	1a89      	subcs	r1, r1, r2
  36:	1889      	addcc	r1, r1, r2
  38:	b28b      	uxth	r3, r1
  3a:	429a      	cmp	r2, r3
  3c:	8163      	strh	r3, [r4, #10]
  3e:	d803      	bhi.n	48 <tu_fifo_read+0x48>
  40:	1a9b      	subs	r3, r3, r2
  42:	b29b      	uxth	r3, r3
  44:	429a      	cmp	r2, r3
  46:	d9fb      	bls.n	40 <tu_fifo_read+0x40>
  48:	88e2      	ldrh	r2, [r4, #6]
  4a:	6821      	ldr	r1, [r4, #0]
  4c:	f3c2 020e 	ubfx	r2, r2, #0, #15
  50:	fb02 1103 	mla	r1, r2, r3, r1
  54:	4628      	mov	r0, r5
  56:	f7ff fffe 	bl	0 <memcpy>
  5a:	8961      	ldrh	r1, [r4, #10]
  5c:	2501      	movs	r5, #1
  5e:	b289      	uxth	r1, r1
  60:	1c4b      	adds	r3, r1, #1
  62:	b29b      	uxth	r3, r3
  64:	4299      	cmp	r1, r3
  66:	88a2      	ldrh	r2, [r4, #4]
  68:	d90e      	bls.n	88 <tu_fifo_read+0x88>
  6a:	2300      	movs	r3, #0
  6c:	fa02 f105 	lsl.w	r1, r2, r5
  70:	1a5b      	subs	r3, r3, r1
  72:	b29b      	uxth	r3, r3
  74:	6920      	ldr	r0, [r4, #16]
  76:	8163      	strh	r3, [r4, #10]
  78:	b108      	cbz	r0, 7e <tu_fifo_read+0x7e>
  7a:	f7ff fffe 	bl	0 <mutex_exit>
  7e:	4628      	mov	r0, r5
  80:	bd38      	pop	{r3, r4, r5, pc}
  82:	4605      	mov	r5, r0
  84:	8963      	ldrh	r3, [r4, #10]
  86:	b29b      	uxth	r3, r3
  88:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
  8c:	ea4f 0142 	mov.w	r1, r2, lsl #1
  90:	dbf0      	blt.n	74 <tu_fifo_read+0x74>
  92:	e7ed      	b.n	70 <tu_fifo_read+0x70>

Disassembly of section .text.tu_fifo_read_n:

00000000 <tu_fifo_read_n>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4606      	mov	r6, r0
   6:	6900      	ldr	r0, [r0, #16]
   8:	4688      	mov	r8, r1
   a:	4691      	mov	r9, r2
   c:	b118      	cbz	r0, 16 <tu_fifo_read_n+0x16>
   e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  12:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  16:	8933      	ldrh	r3, [r6, #8]
  18:	8974      	ldrh	r4, [r6, #10]
  1a:	b29b      	uxth	r3, r3
  1c:	b2a4      	uxth	r4, r4
  1e:	88b5      	ldrh	r5, [r6, #4]
  20:	42a3      	cmp	r3, r4
  22:	bf36      	itet	cc
  24:	ebc4 0745 	rsbcc	r7, r4, r5, lsl #1
  28:	1b1f      	subcs	r7, r3, r4
  2a:	18ff      	addcc	r7, r7, r3
  2c:	b2bf      	uxth	r7, r7
  2e:	2f00      	cmp	r7, #0
  30:	d04a      	beq.n	c8 <tu_fifo_read_n+0xc8>
  32:	42bd      	cmp	r5, r7
  34:	d340      	bcc.n	b8 <tu_fifo_read_n+0xb8>
  36:	45b9      	cmp	r9, r7
  38:	bf28      	it	cs
  3a:	46b9      	movcs	r9, r7
  3c:	42a5      	cmp	r5, r4
  3e:	fa1f f789 	uxth.w	r7, r9
  42:	d803      	bhi.n	4c <tu_fifo_read_n+0x4c>
  44:	1b64      	subs	r4, r4, r5
  46:	b2a4      	uxth	r4, r4
  48:	42a5      	cmp	r5, r4
  4a:	d9fb      	bls.n	44 <tu_fifo_read_n+0x44>
  4c:	f8b6 a006 	ldrh.w	sl, [r6, #6]
  50:	1b2b      	subs	r3, r5, r4
  52:	6831      	ldr	r1, [r6, #0]
  54:	b29b      	uxth	r3, r3
  56:	f3ca 020e 	ubfx	r2, sl, #0, #15
  5a:	429f      	cmp	r7, r3
  5c:	4692      	mov	sl, r2
  5e:	fb02 1104 	mla	r1, r2, r4, r1
  62:	d923      	bls.n	ac <tu_fifo_read_n+0xac>
  64:	fb13 f302 	smulbb	r3, r3, r2
  68:	fa1f f983 	uxth.w	r9, r3
  6c:	464a      	mov	r2, r9
  6e:	4640      	mov	r0, r8
  70:	1b7d      	subs	r5, r7, r5
  72:	f7ff fffe 	bl	0 <memcpy>
  76:	1962      	adds	r2, r4, r5
  78:	fb12 f20a 	smulbb	r2, r2, sl
  7c:	6831      	ldr	r1, [r6, #0]
  7e:	eb08 0009 	add.w	r0, r8, r9
  82:	b292      	uxth	r2, r2
  84:	f7ff fffe 	bl	0 <memcpy>
  88:	8972      	ldrh	r2, [r6, #10]
  8a:	88b5      	ldrh	r5, [r6, #4]
  8c:	b292      	uxth	r2, r2
  8e:	19d3      	adds	r3, r2, r7
  90:	b29b      	uxth	r3, r3
  92:	429a      	cmp	r2, r3
  94:	d91a      	bls.n	cc <tu_fifo_read_n+0xcc>
  96:	006a      	lsls	r2, r5, #1
  98:	1a9b      	subs	r3, r3, r2
  9a:	b29b      	uxth	r3, r3
  9c:	6930      	ldr	r0, [r6, #16]
  9e:	8173      	strh	r3, [r6, #10]
  a0:	b108      	cbz	r0, a6 <tu_fifo_read_n+0xa6>
  a2:	f7ff fffe 	bl	0 <mutex_exit>
  a6:	4638      	mov	r0, r7
  a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  ac:	4640      	mov	r0, r8
  ae:	fb07 f202 	mul.w	r2, r7, r2
  b2:	f7ff fffe 	bl	0 <memcpy>
  b6:	e7e7      	b.n	88 <tu_fifo_read_n+0x88>
  b8:	42ab      	cmp	r3, r5
  ba:	bf2c      	ite	cs
  bc:	1b5b      	subcs	r3, r3, r5
  be:	195b      	addcc	r3, r3, r5
  c0:	b29c      	uxth	r4, r3
  c2:	462f      	mov	r7, r5
  c4:	8174      	strh	r4, [r6, #10]
  c6:	e7b6      	b.n	36 <tu_fifo_read_n+0x36>
  c8:	8973      	ldrh	r3, [r6, #10]
  ca:	b29b      	uxth	r3, r3
  cc:	ebb3 0f45 	cmp.w	r3, r5, lsl #1
  d0:	ea4f 0245 	mov.w	r2, r5, lsl #1
  d4:	dbe2      	blt.n	9c <tu_fifo_read_n+0x9c>
  d6:	e7df      	b.n	98 <tu_fifo_read_n+0x98>

Disassembly of section .text.tu_fifo_peek:

00000000 <tu_fifo_peek>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	6900      	ldr	r0, [r0, #16]
   6:	460d      	mov	r5, r1
   8:	b118      	cbz	r0, 12 <tu_fifo_peek+0x12>
   a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   e:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  12:	8921      	ldrh	r1, [r4, #8]
  14:	8963      	ldrh	r3, [r4, #10]
  16:	b289      	uxth	r1, r1
  18:	b29b      	uxth	r3, r3
  1a:	88a2      	ldrh	r2, [r4, #4]
  1c:	4299      	cmp	r1, r3
  1e:	bf36      	itet	cc
  20:	ebc3 0042 	rsbcc	r0, r3, r2, lsl #1
  24:	1ac8      	subcs	r0, r1, r3
  26:	1840      	addcc	r0, r0, r1
  28:	b280      	uxth	r0, r0
  2a:	b1e8      	cbz	r0, 68 <tu_fifo_peek+0x68>
  2c:	4282      	cmp	r2, r0
  2e:	d209      	bcs.n	44 <tu_fifo_peek+0x44>
  30:	4291      	cmp	r1, r2
  32:	bf2c      	ite	cs
  34:	1a89      	subcs	r1, r1, r2
  36:	1889      	addcc	r1, r1, r2
  38:	b28b      	uxth	r3, r1
  3a:	429a      	cmp	r2, r3
  3c:	8163      	strh	r3, [r4, #10]
  3e:	d803      	bhi.n	48 <tu_fifo_peek+0x48>
  40:	1a9b      	subs	r3, r3, r2
  42:	b29b      	uxth	r3, r3
  44:	429a      	cmp	r2, r3
  46:	d9fb      	bls.n	40 <tu_fifo_peek+0x40>
  48:	88e2      	ldrh	r2, [r4, #6]
  4a:	6821      	ldr	r1, [r4, #0]
  4c:	f3c2 020e 	ubfx	r2, r2, #0, #15
  50:	4628      	mov	r0, r5
  52:	fb02 1103 	mla	r1, r2, r3, r1
  56:	f7ff fffe 	bl	0 <memcpy>
  5a:	2501      	movs	r5, #1
  5c:	6920      	ldr	r0, [r4, #16]
  5e:	b108      	cbz	r0, 64 <tu_fifo_peek+0x64>
  60:	f7ff fffe 	bl	0 <mutex_exit>
  64:	4628      	mov	r0, r5
  66:	bd38      	pop	{r3, r4, r5, pc}
  68:	4605      	mov	r5, r0
  6a:	e7f7      	b.n	5c <tu_fifo_peek+0x5c>

Disassembly of section .text.tu_fifo_peek_n:

00000000 <tu_fifo_peek_n>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4606      	mov	r6, r0
   6:	6900      	ldr	r0, [r0, #16]
   8:	4688      	mov	r8, r1
   a:	4691      	mov	r9, r2
   c:	b118      	cbz	r0, 16 <tu_fifo_peek_n+0x16>
   e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  12:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  16:	8933      	ldrh	r3, [r6, #8]
  18:	8974      	ldrh	r4, [r6, #10]
  1a:	b29b      	uxth	r3, r3
  1c:	b2a4      	uxth	r4, r4
  1e:	88b5      	ldrh	r5, [r6, #4]
  20:	42a3      	cmp	r3, r4
  22:	bf36      	itet	cc
  24:	ebc4 0745 	rsbcc	r7, r4, r5, lsl #1
  28:	1b1f      	subcs	r7, r3, r4
  2a:	18ff      	addcc	r7, r7, r3
  2c:	b2bf      	uxth	r7, r7
  2e:	b1df      	cbz	r7, 68 <tu_fifo_peek_n+0x68>
  30:	42bd      	cmp	r5, r7
  32:	d333      	bcc.n	9c <tu_fifo_peek_n+0x9c>
  34:	454f      	cmp	r7, r9
  36:	bf28      	it	cs
  38:	464f      	movcs	r7, r9
  3a:	42a5      	cmp	r5, r4
  3c:	d803      	bhi.n	46 <tu_fifo_peek_n+0x46>
  3e:	1b64      	subs	r4, r4, r5
  40:	b2a4      	uxth	r4, r4
  42:	42a5      	cmp	r5, r4
  44:	d9fb      	bls.n	3e <tu_fifo_peek_n+0x3e>
  46:	f8b6 9006 	ldrh.w	r9, [r6, #6]
  4a:	1b2b      	subs	r3, r5, r4
  4c:	6831      	ldr	r1, [r6, #0]
  4e:	b29b      	uxth	r3, r3
  50:	f3c9 020e 	ubfx	r2, r9, #0, #15
  54:	429f      	cmp	r7, r3
  56:	4691      	mov	r9, r2
  58:	fb02 1104 	mla	r1, r2, r4, r1
  5c:	d80b      	bhi.n	76 <tu_fifo_peek_n+0x76>
  5e:	4640      	mov	r0, r8
  60:	fb07 f202 	mul.w	r2, r7, r2
  64:	f7ff fffe 	bl	0 <memcpy>
  68:	6930      	ldr	r0, [r6, #16]
  6a:	b108      	cbz	r0, 70 <tu_fifo_peek_n+0x70>
  6c:	f7ff fffe 	bl	0 <mutex_exit>
  70:	4638      	mov	r0, r7
  72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  76:	fb13 f302 	smulbb	r3, r3, r2
  7a:	fa1f fa83 	uxth.w	sl, r3
  7e:	4652      	mov	r2, sl
  80:	4640      	mov	r0, r8
  82:	f7ff fffe 	bl	0 <memcpy>
  86:	1b7b      	subs	r3, r7, r5
  88:	18e2      	adds	r2, r4, r3
  8a:	fb12 f209 	smulbb	r2, r2, r9
  8e:	6831      	ldr	r1, [r6, #0]
  90:	eb08 000a 	add.w	r0, r8, sl
  94:	b292      	uxth	r2, r2
  96:	f7ff fffe 	bl	0 <memcpy>
  9a:	e7e5      	b.n	68 <tu_fifo_peek_n+0x68>
  9c:	42ab      	cmp	r3, r5
  9e:	bf2c      	ite	cs
  a0:	1b5b      	subcs	r3, r3, r5
  a2:	195b      	addcc	r3, r3, r5
  a4:	b29c      	uxth	r4, r3
  a6:	462f      	mov	r7, r5
  a8:	8174      	strh	r4, [r6, #10]
  aa:	e7c3      	b.n	34 <tu_fifo_peek_n+0x34>

Disassembly of section .text.tu_fifo_write:

00000000 <tu_fifo_write>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	4604      	mov	r4, r0
   4:	68c0      	ldr	r0, [r0, #12]
   6:	460e      	mov	r6, r1
   8:	b118      	cbz	r0, 12 <tu_fifo_write+0x12>
   a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   e:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  12:	8925      	ldrh	r5, [r4, #8]
  14:	8923      	ldrh	r3, [r4, #8]
  16:	8961      	ldrh	r1, [r4, #10]
  18:	b29b      	uxth	r3, r3
  1a:	b289      	uxth	r1, r1
  1c:	88a2      	ldrh	r2, [r4, #4]
  1e:	428b      	cmp	r3, r1
  20:	bf36      	itet	cc
  22:	ebc1 0142 	rsbcc	r1, r1, r2, lsl #1
  26:	1a5b      	subcs	r3, r3, r1
  28:	185b      	addcc	r3, r3, r1
  2a:	b29b      	uxth	r3, r3
  2c:	429a      	cmp	r2, r3
  2e:	b2ad      	uxth	r5, r5
  30:	d808      	bhi.n	44 <tu_fifo_write+0x44>
  32:	79e7      	ldrb	r7, [r4, #7]
  34:	09ff      	lsrs	r7, r7, #7
  36:	d105      	bne.n	44 <tu_fifo_write+0x44>
  38:	68e0      	ldr	r0, [r4, #12]
  3a:	b108      	cbz	r0, 40 <tu_fifo_write+0x40>
  3c:	f7ff fffe 	bl	0 <mutex_exit>
  40:	4638      	mov	r0, r7
  42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  44:	4295      	cmp	r5, r2
  46:	d319      	bcc.n	7c <tu_fifo_write+0x7c>
  48:	462b      	mov	r3, r5
  4a:	1a9b      	subs	r3, r3, r2
  4c:	b29b      	uxth	r3, r3
  4e:	4293      	cmp	r3, r2
  50:	d2fb      	bcs.n	4a <tu_fifo_write+0x4a>
  52:	88e2      	ldrh	r2, [r4, #6]
  54:	6820      	ldr	r0, [r4, #0]
  56:	f3c2 020e 	ubfx	r2, r2, #0, #15
  5a:	fb02 0003 	mla	r0, r2, r3, r0
  5e:	4631      	mov	r1, r6
  60:	f7ff fffe 	bl	0 <memcpy>
  64:	1c6b      	adds	r3, r5, #1
  66:	b29b      	uxth	r3, r3
  68:	429d      	cmp	r5, r3
  6a:	88a2      	ldrh	r2, [r4, #4]
  6c:	d912      	bls.n	94 <tu_fifo_write+0x94>
  6e:	2300      	movs	r3, #0
  70:	0051      	lsls	r1, r2, #1
  72:	1a5b      	subs	r3, r3, r1
  74:	b29b      	uxth	r3, r3
  76:	2701      	movs	r7, #1
  78:	8123      	strh	r3, [r4, #8]
  7a:	e7dd      	b.n	38 <tu_fifo_write+0x38>
  7c:	88e2      	ldrh	r2, [r4, #6]
  7e:	6820      	ldr	r0, [r4, #0]
  80:	f3c2 020e 	ubfx	r2, r2, #0, #15
  84:	fb05 0002 	mla	r0, r5, r2, r0
  88:	4631      	mov	r1, r6
  8a:	f7ff fffe 	bl	0 <memcpy>
  8e:	3501      	adds	r5, #1
  90:	88a2      	ldrh	r2, [r4, #4]
  92:	b2ab      	uxth	r3, r5
  94:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
  98:	ea4f 0142 	mov.w	r1, r2, lsl #1
  9c:	dbeb      	blt.n	76 <tu_fifo_write+0x76>
  9e:	e7e8      	b.n	72 <tu_fifo_write+0x72>

Disassembly of section .text.tu_fifo_write_n:

00000000 <tu_fifo_write_n>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4616      	mov	r6, r2
   6:	b083      	sub	sp, #12
   8:	2a00      	cmp	r2, #0
   a:	d04c      	beq.n	a6 <tu_fifo_write_n+0xa6>
   c:	4605      	mov	r5, r0
   e:	68c0      	ldr	r0, [r0, #12]
  10:	4688      	mov	r8, r1
  12:	b118      	cbz	r0, 1c <tu_fifo_write_n+0x1c>
  14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  18:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  1c:	79ea      	ldrb	r2, [r5, #7]
  1e:	892f      	ldrh	r7, [r5, #8]
  20:	8969      	ldrh	r1, [r5, #10]
  22:	09d2      	lsrs	r2, r2, #7
  24:	88ab      	ldrh	r3, [r5, #4]
  26:	b2bf      	uxth	r7, r7
  28:	b289      	uxth	r1, r1
  2a:	d140      	bne.n	ae <tu_fifo_write_n+0xae>
  2c:	428f      	cmp	r7, r1
  2e:	bf36      	itet	cc
  30:	ebc1 0143 	rsbcc	r1, r1, r3, lsl #1
  34:	1a79      	subcs	r1, r7, r1
  36:	19c9      	addcc	r1, r1, r7
  38:	b289      	uxth	r1, r1
  3a:	4299      	cmp	r1, r3
  3c:	d241      	bcs.n	c2 <tu_fifo_write_n+0xc2>
  3e:	1a59      	subs	r1, r3, r1
  40:	b289      	uxth	r1, r1
  42:	428e      	cmp	r6, r1
  44:	bf28      	it	cs
  46:	460e      	movcs	r6, r1
  48:	f8b5 a006 	ldrh.w	sl, [r5, #6]
  4c:	eb07 0906 	add.w	r9, r7, r6
  50:	eba6 0b03 	sub.w	fp, r6, r3
  54:	f3ca 0a0e 	ubfx	sl, sl, #0, #15
  58:	fa1f f989 	uxth.w	r9, r9
  5c:	fa1f fb8b 	uxth.w	fp, fp
  60:	429f      	cmp	r7, r3
  62:	463c      	mov	r4, r7
  64:	d303      	bcc.n	6e <tu_fifo_write_n+0x6e>
  66:	1ae4      	subs	r4, r4, r3
  68:	b2a4      	uxth	r4, r4
  6a:	429c      	cmp	r4, r3
  6c:	d2fb      	bcs.n	66 <tu_fifo_write_n+0x66>
  6e:	1b1b      	subs	r3, r3, r4
  70:	6828      	ldr	r0, [r5, #0]
  72:	b29b      	uxth	r3, r3
  74:	42b3      	cmp	r3, r6
  76:	fb0a 0004 	mla	r0, sl, r4, r0
  7a:	d34b      	bcc.n	114 <tu_fifo_write_n+0x114>
  7c:	4641      	mov	r1, r8
  7e:	fb0a f206 	mul.w	r2, sl, r6
  82:	f7ff fffe 	bl	0 <memcpy>
  86:	88aa      	ldrh	r2, [r5, #4]
  88:	454f      	cmp	r7, r9
  8a:	ea4f 0342 	mov.w	r3, r2, lsl #1
  8e:	d802      	bhi.n	96 <tu_fifo_write_n+0x96>
  90:	ebb9 0f42 	cmp.w	r9, r2, lsl #1
  94:	db03      	blt.n	9e <tu_fifo_write_n+0x9e>
  96:	eba9 0303 	sub.w	r3, r9, r3
  9a:	fa1f f983 	uxth.w	r9, r3
  9e:	68e8      	ldr	r0, [r5, #12]
  a0:	f8a5 9008 	strh.w	r9, [r5, #8]
  a4:	b988      	cbnz	r0, ca <tu_fifo_write_n+0xca>
  a6:	4630      	mov	r0, r6
  a8:	b003      	add	sp, #12
  aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  ae:	f8b5 a006 	ldrh.w	sl, [r5, #6]
  b2:	429e      	cmp	r6, r3
  b4:	f3ca 0a0e 	ubfx	sl, sl, #0, #15
  b8:	d30d      	bcc.n	d6 <tu_fifo_write_n+0xd6>
  ba:	2b00      	cmp	r3, #0
  bc:	d13f      	bne.n	13e <tu_fifo_write_n+0x13e>
  be:	461e      	mov	r6, r3
  c0:	e000      	b.n	c4 <tu_fifo_write_n+0xc4>
  c2:	2600      	movs	r6, #0
  c4:	68e8      	ldr	r0, [r5, #12]
  c6:	2800      	cmp	r0, #0
  c8:	d0ed      	beq.n	a6 <tu_fifo_write_n+0xa6>
  ca:	f7ff fffe 	bl	0 <mutex_exit>
  ce:	4630      	mov	r0, r6
  d0:	b003      	add	sp, #12
  d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  d6:	428f      	cmp	r7, r1
  d8:	bf36      	itet	cc
  da:	ebc1 0243 	rsbcc	r2, r1, r3, lsl #1
  de:	1a7a      	subcs	r2, r7, r1
  e0:	19d2      	addcc	r2, r2, r7
  e2:	b292      	uxth	r2, r2
  e4:	0058      	lsls	r0, r3, #1
  e6:	4432      	add	r2, r6
  e8:	eba6 0b03 	sub.w	fp, r6, r3
  ec:	4282      	cmp	r2, r0
  ee:	fa1f fb8b 	uxth.w	fp, fp
  f2:	db0a      	blt.n	10a <tu_fifo_write_n+0x10a>
  f4:	eb01 0903 	add.w	r9, r1, r3
  f8:	fa1f f989 	uxth.w	r9, r9
  fc:	eba9 0706 	sub.w	r7, r9, r6
 100:	b2bf      	uxth	r7, r7
 102:	42b9      	cmp	r1, r7
 104:	d918      	bls.n	138 <tu_fifo_write_n+0x138>
 106:	1a38      	subs	r0, r7, r0
 108:	b287      	uxth	r7, r0
 10a:	eb06 0907 	add.w	r9, r6, r7
 10e:	fa1f f989 	uxth.w	r9, r9
 112:	e7a5      	b.n	60 <tu_fifo_write_n+0x60>
 114:	fb13 f30a 	smulbb	r3, r3, sl
 118:	445c      	add	r4, fp
 11a:	fb14 f40a 	smulbb	r4, r4, sl
 11e:	b29a      	uxth	r2, r3
 120:	4641      	mov	r1, r8
 122:	9201      	str	r2, [sp, #4]
 124:	f7ff fffe 	bl	0 <memcpy>
 128:	9a01      	ldr	r2, [sp, #4]
 12a:	6828      	ldr	r0, [r5, #0]
 12c:	eb08 0102 	add.w	r1, r8, r2
 130:	b2a2      	uxth	r2, r4
 132:	f7ff fffe 	bl	0 <memcpy>
 136:	e7a6      	b.n	86 <tu_fifo_write_n+0x86>
 138:	42b8      	cmp	r0, r7
 13a:	dc91      	bgt.n	60 <tu_fifo_write_n+0x60>
 13c:	e7e3      	b.n	106 <tu_fifo_write_n+0x106>
 13e:	1af6      	subs	r6, r6, r3
 140:	eb01 0903 	add.w	r9, r1, r3
 144:	fb0a 8806 	mla	r8, sl, r6, r8
 148:	460f      	mov	r7, r1
 14a:	461e      	mov	r6, r3
 14c:	f04f 0b00 	mov.w	fp, #0
 150:	fa1f f989 	uxth.w	r9, r9
 154:	e784      	b.n	60 <tu_fifo_write_n+0x60>
 156:	bf00      	nop

Disassembly of section .text.tu_fifo_clear:

00000000 <tu_fifo_clear>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	68c0      	ldr	r0, [r0, #12]
   6:	b118      	cbz	r0, 10 <tu_fifo_clear+0x10>
   8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   c:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  10:	6920      	ldr	r0, [r4, #16]
  12:	b118      	cbz	r0, 1c <tu_fifo_clear+0x1c>
  14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  18:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  1c:	2300      	movs	r3, #0
  1e:	68e0      	ldr	r0, [r4, #12]
  20:	8163      	strh	r3, [r4, #10]
  22:	8123      	strh	r3, [r4, #8]
  24:	b108      	cbz	r0, 2a <tu_fifo_clear+0x2a>
  26:	f7ff fffe 	bl	0 <mutex_exit>
  2a:	6920      	ldr	r0, [r4, #16]
  2c:	b108      	cbz	r0, 32 <tu_fifo_clear+0x32>
  2e:	f7ff fffe 	bl	0 <mutex_exit>
  32:	2001      	movs	r0, #1
  34:	bd10      	pop	{r4, pc}
  36:	bf00      	nop

Disassembly of section .text.tu_fifo_set_overwritable:

00000000 <tu_fifo_set_overwritable>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	4604      	mov	r4, r0
   4:	68c0      	ldr	r0, [r0, #12]
   6:	460d      	mov	r5, r1
   8:	b118      	cbz	r0, 12 <tu_fifo_set_overwritable+0x12>
   a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
   e:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  12:	6920      	ldr	r0, [r4, #16]
  14:	b118      	cbz	r0, 1e <tu_fifo_set_overwritable+0x1e>
  16:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  1a:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  1e:	79e3      	ldrb	r3, [r4, #7]
  20:	68e0      	ldr	r0, [r4, #12]
  22:	f365 13c7 	bfi	r3, r5, #7, #1
  26:	71e3      	strb	r3, [r4, #7]
  28:	b108      	cbz	r0, 2e <tu_fifo_set_overwritable+0x2e>
  2a:	f7ff fffe 	bl	0 <mutex_exit>
  2e:	6920      	ldr	r0, [r4, #16]
  30:	b108      	cbz	r0, 36 <tu_fifo_set_overwritable+0x36>
  32:	f7ff fffe 	bl	0 <mutex_exit>
  36:	2001      	movs	r0, #1
  38:	bd38      	pop	{r3, r4, r5, pc}
  3a:	bf00      	nop

Disassembly of section .text.tu_fifo_advance_write_pointer:

00000000 <tu_fifo_advance_write_pointer>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8882      	ldrh	r2, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	4419      	add	r1, r3
   8:	b289      	uxth	r1, r1
   a:	428b      	cmp	r3, r1
   c:	ea4f 0342 	mov.w	r3, r2, lsl #1
  10:	d802      	bhi.n	18 <tu_fifo_advance_write_pointer+0x18>
  12:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
  16:	db01      	blt.n	1c <tu_fifo_advance_write_pointer+0x1c>
  18:	1ac9      	subs	r1, r1, r3
  1a:	b289      	uxth	r1, r1
  1c:	8101      	strh	r1, [r0, #8]
  1e:	4770      	bx	lr

Disassembly of section .text.tu_fifo_advance_read_pointer:

00000000 <tu_fifo_advance_read_pointer>:
   0:	8943      	ldrh	r3, [r0, #10]
   2:	8882      	ldrh	r2, [r0, #4]
   4:	b29b      	uxth	r3, r3
   6:	4419      	add	r1, r3
   8:	b289      	uxth	r1, r1
   a:	428b      	cmp	r3, r1
   c:	ea4f 0342 	mov.w	r3, r2, lsl #1
  10:	d802      	bhi.n	18 <tu_fifo_advance_read_pointer+0x18>
  12:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
  16:	db01      	blt.n	1c <tu_fifo_advance_read_pointer+0x1c>
  18:	1ac9      	subs	r1, r1, r3
  1a:	b289      	uxth	r1, r1
  1c:	8141      	strh	r1, [r0, #10]
  1e:	4770      	bx	lr

Disassembly of section .text.tu_fifo_get_read_info:

00000000 <tu_fifo_get_read_info>:
   0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2:	8905      	ldrh	r5, [r0, #8]
   4:	8944      	ldrh	r4, [r0, #10]
   6:	b2ad      	uxth	r5, r5
   8:	b2a4      	uxth	r4, r4
   a:	8883      	ldrh	r3, [r0, #4]
   c:	42a5      	cmp	r5, r4
   e:	bf36      	itet	cc
  10:	ebc4 0243 	rsbcc	r2, r4, r3, lsl #1
  14:	1b2a      	subcs	r2, r5, r4
  16:	1952      	addcc	r2, r2, r5
  18:	b292      	uxth	r2, r2
  1a:	4293      	cmp	r3, r2
  1c:	4607      	mov	r7, r0
  1e:	460e      	mov	r6, r1
  20:	d213      	bcs.n	4a <tu_fifo_get_read_info+0x4a>
  22:	6900      	ldr	r0, [r0, #16]
  24:	2800      	cmp	r0, #0
  26:	d034      	beq.n	92 <tu_fifo_get_read_info+0x92>
  28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
  2c:	f7ff fffe 	bl	0 <mutex_enter_timeout_ms>
  30:	88ba      	ldrh	r2, [r7, #4]
  32:	6938      	ldr	r0, [r7, #16]
  34:	4295      	cmp	r5, r2
  36:	d235      	bcs.n	a4 <tu_fifo_get_read_info+0xa4>
  38:	18ac      	adds	r4, r5, r2
  3a:	b2a4      	uxth	r4, r4
  3c:	817c      	strh	r4, [r7, #10]
  3e:	2800      	cmp	r0, #0
  40:	d03c      	beq.n	bc <tu_fifo_get_read_info+0xbc>
  42:	f7ff fffe 	bl	0 <mutex_exit>
  46:	88ba      	ldrh	r2, [r7, #4]
  48:	4613      	mov	r3, r2
  4a:	b1f2      	cbz	r2, 8a <tu_fifo_get_read_info+0x8a>
  4c:	429d      	cmp	r5, r3
  4e:	d307      	bcc.n	60 <tu_fifo_get_read_info+0x60>
  50:	1aed      	subs	r5, r5, r3
  52:	b2ad      	uxth	r5, r5
  54:	429d      	cmp	r5, r3
  56:	d2fb      	bcs.n	50 <tu_fifo_get_read_info+0x50>
  58:	42a3      	cmp	r3, r4
  5a:	d803      	bhi.n	64 <tu_fifo_get_read_info+0x64>
  5c:	1ae4      	subs	r4, r4, r3
  5e:	b2a4      	uxth	r4, r4
  60:	42a3      	cmp	r3, r4
  62:	d9fb      	bls.n	5c <tu_fifo_get_read_info+0x5c>
  64:	6839      	ldr	r1, [r7, #0]
  66:	42ac      	cmp	r4, r5
  68:	eb01 0004 	add.w	r0, r1, r4
  6c:	6070      	str	r0, [r6, #4]
  6e:	d205      	bcs.n	7c <tu_fifo_get_read_info+0x7c>
  70:	2300      	movs	r3, #0
  72:	8032      	strh	r2, [r6, #0]
  74:	8073      	strh	r3, [r6, #2]
  76:	2100      	movs	r1, #0
  78:	60b1      	str	r1, [r6, #8]
  7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  7c:	1ad2      	subs	r2, r2, r3
  7e:	1b1b      	subs	r3, r3, r4
  80:	4414      	add	r4, r2
  82:	8033      	strh	r3, [r6, #0]
  84:	8074      	strh	r4, [r6, #2]
  86:	60b1      	str	r1, [r6, #8]
  88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  8a:	2300      	movs	r3, #0
  8c:	e9c6 3300 	strd	r3, r3, [r6]
  90:	e7f1      	b.n	76 <tu_fifo_get_read_info+0x76>
  92:	42ab      	cmp	r3, r5
  94:	d80d      	bhi.n	b2 <tu_fifo_get_read_info+0xb2>
  96:	1aed      	subs	r5, r5, r3
  98:	b2ac      	uxth	r4, r5
  9a:	817c      	strh	r4, [r7, #10]
  9c:	2b00      	cmp	r3, #0
  9e:	d0f4      	beq.n	8a <tu_fifo_get_read_info+0x8a>
  a0:	461a      	mov	r2, r3
  a2:	e7d6      	b.n	52 <tu_fifo_get_read_info+0x52>
  a4:	1aac      	subs	r4, r5, r2
  a6:	b2a4      	uxth	r4, r4
  a8:	817c      	strh	r4, [r7, #10]
  aa:	2800      	cmp	r0, #0
  ac:	d1c9      	bne.n	42 <tu_fifo_get_read_info+0x42>
  ae:	4613      	mov	r3, r2
  b0:	e7cb      	b.n	4a <tu_fifo_get_read_info+0x4a>
  b2:	195c      	adds	r4, r3, r5
  b4:	b2a4      	uxth	r4, r4
  b6:	461a      	mov	r2, r3
  b8:	817c      	strh	r4, [r7, #10]
  ba:	e7c7      	b.n	4c <tu_fifo_get_read_info+0x4c>
  bc:	4613      	mov	r3, r2
  be:	e7cf      	b.n	60 <tu_fifo_get_read_info+0x60>

Disassembly of section .text.tu_fifo_get_write_info:

00000000 <tu_fifo_get_write_info>:
   0:	8903      	ldrh	r3, [r0, #8]
   2:	8942      	ldrh	r2, [r0, #10]
   4:	b29b      	uxth	r3, r3
   6:	b292      	uxth	r2, r2
   8:	f8b0 c004 	ldrh.w	ip, [r0, #4]
   c:	4293      	cmp	r3, r2
   e:	b510      	push	{r4, lr}
  10:	bf36      	itet	cc
  12:	ebc2 0e4c 	rsbcc	lr, r2, ip, lsl #1
  16:	eba3 0e02 	subcs.w	lr, r3, r2
  1a:	449e      	addcc	lr, r3
  1c:	fa1f fe8e 	uxth.w	lr, lr
  20:	45f4      	cmp	ip, lr
  22:	d808      	bhi.n	36 <tu_fifo_get_write_info+0x36>
  24:	2300      	movs	r3, #0
  26:	e9c1 3300 	strd	r3, r3, [r1]
  2a:	2000      	movs	r0, #0
  2c:	6088      	str	r0, [r1, #8]
  2e:	bd10      	pop	{r4, pc}
  30:	eba3 030c 	sub.w	r3, r3, ip
  34:	b29b      	uxth	r3, r3
  36:	459c      	cmp	ip, r3
  38:	d9fa      	bls.n	30 <tu_fifo_get_write_info+0x30>
  3a:	4594      	cmp	ip, r2
  3c:	d804      	bhi.n	48 <tu_fifo_get_write_info+0x48>
  3e:	eba2 020c 	sub.w	r2, r2, ip
  42:	b292      	uxth	r2, r2
  44:	4594      	cmp	ip, r2
  46:	d9fa      	bls.n	3e <tu_fifo_get_write_info+0x3e>
  48:	6800      	ldr	r0, [r0, #0]
  4a:	429a      	cmp	r2, r3
  4c:	eb00 0403 	add.w	r4, r0, r3
  50:	604c      	str	r4, [r1, #4]
  52:	d904      	bls.n	5e <tu_fifo_get_write_info+0x5e>
  54:	2000      	movs	r0, #0
  56:	1ad2      	subs	r2, r2, r3
  58:	800a      	strh	r2, [r1, #0]
  5a:	8048      	strh	r0, [r1, #2]
  5c:	e7e5      	b.n	2a <tu_fifo_get_write_info+0x2a>
  5e:	ebac 0c03 	sub.w	ip, ip, r3
  62:	eba3 030e 	sub.w	r3, r3, lr
  66:	f8a1 c000 	strh.w	ip, [r1]
  6a:	804b      	strh	r3, [r1, #2]
  6c:	6088      	str	r0, [r1, #8]
  6e:	bd10      	pop	{r4, pc}

rp2040_usb_device_enumeration.c.o:     file format elf32-littlearm


Disassembly of section .text.rp2040_usb_device_enumeration_fix:

00000000 <rp2040_usb_device_enumeration_fix>:
   0:	4770      	bx	lr
   2:	bf00      	nop

pio.c.o:     file format elf32-littlearm


Disassembly of section .text.pio_sm_claim:

00000000 <pio_sm_claim>:
   0:	f100 402f 	add.w	r0, r0, #2936012800	@ 0xaf000000
   4:	f500 0060 	add.w	r0, r0, #14680064	@ 0xe00000
   8:	0d03      	lsrs	r3, r0, #20
   a:	2b02      	cmp	r3, #2
   c:	d009      	beq.n	22 <pio_sm_claim+0x22>
   e:	4808      	ldr	r0, [pc, #32]	@ (30 <pio_sm_claim+0x30>)
  10:	4a08      	ldr	r2, [pc, #32]	@ (34 <pio_sm_claim+0x34>)
  12:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  16:	2b01      	cmp	r3, #1
  18:	bf08      	it	eq
  1a:	4602      	moveq	r2, r0
  1c:	4806      	ldr	r0, [pc, #24]	@ (38 <pio_sm_claim+0x38>)
  1e:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
  22:	4a06      	ldr	r2, [pc, #24]	@ (3c <pio_sm_claim+0x3c>)
  24:	4804      	ldr	r0, [pc, #16]	@ (38 <pio_sm_claim+0x38>)
  26:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  2a:	f7ff bffe 	b.w	0 <hw_claim_or_assert>
  2e:	bf00      	nop
  30:	00000040 	.word	0x00000040
	...
  3c:	0000001c 	.word	0x0000001c

Disassembly of section .text.pio_claim_sm_mask:

00000000 <pio_claim_sm_mask>:
   0:	2900      	cmp	r1, #0
   2:	d03e      	beq.n	82 <pio_claim_sm_mask+0x82>
   4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   6:	f100 452f 	add.w	r5, r0, #2936012800	@ 0xaf000000
   a:	f505 0560 	add.w	r5, r5, #14680064	@ 0xe00000
   e:	0d2d      	lsrs	r5, r5, #20
  10:	2d02      	cmp	r5, #2
  12:	460c      	mov	r4, r1
  14:	d015      	beq.n	42 <pio_claim_sm_mask+0x42>
  16:	2d01      	cmp	r5, #1
  18:	d023      	beq.n	62 <pio_claim_sm_mask+0x62>
  1a:	4f1a      	ldr	r7, [pc, #104]	@ (84 <pio_claim_sm_mask+0x84>)
  1c:	4e1a      	ldr	r6, [pc, #104]	@ (88 <pio_claim_sm_mask+0x88>)
  1e:	00ad      	lsls	r5, r5, #2
  20:	e003      	b.n	2a <pio_claim_sm_mask+0x2a>
  22:	0864      	lsrs	r4, r4, #1
  24:	f105 0501 	add.w	r5, r5, #1
  28:	d00a      	beq.n	40 <pio_claim_sm_mask+0x40>
  2a:	07e2      	lsls	r2, r4, #31
  2c:	d5f9      	bpl.n	22 <pio_claim_sm_mask+0x22>
  2e:	4629      	mov	r1, r5
  30:	463a      	mov	r2, r7
  32:	4630      	mov	r0, r6
  34:	f7ff fffe 	bl	0 <hw_claim_or_assert>
  38:	0864      	lsrs	r4, r4, #1
  3a:	f105 0501 	add.w	r5, r5, #1
  3e:	d1f4      	bne.n	2a <pio_claim_sm_mask+0x2a>
  40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  42:	2508      	movs	r5, #8
  44:	4f11      	ldr	r7, [pc, #68]	@ (8c <pio_claim_sm_mask+0x8c>)
  46:	4e10      	ldr	r6, [pc, #64]	@ (88 <pio_claim_sm_mask+0x88>)
  48:	e003      	b.n	52 <pio_claim_sm_mask+0x52>
  4a:	0864      	lsrs	r4, r4, #1
  4c:	f105 0501 	add.w	r5, r5, #1
  50:	d0f6      	beq.n	40 <pio_claim_sm_mask+0x40>
  52:	07e1      	lsls	r1, r4, #31
  54:	d5f9      	bpl.n	4a <pio_claim_sm_mask+0x4a>
  56:	463a      	mov	r2, r7
  58:	4629      	mov	r1, r5
  5a:	4630      	mov	r0, r6
  5c:	f7ff fffe 	bl	0 <hw_claim_or_assert>
  60:	e7f3      	b.n	4a <pio_claim_sm_mask+0x4a>
  62:	2504      	movs	r5, #4
  64:	4f0a      	ldr	r7, [pc, #40]	@ (90 <pio_claim_sm_mask+0x90>)
  66:	4e08      	ldr	r6, [pc, #32]	@ (88 <pio_claim_sm_mask+0x88>)
  68:	e003      	b.n	72 <pio_claim_sm_mask+0x72>
  6a:	0864      	lsrs	r4, r4, #1
  6c:	f105 0501 	add.w	r5, r5, #1
  70:	d0e6      	beq.n	40 <pio_claim_sm_mask+0x40>
  72:	07e3      	lsls	r3, r4, #31
  74:	d5f9      	bpl.n	6a <pio_claim_sm_mask+0x6a>
  76:	463a      	mov	r2, r7
  78:	4629      	mov	r1, r5
  7a:	4630      	mov	r0, r6
  7c:	f7ff fffe 	bl	0 <hw_claim_or_assert>
  80:	e7f3      	b.n	6a <pio_claim_sm_mask+0x6a>
  82:	4770      	bx	lr
	...
  8c:	0000001c 	.word	0x0000001c
  90:	00000040 	.word	0x00000040

Disassembly of section .text.pio_sm_unclaim:

00000000 <pio_sm_unclaim>:
   0:	4603      	mov	r3, r0
   2:	f103 432f 	add.w	r3, r3, #2936012800	@ 0xaf000000
   6:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
   a:	0d1b      	lsrs	r3, r3, #20
   c:	4802      	ldr	r0, [pc, #8]	@ (18 <pio_sm_unclaim+0x18>)
   e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  12:	f7ff bffe 	b.w	0 <hw_claim_clear>
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.pio_claim_unused_sm:

00000000 <pio_claim_unused_sm>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f104 442f 	add.w	r4, r4, #2936012800	@ 0xaf000000
   8:	f504 0460 	add.w	r4, r4, #14680064	@ 0xe00000
   c:	4b08      	ldr	r3, [pc, #32]	@ (30 <pio_claim_unused_sm+0x30>)
   e:	0d24      	lsrs	r4, r4, #20
  10:	b082      	sub	sp, #8
  12:	00a4      	lsls	r4, r4, #2
  14:	9300      	str	r3, [sp, #0]
  16:	4622      	mov	r2, r4
  18:	1ce3      	adds	r3, r4, #3
  1a:	4806      	ldr	r0, [pc, #24]	@ (34 <pio_claim_unused_sm+0x34>)
  1c:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  20:	4284      	cmp	r4, r0
  22:	bfcc      	ite	gt
  24:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
  28:	1b00      	suble	r0, r0, r4
  2a:	b002      	add	sp, #8
  2c:	bd10      	pop	{r4, pc}
  2e:	bf00      	nop
	...

Disassembly of section .text.pio_sm_is_claimed:

00000000 <pio_sm_is_claimed>:
   0:	4603      	mov	r3, r0
   2:	f103 432f 	add.w	r3, r3, #2936012800	@ 0xaf000000
   6:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
   a:	0d1b      	lsrs	r3, r3, #20
   c:	4802      	ldr	r0, [pc, #8]	@ (18 <pio_sm_is_claimed+0x18>)
   e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  12:	f7ff bffe 	b.w	0 <hw_is_claimed>
  16:	bf00      	nop
  18:	00000000 	.word	0x00000000

Disassembly of section .text.pio_set_gpio_base:

00000000 <pio_set_gpio_base>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	460d      	mov	r5, r1
   4:	4606      	mov	r6, r0
   6:	f7ff fffe 	bl	0 <hw_claim_lock>
   a:	f035 0310 	bics.w	r3, r5, #16
   e:	d005      	beq.n	1c <pio_set_gpio_base+0x1c>
  10:	f06f 040a 	mvn.w	r4, #10
  14:	f7ff fffe 	bl	0 <hw_claim_unlock>
  18:	4620      	mov	r0, r4
  1a:	bd70      	pop	{r4, r5, r6, pc}
  1c:	f106 432f 	add.w	r3, r6, #2936012800	@ 0xaf000000
  20:	4a07      	ldr	r2, [pc, #28]	@ (40 <pio_set_gpio_base+0x40>)
  22:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
  26:	0d1b      	lsrs	r3, r3, #20
  28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
  2c:	b92c      	cbnz	r4, 3a <pio_set_gpio_base+0x3a>
  2e:	f8c6 5168 	str.w	r5, [r6, #360]	@ 0x168
  32:	f7ff fffe 	bl	0 <hw_claim_unlock>
  36:	4620      	mov	r0, r4
  38:	bd70      	pop	{r4, r5, r6, pc}
  3a:	f06f 040b 	mvn.w	r4, #11
  3e:	e7e9      	b.n	14 <pio_set_gpio_base+0x14>
  40:	00000000 	.word	0x00000000

Disassembly of section .text.pio_can_add_program:

00000000 <pio_can_add_program>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f7ff fffe 	bl	0 <hw_claim_lock>
   a:	2201      	movs	r2, #1
   c:	f105 432f 	add.w	r3, r5, #2936012800	@ 0xaf000000
  10:	4923      	ldr	r1, [pc, #140]	@ (a0 <pio_can_add_program+0xa0>)
  12:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
  16:	0d1b      	lsrs	r3, r3, #20
  18:	f994 6005 	ldrsb.w	r6, [r4, #5]
  1c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  20:	7923      	ldrb	r3, [r4, #4]
  22:	2e00      	cmp	r6, #0
  24:	fa02 f203 	lsl.w	r2, r2, r3
  28:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
  2c:	db1c      	blt.n	68 <pio_can_add_program+0x68>
  2e:	f1c3 0320 	rsb	r3, r3, #32
  32:	429e      	cmp	r6, r3
  34:	dc2c      	bgt.n	90 <pio_can_add_program+0x90>
  36:	fa02 f306 	lsl.w	r3, r2, r6
  3a:	420b      	tst	r3, r1
  3c:	d128      	bne.n	90 <pio_can_add_program+0x90>
  3e:	46b6      	mov	lr, r6
  40:	f8d5 3168 	ldr.w	r3, [r5, #360]	@ 0x168
  44:	79e4      	ldrb	r4, [r4, #7]
  46:	b343      	cbz	r3, 9a <pio_can_add_program+0x9a>
  48:	07e5      	lsls	r5, r4, #31
  4a:	d421      	bmi.n	90 <pio_can_add_program+0x90>
  4c:	2e00      	cmp	r6, #0
  4e:	db01      	blt.n	54 <pio_can_add_program+0x54>
  50:	4576      	cmp	r6, lr
  52:	d11d      	bne.n	90 <pio_can_add_program+0x90>
  54:	fa02 f20e 	lsl.w	r2, r2, lr
  58:	420a      	tst	r2, r1
  5a:	bf0c      	ite	eq
  5c:	2401      	moveq	r4, #1
  5e:	2400      	movne	r4, #0
  60:	f7ff fffe 	bl	0 <hw_claim_unlock>
  64:	4620      	mov	r0, r4
  66:	bd70      	pop	{r4, r5, r6, pc}
  68:	f1d3 0320 	rsbs	r3, r3, #32
  6c:	d410      	bmi.n	90 <pio_can_add_program+0x90>
  6e:	fa02 fc03 	lsl.w	ip, r2, r3
  72:	ea1c 0f01 	tst.w	ip, r1
  76:	469e      	mov	lr, r3
  78:	d104      	bne.n	84 <pio_can_add_program+0x84>
  7a:	e7e1      	b.n	40 <pio_can_add_program+0x40>
  7c:	ea1c 0f01 	tst.w	ip, r1
  80:	469e      	mov	lr, r3
  82:	d0dd      	beq.n	40 <pio_can_add_program+0x40>
  84:	3b01      	subs	r3, #1
  86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
  8a:	fa02 fc03 	lsl.w	ip, r2, r3
  8e:	d1f5      	bne.n	7c <pio_can_add_program+0x7c>
  90:	2400      	movs	r4, #0
  92:	f7ff fffe 	bl	0 <hw_claim_unlock>
  96:	4620      	mov	r0, r4
  98:	bd70      	pop	{r4, r5, r6, pc}
  9a:	0763      	lsls	r3, r4, #29
  9c:	d4f8      	bmi.n	90 <pio_can_add_program+0x90>
  9e:	e7d5      	b.n	4c <pio_can_add_program+0x4c>
  a0:	00000000 	.word	0x00000000

Disassembly of section .text.pio_can_add_program_at_offset:

00000000 <pio_can_add_program_at_offset>:
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	4616      	mov	r6, r2
   8:	f7ff fffe 	bl	0 <hw_claim_lock>
   c:	f8d4 3168 	ldr.w	r3, [r4, #360]	@ 0x168
  10:	f895 c004 	ldrb.w	ip, [r5, #4]
  14:	f995 2005 	ldrsb.w	r2, [r5, #5]
  18:	79e9      	ldrb	r1, [r5, #7]
  1a:	b1db      	cbz	r3, 54 <pio_can_add_program_at_offset+0x54>
  1c:	07c9      	lsls	r1, r1, #31
  1e:	d41b      	bmi.n	58 <pio_can_add_program_at_offset+0x58>
  20:	2a00      	cmp	r2, #0
  22:	db01      	blt.n	28 <pio_can_add_program_at_offset+0x28>
  24:	4296      	cmp	r6, r2
  26:	d117      	bne.n	58 <pio_can_add_program_at_offset+0x58>
  28:	f104 432f 	add.w	r3, r4, #2936012800	@ 0xaf000000
  2c:	4a0d      	ldr	r2, [pc, #52]	@ (64 <pio_can_add_program_at_offset+0x64>)
  2e:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
  32:	0d1b      	lsrs	r3, r3, #20
  34:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
  38:	2301      	movs	r3, #1
  3a:	fa03 f30c 	lsl.w	r3, r3, ip
  3e:	3b01      	subs	r3, #1
  40:	fa03 f206 	lsl.w	r2, r3, r6
  44:	420a      	tst	r2, r1
  46:	bf0c      	ite	eq
  48:	2401      	moveq	r4, #1
  4a:	2400      	movne	r4, #0
  4c:	f7ff fffe 	bl	0 <hw_claim_unlock>
  50:	4620      	mov	r0, r4
  52:	bd70      	pop	{r4, r5, r6, pc}
  54:	074b      	lsls	r3, r1, #29
  56:	d5e3      	bpl.n	20 <pio_can_add_program_at_offset+0x20>
  58:	2400      	movs	r4, #0
  5a:	f7ff fffe 	bl	0 <hw_claim_unlock>
  5e:	4620      	mov	r0, r4
  60:	bd70      	pop	{r4, r5, r6, pc}
  62:	bf00      	nop
  64:	00000000 	.word	0x00000000

Disassembly of section .text.pio_add_program:

00000000 <pio_add_program>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4689      	mov	r9, r1
   6:	4605      	mov	r5, r0
   8:	f7ff fffe 	bl	0 <hw_claim_lock>
   c:	2301      	movs	r3, #1
   e:	f899 2004 	ldrb.w	r2, [r9, #4]
  12:	f999 c005 	ldrsb.w	ip, [r9, #5]
  16:	f105 4e2f 	add.w	lr, r5, #2936012800	@ 0xaf000000
  1a:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ f4 <pio_add_program+0xf4>
  1e:	f50e 0e60 	add.w	lr, lr, #14680064	@ 0xe00000
  22:	4093      	lsls	r3, r2
  24:	ea4f 5e1e 	mov.w	lr, lr, lsr #20
  28:	f1bc 0f00 	cmp.w	ip, #0
  2c:	f858 702e 	ldr.w	r7, [r8, lr, lsl #2]
  30:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
  34:	db46      	blt.n	c4 <pio_add_program+0xc4>
  36:	f1c2 0120 	rsb	r1, r2, #32
  3a:	458c      	cmp	ip, r1
  3c:	4664      	mov	r4, ip
  3e:	dc31      	bgt.n	a4 <pio_add_program+0xa4>
  40:	fa03 f10c 	lsl.w	r1, r3, ip
  44:	4239      	tst	r1, r7
  46:	d12d      	bne.n	a4 <pio_add_program+0xa4>
  48:	4666      	mov	r6, ip
  4a:	f8d5 a168 	ldr.w	sl, [r5, #360]	@ 0x168
  4e:	f899 1007 	ldrb.w	r1, [r9, #7]
  52:	f1ba 0f00 	cmp.w	sl, #0
  56:	d02c      	beq.n	b2 <pio_add_program+0xb2>
  58:	07c9      	lsls	r1, r1, #31
  5a:	d42c      	bmi.n	b6 <pio_add_program+0xb6>
  5c:	f1bc 0f00 	cmp.w	ip, #0
  60:	db01      	blt.n	66 <pio_add_program+0x66>
  62:	4566      	cmp	r6, ip
  64:	d127      	bne.n	b6 <pio_add_program+0xb6>
  66:	40b3      	lsls	r3, r6
  68:	421f      	tst	r7, r3
  6a:	d13c      	bne.n	e6 <pio_add_program+0xe6>
  6c:	f8d9 1000 	ldr.w	r1, [r9]
  70:	b182      	cbz	r2, 94 <pio_add_program+0x94>
  72:	46b4      	mov	ip, r6
  74:	eb01 0942 	add.w	r9, r1, r2, lsl #1
  78:	f831 2b02 	ldrh.w	r2, [r1], #2
  7c:	f10c 0a12 	add.w	sl, ip, #18
  80:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
  84:	bf38      	it	cc
  86:	1992      	addcc	r2, r2, r6
  88:	4549      	cmp	r1, r9
  8a:	f10c 0c01 	add.w	ip, ip, #1
  8e:	f845 202a 	str.w	r2, [r5, sl, lsl #2]
  92:	d1f1      	bne.n	78 <pio_add_program+0x78>
  94:	433b      	orrs	r3, r7
  96:	f848 302e 	str.w	r3, [r8, lr, lsl #2]
  9a:	f7ff fffe 	bl	0 <hw_claim_unlock>
  9e:	4620      	mov	r0, r4
  a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  a4:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
  a8:	f7ff fffe 	bl	0 <hw_claim_unlock>
  ac:	4620      	mov	r0, r4
  ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  b2:	0749      	lsls	r1, r1, #29
  b4:	d5d2      	bpl.n	5c <pio_add_program+0x5c>
  b6:	f06f 040a 	mvn.w	r4, #10
  ba:	f7ff fffe 	bl	0 <hw_claim_unlock>
  be:	4620      	mov	r0, r4
  c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  c4:	f1d2 0420 	rsbs	r4, r2, #32
  c8:	d40d      	bmi.n	e6 <pio_add_program+0xe6>
  ca:	fa03 f104 	lsl.w	r1, r3, r4
  ce:	4239      	tst	r1, r7
  d0:	4626      	mov	r6, r4
  d2:	d103      	bne.n	dc <pio_add_program+0xdc>
  d4:	e7b9      	b.n	4a <pio_add_program+0x4a>
  d6:	4239      	tst	r1, r7
  d8:	4626      	mov	r6, r4
  da:	d0b6      	beq.n	4a <pio_add_program+0x4a>
  dc:	3c01      	subs	r4, #1
  de:	1c66      	adds	r6, r4, #1
  e0:	fa03 f104 	lsl.w	r1, r3, r4
  e4:	d1f7      	bne.n	d6 <pio_add_program+0xd6>
  e6:	f06f 0408 	mvn.w	r4, #8
  ea:	f7ff fffe 	bl	0 <hw_claim_unlock>
  ee:	4620      	mov	r0, r4
  f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  f4:	00000000 	.word	0x00000000

Disassembly of section .text.pio_add_program_at_offset:

00000000 <pio_add_program_at_offset>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	4605      	mov	r5, r0
   6:	468a      	mov	sl, r1
   8:	4614      	mov	r4, r2
   a:	f7ff fffe 	bl	0 <hw_claim_lock>
   e:	f8d5 6168 	ldr.w	r6, [r5, #360]	@ 0x168
  12:	f89a 3004 	ldrb.w	r3, [sl, #4]
  16:	f99a 2005 	ldrsb.w	r2, [sl, #5]
  1a:	f89a 1007 	ldrb.w	r1, [sl, #7]
  1e:	b396      	cbz	r6, 86 <pio_add_program_at_offset+0x86>
  20:	07ce      	lsls	r6, r1, #31
  22:	d432      	bmi.n	8a <pio_add_program_at_offset+0x8a>
  24:	2a00      	cmp	r2, #0
  26:	db01      	blt.n	2c <pio_add_program_at_offset+0x2c>
  28:	4294      	cmp	r4, r2
  2a:	d12e      	bne.n	8a <pio_add_program_at_offset+0x8a>
  2c:	2601      	movs	r6, #1
  2e:	f105 472f 	add.w	r7, r5, #2936012800	@ 0xaf000000
  32:	f8df 806c 	ldr.w	r8, [pc, #108]	@ a0 <pio_add_program_at_offset+0xa0>
  36:	f507 0760 	add.w	r7, r7, #14680064	@ 0xe00000
  3a:	0d3f      	lsrs	r7, r7, #20
  3c:	409e      	lsls	r6, r3
  3e:	f858 9027 	ldr.w	r9, [r8, r7, lsl #2]
  42:	3e01      	subs	r6, #1
  44:	40a6      	lsls	r6, r4
  46:	ea19 0f06 	tst.w	r9, r6
  4a:	d125      	bne.n	98 <pio_add_program_at_offset+0x98>
  4c:	f8da 1000 	ldr.w	r1, [sl]
  50:	b183      	cbz	r3, 74 <pio_add_program_at_offset+0x74>
  52:	46a4      	mov	ip, r4
  54:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
  58:	f831 3b02 	ldrh.w	r3, [r1], #2
  5c:	f10c 0212 	add.w	r2, ip, #18
  60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
  64:	bf38      	it	cc
  66:	191b      	addcc	r3, r3, r4
  68:	4571      	cmp	r1, lr
  6a:	f10c 0c01 	add.w	ip, ip, #1
  6e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
  72:	d1f1      	bne.n	58 <pio_add_program_at_offset+0x58>
  74:	ea49 0606 	orr.w	r6, r9, r6
  78:	f848 6027 	str.w	r6, [r8, r7, lsl #2]
  7c:	f7ff fffe 	bl	0 <hw_claim_unlock>
  80:	4620      	mov	r0, r4
  82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  86:	0749      	lsls	r1, r1, #29
  88:	d5cc      	bpl.n	24 <pio_add_program_at_offset+0x24>
  8a:	f06f 040a 	mvn.w	r4, #10
  8e:	f7ff fffe 	bl	0 <hw_claim_unlock>
  92:	4620      	mov	r0, r4
  94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  98:	f06f 0408 	mvn.w	r4, #8
  9c:	e7ee      	b.n	7c <pio_add_program_at_offset+0x7c>
  9e:	bf00      	nop
  a0:	00000000 	.word	0x00000000

Disassembly of section .text.pio_remove_program:

00000000 <pio_remove_program>:
   0:	b538      	push	{r3, r4, r5, lr}
   2:	2501      	movs	r5, #1
   4:	4604      	mov	r4, r0
   6:	790b      	ldrb	r3, [r1, #4]
   8:	409d      	lsls	r5, r3
   a:	3d01      	subs	r5, #1
   c:	4095      	lsls	r5, r2
   e:	f7ff fffe 	bl	0 <hw_claim_lock>
  12:	f104 432f 	add.w	r3, r4, #2936012800	@ 0xaf000000
  16:	4907      	ldr	r1, [pc, #28]	@ (34 <pio_remove_program+0x34>)
  18:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
  1c:	0d1b      	lsrs	r3, r3, #20
  1e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
  22:	ea22 0205 	bic.w	r2, r2, r5
  26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  2e:	f7ff bffe 	b.w	0 <hw_claim_unlock>
  32:	bf00      	nop
  34:	00000000 	.word	0x00000000

Disassembly of section .text.pio_clear_instruction_memory:

00000000 <pio_clear_instruction_memory>:
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f7ff fffe 	bl	0 <hw_claim_lock>
   8:	2300      	movs	r3, #0
   a:	f104 422f 	add.w	r2, r4, #2936012800	@ 0xaf000000
   e:	4908      	ldr	r1, [pc, #32]	@ (30 <pio_clear_instruction_memory+0x30>)
  10:	f502 0260 	add.w	r2, r2, #14680064	@ 0xe00000
  14:	0d12      	lsrs	r2, r2, #20
  16:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  1a:	f103 0212 	add.w	r2, r3, #18
  1e:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
  22:	3301      	adds	r3, #1
  24:	2b20      	cmp	r3, #32
  26:	d1f8      	bne.n	1a <pio_clear_instruction_memory+0x1a>
  28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  2c:	f7ff bffe 	b.w	0 <hw_claim_unlock>
  30:	00000000 	.word	0x00000000

Disassembly of section .text.pio_sm_set_pins:

00000000 <pio_sm_set_pins>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
   8:	f04f 0e00 	mov.w	lr, #0
   c:	f04f 0c20 	mov.w	ip, #32
  10:	eb01 0641 	add.w	r6, r1, r1, lsl #1
  14:	eb00 05c6 	add.w	r5, r0, r6, lsl #3
  18:	f505 5343 	add.w	r3, r5, #12480	@ 0x30c0
  1c:	f8d5 80dc 	ldr.w	r8, [r5, #220]	@ 0xdc
  20:	f8d5 70cc 	ldr.w	r7, [r5, #204]	@ 0xcc
  24:	60dc      	str	r4, [r3, #12]
  26:	4663      	mov	r3, ip
  28:	2b05      	cmp	r3, #5
  2a:	bf28      	it	cs
  2c:	2305      	movcs	r3, #5
  2e:	ea4f 144e 	mov.w	r4, lr, lsl #5
  32:	f002 011f 	and.w	r1, r2, #31
  36:	f441 4160 	orr.w	r1, r1, #57344	@ 0xe000
  3a:	ea44 6483 	orr.w	r4, r4, r3, lsl #26
  3e:	ebbc 0c03 	subs.w	ip, ip, r3
  42:	f8c5 40dc 	str.w	r4, [r5, #220]	@ 0xdc
  46:	ea4f 1252 	mov.w	r2, r2, lsr #5
  4a:	449e      	add	lr, r3
  4c:	f8c5 10d8 	str.w	r1, [r5, #216]	@ 0xd8
  50:	d1e9      	bne.n	26 <pio_sm_set_pins+0x26>
  52:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
  56:	f8c5 80dc 	str.w	r8, [r5, #220]	@ 0xdc
  5a:	f8c0 70cc 	str.w	r7, [r0, #204]	@ 0xcc
  5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  62:	bf00      	nop

Disassembly of section .text.pio_sm_set_pins64:

00000000 <pio_sm_set_pins64>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
   8:	f04f 0e00 	mov.w	lr, #0
   c:	f04f 0c20 	mov.w	ip, #32
  10:	eb01 0641 	add.w	r6, r1, r1, lsl #1
  14:	eb00 05c6 	add.w	r5, r0, r6, lsl #3
  18:	f505 5343 	add.w	r3, r5, #12480	@ 0x30c0
  1c:	f8d5 80dc 	ldr.w	r8, [r5, #220]	@ 0xdc
  20:	f8d5 70cc 	ldr.w	r7, [r5, #204]	@ 0xcc
  24:	60dc      	str	r4, [r3, #12]
  26:	4663      	mov	r3, ip
  28:	2b05      	cmp	r3, #5
  2a:	bf28      	it	cs
  2c:	2305      	movcs	r3, #5
  2e:	ea4f 144e 	mov.w	r4, lr, lsl #5
  32:	f002 011f 	and.w	r1, r2, #31
  36:	f441 4160 	orr.w	r1, r1, #57344	@ 0xe000
  3a:	ea44 6483 	orr.w	r4, r4, r3, lsl #26
  3e:	ebbc 0c03 	subs.w	ip, ip, r3
  42:	f8c5 40dc 	str.w	r4, [r5, #220]	@ 0xdc
  46:	ea4f 1252 	mov.w	r2, r2, lsr #5
  4a:	449e      	add	lr, r3
  4c:	f8c5 10d8 	str.w	r1, [r5, #216]	@ 0xd8
  50:	d1e9      	bne.n	26 <pio_sm_set_pins64+0x26>
  52:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
  56:	f8c5 80dc 	str.w	r8, [r5, #220]	@ 0xdc
  5a:	f8c0 70cc 	str.w	r7, [r0, #204]	@ 0xcc
  5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  62:	bf00      	nop

Disassembly of section .text.pio_sm_set_pins_with_mask:

00000000 <pio_sm_set_pins_with_mask>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	f44f 3500 	mov.w	r5, #131072	@ 0x20000
   8:	eb01 0641 	add.w	r6, r1, r1, lsl #1
   c:	eb00 04c6 	add.w	r4, r0, r6, lsl #3
  10:	f504 5443 	add.w	r4, r4, #12480	@ 0x30c0
  14:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
  18:	f8d6 90dc 	ldr.w	r9, [r6, #220]	@ 0xdc
  1c:	004f      	lsls	r7, r1, #1
  1e:	f8d6 80cc 	ldr.w	r8, [r6, #204]	@ 0xcc
  22:	60e5      	str	r5, [r4, #12]
  24:	b1b3      	cbz	r3, 54 <pio_sm_set_pins_with_mask+0x54>
  26:	fa93 fca3 	rbit	ip, r3
  2a:	fabc fc8c 	clz	ip, ip
  2e:	fa22 f50c 	lsr.w	r5, r2, ip
  32:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
  36:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
  3a:	f005 0501 	and.w	r5, r5, #1
  3e:	f04c 6480 	orr.w	r4, ip, #67108864	@ 0x4000000
  42:	f445 4560 	orr.w	r5, r5, #57344	@ 0xe000
  46:	ea13 030e 	ands.w	r3, r3, lr
  4a:	f8c6 40dc 	str.w	r4, [r6, #220]	@ 0xdc
  4e:	f8c6 50d8 	str.w	r5, [r6, #216]	@ 0xd8
  52:	d1e8      	bne.n	26 <pio_sm_set_pins_with_mask+0x26>
  54:	440f      	add	r7, r1
  56:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
  5a:	f8c0 90dc 	str.w	r9, [r0, #220]	@ 0xdc
  5e:	f8c0 80cc 	str.w	r8, [r0, #204]	@ 0xcc
  62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  66:	bf00      	nop

Disassembly of section .text.pio_sm_set_pins_with_mask64:

00000000 <pio_sm_set_pins_with_mask64>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
   8:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
   c:	eb00 03ce 	add.w	r3, r0, lr, lsl #3
  10:	9d06      	ldr	r5, [sp, #24]
  12:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
  16:	f503 5343 	add.w	r3, r3, #12480	@ 0x30c0
  1a:	f8de 80dc 	ldr.w	r8, [lr, #220]	@ 0xdc
  1e:	004e      	lsls	r6, r1, #1
  20:	f8de 70cc 	ldr.w	r7, [lr, #204]	@ 0xcc
  24:	60dc      	str	r4, [r3, #12]
  26:	b1ad      	cbz	r5, 54 <pio_sm_set_pins_with_mask64+0x54>
  28:	fa95 f3a5 	rbit	r3, r5
  2c:	fab3 f383 	clz	r3, r3
  30:	fa22 f403 	lsr.w	r4, r2, r3
  34:	f105 3cff 	add.w	ip, r5, #4294967295	@ 0xffffffff
  38:	015b      	lsls	r3, r3, #5
  3a:	f004 0401 	and.w	r4, r4, #1
  3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
  42:	f444 4460 	orr.w	r4, r4, #57344	@ 0xe000
  46:	ea15 050c 	ands.w	r5, r5, ip
  4a:	f8ce 30dc 	str.w	r3, [lr, #220]	@ 0xdc
  4e:	f8ce 40d8 	str.w	r4, [lr, #216]	@ 0xd8
  52:	d1e9      	bne.n	28 <pio_sm_set_pins_with_mask64+0x28>
  54:	440e      	add	r6, r1
  56:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
  5a:	f8c0 80dc 	str.w	r8, [r0, #220]	@ 0xdc
  5e:	f8c0 70cc 	str.w	r7, [r0, #204]	@ 0xcc
  62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  66:	bf00      	nop

Disassembly of section .text.pio_sm_set_pindirs_with_mask:

00000000 <pio_sm_set_pindirs_with_mask>:
   0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   4:	f44f 3500 	mov.w	r5, #131072	@ 0x20000
   8:	eb01 0641 	add.w	r6, r1, r1, lsl #1
   c:	eb00 04c6 	add.w	r4, r0, r6, lsl #3
  10:	f504 5443 	add.w	r4, r4, #12480	@ 0x30c0
  14:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
  18:	f8d6 a0dc 	ldr.w	sl, [r6, #220]	@ 0xdc
  1c:	ea4f 0841 	mov.w	r8, r1, lsl #1
  20:	f8d6 90cc 	ldr.w	r9, [r6, #204]	@ 0xcc
  24:	60e5      	str	r5, [r4, #12]
  26:	b1bb      	cbz	r3, 58 <pio_sm_set_pindirs_with_mask+0x58>
  28:	f24e 0780 	movw	r7, #57472	@ 0xe080
  2c:	fa93 fca3 	rbit	ip, r3
  30:	fabc fc8c 	clz	ip, ip
  34:	fa22 f50c 	lsr.w	r5, r2, ip
  38:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
  3c:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
  40:	f005 0501 	and.w	r5, r5, #1
  44:	f04c 6480 	orr.w	r4, ip, #67108864	@ 0x4000000
  48:	433d      	orrs	r5, r7
  4a:	ea13 030e 	ands.w	r3, r3, lr
  4e:	f8c6 40dc 	str.w	r4, [r6, #220]	@ 0xdc
  52:	f8c6 50d8 	str.w	r5, [r6, #216]	@ 0xd8
  56:	d1e9      	bne.n	2c <pio_sm_set_pindirs_with_mask+0x2c>
  58:	4488      	add	r8, r1
  5a:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
  5e:	f8c0 a0dc 	str.w	sl, [r0, #220]	@ 0xdc
  62:	f8c0 90cc 	str.w	r9, [r0, #204]	@ 0xcc
  66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  6a:	bf00      	nop

Disassembly of section .text.pio_sm_set_pindirs_with_mask64:

00000000 <pio_sm_set_pindirs_with_mask64>:
   0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   4:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
   8:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
   c:	eb00 03ce 	add.w	r3, r0, lr, lsl #3
  10:	9d07      	ldr	r5, [sp, #28]
  12:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
  16:	f503 5343 	add.w	r3, r3, #12480	@ 0x30c0
  1a:	f8de 90dc 	ldr.w	r9, [lr, #220]	@ 0xdc
  1e:	004f      	lsls	r7, r1, #1
  20:	f8de 80cc 	ldr.w	r8, [lr, #204]	@ 0xcc
  24:	60dc      	str	r4, [r3, #12]
  26:	b1b5      	cbz	r5, 56 <pio_sm_set_pindirs_with_mask64+0x56>
  28:	f24e 0680 	movw	r6, #57472	@ 0xe080
  2c:	fa95 f3a5 	rbit	r3, r5
  30:	fab3 f383 	clz	r3, r3
  34:	fa22 f403 	lsr.w	r4, r2, r3
  38:	f105 3cff 	add.w	ip, r5, #4294967295	@ 0xffffffff
  3c:	015b      	lsls	r3, r3, #5
  3e:	f004 0401 	and.w	r4, r4, #1
  42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
  46:	4334      	orrs	r4, r6
  48:	ea15 050c 	ands.w	r5, r5, ip
  4c:	f8ce 30dc 	str.w	r3, [lr, #220]	@ 0xdc
  50:	f8ce 40d8 	str.w	r4, [lr, #216]	@ 0xd8
  54:	d1ea      	bne.n	2c <pio_sm_set_pindirs_with_mask64+0x2c>
  56:	440f      	add	r7, r1
  58:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
  5c:	f8c0 90dc 	str.w	r9, [r0, #220]	@ 0xdc
  60:	f8c0 80cc 	str.w	r8, [r0, #204]	@ 0xcc
  64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

Disassembly of section .text.pio_sm_set_consecutive_pindirs:

00000000 <pio_sm_set_consecutive_pindirs>:
   0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4:	f8d0 4168 	ldr.w	r4, [r0, #360]	@ 0x168
   8:	f89d 6018 	ldrb.w	r6, [sp, #24]
   c:	1b12      	subs	r2, r2, r4
   e:	2a1f      	cmp	r2, #31
  10:	d838      	bhi.n	84 <pio_sm_set_consecutive_pindirs+0x84>
  12:	f24e 049f 	movw	r4, #57503	@ 0xe09f
  16:	f24e 0580 	movw	r5, #57472	@ 0xe080
  1a:	f44f 3800 	mov.w	r8, #131072	@ 0x20000
  1e:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
  22:	2e00      	cmp	r6, #0
  24:	bf18      	it	ne
  26:	4625      	movne	r5, r4
  28:	eb00 04cc 	add.w	r4, r0, ip, lsl #3
  2c:	f504 5443 	add.w	r4, r4, #12480	@ 0x30c0
  30:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
  34:	2b05      	cmp	r3, #5
  36:	f8dc 70dc 	ldr.w	r7, [ip, #220]	@ 0xdc
  3a:	ea4f 0e41 	mov.w	lr, r1, lsl #1
  3e:	f8dc 60cc 	ldr.w	r6, [ip, #204]	@ 0xcc
  42:	f8c4 800c 	str.w	r8, [r4, #12]
  46:	d90c      	bls.n	62 <pio_sm_set_consecutive_pindirs+0x62>
  48:	0154      	lsls	r4, r2, #5
  4a:	3b05      	subs	r3, #5
  4c:	f044 54a0 	orr.w	r4, r4, #335544320	@ 0x14000000
  50:	3205      	adds	r2, #5
  52:	2b05      	cmp	r3, #5
  54:	f8cc 40dc 	str.w	r4, [ip, #220]	@ 0xdc
  58:	f002 021f 	and.w	r2, r2, #31
  5c:	f8cc 50d8 	str.w	r5, [ip, #216]	@ 0xd8
  60:	d8f2      	bhi.n	48 <pio_sm_set_consecutive_pindirs+0x48>
  62:	4471      	add	r1, lr
  64:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  68:	2000      	movs	r0, #0
  6a:	0152      	lsls	r2, r2, #5
  6c:	ea42 6383 	orr.w	r3, r2, r3, lsl #26
  70:	f8c1 30dc 	str.w	r3, [r1, #220]	@ 0xdc
  74:	f8c1 50d8 	str.w	r5, [r1, #216]	@ 0xd8
  78:	f8c1 70dc 	str.w	r7, [r1, #220]	@ 0xdc
  7c:	f8c1 60cc 	str.w	r6, [r1, #204]	@ 0xcc
  80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  84:	f06f 0004 	mvn.w	r0, #4
  88:	e7fa      	b.n	80 <pio_sm_set_consecutive_pindirs+0x80>
  8a:	bf00      	nop

Disassembly of section .text.pio_sm_init:

00000000 <pio_sm_init>:
   0:	b5f0      	push	{r4, r5, r6, r7, lr}
   2:	2501      	movs	r5, #1
   4:	6804      	ldr	r4, [r0, #0]
   6:	408d      	lsls	r5, r1
   8:	ea24 0405 	bic.w	r4, r4, r5
   c:	6004      	str	r4, [r0, #0]
   e:	b3b3      	cbz	r3, 7e <pio_sm_init+0x7e>
  10:	e9d3 5601 	ldrd	r5, r6, [r3, #4]
  14:	681f      	ldr	r7, [r3, #0]
  16:	68dc      	ldr	r4, [r3, #12]
  18:	eb01 0341 	add.w	r3, r1, r1, lsl #1
  1c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  20:	f8c3 70c8 	str.w	r7, [r3, #200]	@ 0xc8
  24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  28:	f8c3 60d0 	str.w	r6, [r3, #208]	@ 0xd0
  2c:	f8c3 50cc 	str.w	r5, [r3, #204]	@ 0xcc
  30:	f8c3 40dc 	str.w	r4, [r3, #220]	@ 0xdc
  34:	eb0c 0301 	add.w	r3, ip, r1
  38:	f04f 3501 	mov.w	r5, #16843009	@ 0x1010101
  3c:	eb00 0cc3 	add.w	ip, r0, r3, lsl #3
  40:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
  44:	eb00 0ec3 	add.w	lr, r0, r3, lsl #3
  48:	2301      	movs	r3, #1
  4a:	f50e 5e86 	add.w	lr, lr, #4288	@ 0x10c0
  4e:	1d0c      	adds	r4, r1, #4
  50:	f101 0708 	add.w	r7, r1, #8
  54:	408d      	lsls	r5, r1
  56:	f8ce 6010 	str.w	r6, [lr, #16]
  5a:	fa03 f404 	lsl.w	r4, r3, r4
  5e:	f8ce 6010 	str.w	r6, [lr, #16]
  62:	f002 021f 	and.w	r2, r2, #31
  66:	6085      	str	r5, [r0, #8]
  68:	40bb      	lsls	r3, r7
  6a:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
  6e:	6004      	str	r4, [r0, #0]
  70:	f10e 0e10 	add.w	lr, lr, #16
  74:	6003      	str	r3, [r0, #0]
  76:	2000      	movs	r0, #0
  78:	f8cc 20d8 	str.w	r2, [ip, #216]	@ 0xd8
  7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  7e:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
  82:	f44f 2640 	mov.w	r6, #786432	@ 0xc0000
  86:	f44f 35f8 	mov.w	r5, #126976	@ 0x1f000
  8a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
  8e:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
  92:	f8c4 70c8 	str.w	r7, [r4, #200]	@ 0xc8
  96:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  9a:	f8c4 60d0 	str.w	r6, [r4, #208]	@ 0xd0
  9e:	f8c4 50cc 	str.w	r5, [r4, #204]	@ 0xcc
  a2:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
  a6:	e7c5      	b.n	34 <pio_sm_init+0x34>

Disassembly of section .text.pio_sm_drain_tx_fifo:

00000000 <pio_sm_drain_tx_fifo>:
   0:	2201      	movs	r2, #1
   2:	f248 0380 	movw	r3, #32896	@ 0x8080
   6:	b500      	push	{lr}
   8:	f246 0e60 	movw	lr, #24672	@ 0x6060
   c:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
  10:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
  14:	3118      	adds	r1, #24
  16:	408a      	lsls	r2, r1
  18:	f8dc 10d0 	ldr.w	r1, [ip, #208]	@ 0xd0
  1c:	f411 3f00 	tst.w	r1, #131072	@ 0x20000
  20:	bf08      	it	eq
  22:	4619      	moveq	r1, r3
  24:	6843      	ldr	r3, [r0, #4]
  26:	bf18      	it	ne
  28:	4671      	movne	r1, lr
  2a:	4213      	tst	r3, r2
  2c:	d104      	bne.n	38 <pio_sm_drain_tx_fifo+0x38>
  2e:	f8cc 10d8 	str.w	r1, [ip, #216]	@ 0xd8
  32:	6843      	ldr	r3, [r0, #4]
  34:	4213      	tst	r3, r2
  36:	d0fa      	beq.n	2e <pio_sm_drain_tx_fifo+0x2e>
  38:	f85d fb04 	ldr.w	pc, [sp], #4

Disassembly of section .text.pio_claim_free_sm_and_add_program_for_gpio_range:

00000000 <pio_claim_free_sm_and_add_program_for_gpio_range>:
   0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	4682      	mov	sl, r0
   6:	460e      	mov	r6, r1
   8:	b089      	sub	sp, #36	@ 0x24
   a:	e9cd 2304 	strd	r2, r3, [sp, #16]
   e:	4d56      	ldr	r5, [pc, #344]	@ (168 <pio_claim_free_sm_and_add_program_for_gpio_range+0x168>)
  10:	f8df 8160 	ldr.w	r8, [pc, #352]	@ 174 <pio_claim_free_sm_and_add_program_for_gpio_range+0x174>
  14:	4f55      	ldr	r7, [pc, #340]	@ (16c <pio_claim_free_sm_and_add_program_for_gpio_range+0x16c>)
  16:	f8df 9160 	ldr.w	r9, [pc, #352]	@ 178 <pio_claim_free_sm_and_add_program_for_gpio_range+0x178>
  1a:	f105 4b2f 	add.w	fp, r5, #2936012800	@ 0xaf000000
  1e:	f50b 0b60 	add.w	fp, fp, #14680064	@ 0xe00000
  22:	ea4f 5b1b 	mov.w	fp, fp, lsr #20
  26:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
  2a:	6035      	str	r5, [r6, #0]
  2c:	465a      	mov	r2, fp
  2e:	2100      	movs	r1, #0
  30:	4638      	mov	r0, r7
  32:	f8cd 8000 	str.w	r8, [sp]
  36:	f10b 0303 	add.w	r3, fp, #3
  3a:	f7ff fffe 	bl	0 <hw_claim_unused_from_range>
  3e:	4558      	cmp	r0, fp
  40:	db04      	blt.n	4c <pio_claim_free_sm_and_add_program_for_gpio_range+0x4c>
  42:	eba0 000b 	sub.w	r0, r0, fp
  46:	b244      	sxtb	r4, r0
  48:	2c00      	cmp	r4, #0
  4a:	da09      	bge.n	60 <pio_claim_free_sm_and_add_program_for_gpio_range+0x60>
  4c:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
  50:	454d      	cmp	r5, r9
  52:	d1e2      	bne.n	1a <pio_claim_free_sm_and_add_program_for_gpio_range+0x1a>
  54:	2300      	movs	r3, #0
  56:	4618      	mov	r0, r3
  58:	6033      	str	r3, [r6, #0]
  5a:	b009      	add	sp, #36	@ 0x24
  5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  60:	f7ff fffe 	bl	0 <hw_claim_lock>
  64:	2201      	movs	r2, #1
  66:	f8d6 b000 	ldr.w	fp, [r6]
  6a:	f89a 1004 	ldrb.w	r1, [sl, #4]
  6e:	f8db 3168 	ldr.w	r3, [fp, #360]	@ 0x168
  72:	f99a e005 	ldrsb.w	lr, [sl, #5]
  76:	f10b 432f 	add.w	r3, fp, #2936012800	@ 0xaf000000
  7a:	408a      	lsls	r2, r1
  7c:	9103      	str	r1, [sp, #12]
  7e:	f503 0360 	add.w	r3, r3, #14680064	@ 0xe00000
  82:	493b      	ldr	r1, [pc, #236]	@ (170 <pio_claim_free_sm_and_add_program_for_gpio_range+0x170>)
  84:	0d1b      	lsrs	r3, r3, #20
  86:	f1be 0f00 	cmp.w	lr, #0
  8a:	f851 c023 	ldr.w	ip, [r1, r3, lsl #2]
  8e:	9006      	str	r0, [sp, #24]
  90:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
  94:	9307      	str	r3, [sp, #28]
  96:	db41      	blt.n	11c <pio_claim_free_sm_and_add_program_for_gpio_range+0x11c>
  98:	9903      	ldr	r1, [sp, #12]
  9a:	f1c1 0320 	rsb	r3, r1, #32
  9e:	459e      	cmp	lr, r3
  a0:	dc51      	bgt.n	146 <pio_claim_free_sm_and_add_program_for_gpio_range+0x146>
  a2:	fa02 f30e 	lsl.w	r3, r2, lr
  a6:	ea13 0f0c 	tst.w	r3, ip
  aa:	d14c      	bne.n	146 <pio_claim_free_sm_and_add_program_for_gpio_range+0x146>
  ac:	4670      	mov	r0, lr
  ae:	f8db 3168 	ldr.w	r3, [fp, #360]	@ 0x168
  b2:	f89a 1007 	ldrb.w	r1, [sl, #7]
  b6:	2b00      	cmp	r3, #0
  b8:	d053      	beq.n	162 <pio_claim_free_sm_and_add_program_for_gpio_range+0x162>
  ba:	07c9      	lsls	r1, r1, #31
  bc:	d442      	bmi.n	144 <pio_claim_free_sm_and_add_program_for_gpio_range+0x144>
  be:	f1be 0f00 	cmp.w	lr, #0
  c2:	db01      	blt.n	c8 <pio_claim_free_sm_and_add_program_for_gpio_range+0xc8>
  c4:	4586      	cmp	lr, r0
  c6:	d13d      	bne.n	144 <pio_claim_free_sm_and_add_program_for_gpio_range+0x144>
  c8:	4082      	lsls	r2, r0
  ca:	ea1c 0f02 	tst.w	ip, r2
  ce:	d139      	bne.n	144 <pio_claim_free_sm_and_add_program_for_gpio_range+0x144>
  d0:	9b03      	ldr	r3, [sp, #12]
  d2:	f8da 1000 	ldr.w	r1, [sl]
  d6:	b183      	cbz	r3, fa <pio_claim_free_sm_and_add_program_for_gpio_range+0xfa>
  d8:	4605      	mov	r5, r0
  da:	eb01 0643 	add.w	r6, r1, r3, lsl #1
  de:	f831 3b02 	ldrh.w	r3, [r1], #2
  e2:	f105 0712 	add.w	r7, r5, #18
  e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
  ea:	bf38      	it	cc
  ec:	181b      	addcc	r3, r3, r0
  ee:	42b1      	cmp	r1, r6
  f0:	f84b 3027 	str.w	r3, [fp, r7, lsl #2]
  f4:	f105 0501 	add.w	r5, r5, #1
  f8:	d1f1      	bne.n	de <pio_claim_free_sm_and_add_program_for_gpio_range+0xde>
  fa:	9b04      	ldr	r3, [sp, #16]
  fc:	9907      	ldr	r1, [sp, #28]
  fe:	601c      	str	r4, [r3, #0]
 100:	9b05      	ldr	r3, [sp, #20]
 102:	ea4c 0202 	orr.w	r2, ip, r2
 106:	6018      	str	r0, [r3, #0]
 108:	4b19      	ldr	r3, [pc, #100]	@ (170 <pio_claim_free_sm_and_add_program_for_gpio_range+0x170>)
 10a:	9806      	ldr	r0, [sp, #24]
 10c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 110:	f7ff fffe 	bl	0 <hw_claim_unlock>
 114:	2001      	movs	r0, #1
 116:	b009      	add	sp, #36	@ 0x24
 118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 11c:	9b03      	ldr	r3, [sp, #12]
 11e:	f1d3 0320 	rsbs	r3, r3, #32
 122:	d40f      	bmi.n	144 <pio_claim_free_sm_and_add_program_for_gpio_range+0x144>
 124:	fa02 f103 	lsl.w	r1, r2, r3
 128:	ea11 0f0c 	tst.w	r1, ip
 12c:	4618      	mov	r0, r3
 12e:	d104      	bne.n	13a <pio_claim_free_sm_and_add_program_for_gpio_range+0x13a>
 130:	e7bd      	b.n	ae <pio_claim_free_sm_and_add_program_for_gpio_range+0xae>
 132:	ea11 0f0c 	tst.w	r1, ip
 136:	4618      	mov	r0, r3
 138:	d0b9      	beq.n	ae <pio_claim_free_sm_and_add_program_for_gpio_range+0xae>
 13a:	3b01      	subs	r3, #1
 13c:	1c58      	adds	r0, r3, #1
 13e:	fa02 f103 	lsl.w	r1, r2, r3
 142:	d1f6      	bne.n	132 <pio_claim_free_sm_and_add_program_for_gpio_range+0x132>
 144:	9806      	ldr	r0, [sp, #24]
 146:	f7ff fffe 	bl	0 <hw_claim_unlock>
 14a:	6831      	ldr	r1, [r6, #0]
 14c:	4807      	ldr	r0, [pc, #28]	@ (16c <pio_claim_free_sm_and_add_program_for_gpio_range+0x16c>)
 14e:	f101 412f 	add.w	r1, r1, #2936012800	@ 0xaf000000
 152:	f501 0160 	add.w	r1, r1, #14680064	@ 0xe00000
 156:	0d09      	lsrs	r1, r1, #20
 158:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 15c:	f7ff fffe 	bl	0 <hw_claim_clear>
 160:	e774      	b.n	4c <pio_claim_free_sm_and_add_program_for_gpio_range+0x4c>
 162:	074b      	lsls	r3, r1, #29
 164:	d5ab      	bpl.n	be <pio_claim_free_sm_and_add_program_for_gpio_range+0xbe>
 166:	e7ed      	b.n	144 <pio_claim_free_sm_and_add_program_for_gpio_range+0x144>
 168:	50400000 	.word	0x50400000
	...
 178:	50100000 	.word	0x50100000

Disassembly of section .text.pio_claim_free_sm_and_add_program:

00000000 <pio_claim_free_sm_and_add_program>:
   0:	b510      	push	{r4, lr}
   2:	2400      	movs	r4, #0
   4:	b084      	sub	sp, #16
   6:	e9cd 4401 	strd	r4, r4, [sp, #4]
   a:	9400      	str	r4, [sp, #0]
   c:	f7ff fffe 	bl	0 <pio_claim_free_sm_and_add_program>
  10:	b004      	add	sp, #16
  12:	bd10      	pop	{r4, pc}

Disassembly of section .text.pio_remove_program_and_unclaim_sm:

00000000 <pio_remove_program_and_unclaim_sm>:
   0:	f04f 0c01 	mov.w	ip, #1
   4:	b570      	push	{r4, r5, r6, lr}
   6:	460c      	mov	r4, r1
   8:	4616      	mov	r6, r2
   a:	7901      	ldrb	r1, [r0, #4]
   c:	f104 442f 	add.w	r4, r4, #2936012800	@ 0xaf000000
  10:	fa0c f501 	lsl.w	r5, ip, r1
  14:	3d01      	subs	r5, #1
  16:	409d      	lsls	r5, r3
  18:	f504 0460 	add.w	r4, r4, #14680064	@ 0xe00000
  1c:	f7ff fffe 	bl	0 <hw_claim_lock>
  20:	4a08      	ldr	r2, [pc, #32]	@ (44 <pio_remove_program_and_unclaim_sm+0x44>)
  22:	0d24      	lsrs	r4, r4, #20
  24:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  28:	ea23 0305 	bic.w	r3, r3, r5
  2c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  30:	f7ff fffe 	bl	0 <hw_claim_unlock>
  34:	eb06 0184 	add.w	r1, r6, r4, lsl #2
  38:	4803      	ldr	r0, [pc, #12]	@ (48 <pio_remove_program_and_unclaim_sm+0x48>)
  3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  3e:	f7ff bffe 	b.w	0 <hw_claim_clear>
  42:	bf00      	nop
	...
