Running: D:\Apps\ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ISE Design/CAW_02/full_adder_using_decoder_tb_isim_beh.exe -prj D:/ISE Design/CAW_02/full_adder_using_decoder_tb_beh.prj work.full_adder_using_decoder_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/ISE Design/CAW_02/nand_gate.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_02/nand_4_input.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_02/decoder_3to8.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_02/full_adder_using_decoder.vhd" into library work
Parsing VHDL file "D:/ISE Design/CAW_02/full_adder_using_decoder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity nand_gate [nand_gate_default]
Compiling architecture behavioral of entity nand_4_input [nand_4_input_default]
Compiling architecture behavioral of entity full_adder_using_decoder [full_adder_using_decoder_default]
Compiling architecture tb of entity full_adder_using_decoder_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable D:/ISE Design/CAW_02/full_adder_using_decoder_tb_isim_beh.exe
Fuse Memory Usage: 29520 KB
Fuse CPU Usage: 342 ms
