// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Thu Feb 20 15:49:59 2025
// Host        : DESKTOP-5RUADSS running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/NTT/NTT2/NTT.sim/sim_2/impl/func/xsim/NTT_tb_func_impl.v
// Design      : NTT
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k70tfbv676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module BRAM
   (switch_reg,
    \MEM_cnt_reg[0] ,
    din,
    ram_reg_0_63_20_20_0,
    switch_1,
    a_plus_b_minus_q_carry__0_i_6,
    NTT_in_d_IBUF,
    out1_carry__0_i_26,
    clk_IBUF_BUFG,
    in_d,
    a_mul_b,
    MEM_u_in_1);
  output [1:0]switch_reg;
  output [22:0]\MEM_cnt_reg[0] ;
  output [22:0]din;
  input [10:0]ram_reg_0_63_20_20_0;
  input switch_1;
  input [0:0]a_plus_b_minus_q_carry__0_i_6;
  input [1:0]NTT_in_d_IBUF;
  input [0:0]out1_carry__0_i_26;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [5:0]a_mul_b;
  input [11:0]MEM_u_in_1;

  wire [22:0]\MEM_cnt_reg[0] ;
  wire [11:0]MEM_u_in_1;
  wire [1:0]NTT_in_d_IBUF;
  wire [5:0]a_mul_b;
  wire [0:0]a_plus_b_minus_q_carry__0_i_6;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]in_d;
  wire [0:0]out1_carry__0_i_26;
  wire [10:0]ram_reg_0_63_20_20_0;
  wire switch_1;
  wire [1:0]switch_reg;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__2_i_11__5
       (.I0(ram_reg_0_63_20_20_0[9]),
        .I1(\MEM_cnt_reg[0] [11]),
        .I2(switch_1),
        .I3(a_plus_b_minus_q_carry__0_i_6),
        .I4(NTT_in_d_IBUF[0]),
        .O(switch_reg[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__0_i_29
       (.I0(out1_carry__0_i_26),
        .I1(\MEM_cnt_reg[0] [12]),
        .I2(switch_1),
        .I3(a_plus_b_minus_q_carry__0_i_6),
        .I4(NTT_in_d_IBUF[1]),
        .O(switch_reg[1]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_0_0
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[0]),
        .O(\MEM_cnt_reg[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_0_0_i_1
       (.I0(\MEM_cnt_reg[0] [0]),
        .I1(ram_reg_0_63_20_20_0[0]),
        .I2(switch_1),
        .O(din[0]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_10_10
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[10]),
        .O(\MEM_cnt_reg[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_10_10_i_1
       (.I0(\MEM_cnt_reg[0] [10]),
        .I1(ram_reg_0_63_20_20_0[8]),
        .I2(switch_1),
        .O(din[10]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_11_11
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[11]),
        .O(\MEM_cnt_reg[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_11_11_i_1
       (.I0(\MEM_cnt_reg[0] [11]),
        .I1(ram_reg_0_63_20_20_0[9]),
        .I2(switch_1),
        .O(din[11]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_12_12
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[12]),
        .O(\MEM_cnt_reg[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_12_12_i_1
       (.I0(\MEM_cnt_reg[0] [12]),
        .I1(MEM_u_in_1[2]),
        .I2(switch_1),
        .O(din[12]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_13_13
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[13]),
        .O(\MEM_cnt_reg[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_13_13_i_1
       (.I0(\MEM_cnt_reg[0] [13]),
        .I1(MEM_u_in_1[3]),
        .I2(switch_1),
        .O(din[13]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_14_14
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[14]),
        .O(\MEM_cnt_reg[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_14_14_i_1
       (.I0(\MEM_cnt_reg[0] [14]),
        .I1(MEM_u_in_1[4]),
        .I2(switch_1),
        .O(din[14]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_15_15
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[15]),
        .O(\MEM_cnt_reg[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_15_15_i_1
       (.I0(\MEM_cnt_reg[0] [15]),
        .I1(MEM_u_in_1[5]),
        .I2(switch_1),
        .O(din[15]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_16_16
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[16]),
        .O(\MEM_cnt_reg[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_16_16_i_1
       (.I0(\MEM_cnt_reg[0] [16]),
        .I1(MEM_u_in_1[6]),
        .I2(switch_1),
        .O(din[16]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_17_17
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[17]),
        .O(\MEM_cnt_reg[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_17_17_i_1
       (.I0(\MEM_cnt_reg[0] [17]),
        .I1(MEM_u_in_1[7]),
        .I2(switch_1),
        .O(din[17]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_18_18
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[18]),
        .O(\MEM_cnt_reg[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_18_18_i_1
       (.I0(\MEM_cnt_reg[0] [18]),
        .I1(MEM_u_in_1[8]),
        .I2(switch_1),
        .O(din[18]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_19_19
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[19]),
        .O(\MEM_cnt_reg[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_19_19_i_1
       (.I0(\MEM_cnt_reg[0] [19]),
        .I1(MEM_u_in_1[9]),
        .I2(switch_1),
        .O(din[19]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_1_1
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[1]),
        .O(\MEM_cnt_reg[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_1_1_i_1
       (.I0(\MEM_cnt_reg[0] [1]),
        .I1(MEM_u_in_1[0]),
        .I2(switch_1),
        .O(din[1]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_20_20
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[20]),
        .O(\MEM_cnt_reg[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_20_20_i_1
       (.I0(\MEM_cnt_reg[0] [20]),
        .I1(ram_reg_0_63_20_20_0[10]),
        .I2(switch_1),
        .O(din[20]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_21_21
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[21]),
        .O(\MEM_cnt_reg[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_21_21_i_1
       (.I0(\MEM_cnt_reg[0] [21]),
        .I1(MEM_u_in_1[10]),
        .I2(switch_1),
        .O(din[21]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_22_22
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[22]),
        .O(\MEM_cnt_reg[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_22_22_i_1
       (.I0(\MEM_cnt_reg[0] [22]),
        .I1(MEM_u_in_1[11]),
        .I2(switch_1),
        .O(din[22]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_2_2
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[2]),
        .O(\MEM_cnt_reg[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_2_2_i_1
       (.I0(\MEM_cnt_reg[0] [2]),
        .I1(MEM_u_in_1[1]),
        .I2(switch_1),
        .O(din[2]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_3_3
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[3]),
        .O(\MEM_cnt_reg[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_3_3_i_1
       (.I0(\MEM_cnt_reg[0] [3]),
        .I1(ram_reg_0_63_20_20_0[1]),
        .I2(switch_1),
        .O(din[3]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_4_4
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[4]),
        .O(\MEM_cnt_reg[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_4_4_i_1
       (.I0(\MEM_cnt_reg[0] [4]),
        .I1(ram_reg_0_63_20_20_0[2]),
        .I2(switch_1),
        .O(din[4]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_5_5
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[5]),
        .O(\MEM_cnt_reg[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_5_5_i_1
       (.I0(\MEM_cnt_reg[0] [5]),
        .I1(ram_reg_0_63_20_20_0[3]),
        .I2(switch_1),
        .O(din[5]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_6_6
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[6]),
        .O(\MEM_cnt_reg[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_6_6_i_1
       (.I0(\MEM_cnt_reg[0] [6]),
        .I1(ram_reg_0_63_20_20_0[4]),
        .I2(switch_1),
        .O(din[6]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_7_7
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[7]),
        .O(\MEM_cnt_reg[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_7_7_i_1
       (.I0(\MEM_cnt_reg[0] [7]),
        .I1(ram_reg_0_63_20_20_0[5]),
        .I2(switch_1),
        .O(din[7]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_8_8
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[8]),
        .O(\MEM_cnt_reg[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_8_8_i_1
       (.I0(\MEM_cnt_reg[0] [8]),
        .I1(ram_reg_0_63_20_20_0[6]),
        .I2(switch_1),
        .O(din[8]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_9_9
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .A5(a_mul_b[5]),
        .D(in_d[9]),
        .O(\MEM_cnt_reg[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_63_9_9_i_1
       (.I0(\MEM_cnt_reg[0] [9]),
        .I1(ram_reg_0_63_20_20_0[7]),
        .I2(switch_1),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM_13
   (DI,
    dout,
    \NTT_in_u[2] ,
    S,
    in_u_0,
    out1_carry__1_i_18,
    out1_carry__1_i_15,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__0_0,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    out1_carry__0_i_12__0,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    MEM_u_in_1,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    \NTT_in_u[1] ,
    \NTT_in_u[15] ,
    \NTT_in_u[19] ,
    \NTT_in_u[21] ,
    \MEM_cnt_reg[0]_17 ,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    NTT_in_u_IBUF,
    \_inferred__1/i___1_carry__2 ,
    out1_carry__1,
    \_inferred__1/i___1_carry__2_0 ,
    \_inferred__1/i___1_carry__2_1 ,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry__4_i_3__0,
    i___1_carry__1_i_5__0_0,
    i___1_carry__1_i_7__0_0,
    i___1_carry__0_i_5__0_0,
    i___1_carry__0_i_7__0_0,
    i___1_carry_i_4__0_0,
    CO,
    \_inferred__1/i___1_carry__2_2 ,
    i___1_carry__4_i_3__0_0,
    \_inferred__1/i___1_carry__2_3 ,
    ram_reg_0_63_22_22_i_1,
    a_plus_b_minus_q,
    ram_reg_0_63_22_22_i_1_0,
    ram_reg_0_63_19_19_i_1,
    ram_reg_0_63_15_15_i_1,
    ram_reg_0_63_2_2_i_1,
    a_plus_b_minus_q_carry__1_i_1__0,
    clk_IBUF_BUFG,
    din,
    a_plus_b_minus_q_carry__3_i_2__2,
    i___1_carry_i_5__0_0,
    i___1_carry_i_6__1);
  output [0:0]DI;
  output [22:0]dout;
  output [0:0]\NTT_in_u[2] ;
  output [0:0]S;
  output [22:0]in_u_0;
  output [0:0]out1_carry__1_i_18;
  output [0:0]out1_carry__1_i_15;
  output [0:0]\MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__0_0;
  output \MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [3:0]\MEM_cnt_reg[0]_2 ;
  output [3:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [0:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]out1_carry__0_i_12__0;
  output [3:0]\MEM_cnt_reg[0]_7 ;
  output [3:0]\MEM_cnt_reg[0]_8 ;
  output [1:0]\MEM_cnt_reg[0]_9 ;
  output [3:0]\MEM_cnt_reg[0]_10 ;
  output [2:0]\MEM_cnt_reg[0]_11 ;
  output [11:0]MEM_u_in_1;
  output [1:0]\MEM_cnt_reg[0]_12 ;
  output [2:0]\MEM_cnt_reg[0]_13 ;
  output [3:0]\MEM_cnt_reg[0]_14 ;
  output [1:0]\MEM_cnt_reg[0]_15 ;
  output \MEM_cnt_reg[0]_16 ;
  output [1:0]\NTT_in_u[1] ;
  output [2:0]\NTT_in_u[15] ;
  output [3:0]\NTT_in_u[19] ;
  output [1:0]\NTT_in_u[21] ;
  output [3:0]\MEM_cnt_reg[0]_17 ;
  output [3:0]\MEM_cnt_reg[0]_18 ;
  output [3:0]\MEM_cnt_reg[0]_19 ;
  output [3:0]\MEM_cnt_reg[0]_20 ;
  input [22:0]NTT_in_u_IBUF;
  input [0:0]\_inferred__1/i___1_carry__2 ;
  input [12:0]out1_carry__1;
  input \_inferred__1/i___1_carry__2_0 ;
  input [0:0]\_inferred__1/i___1_carry__2_1 ;
  input [22:0]out1_carry__1_0;
  input [15:0]out1_carry__1_1;
  input [9:0]i___1_carry__4_i_3__0;
  input i___1_carry__1_i_5__0_0;
  input i___1_carry__1_i_7__0_0;
  input i___1_carry__0_i_5__0_0;
  input i___1_carry__0_i_7__0_0;
  input i___1_carry_i_4__0_0;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2_2 ;
  input i___1_carry__4_i_3__0_0;
  input \_inferred__1/i___1_carry__2_3 ;
  input [1:0]ram_reg_0_63_22_22_i_1;
  input [12:0]a_plus_b_minus_q;
  input [11:0]ram_reg_0_63_22_22_i_1_0;
  input [3:0]ram_reg_0_63_19_19_i_1;
  input [3:0]ram_reg_0_63_15_15_i_1;
  input [1:0]ram_reg_0_63_2_2_i_1;
  input a_plus_b_minus_q_carry__1_i_1__0;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input [5:0]a_plus_b_minus_q_carry__3_i_2__2;
  input i___1_carry_i_5__0_0;
  input i___1_carry_i_6__1;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]\MEM_cnt_reg[0] ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [3:0]\MEM_cnt_reg[0]_10 ;
  wire [2:0]\MEM_cnt_reg[0]_11 ;
  wire [1:0]\MEM_cnt_reg[0]_12 ;
  wire [2:0]\MEM_cnt_reg[0]_13 ;
  wire [3:0]\MEM_cnt_reg[0]_14 ;
  wire [1:0]\MEM_cnt_reg[0]_15 ;
  wire \MEM_cnt_reg[0]_16 ;
  wire [3:0]\MEM_cnt_reg[0]_17 ;
  wire [3:0]\MEM_cnt_reg[0]_18 ;
  wire [3:0]\MEM_cnt_reg[0]_19 ;
  wire [3:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\MEM_cnt_reg[0]_20 ;
  wire [3:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [0:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [3:0]\MEM_cnt_reg[0]_7 ;
  wire [3:0]\MEM_cnt_reg[0]_8 ;
  wire [1:0]\MEM_cnt_reg[0]_9 ;
  wire [11:0]MEM_u_in_1;
  wire [2:0]\NTT_in_u[15] ;
  wire [3:0]\NTT_in_u[19] ;
  wire [1:0]\NTT_in_u[1] ;
  wire [1:0]\NTT_in_u[21] ;
  wire [0:0]\NTT_in_u[2] ;
  wire [22:0]NTT_in_u_IBUF;
  wire [0:0]S;
  wire [0:0]\_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__2_0 ;
  wire [0:0]\_inferred__1/i___1_carry__2_1 ;
  wire \_inferred__1/i___1_carry__2_2 ;
  wire \_inferred__1/i___1_carry__2_3 ;
  wire [12:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__1_i_1__0;
  wire [5:0]a_plus_b_minus_q_carry__3_i_2__2;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__0_i_5__0_0;
  wire i___1_carry__0_i_7__0_0;
  wire i___1_carry__1_i_5__0_0;
  wire i___1_carry__1_i_7__0_0;
  wire [9:0]i___1_carry__4_i_3__0;
  wire i___1_carry__4_i_3__0_0;
  wire i___1_carry_i_4__0_0;
  wire i___1_carry_i_5__0_0;
  wire i___1_carry_i_6__1;
  wire [22:0]in_u_0;
  wire \ma/i___1_carry_i_8_n_0 ;
  wire \ma/out1_carry__0_i_22_n_0 ;
  wire \ma/out1_carry__0_i_23_n_0 ;
  wire \ma/out1_carry_i_21_n_0 ;
  wire \ma/out1_carry_i_22_n_0 ;
  wire \ma/out1_carry_i_23_n_0 ;
  wire [1:0]out1_carry__0_i_12__0;
  wire [12:0]out1_carry__1;
  wire [22:0]out1_carry__1_0;
  wire [15:0]out1_carry__1_1;
  wire [0:0]out1_carry__1_i_15;
  wire [0:0]out1_carry__1_i_18;
  wire [0:0]out1_carry__1_i_19__0_0;
  wire [3:0]ram_reg_0_63_15_15_i_1;
  wire [3:0]ram_reg_0_63_19_19_i_1;
  wire [1:0]ram_reg_0_63_22_22_i_1;
  wire [11:0]ram_reg_0_63_22_22_i_1_0;
  wire [1:0]ram_reg_0_63_2_2_i_1;

  assign \MEM_cnt_reg[0]_0  = out1_carry__1_i_19__0_0;
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12
       (.I0(dout[13]),
        .I1(out1_carry__1_0[13]),
        .I2(i___1_carry__4_i_3__0[8]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(\_inferred__1/i___1_carry__2_3 ),
        .O(\MEM_cnt_reg[0]_10 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6
       (.I0(dout[15]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[15]),
        .O(\MEM_cnt_reg[0]_13 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7
       (.I0(dout[14]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[14]),
        .O(\MEM_cnt_reg[0]_13 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8
       (.I0(dout[12]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[12]),
        .O(\MEM_cnt_reg[0]_13 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2
       (.I0(dout[19]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[19]),
        .O(\MEM_cnt_reg[0]_14 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3
       (.I0(dout[18]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[18]),
        .O(\MEM_cnt_reg[0]_14 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4
       (.I0(dout[17]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[17]),
        .O(\MEM_cnt_reg[0]_14 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5
       (.I0(dout[16]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[16]),
        .O(\MEM_cnt_reg[0]_14 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__0
       (.I0(dout[22]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[22]),
        .O(in_u_0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3
       (.I0(dout[21]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[21]),
        .O(\MEM_cnt_reg[0]_15 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4
       (.I0(dout[20]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[20]),
        .O(\MEM_cnt_reg[0]_15 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__0
       (.I0(dout[22]),
        .I1(out1_carry__1_0[22]),
        .I2(i___1_carry__4_i_3__0[9]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__4_i_3__0_0),
        .O(\MEM_cnt_reg[0]_11 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__5
       (.I0(dout[1]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[1]),
        .O(\MEM_cnt_reg[0]_12 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8
       (.I0(dout[0]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[0]),
        .O(\MEM_cnt_reg[0]_12 [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__0
       (.I0(dout[6]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[6]),
        .I3(out1_carry__1_1[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__0
       (.I0(dout[5]),
        .I1(out1_carry__1_0[5]),
        .I2(i___1_carry__4_i_3__0[3]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_7__0_0),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__0
       (.I0(dout[4]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[4]),
        .I3(out1_carry__1_1[3]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__0
       (.I0(dout[3]),
        .I1(out1_carry__1_0[3]),
        .I2(i___1_carry__4_i_3__0[2]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_4__0_0),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__0
       (.I0(out1_carry__1_1[4]),
        .I1(out1_carry__1_0[6]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(dout[6]),
        .I4(\ma/out1_carry_i_21_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__0
       (.I0(\MEM_cnt_reg[0]_4 [2]),
        .I1(dout[6]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(out1_carry__1_0[6]),
        .I4(out1_carry__1_1[4]),
        .O(\MEM_cnt_reg[0]_8 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__0
       (.I0(out1_carry__1_1[3]),
        .I1(out1_carry__1_0[4]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(dout[4]),
        .I4(\ma/out1_carry_i_22_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__0
       (.I0(\MEM_cnt_reg[0]_4 [0]),
        .I1(dout[4]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(out1_carry__1_0[4]),
        .I4(out1_carry__1_1[3]),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__0
       (.I0(dout[10]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[10]),
        .I3(out1_carry__1_1[6]),
        .O(\MEM_cnt_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__0
       (.I0(dout[9]),
        .I1(out1_carry__1_0[9]),
        .I2(i___1_carry__4_i_3__0[5]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_7__0_0),
        .O(\MEM_cnt_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__0
       (.I0(dout[8]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[8]),
        .I3(out1_carry__1_1[5]),
        .O(\MEM_cnt_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__0
       (.I0(dout[7]),
        .I1(out1_carry__1_0[7]),
        .I2(i___1_carry__4_i_3__0[4]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_5__0_0),
        .O(\MEM_cnt_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__0
       (.I0(out1_carry__1_1[6]),
        .I1(out1_carry__1_0[10]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(dout[10]),
        .I4(\ma/out1_carry__0_i_22_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__0
       (.I0(\MEM_cnt_reg[0]_2 [2]),
        .I1(dout[10]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(out1_carry__1_0[10]),
        .I4(out1_carry__1_1[6]),
        .O(\MEM_cnt_reg[0]_7 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__0
       (.I0(out1_carry__1_1[5]),
        .I1(out1_carry__1_0[8]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(dout[8]),
        .I4(\ma/out1_carry__0_i_23_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__0
       (.I0(\MEM_cnt_reg[0]_2 [0]),
        .I1(dout[8]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(out1_carry__1_0[8]),
        .I4(out1_carry__1_1[5]),
        .O(\MEM_cnt_reg[0]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_12__6
       (.I0(dout[15]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[15]),
        .O(in_u_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__0
       (.I0(dout[12]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[12]),
        .O(in_u_0[12]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__0
       (.I0(dout[13]),
        .I1(out1_carry__1_0[13]),
        .I2(i___1_carry__4_i_3__0[8]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(\_inferred__1/i___1_carry__2_3 ),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__0
       (.I0(dout[11]),
        .I1(out1_carry__1_0[11]),
        .I2(i___1_carry__4_i_3__0[6]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_5__0_0),
        .O(\MEM_cnt_reg[0]_6 [0]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__0
       (.I0(\MEM_cnt_reg[0]_6 [1]),
        .I1(CO),
        .I2(\_inferred__1/i___1_carry__2_2 ),
        .O(out1_carry__0_i_12__0[1]));
  LUT6 #(
    .INIT(64'hEAFF15001500EAFF)) 
    i___1_carry__2_i_8
       (.I0(\_inferred__1/i___1_carry__2_0 ),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(\_inferred__1/i___1_carry__2_1 ),
        .I3(in_u_0[11]),
        .I4(in_u_0[12]),
        .I5(out1_carry__1[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__1
       (.I0(dout[12]),
        .I1(out1_carry__1_0[12]),
        .I2(i___1_carry__4_i_3__0[7]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(a_plus_b_minus_q_carry__1_i_1__0),
        .I5(\MEM_cnt_reg[0]_6 [0]),
        .O(out1_carry__0_i_12__0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_9__6
       (.I0(dout[13]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[13]),
        .O(in_u_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_12__0
       (.I0(dout[19]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[19]),
        .O(in_u_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_13__0
       (.I0(dout[17]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[17]),
        .O(in_u_0[17]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6
       (.I0(in_u_0[16]),
        .I1(out1_carry__1[6]),
        .I2(out1_carry__1[8]),
        .I3(in_u_0[18]),
        .I4(in_u_0[17]),
        .I5(out1_carry__1[7]),
        .O(out1_carry__1_i_18));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5
       (.I0(in_u_0[18]),
        .I1(out1_carry__1[8]),
        .I2(out1_carry__1[10]),
        .I3(in_u_0[20]),
        .I4(in_u_0[19]),
        .I5(out1_carry__1[9]),
        .O(out1_carry__1_i_15));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_8__0
       (.I0(dout[21]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[21]),
        .O(in_u_0[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1
       (.I0(NTT_in_u_IBUF[2]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[2]),
        .I3(out1_carry__1[2]),
        .O(\NTT_in_u[2] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__0
       (.I0(dout[2]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[2]),
        .I3(out1_carry__1_1[2]),
        .O(\MEM_cnt_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__0
       (.I0(out1_carry__1_1[2]),
        .I1(out1_carry__1_0[2]),
        .I2(\_inferred__1/i___1_carry__2 ),
        .I3(dout[2]),
        .I4(\ma/out1_carry_i_23_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [1]));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__0
       (.I0(dout[1]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[1]),
        .I3(CO),
        .I4(out1_carry__1_1[1]),
        .I5(\ma/i___1_carry_i_8_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry_i_8__0
       (.I0(dout[1]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[1]),
        .O(in_u_0[1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10 
       (.I0(dout[11]),
        .I1(out1_carry__1_0[11]),
        .I2(i___1_carry__4_i_3__0[6]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_5__0_0),
        .O(\MEM_cnt_reg[0]_18 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11 
       (.I0(dout[10]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[10]),
        .I3(out1_carry__1_1[6]),
        .O(\MEM_cnt_reg[0]_18 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12 
       (.I0(dout[9]),
        .I1(out1_carry__1_0[9]),
        .I2(i___1_carry__4_i_3__0[5]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_7__0_0),
        .O(\MEM_cnt_reg[0]_18 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13 
       (.I0(dout[8]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[8]),
        .I3(out1_carry__1_1[5]),
        .O(\MEM_cnt_reg[0]_18 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10 
       (.I0(NTT_in_u_IBUF[14]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[14]),
        .I3(out1_carry__1[4]),
        .O(\NTT_in_u[15] [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__0 
       (.I0(dout[15]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[15]),
        .I3(out1_carry__1_1[8]),
        .O(\MEM_cnt_reg[0]_10 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11 
       (.I0(dout[14]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[14]),
        .I3(out1_carry__1_1[7]),
        .O(\MEM_cnt_reg[0]_10 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_12 
       (.I0(NTT_in_u_IBUF[12]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[12]),
        .I3(out1_carry__1[3]),
        .O(\NTT_in_u[15] [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13 
       (.I0(dout[12]),
        .I1(out1_carry__1_0[12]),
        .I2(i___1_carry__4_i_3__0[7]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(a_plus_b_minus_q_carry__1_i_1__0),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_9 
       (.I0(NTT_in_u_IBUF[15]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[15]),
        .I3(out1_carry__1[5]),
        .O(\NTT_in_u[15] [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6 
       (.I0(NTT_in_u_IBUF[19]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[19]),
        .I3(out1_carry__1[9]),
        .O(\NTT_in_u[19] [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__0 
       (.I0(dout[19]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[19]),
        .I3(out1_carry__1_1[12]),
        .O(\MEM_cnt_reg[0]_17 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7 
       (.I0(NTT_in_u_IBUF[18]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[18]),
        .I3(out1_carry__1[8]),
        .O(\NTT_in_u[19] [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__0 
       (.I0(dout[18]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[18]),
        .I3(out1_carry__1_1[11]),
        .O(\MEM_cnt_reg[0]_17 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8 
       (.I0(NTT_in_u_IBUF[17]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[17]),
        .I3(out1_carry__1[7]),
        .O(\NTT_in_u[19] [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__0 
       (.I0(dout[17]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[17]),
        .I3(out1_carry__1_1[10]),
        .O(\MEM_cnt_reg[0]_17 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9 
       (.I0(NTT_in_u_IBUF[16]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[16]),
        .I3(out1_carry__1[6]),
        .O(\NTT_in_u[19] [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__0 
       (.I0(dout[16]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[16]),
        .I3(out1_carry__1_1[9]),
        .O(\MEM_cnt_reg[0]_17 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6 
       (.I0(NTT_in_u_IBUF[21]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[21]),
        .I3(out1_carry__1[11]),
        .O(\NTT_in_u[21] [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__0 
       (.I0(dout[21]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[21]),
        .I3(out1_carry__1_1[14]),
        .O(\MEM_cnt_reg[0]_11 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7 
       (.I0(NTT_in_u_IBUF[20]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[20]),
        .I3(out1_carry__1[10]),
        .O(\NTT_in_u[21] [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__0 
       (.I0(dout[20]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[20]),
        .I3(out1_carry__1_1[13]),
        .O(\MEM_cnt_reg[0]_11 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_11 
       (.I0(NTT_in_u_IBUF[1]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[1]),
        .I3(out1_carry__1[1]),
        .O(\NTT_in_u[1] [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__0 
       (.I0(dout[3]),
        .I1(out1_carry__1_0[3]),
        .I2(i___1_carry__4_i_3__0[2]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_4__0_0),
        .O(\MEM_cnt_reg[0]_20 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_12 
       (.I0(NTT_in_u_IBUF[0]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[0]),
        .I3(out1_carry__1[0]),
        .O(\NTT_in_u[1] [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__0 
       (.I0(dout[2]),
        .I1(out1_carry__1_0[2]),
        .I2(i___1_carry__4_i_3__0[1]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_5__0_0),
        .O(\MEM_cnt_reg[0]_20 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__0 
       (.I0(dout[1]),
        .I1(out1_carry__1_0[1]),
        .I2(i___1_carry__4_i_3__0[0]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_6__1),
        .O(\MEM_cnt_reg[0]_20 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__0 
       (.I0(dout[0]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[0]),
        .I3(out1_carry__1_1[0]),
        .O(\MEM_cnt_reg[0]_20 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19 
       (.I0(dout[7]),
        .I1(out1_carry__1_0[7]),
        .I2(i___1_carry__4_i_3__0[4]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_5__0_0),
        .O(\MEM_cnt_reg[0]_19 [3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20 
       (.I0(dout[6]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[6]),
        .I3(out1_carry__1_1[4]),
        .O(\MEM_cnt_reg[0]_19 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21 
       (.I0(dout[5]),
        .I1(out1_carry__1_0[5]),
        .I2(i___1_carry__4_i_3__0[3]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_7__0_0),
        .O(\MEM_cnt_reg[0]_19 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22 
       (.I0(dout[4]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[4]),
        .I3(out1_carry__1_1[3]),
        .O(\MEM_cnt_reg[0]_19 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8 
       (.I0(dout[2]),
        .I1(out1_carry__1_0[2]),
        .I2(i___1_carry__4_i_3__0[1]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_5__0_0),
        .O(\ma/i___1_carry_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22 
       (.I0(dout[11]),
        .I1(out1_carry__1_0[11]),
        .I2(i___1_carry__4_i_3__0[6]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_5__0_0),
        .O(\ma/out1_carry__0_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23 
       (.I0(dout[9]),
        .I1(out1_carry__1_0[9]),
        .I2(i___1_carry__4_i_3__0[5]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__1_i_7__0_0),
        .O(\ma/out1_carry__0_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21 
       (.I0(dout[7]),
        .I1(out1_carry__1_0[7]),
        .I2(i___1_carry__4_i_3__0[4]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_5__0_0),
        .O(\ma/out1_carry_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22 
       (.I0(dout[5]),
        .I1(out1_carry__1_0[5]),
        .I2(i___1_carry__4_i_3__0[3]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__0_i_7__0_0),
        .O(\ma/out1_carry_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23 
       (.I0(dout[3]),
        .I1(out1_carry__1_0[3]),
        .I2(i___1_carry__4_i_3__0[2]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_4__0_0),
        .O(\ma/out1_carry_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24 
       (.I0(dout[1]),
        .I1(out1_carry__1_0[1]),
        .I2(i___1_carry__4_i_3__0[0]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry_i_6__1),
        .O(\MEM_cnt_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__0
       (.I0(dout[14]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[14]),
        .O(in_u_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_16__6
       (.I0(dout[10]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[10]),
        .O(in_u_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_19__6
       (.I0(dout[11]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[11]),
        .O(in_u_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_22__0
       (.I0(dout[8]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[8]),
        .O(in_u_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_25__2
       (.I0(dout[9]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[9]),
        .O(in_u_0[9]));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__1
       (.I0(dout[12]),
        .I1(out1_carry__1_0[12]),
        .I2(i___1_carry__4_i_3__0[7]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(a_plus_b_minus_q_carry__1_i_1__0),
        .I5(\MEM_cnt_reg[0]_6 [1]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__0
       (.I0(\ma/out1_carry__0_i_22_n_0 ),
        .I1(out1_carry__1_1[6]),
        .I2(out1_carry__1_0[10]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(dout[10]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__0
       (.I0(\ma/out1_carry__0_i_23_n_0 ),
        .I1(out1_carry__1_1[5]),
        .I2(out1_carry__1_0[8]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(dout[8]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1
       (.I0(NTT_in_u_IBUF[22]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(dout[22]),
        .I3(out1_carry__1[12]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__0
       (.I0(dout[20]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[20]),
        .O(in_u_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__0
       (.I0(dout[18]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[18]),
        .O(in_u_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__0
       (.I0(dout[16]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[16]),
        .O(in_u_0[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__0
       (.I0(dout[22]),
        .I1(out1_carry__1_0[22]),
        .I2(i___1_carry__4_i_3__0[9]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(i___1_carry__4_i_3__0_0),
        .O(out1_carry__1_i_19__0_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__0
       (.I0(dout[22]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[22]),
        .I3(out1_carry__1_1[15]),
        .O(\MEM_cnt_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_11__6
       (.I0(dout[6]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[6]),
        .O(in_u_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_14__6
       (.I0(dout[7]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[7]),
        .O(in_u_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_17__6
       (.I0(dout[4]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[4]),
        .O(in_u_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_20__6
       (.I0(dout[5]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[5]),
        .O(in_u_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_22__0
       (.I0(dout[2]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[2]),
        .O(in_u_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_25__6
       (.I0(dout[3]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[3]),
        .O(in_u_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_27__1
       (.I0(dout[0]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(NTT_in_u_IBUF[0]),
        .O(in_u_0[0]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__0
       (.I0(\ma/out1_carry_i_21_n_0 ),
        .I1(out1_carry__1_1[4]),
        .I2(out1_carry__1_0[6]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(dout[6]),
        .O(\MEM_cnt_reg[0]_3 [3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__0
       (.I0(\ma/out1_carry_i_22_n_0 ),
        .I1(out1_carry__1_1[3]),
        .I2(out1_carry__1_0[4]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(dout[4]),
        .O(\MEM_cnt_reg[0]_3 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__0
       (.I0(\ma/out1_carry_i_23_n_0 ),
        .I1(out1_carry__1_1[2]),
        .I2(out1_carry__1_0[2]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(dout[2]),
        .O(\MEM_cnt_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__1
       (.I0(dout[0]),
        .I1(\_inferred__1/i___1_carry__2 ),
        .I2(out1_carry__1_0[0]),
        .I3(out1_carry__1_1[0]),
        .I4(\MEM_cnt_reg[0]_16 ),
        .O(\MEM_cnt_reg[0]_3 [0]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_0_0
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_10_10
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_11_11
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_12_12
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_12_12_i_2__0
       (.I0(ram_reg_0_63_15_15_i_1[0]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[2]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[2]),
        .O(MEM_u_in_1[2]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_13_13
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_13_13_i_2__0
       (.I0(ram_reg_0_63_15_15_i_1[1]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[3]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[3]),
        .O(MEM_u_in_1[3]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_14_14
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_14_14_i_2__0
       (.I0(ram_reg_0_63_15_15_i_1[2]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[4]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[4]),
        .O(MEM_u_in_1[4]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_15_15
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_15_15_i_2__0
       (.I0(ram_reg_0_63_15_15_i_1[3]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[5]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[5]),
        .O(MEM_u_in_1[5]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_16_16
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_16_16_i_2__0
       (.I0(ram_reg_0_63_19_19_i_1[0]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[6]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[6]),
        .O(MEM_u_in_1[6]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_17_17
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_17_17_i_2__0
       (.I0(ram_reg_0_63_19_19_i_1[1]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[7]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[7]),
        .O(MEM_u_in_1[7]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_18_18
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_18_18_i_2__0
       (.I0(ram_reg_0_63_19_19_i_1[2]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[8]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[8]),
        .O(MEM_u_in_1[8]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_19_19
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_19_19_i_2__0
       (.I0(ram_reg_0_63_19_19_i_1[3]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[9]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[9]),
        .O(MEM_u_in_1[9]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_1_1
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_1_1_i_2__0
       (.I0(ram_reg_0_63_2_2_i_1[0]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[0]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[0]),
        .O(MEM_u_in_1[0]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_20_20
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_21_21
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_21_21_i_2__0
       (.I0(ram_reg_0_63_22_22_i_1[0]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[10]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[10]),
        .O(MEM_u_in_1[10]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_22_22
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_22_22_i_2__0
       (.I0(ram_reg_0_63_22_22_i_1[1]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[11]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[11]),
        .O(MEM_u_in_1[11]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_2_2
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_2_2_i_2__0
       (.I0(ram_reg_0_63_2_2_i_1[1]),
        .I1(a_plus_b_minus_q[12]),
        .I2(a_plus_b_minus_q[1]),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(ram_reg_0_63_22_22_i_1_0[1]),
        .O(MEM_u_in_1[1]));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_3_3
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_4_4
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_5_5
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_6_6
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_7_7
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_8_8
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "1472" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S #(
    .INIT(64'h0000000000000000)) 
    ram_reg_0_63_9_9
       (.A0(a_plus_b_minus_q_carry__3_i_2__2[0]),
        .A1(a_plus_b_minus_q_carry__3_i_2__2[1]),
        .A2(a_plus_b_minus_q_carry__3_i_2__2[2]),
        .A3(a_plus_b_minus_q_carry__3_i_2__2[3]),
        .A4(a_plus_b_minus_q_carry__3_i_2__2[4]),
        .A5(a_plus_b_minus_q_carry__3_i_2__2[5]),
        .D(din[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized0
   (\MEM_cnt_reg[0] ,
    din,
    clk_IBUF_BUFG,
    in_d,
    a_mul_b,
    MEM_u_in_2,
    switch_2,
    ram_reg_0_31_20_20_0);
  output [22:0]\MEM_cnt_reg[0] ;
  output [22:0]din;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [4:0]a_mul_b;
  input [20:0]MEM_u_in_2;
  input switch_2;
  input [1:0]ram_reg_0_31_20_20_0;

  wire [22:0]\MEM_cnt_reg[0] ;
  wire [20:0]MEM_u_in_2;
  wire [4:0]a_mul_b;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]in_d;
  wire [1:0]ram_reg_0_31_20_20_0;
  wire switch_2;

  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_0_0
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[0]),
        .O(\MEM_cnt_reg[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_0_0_i_1
       (.I0(\MEM_cnt_reg[0] [0]),
        .I1(ram_reg_0_31_20_20_0[0]),
        .I2(switch_2),
        .O(din[0]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_10_10
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[10]),
        .O(\MEM_cnt_reg[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_10_10_i_1
       (.I0(\MEM_cnt_reg[0] [10]),
        .I1(MEM_u_in_2[9]),
        .I2(switch_2),
        .O(din[10]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_11_11
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[11]),
        .O(\MEM_cnt_reg[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_11_11_i_1
       (.I0(\MEM_cnt_reg[0] [11]),
        .I1(MEM_u_in_2[10]),
        .I2(switch_2),
        .O(din[11]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_12_12
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[12]),
        .O(\MEM_cnt_reg[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_12_12_i_1
       (.I0(\MEM_cnt_reg[0] [12]),
        .I1(MEM_u_in_2[11]),
        .I2(switch_2),
        .O(din[12]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_13_13
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[13]),
        .O(\MEM_cnt_reg[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_13_13_i_1
       (.I0(\MEM_cnt_reg[0] [13]),
        .I1(MEM_u_in_2[12]),
        .I2(switch_2),
        .O(din[13]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_14_14
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[14]),
        .O(\MEM_cnt_reg[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_14_14_i_1
       (.I0(\MEM_cnt_reg[0] [14]),
        .I1(MEM_u_in_2[13]),
        .I2(switch_2),
        .O(din[14]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_15_15
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[15]),
        .O(\MEM_cnt_reg[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_15_15_i_1
       (.I0(\MEM_cnt_reg[0] [15]),
        .I1(MEM_u_in_2[14]),
        .I2(switch_2),
        .O(din[15]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_16_16
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[16]),
        .O(\MEM_cnt_reg[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_16_16_i_1
       (.I0(\MEM_cnt_reg[0] [16]),
        .I1(MEM_u_in_2[15]),
        .I2(switch_2),
        .O(din[16]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_17_17
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[17]),
        .O(\MEM_cnt_reg[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_17_17_i_1
       (.I0(\MEM_cnt_reg[0] [17]),
        .I1(MEM_u_in_2[16]),
        .I2(switch_2),
        .O(din[17]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_18_18
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[18]),
        .O(\MEM_cnt_reg[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_18_18_i_1
       (.I0(\MEM_cnt_reg[0] [18]),
        .I1(MEM_u_in_2[17]),
        .I2(switch_2),
        .O(din[18]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_19_19
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[19]),
        .O(\MEM_cnt_reg[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_19_19_i_1
       (.I0(\MEM_cnt_reg[0] [19]),
        .I1(MEM_u_in_2[18]),
        .I2(switch_2),
        .O(din[19]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_1_1
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[1]),
        .O(\MEM_cnt_reg[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_1_1_i_1
       (.I0(\MEM_cnt_reg[0] [1]),
        .I1(MEM_u_in_2[0]),
        .I2(switch_2),
        .O(din[1]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_20_20
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[20]),
        .O(\MEM_cnt_reg[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_20_20_i_1
       (.I0(\MEM_cnt_reg[0] [20]),
        .I1(ram_reg_0_31_20_20_0[1]),
        .I2(switch_2),
        .O(din[20]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_21_21
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[21]),
        .O(\MEM_cnt_reg[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_21_21_i_1
       (.I0(\MEM_cnt_reg[0] [21]),
        .I1(MEM_u_in_2[19]),
        .I2(switch_2),
        .O(din[21]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_22_22
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[22]),
        .O(\MEM_cnt_reg[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_22_22_i_1
       (.I0(\MEM_cnt_reg[0] [22]),
        .I1(MEM_u_in_2[20]),
        .I2(switch_2),
        .O(din[22]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_2_2
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[2]),
        .O(\MEM_cnt_reg[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_2_2_i_1
       (.I0(\MEM_cnt_reg[0] [2]),
        .I1(MEM_u_in_2[1]),
        .I2(switch_2),
        .O(din[2]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_3_3
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[3]),
        .O(\MEM_cnt_reg[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_3_3_i_1
       (.I0(\MEM_cnt_reg[0] [3]),
        .I1(MEM_u_in_2[2]),
        .I2(switch_2),
        .O(din[3]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_4_4
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[4]),
        .O(\MEM_cnt_reg[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_4_4_i_1
       (.I0(\MEM_cnt_reg[0] [4]),
        .I1(MEM_u_in_2[3]),
        .I2(switch_2),
        .O(din[4]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_5_5
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[5]),
        .O(\MEM_cnt_reg[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_5_5_i_1
       (.I0(\MEM_cnt_reg[0] [5]),
        .I1(MEM_u_in_2[4]),
        .I2(switch_2),
        .O(din[5]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_6_6
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[6]),
        .O(\MEM_cnt_reg[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_6_6_i_1
       (.I0(\MEM_cnt_reg[0] [6]),
        .I1(MEM_u_in_2[5]),
        .I2(switch_2),
        .O(din[6]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_7_7
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[7]),
        .O(\MEM_cnt_reg[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_7_7_i_1
       (.I0(\MEM_cnt_reg[0] [7]),
        .I1(MEM_u_in_2[6]),
        .I2(switch_2),
        .O(din[7]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_8_8
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[8]),
        .O(\MEM_cnt_reg[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_8_8_i_1
       (.I0(\MEM_cnt_reg[0] [8]),
        .I1(MEM_u_in_2[7]),
        .I2(switch_2),
        .O(din[8]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_9_9
       (.A0(a_mul_b[0]),
        .A1(a_mul_b[1]),
        .A2(a_mul_b[2]),
        .A3(a_mul_b[3]),
        .A4(a_mul_b[4]),
        .D(in_d[9]),
        .O(\MEM_cnt_reg[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_31_9_9_i_1
       (.I0(\MEM_cnt_reg[0] [9]),
        .I1(MEM_u_in_2[8]),
        .I2(switch_2),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized0_12
   (out1_carry__1_i_12__0,
    \MEM_cnt_reg[0] ,
    out_u_1,
    \MEM_cnt_reg[0]_0 ,
    out1_carry__1_i_13__0,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    dout,
    out1_carry__1_i_19__1_0,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \ma/a_plus_b_minus_q_carry__3_i_7__1_0 ,
    MEM_u_in_2,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    S,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    \_inferred__1/i___1_carry__4 ,
    \_inferred__1/i___1_carry__4_0 ,
    out1_carry__0_i_20__0,
    a_plus_b_minus_q,
    a_mul_b_i_34__0,
    i___1_carry__1_i_11,
    out1_carry__1,
    out1_carry__1_0,
    out1_carry__1_1,
    CO,
    DI,
    i___1_carry__4_i_3__1,
    i___1_carry__4_i_3__1_0,
    ram_reg_0_31_22_22_i_1,
    ram_reg_0_31_22_22_i_1_0,
    ram_reg_0_31_19_19_i_1,
    ram_reg_0_31_15_15_i_1,
    ram_reg_0_31_11_11_i_1,
    ram_reg_0_31_7_7_i_1,
    ram_reg_0_31_3_3_i_1,
    a_plus_b_minus_q_carry__3_i_1__0,
    clk_IBUF_BUFG,
    din,
    out1_carry__1_i_1__0);
  output [2:0]out1_carry__1_i_12__0;
  output \MEM_cnt_reg[0] ;
  output [7:0]out_u_1;
  output \MEM_cnt_reg[0]_0 ;
  output [3:0]out1_carry__1_i_13__0;
  output \MEM_cnt_reg[0]_1 ;
  output [16:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [22:0]dout;
  output [0:0]out1_carry__1_i_19__1_0;
  output \MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [0:0]\MEM_cnt_reg[0]_7 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__1_0 ;
  output [20:0]MEM_u_in_2;
  output [1:0]\MEM_cnt_reg[0]_8 ;
  output [1:0]\MEM_cnt_reg[0]_9 ;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [2:0]\MEM_cnt_reg[0]_11 ;
  output [3:0]\MEM_cnt_reg[0]_12 ;
  output [1:0]\MEM_cnt_reg[0]_13 ;
  output [3:0]S;
  output [1:0]\MEM_cnt_reg[0]_14 ;
  output [1:0]\MEM_cnt_reg[0]_15 ;
  output [1:0]\MEM_cnt_reg[0]_16 ;
  output [0:0]\MEM_cnt_reg[0]_17 ;
  input [7:0]\_inferred__1/i___1_carry__4 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [0:0]out1_carry__0_i_20__0;
  input [8:0]a_plus_b_minus_q;
  input [2:0]a_mul_b_i_34__0;
  input [3:0]i___1_carry__1_i_11;
  input [0:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [14:0]out1_carry__1_1;
  input [0:0]CO;
  input [2:0]DI;
  input [0:0]i___1_carry__4_i_3__1;
  input i___1_carry__4_i_3__1_0;
  input [21:0]ram_reg_0_31_22_22_i_1;
  input [12:0]ram_reg_0_31_22_22_i_1_0;
  input [3:0]ram_reg_0_31_19_19_i_1;
  input [3:0]ram_reg_0_31_15_15_i_1;
  input [3:0]ram_reg_0_31_11_11_i_1;
  input [3:0]ram_reg_0_31_7_7_i_1;
  input [2:0]ram_reg_0_31_3_3_i_1;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__0;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input [4:0]out1_carry__1_i_1__0;

  wire [0:0]CO;
  wire [2:0]DI;
  wire \MEM_cnt_reg[0] ;
  wire \MEM_cnt_reg[0]_0 ;
  wire \MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [2:0]\MEM_cnt_reg[0]_11 ;
  wire [3:0]\MEM_cnt_reg[0]_12 ;
  wire [1:0]\MEM_cnt_reg[0]_13 ;
  wire [1:0]\MEM_cnt_reg[0]_14 ;
  wire [1:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_16 ;
  wire [0:0]\MEM_cnt_reg[0]_17 ;
  wire [16:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [0:0]\MEM_cnt_reg[0]_7 ;
  wire [1:0]\MEM_cnt_reg[0]_8 ;
  wire [1:0]\MEM_cnt_reg[0]_9 ;
  wire [20:0]MEM_u_in_2;
  wire [3:0]S;
  wire [7:0]\_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [2:0]a_mul_b_i_34__0;
  wire [8:0]a_plus_b_minus_q;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__0;
  wire a_plus_b_minus_q_carry__3_i_5__1_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [3:0]i___1_carry__1_i_11;
  wire [0:0]i___1_carry__4_i_3__1;
  wire i___1_carry__4_i_3__1_0;
  wire [21:17]in_u_1;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__1_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__1_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__1_n_0 ;
  wire [0:0]out1_carry__0_i_20__0;
  wire [0:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [14:0]out1_carry__1_1;
  wire [2:0]out1_carry__1_i_12__0;
  wire [3:0]out1_carry__1_i_13__0;
  wire [0:0]out1_carry__1_i_19__1_0;
  wire [4:0]out1_carry__1_i_1__0;
  wire [7:0]out_u_1;
  wire [3:0]ram_reg_0_31_11_11_i_1;
  wire [3:0]ram_reg_0_31_15_15_i_1;
  wire [3:0]ram_reg_0_31_19_19_i_1;
  wire [21:0]ram_reg_0_31_22_22_i_1;
  wire [12:0]ram_reg_0_31_22_22_i_1_0;
  wire [2:0]ram_reg_0_31_3_3_i_1;
  wire [3:0]ram_reg_0_31_7_7_i_1;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__1_CO_UNCONNECTED;

  assign \MEM_cnt_reg[0]_4  = out1_carry__1_i_19__1_0;
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6__0
       (.I0(dout[11]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[11]),
        .O(\MEM_cnt_reg[0]_2 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7
       (.I0(dout[10]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[10]),
        .O(\MEM_cnt_reg[0]_10 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8__0
       (.I0(dout[9]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[9]),
        .O(\MEM_cnt_reg[0]_2 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9
       (.I0(dout[8]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[8]),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__0
       (.I0(dout[15]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[15]),
        .O(\MEM_cnt_reg[0]_11 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__0
       (.I0(dout[14]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[14]),
        .O(\MEM_cnt_reg[0]_11 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__0
       (.I0(dout[13]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[13]),
        .O(\MEM_cnt_reg[0]_11 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9__0
       (.I0(dout[12]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[12]),
        .O(\MEM_cnt_reg[0]_2 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__0
       (.I0(dout[19]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[19]),
        .O(\MEM_cnt_reg[0]_12 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__0
       (.I0(dout[18]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[18]),
        .O(\MEM_cnt_reg[0]_12 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__0
       (.I0(dout[17]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[17]),
        .O(\MEM_cnt_reg[0]_12 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__0
       (.I0(dout[16]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[16]),
        .O(\MEM_cnt_reg[0]_12 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__1
       (.CI(CO),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__1_0 ),
        .S({1'b1,a_plus_b_minus_q_carry__3_i_5__1_n_0,\ma/a_plus_b_minus_q_carry__3_i_6__1_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__1_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__2
       (.I0(dout[22]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[22]),
        .O(\MEM_cnt_reg[0]_2 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__0
       (.I0(dout[21]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[21]),
        .O(\MEM_cnt_reg[0]_13 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__0
       (.I0(dout[20]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[20]),
        .O(\MEM_cnt_reg[0]_13 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__1
       (.I0(dout[22]),
        .I1(out1_carry__1_0[14]),
        .I2(i___1_carry__4_i_3__1),
        .I3(out1_carry__1),
        .I4(i___1_carry__4_i_3__1_0),
        .O(a_plus_b_minus_q_carry__3_i_5__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10
       (.I0(dout[0]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[0]),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15__0
       (.I0(dout[7]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[7]),
        .O(\MEM_cnt_reg[0]_2 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16
       (.I0(dout[6]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[6]),
        .O(\MEM_cnt_reg[0]_9 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17__0
       (.I0(dout[5]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[5]),
        .O(\MEM_cnt_reg[0]_2 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18
       (.I0(dout[4]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[4]),
        .O(\MEM_cnt_reg[0]_9 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__0
       (.I0(dout[3]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[3]),
        .O(\MEM_cnt_reg[0]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__0
       (.I0(dout[2]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[2]),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9__0
       (.I0(dout[1]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[1]),
        .O(\MEM_cnt_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_14
       (.I0(i___1_carry__1_i_11[1]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[1]),
        .O(out_u_1[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__1
       (.I0(dout[6]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[3]),
        .I3(out1_carry__1_1[3]),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__1
       (.I0(dout[4]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[2]),
        .I3(out1_carry__1_1[2]),
        .O(\MEM_cnt_reg[0]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_14
       (.I0(a_mul_b_i_34__0[1]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[5]),
        .O(out_u_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_16
       (.I0(i___1_carry__1_i_11[3]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[3]),
        .O(out_u_1[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__1
       (.I0(dout[10]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[5]),
        .I3(out1_carry__1_1[5]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__1
       (.I0(dout[8]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[4]),
        .I3(out1_carry__1_1[4]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__2
       (.I0(dout[15]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[15]),
        .O(\MEM_cnt_reg[0]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__1
       (.I0(dout[13]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[13]),
        .O(\MEM_cnt_reg[0]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__2
       (.I0(dout[19]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[19]),
        .O(in_u_1[19]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__0
       (.I0(in_u_1[17]),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(\_inferred__1/i___1_carry__4 [5]),
        .I3(in_u_1[19]),
        .I4(\MEM_cnt_reg[0]_0 ),
        .I5(\_inferred__1/i___1_carry__4 [4]),
        .O(out1_carry__1_i_13__0[3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__0
       (.I0(\MEM_cnt_reg[0]_1 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(\_inferred__1/i___1_carry__4 [4]),
        .I3(\MEM_cnt_reg[0]_0 ),
        .I4(in_u_1[17]),
        .I5(\_inferred__1/i___1_carry__4 [3]),
        .O(out1_carry__1_i_13__0[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__0
       (.I0(\MEM_cnt_reg[0]_2 [15]),
        .I1(\_inferred__1/i___1_carry__4 [1]),
        .I2(\_inferred__1/i___1_carry__4 [3]),
        .I3(in_u_1[17]),
        .I4(\MEM_cnt_reg[0]_1 ),
        .I5(\_inferred__1/i___1_carry__4 [2]),
        .O(out1_carry__1_i_13__0[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__0
       (.I0(\MEM_cnt_reg[0]_2 [14]),
        .I1(\_inferred__1/i___1_carry__4 [0]),
        .I2(\_inferred__1/i___1_carry__4 [2]),
        .I3(\MEM_cnt_reg[0]_1 ),
        .I4(\MEM_cnt_reg[0]_2 [15]),
        .I5(\_inferred__1/i___1_carry__4 [1]),
        .O(out1_carry__1_i_13__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__2
       (.I0(dout[17]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[17]),
        .O(in_u_1[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__0
       (.I0(\MEM_cnt_reg[0] ),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(\_inferred__1/i___1_carry__4_0 ),
        .I3(in_u_1[21]),
        .I4(\_inferred__1/i___1_carry__4 [7]),
        .O(out1_carry__1_i_12__0[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__0
       (.I0(in_u_1[19]),
        .I1(\_inferred__1/i___1_carry__4 [5]),
        .I2(\_inferred__1/i___1_carry__4 [7]),
        .I3(in_u_1[21]),
        .I4(\MEM_cnt_reg[0] ),
        .I5(\_inferred__1/i___1_carry__4 [6]),
        .O(out1_carry__1_i_12__0[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__0
       (.I0(\MEM_cnt_reg[0]_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(\_inferred__1/i___1_carry__4 [6]),
        .I3(\MEM_cnt_reg[0] ),
        .I4(in_u_1[19]),
        .I5(\_inferred__1/i___1_carry__4 [5]),
        .O(out1_carry__1_i_12__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__2
       (.I0(dout[21]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[21]),
        .O(in_u_1[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__1
       (.I0(dout[2]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[1]),
        .I3(out1_carry__1_1[1]),
        .O(\MEM_cnt_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11__0 
       (.I0(dout[10]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[5]),
        .I3(out1_carry__1_1[5]),
        .O(\MEM_cnt_reg[0]_15 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13__0 
       (.I0(dout[8]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[4]),
        .I3(out1_carry__1_1[4]),
        .O(\MEM_cnt_reg[0]_15 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__1 
       (.I0(dout[15]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[7]),
        .I3(out1_carry__1_1[7]),
        .O(\MEM_cnt_reg[0]_14 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11__0 
       (.I0(dout[14]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[6]),
        .I3(out1_carry__1_1[6]),
        .O(\MEM_cnt_reg[0]_14 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__1 
       (.I0(dout[19]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[11]),
        .I3(out1_carry__1_1[11]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__1 
       (.I0(dout[18]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[10]),
        .I3(out1_carry__1_1[10]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__1 
       (.I0(dout[17]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[9]),
        .I3(out1_carry__1_1[9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__1 
       (.I0(dout[16]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[8]),
        .I3(out1_carry__1_1[8]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__1 
       (.I0(dout[21]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[13]),
        .I3(out1_carry__1_1[13]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__1 
       (.I0(dout[20]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[12]),
        .I3(out1_carry__1_1[12]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__1 
       (.I0(dout[0]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[0]),
        .I3(out1_carry__1_1[0]),
        .O(\MEM_cnt_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20__0 
       (.I0(dout[6]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[3]),
        .I3(out1_carry__1_1[3]),
        .O(\MEM_cnt_reg[0]_16 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22__0 
       (.I0(dout[4]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[2]),
        .I3(out1_carry__1_1[2]),
        .O(\MEM_cnt_reg[0]_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__2
       (.I0(dout[14]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[14]),
        .O(\MEM_cnt_reg[0]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__2
       (.I0(dout[10]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[10]),
        .O(\MEM_cnt_reg[0]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__2
       (.I0(dout[8]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[8]),
        .O(\MEM_cnt_reg[0]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_25
       (.I0(out1_carry__0_i_20__0),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[7]),
        .O(out_u_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__2
       (.I0(dout[20]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[20]),
        .O(\MEM_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__2
       (.I0(dout[18]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[18]),
        .O(\MEM_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__2
       (.I0(dout[16]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[16]),
        .O(\MEM_cnt_reg[0]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__1
       (.I0(dout[22]),
        .I1(out1_carry__1_0[14]),
        .I2(i___1_carry__4_i_3__1),
        .I3(out1_carry__1),
        .I4(i___1_carry__4_i_3__1_0),
        .O(out1_carry__1_i_19__1_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__1
       (.I0(dout[22]),
        .I1(out1_carry__1),
        .I2(out1_carry__1_0[14]),
        .I3(out1_carry__1_1[14]),
        .O(\MEM_cnt_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__2
       (.I0(dout[6]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[6]),
        .O(\MEM_cnt_reg[0]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__2
       (.I0(dout[4]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[4]),
        .O(\MEM_cnt_reg[0]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__2
       (.I0(dout[2]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[2]),
        .O(\MEM_cnt_reg[0]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__2
       (.I0(dout[0]),
        .I1(out1_carry__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__0[0]),
        .O(\MEM_cnt_reg[0]_2 [0]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_0_0
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_10_10
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_10_10_i_2__0
       (.I0(ram_reg_0_31_11_11_i_1[2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[9]),
        .I3(out1_carry__1),
        .I4(out_u_1[6]),
        .O(MEM_u_in_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_10_10_i_3
       (.I0(a_mul_b_i_34__0[2]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[6]),
        .O(out_u_1[6]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_11_11
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_11_11_i_2__0
       (.I0(ram_reg_0_31_11_11_i_1[3]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[10]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[3]),
        .O(MEM_u_in_2[10]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_12_12
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_12_12_i_2__0
       (.I0(ram_reg_0_31_15_15_i_1[0]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[11]),
        .I3(out1_carry__1),
        .I4(out_u_1[7]),
        .O(MEM_u_in_2[11]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_13_13
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_13_13_i_2__0
       (.I0(ram_reg_0_31_15_15_i_1[1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[12]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[4]),
        .O(MEM_u_in_2[12]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_14_14
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_14_14_i_2__0
       (.I0(ram_reg_0_31_15_15_i_1[2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[13]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[5]),
        .O(MEM_u_in_2[13]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_15_15
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_15_15_i_2__0
       (.I0(ram_reg_0_31_15_15_i_1[3]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[14]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[6]),
        .O(MEM_u_in_2[14]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_16_16
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_16_16_i_2__0
       (.I0(ram_reg_0_31_19_19_i_1[0]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[15]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[7]),
        .O(MEM_u_in_2[15]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_17_17
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_17_17_i_2__0
       (.I0(ram_reg_0_31_19_19_i_1[1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[16]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[8]),
        .O(MEM_u_in_2[16]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_18_18
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_18_18_i_2__0
       (.I0(ram_reg_0_31_19_19_i_1[2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[17]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[9]),
        .O(MEM_u_in_2[17]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_19_19
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_19_19_i_2__0
       (.I0(ram_reg_0_31_19_19_i_1[3]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[18]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[10]),
        .O(MEM_u_in_2[18]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_1_1
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_1_1_i_2__0
       (.I0(ram_reg_0_31_3_3_i_1[0]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[0]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[0]),
        .O(MEM_u_in_2[0]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_20_20
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_21_21
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_21_21_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__1_0 [1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[19]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[11]),
        .O(MEM_u_in_2[19]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_22_22
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_22_22_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__1_0 [2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[20]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[12]),
        .O(MEM_u_in_2[20]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_2_2
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_2_2_i_2__0
       (.I0(ram_reg_0_31_3_3_i_1[1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[1]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[1]),
        .O(MEM_u_in_2[1]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_3_3
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_3_3_i_2__0
       (.I0(ram_reg_0_31_3_3_i_1[2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[2]),
        .I3(out1_carry__1),
        .I4(ram_reg_0_31_22_22_i_1_0[2]),
        .O(MEM_u_in_2[2]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_4_4
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_4_4_i_2__0
       (.I0(ram_reg_0_31_7_7_i_1[0]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[3]),
        .I3(out1_carry__1),
        .I4(out_u_1[0]),
        .O(MEM_u_in_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_3
       (.I0(i___1_carry__1_i_11[0]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[0]),
        .O(out_u_1[0]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_5_5
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_5_5_i_2__0
       (.I0(ram_reg_0_31_7_7_i_1[1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[4]),
        .I3(out1_carry__1),
        .I4(out_u_1[1]),
        .O(MEM_u_in_2[4]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_6_6
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_6_6_i_2__0
       (.I0(ram_reg_0_31_7_7_i_1[2]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[5]),
        .I3(out1_carry__1),
        .I4(out_u_1[2]),
        .O(MEM_u_in_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_3
       (.I0(i___1_carry__1_i_11[2]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_1[2]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_7_7
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_7_7_i_2__0
       (.I0(ram_reg_0_31_7_7_i_1[3]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[6]),
        .I3(out1_carry__1),
        .I4(out_u_1[3]),
        .O(MEM_u_in_2[6]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_8_8
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_8_8_i_2__0
       (.I0(ram_reg_0_31_11_11_i_1[0]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[7]),
        .I3(out1_carry__1),
        .I4(out_u_1[4]),
        .O(MEM_u_in_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_8_8_i_3
       (.I0(a_mul_b_i_34__0[0]),
        .I1(a_plus_b_minus_q[8]),
        .I2(a_plus_b_minus_q[4]),
        .O(out_u_1[4]));
  (* RTL_RAM_BITS = "736" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_31_9_9
       (.A0(out1_carry__1_i_1__0[0]),
        .A1(out1_carry__1_i_1__0[1]),
        .A2(out1_carry__1_i_1__0[2]),
        .A3(out1_carry__1_i_1__0[3]),
        .A4(out1_carry__1_i_1__0[4]),
        .D(din[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_9_9_i_2__0
       (.I0(ram_reg_0_31_11_11_i_1[1]),
        .I1(ram_reg_0_31_22_22_i_1[21]),
        .I2(ram_reg_0_31_22_22_i_1[8]),
        .I3(out1_carry__1),
        .I4(out_u_1[5]),
        .O(MEM_u_in_2[8]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized1
   (dout,
    din,
    clk_IBUF_BUFG,
    in_d,
    Q,
    MEM_u_in_3,
    switch_3);
  output [22:0]dout;
  output [22:0]din;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [3:0]Q;
  input [22:0]MEM_u_in_3;
  input switch_3;

  wire [22:0]MEM_u_in_3;
  wire [3:0]Q;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [22:0]in_d;
  wire switch_3;

  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_0_0_i_1
       (.I0(dout[0]),
        .I1(MEM_u_in_3[0]),
        .I2(switch_3),
        .O(din[0]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_10_10_i_1
       (.I0(dout[10]),
        .I1(MEM_u_in_3[10]),
        .I2(switch_3),
        .O(din[10]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_11_11_i_1
       (.I0(dout[11]),
        .I1(MEM_u_in_3[11]),
        .I2(switch_3),
        .O(din[11]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_12_12_i_1
       (.I0(dout[12]),
        .I1(MEM_u_in_3[12]),
        .I2(switch_3),
        .O(din[12]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_13_13_i_1
       (.I0(dout[13]),
        .I1(MEM_u_in_3[13]),
        .I2(switch_3),
        .O(din[13]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_14_14_i_1
       (.I0(dout[14]),
        .I1(MEM_u_in_3[14]),
        .I2(switch_3),
        .O(din[14]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_15_15_i_1
       (.I0(dout[15]),
        .I1(MEM_u_in_3[15]),
        .I2(switch_3),
        .O(din[15]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_16_16_i_1
       (.I0(dout[16]),
        .I1(MEM_u_in_3[16]),
        .I2(switch_3),
        .O(din[16]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_17_17_i_1
       (.I0(dout[17]),
        .I1(MEM_u_in_3[17]),
        .I2(switch_3),
        .O(din[17]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_18_18_i_1
       (.I0(dout[18]),
        .I1(MEM_u_in_3[18]),
        .I2(switch_3),
        .O(din[18]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_19_19_i_1
       (.I0(dout[19]),
        .I1(MEM_u_in_3[19]),
        .I2(switch_3),
        .O(din[19]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_1_1_i_1
       (.I0(dout[1]),
        .I1(MEM_u_in_3[1]),
        .I2(switch_3),
        .O(din[1]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_20_20_i_1
       (.I0(dout[20]),
        .I1(MEM_u_in_3[20]),
        .I2(switch_3),
        .O(din[20]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_21_21_i_1
       (.I0(dout[21]),
        .I1(MEM_u_in_3[21]),
        .I2(switch_3),
        .O(din[21]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_22_22_i_1
       (.I0(dout[22]),
        .I1(MEM_u_in_3[22]),
        .I2(switch_3),
        .O(din[22]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_2_2_i_1
       (.I0(dout[2]),
        .I1(MEM_u_in_3[2]),
        .I2(switch_3),
        .O(din[2]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_3_3_i_1
       (.I0(dout[3]),
        .I1(MEM_u_in_3[3]),
        .I2(switch_3),
        .O(din[3]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_4_4_i_1
       (.I0(dout[4]),
        .I1(MEM_u_in_3[4]),
        .I2(switch_3),
        .O(din[4]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_5_5_i_1
       (.I0(dout[5]),
        .I1(MEM_u_in_3[5]),
        .I2(switch_3),
        .O(din[5]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_6_6_i_1
       (.I0(dout[6]),
        .I1(MEM_u_in_3[6]),
        .I2(switch_3),
        .O(din[6]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_7_7_i_1
       (.I0(dout[7]),
        .I1(MEM_u_in_3[7]),
        .I2(switch_3),
        .O(din[7]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_8_8_i_1
       (.I0(dout[8]),
        .I1(MEM_u_in_3[8]),
        .I2(switch_3),
        .O(din[8]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(in_d[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_9_9_i_1
       (.I0(dout[9]),
        .I1(MEM_u_in_3[9]),
        .I2(switch_3),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized1_11
   (out1_carry__1_i_12__1,
    \MEM_cnt_reg[0] ,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    out_u_2,
    \MEM_cnt_reg[0]_1 ,
    switch_reg_0,
    \MEM_cnt_reg[0]_2 ,
    switch_reg_1,
    switch_reg_2,
    \MEM_cnt_reg[0]_3 ,
    switch_reg_3,
    switch_reg_4,
    \MEM_cnt_reg[0]_4 ,
    out1_carry__1_i_13__1,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    out1_carry__0_i_9__1,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    switch_reg_5,
    \MEM_cnt_reg[0]_10 ,
    switch_reg_6,
    out_u_3,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    a_plus_b_minus_q_carry__1_i_1__2_0,
    O,
    \ma/a_plus_b_minus_q_carry__0_i_13__1_0 ,
    a_plus_b_minus_q_carry__0_i_1__2_0,
    \ma/a_plus_b_minus_q_carry_i_22__1_0 ,
    a_plus_b_minus_q_carry_i_2__2_0,
    \ma/a_plus_b_minus_q_carry_i_14__2_0 ,
    \ma/a_plus_b_minus_q_carry__3_i_7__2_0 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__2_0 ,
    \MEM_cnt_reg[0]_17 ,
    switch_reg_7,
    switch_reg_8,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    switch_reg_9,
    MEM_u_in_3,
    \MEM_cnt_reg[0]_21 ,
    \MEM_cnt_reg[0]_22 ,
    \MEM_cnt_reg[0]_23 ,
    \MEM_cnt_reg[0]_24 ,
    \MEM_cnt_reg[0]_25 ,
    \MEM_cnt_reg[0]_26 ,
    \MEM_cnt_reg[0]_27 ,
    mode,
    \MEM_cnt_reg[0]_28 ,
    mul_in_0,
    \MEM_cnt_reg[0]_29 ,
    \MEM_cnt_reg[0]_30 ,
    \MEM_cnt_reg[0]_31 ,
    \_inferred__1/i___1_carry__4 ,
    \_inferred__1/i___1_carry__4_0 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__1,
    a_mul_b_i_32__0,
    a_mul_b_0,
    i___1_carry__1_i_9,
    a_mul_b_i_36__0,
    i___1_carry__2_i_6__1,
    i___1_carry__1_i_5__1_0,
    i___1_carry__1_i_7__1_0,
    i___1_carry__0_i_5__1_0,
    i___1_carry__0_i_7__1_0,
    i___1_carry_i_4__1_0,
    CO,
    \_inferred__1/i___1_carry__2 ,
    ram_reg_0_15_22_22_i_1,
    a_mul_b__0,
    switch_3,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    i___1_carry__1_i_5__2_0,
    i___1_carry_i_4__2_0,
    in_u_3,
    out1_carry_i_25__0,
    out1_carry_i_25__0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__0_0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__1_0,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    out_u_4,
    a_mul_b_1,
    switch_4,
    out1_carry_i_18__3,
    a_plus_b_minus_q_0,
    a_mul_b_2,
    a_mul_b__0_0,
    \_inferred__1/i___1_carry__2_0 ,
    \_inferred__1/i___1_carry__2_1 ,
    sub_out,
    i___1_carry_i_5__1_0,
    i___1_carry_i_6__2,
    clk_IBUF_BUFG,
    din,
    Q);
  output [2:0]out1_carry__1_i_12__1;
  output \MEM_cnt_reg[0] ;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [2:0]\MEM_cnt_reg[0]_0 ;
  output [3:0]S;
  output [5:0]out_u_2;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output switch_reg_0;
  output [1:0]\MEM_cnt_reg[0]_2 ;
  output switch_reg_1;
  output switch_reg_2;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output switch_reg_3;
  output switch_reg_4;
  output \MEM_cnt_reg[0]_4 ;
  output [3:0]out1_carry__1_i_13__1;
  output \MEM_cnt_reg[0]_5 ;
  output [15:0]\MEM_cnt_reg[0]_6 ;
  output [2:0]out1_carry__0_i_9__1;
  output [3:0]\MEM_cnt_reg[0]_7 ;
  output [3:0]\MEM_cnt_reg[0]_8 ;
  output [1:0]\MEM_cnt_reg[0]_9 ;
  output switch_reg_5;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [13:0]switch_reg_6;
  output [21:0]out_u_3;
  output [0:0]\MEM_cnt_reg[0]_11 ;
  output [0:0]\MEM_cnt_reg[0]_12 ;
  output [1:0]\MEM_cnt_reg[0]_13 ;
  output [2:0]\MEM_cnt_reg[0]_14 ;
  output [0:0]\MEM_cnt_reg[0]_15 ;
  output [0:0]\MEM_cnt_reg[0]_16 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__2_0;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__1_0 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__2_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__1_0 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__2_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__2_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__2_0 ;
  output [0:0]\MEM_cnt_reg[0]_17 ;
  output switch_reg_7;
  output switch_reg_8;
  output [0:0]\MEM_cnt_reg[0]_18 ;
  output [0:0]\MEM_cnt_reg[0]_19 ;
  output [0:0]\MEM_cnt_reg[0]_20 ;
  output switch_reg_9;
  output [22:0]MEM_u_in_3;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output [1:0]\MEM_cnt_reg[0]_22 ;
  output [1:0]\MEM_cnt_reg[0]_23 ;
  output [2:0]\MEM_cnt_reg[0]_24 ;
  output [3:0]\MEM_cnt_reg[0]_25 ;
  output [1:0]\MEM_cnt_reg[0]_26 ;
  output \MEM_cnt_reg[0]_27 ;
  output [21:0]mode;
  output [0:0]\MEM_cnt_reg[0]_28 ;
  output [1:0]mul_in_0;
  output [2:0]\MEM_cnt_reg[0]_29 ;
  output [1:0]\MEM_cnt_reg[0]_30 ;
  output [1:0]\MEM_cnt_reg[0]_31 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__1;
  input [2:0]a_mul_b_i_32__0;
  input [6:0]a_mul_b_0;
  input [0:0]i___1_carry__1_i_9;
  input [1:0]a_mul_b_i_36__0;
  input i___1_carry__2_i_6__1;
  input i___1_carry__1_i_5__1_0;
  input i___1_carry__1_i_7__1_0;
  input i___1_carry__0_i_5__1_0;
  input i___1_carry__0_i_7__1_0;
  input i___1_carry_i_4__1_0;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [15:0]ram_reg_0_15_22_22_i_1;
  input [21:0]a_mul_b__0;
  input switch_3;
  input [17:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input i___1_carry__1_i_5__2_0;
  input i___1_carry_i_4__2_0;
  input [7:0]in_u_3;
  input [1:0]out1_carry_i_25__0;
  input [1:0]out1_carry_i_25__0_0;
  input [1:0]a_plus_b_minus_q_carry;
  input [1:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [0:0]a_plus_b_minus_q_carry__0_0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [1:0]a_plus_b_minus_q_carry__1_0;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [1:0]out_u_4;
  input [1:0]a_mul_b_1;
  input switch_4;
  input [0:0]out1_carry_i_18__3;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b_2;
  input [21:0]a_mul_b__0_0;
  input [0:0]\_inferred__1/i___1_carry__2_0 ;
  input \_inferred__1/i___1_carry__2_1 ;
  input [1:0]sub_out;
  input i___1_carry_i_5__1_0;
  input i___1_carry_i_6__2;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input [3:0]Q;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \MEM_cnt_reg[0] ;
  wire [2:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [0:0]\MEM_cnt_reg[0]_11 ;
  wire [0:0]\MEM_cnt_reg[0]_12 ;
  wire [1:0]\MEM_cnt_reg[0]_13 ;
  wire [2:0]\MEM_cnt_reg[0]_14 ;
  wire [0:0]\MEM_cnt_reg[0]_15 ;
  wire [0:0]\MEM_cnt_reg[0]_16 ;
  wire [0:0]\MEM_cnt_reg[0]_17 ;
  wire [0:0]\MEM_cnt_reg[0]_18 ;
  wire [0:0]\MEM_cnt_reg[0]_19 ;
  wire [1:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire [1:0]\MEM_cnt_reg[0]_22 ;
  wire [1:0]\MEM_cnt_reg[0]_23 ;
  wire [2:0]\MEM_cnt_reg[0]_24 ;
  wire [3:0]\MEM_cnt_reg[0]_25 ;
  wire [1:0]\MEM_cnt_reg[0]_26 ;
  wire \MEM_cnt_reg[0]_27 ;
  wire [0:0]\MEM_cnt_reg[0]_28 ;
  wire [2:0]\MEM_cnt_reg[0]_29 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [1:0]\MEM_cnt_reg[0]_30 ;
  wire [1:0]\MEM_cnt_reg[0]_31 ;
  wire \MEM_cnt_reg[0]_4 ;
  wire \MEM_cnt_reg[0]_5 ;
  wire [15:0]\MEM_cnt_reg[0]_6 ;
  wire [3:0]\MEM_cnt_reg[0]_7 ;
  wire [3:0]\MEM_cnt_reg[0]_8 ;
  wire [1:0]\MEM_cnt_reg[0]_9 ;
  wire [12:12]MEM_d_out_3;
  wire [22:0]MEM_u_in_3;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]\_inferred__1/i___1_carry__2_0 ;
  wire \_inferred__1/i___1_carry__2_1 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [0:0]a_mul_b;
  wire [6:0]a_mul_b_0;
  wire [1:0]a_mul_b_1;
  wire [0:0]a_mul_b_2;
  wire [21:0]a_mul_b__0;
  wire [21:0]a_mul_b__0_0;
  wire [2:0]a_mul_b_i_32__0;
  wire [1:0]a_mul_b_i_36__0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [1:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [0:0]a_plus_b_minus_q_carry__0_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__2_0;
  wire a_plus_b_minus_q_carry__0_i_1__2_n_0;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire [1:0]a_plus_b_minus_q_carry__1_0;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__2_0;
  wire a_plus_b_minus_q_carry__1_i_1__2_n_0;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire a_plus_b_minus_q_carry__2_i_1__2_n_0;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__1;
  wire a_plus_b_minus_q_carry_i_1__2_n_0;
  wire [3:0]a_plus_b_minus_q_carry_i_2__2_0;
  wire a_plus_b_minus_q_carry_i_2__2_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__0_i_5__1_0;
  wire i___1_carry__0_i_7__1_0;
  wire i___1_carry__1_i_5__1_0;
  wire i___1_carry__1_i_5__2_0;
  wire i___1_carry__1_i_7__1_0;
  wire [0:0]i___1_carry__1_i_9;
  wire i___1_carry__2_i_6__1;
  wire i___1_carry_i_4__1_0;
  wire i___1_carry_i_4__2_0;
  wire i___1_carry_i_5__1_0;
  wire i___1_carry_i_6__2;
  wire [21:15]in_u_2;
  wire [7:0]in_u_3;
  wire \ma/a_plus_b_minus_q_carry__0_i_10__1_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_11__1_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__1_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_13__1_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_10__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_11__1_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_6__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_7__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_8__2_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__2_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_9__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__2_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__2_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_11__2_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_20__1_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__1_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_22__1_n_0 ;
  wire \ma/i___1_carry_i_8__0_n_0 ;
  wire \ma/out1_carry__0_i_22__0_n_0 ;
  wire \ma/out1_carry__0_i_22__1_n_0 ;
  wire \ma/out1_carry__0_i_23__0_n_0 ;
  wire \ma/out1_carry_i_21__0_n_0 ;
  wire \ma/out1_carry_i_22__0_n_0 ;
  wire \ma/out1_carry_i_23__0_n_0 ;
  wire \ma/out1_carry_i_23__1_n_0 ;
  wire [21:0]mode;
  wire [1:0]mul_in_0;
  wire [2:0]out1_carry__0_i_9__1;
  wire [17:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__1;
  wire [3:0]out1_carry__1_i_13__1;
  wire [0:0]out1_carry_i_18__3;
  wire [1:0]out1_carry_i_25__0;
  wire [1:0]out1_carry_i_25__0_0;
  wire [5:0]out_u_2;
  wire [21:0]out_u_3;
  wire [1:0]out_u_4;
  wire [15:0]ram_reg_0_15_22_22_i_1;
  wire [1:0]sub_out;
  wire switch_3;
  wire switch_4;
  wire switch_reg;
  wire switch_reg_0;
  wire switch_reg_1;
  wire switch_reg_2;
  wire switch_reg_3;
  wire switch_reg_4;
  wire switch_reg_5;
  wire [13:0]switch_reg_6;
  wire switch_reg_7;
  wire switch_reg_8;
  wire switch_reg_9;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__2_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_10__1
       (.I0(out_u_3[18]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[12]),
        .I3(a_mul_b__0[19]),
        .I4(switch_3),
        .O(switch_reg_6[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_11__1
       (.I0(out_u_3[17]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[11]),
        .I3(a_mul_b__0[18]),
        .I4(switch_3),
        .O(switch_reg_6[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_12__1
       (.I0(out_u_3[16]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[10]),
        .I3(a_mul_b__0[17]),
        .I4(switch_3),
        .O(switch_reg_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_13__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .O(out_u_3[21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_14__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .O(out_u_3[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_15__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .O(out_u_3[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_16__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .O(out_u_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_17__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .O(out_u_3[17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_18__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .O(out_u_3[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_2__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[13]),
        .I2(a_mul_b__0_0[21]),
        .O(mode[21]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_3__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[12]),
        .I2(a_mul_b__0_0[20]),
        .O(mode[20]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_4__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[11]),
        .I2(a_mul_b__0_0[19]),
        .O(mode[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_5__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[10]),
        .I2(a_mul_b__0_0[18]),
        .O(mode[18]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_6__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[9]),
        .I2(a_mul_b__0_0[17]),
        .O(mode[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_8__1
       (.I0(out_u_3[20]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[14]),
        .I3(a_mul_b__0[21]),
        .I4(switch_3),
        .O(switch_reg_6[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_9__1
       (.I0(out_u_3[19]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[13]),
        .I3(a_mul_b__0[20]),
        .I4(switch_3),
        .O(switch_reg_6[12]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_10__2
       (.I0(a_mul_b),
        .I1(switch_reg_2),
        .I2(a_mul_b__0_0[7]),
        .O(mode[7]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_11__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[3]),
        .I2(a_mul_b__0_0[6]),
        .O(mode[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_12__2
       (.I0(a_mul_b),
        .I1(switch_reg_3),
        .I2(a_mul_b__0_0[5]),
        .O(mode[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_13__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[2]),
        .I2(a_mul_b__0_0[4]),
        .O(mode[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_14__2
       (.I0(a_mul_b),
        .I1(switch_reg_4),
        .I2(a_mul_b__0_0[3]),
        .O(mode[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_14__3
       (.I0(a_mul_b),
        .I1(switch_reg_8),
        .I2(sub_out[0]),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_15__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[1]),
        .I2(a_mul_b__0_0[2]),
        .O(mode[2]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_16__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[0]),
        .I2(a_mul_b__0_0[1]),
        .O(mode[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__3
       (.I0(MEM_u_in_3[0]),
        .I1(a_mul_b__0[0]),
        .I2(switch_3),
        .I3(a_mul_b__0_0[0]),
        .I4(a_mul_b),
        .O(mode[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_1__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[8]),
        .I2(a_mul_b__0_0[16]),
        .O(mode[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_2__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[7]),
        .I2(a_mul_b__0_0[15]),
        .O(mode[15]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_3__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[6]),
        .I2(a_mul_b__0_0[14]),
        .O(mode[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_41__1
       (.I0(out_u_3[15]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[9]),
        .I3(a_mul_b__0[16]),
        .I4(switch_3),
        .O(switch_reg_6[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_42__0
       (.I0(out_u_3[14]),
        .I1(a_mul_b),
        .I2(out_u_2[5]),
        .I3(a_mul_b__0[15]),
        .I4(switch_3),
        .O(switch_reg_6[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_43__0
       (.I0(out_u_3[13]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[8]),
        .I3(a_mul_b__0[14]),
        .I4(switch_3),
        .O(switch_reg_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_44
       (.I0(a_mul_b_i_32__0[2]),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[5]),
        .O(out_u_2[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_44__0
       (.I0(out_u_3[9]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[6]),
        .I3(a_mul_b__0[10]),
        .I4(switch_3),
        .O(switch_reg_6[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_45__0
       (.I0(out_u_3[7]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[5]),
        .I3(a_mul_b__0[8]),
        .I4(switch_3),
        .O(switch_reg_6[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_46__0
       (.I0(out_u_3[5]),
        .I1(a_mul_b),
        .I2(out_u_2[1]),
        .I3(a_mul_b__0[6]),
        .I4(switch_3),
        .O(switch_reg_6[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_47__0
       (.I0(out_u_3[3]),
        .I1(a_mul_b),
        .I2(out_u_2[0]),
        .I3(a_mul_b__0[4]),
        .I4(switch_3),
        .O(switch_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_48
       (.I0(a_mul_b_i_36__0[1]),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[1]),
        .O(out_u_2[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_48__0
       (.I0(out_u_3[1]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[1]),
        .I3(a_mul_b__0[2]),
        .I4(switch_3),
        .O(switch_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_49
       (.I0(a_mul_b_i_36__0[0]),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[0]),
        .O(out_u_2[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_49__0
       (.I0(out_u_3[0]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[0]),
        .I3(a_mul_b__0[1]),
        .I4(switch_3),
        .O(switch_reg_6[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_4__2
       (.I0(a_mul_b),
        .I1(switch_reg_5),
        .I2(a_mul_b__0_0[13]),
        .O(mode[13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_56__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .O(out_u_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_57__0
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .O(out_u_3[14]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_58__0
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .O(out_u_3[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_59
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(out_u_3[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_5__2
       (.I0(a_mul_b),
        .I1(MEM_d_out_3),
        .I2(a_mul_b__0_0[12]),
        .O(mode[12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_60
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(out_u_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_61
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(out_u_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_62
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(out_u_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_63
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .O(out_u_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_64
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .O(out_u_3[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_6__2
       (.I0(a_mul_b),
        .I1(switch_reg_0),
        .I2(a_mul_b__0_0[11]),
        .O(mode[11]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_6__3
       (.I0(a_mul_b),
        .I1(switch_reg_7),
        .I2(sub_out[1]),
        .O(mul_in_0[1]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_7__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[5]),
        .I2(a_mul_b__0_0[10]),
        .O(mode[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_8__2
       (.I0(a_mul_b),
        .I1(switch_reg_1),
        .I2(a_mul_b__0_0[9]),
        .O(mode[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_9__2
       (.I0(a_mul_b),
        .I1(switch_reg_6[4]),
        .I2(a_mul_b__0_0[8]),
        .O(mode[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__2
       (.CI(a_plus_b_minus_q_carry_i_2__2_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__2_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_3[5],a_plus_b_minus_q_carry__0[1],in_u_3[4],a_plus_b_minus_q_carry__0[0]}),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 ),
        .S({\ma/a_plus_b_minus_q_carry__0_i_10__1_n_0 ,\ma/a_plus_b_minus_q_carry__0_i_11__1_n_0 ,a_plus_b_minus_q_carry__0_0,\ma/a_plus_b_minus_q_carry__0_i_13__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [0]),
        .O(a_plus_b_minus_q_carry__0_i_1__2_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [3]),
        .O(a_plus_b_minus_q_carry__0_i_1__2_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [2]),
        .O(a_plus_b_minus_q_carry__0_i_1__2_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [1]),
        .O(a_plus_b_minus_q_carry__0_i_1__2_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6__2
       (.I0(dout[11]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[11]),
        .O(\MEM_cnt_reg[0]_6 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7__0
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .O(\MEM_cnt_reg[0]_23 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8__2
       (.I0(dout[9]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[9]),
        .O(\MEM_cnt_reg[0]_6 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9__0
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[8]),
        .O(\MEM_cnt_reg[0]_23 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12__0
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .I1(dout[13]),
        .I2(switch_reg_5),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_10 [1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__2
       (.CI(a_plus_b_minus_q_carry__0_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__2_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_plus_b_minus_q_carry__1,in_u_3[6]}),
        .O(O),
        .S({\ma/a_plus_b_minus_q_carry__1_i_10__2_n_0 ,\ma/a_plus_b_minus_q_carry__1_i_11__1_n_0 ,a_plus_b_minus_q_carry__1_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__2
       (.I0(O[0]),
        .O(a_plus_b_minus_q_carry__1_i_1__2_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [3]),
        .O(a_plus_b_minus_q_carry__1_i_1__2_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [2]),
        .O(a_plus_b_minus_q_carry__1_i_1__2_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [1]),
        .O(a_plus_b_minus_q_carry__1_i_1__2_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__1
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[15]),
        .O(\MEM_cnt_reg[0]_24 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__1
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[14]),
        .O(\MEM_cnt_reg[0]_24 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__1
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .O(\MEM_cnt_reg[0]_24 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9__2
       (.I0(dout[12]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[12]),
        .O(\MEM_cnt_reg[0]_6 [12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__2
       (.CI(a_plus_b_minus_q_carry__1_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__2_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_plus_b_minus_q_carry__2),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 ),
        .S({\ma/a_plus_b_minus_q_carry__2_i_6__2_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_7__2_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_8__2_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_9__2_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__1
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[19]),
        .O(\MEM_cnt_reg[0]_25 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__1
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[18]),
        .O(\MEM_cnt_reg[0]_25 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__1
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[17]),
        .O(\MEM_cnt_reg[0]_25 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__1
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[16]),
        .O(\MEM_cnt_reg[0]_25 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__2
       (.CI(a_plus_b_minus_q_carry__2_i_1__2_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,in_u_3[7],a_plus_b_minus_q_carry__3}),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 ),
        .S({1'b1,a_plus_b_minus_q_carry__3_0,\ma/a_plus_b_minus_q_carry__3_i_6__2_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__2_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__4
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[22]),
        .O(\MEM_cnt_reg[0]_6 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__1
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .O(\MEM_cnt_reg[0]_26 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__1
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[20]),
        .O(\MEM_cnt_reg[0]_26 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10__0
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[0]),
        .O(\MEM_cnt_reg[0]_21 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15__2
       (.I0(dout[7]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[7]),
        .O(\MEM_cnt_reg[0]_6 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16__0
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .O(\MEM_cnt_reg[0]_22 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17__2
       (.I0(dout[5]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[5]),
        .O(\MEM_cnt_reg[0]_6 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18__0
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[4]),
        .O(\MEM_cnt_reg[0]_22 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__2
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__2_n_0,NLW_a_plus_b_minus_q_carry_i_1__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_3[1],out1_carry_i_25__0[1],in_u_3[0],out1_carry_i_25__0[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_14__2_0 ),
        .S({\ma/a_plus_b_minus_q_carry_i_11__2_n_0 ,out1_carry_i_25__0_0,\ma/a_plus_b_minus_q_carry_i_14__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__2
       (.CI(a_plus_b_minus_q_carry_i_1__2_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__2_n_0,NLW_a_plus_b_minus_q_carry_i_2__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_3[3],a_plus_b_minus_q_carry[1],in_u_3[2],a_plus_b_minus_q_carry[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_22__1_0 ),
        .S({a_plus_b_minus_q_carry_0[1],\ma/a_plus_b_minus_q_carry_i_20__1_n_0 ,a_plus_b_minus_q_carry_0[0],\ma/a_plus_b_minus_q_carry_i_22__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [0]),
        .O(a_plus_b_minus_q_carry_i_2__2_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [3]),
        .O(a_plus_b_minus_q_carry_i_2__2_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [2]),
        .O(a_plus_b_minus_q_carry_i_2__2_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [1]),
        .O(a_plus_b_minus_q_carry_i_2__2_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__2
       (.I0(dout[3]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[3]),
        .O(\MEM_cnt_reg[0]_6 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__1
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .O(\MEM_cnt_reg[0]_21 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9__2
       (.I0(dout[1]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[1]),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11__0
       (.I0(out_u_3[2]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[2]),
        .I3(a_mul_b__0[3]),
        .I4(switch_3),
        .O(switch_reg_4));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11__1
       (.I0(out_u_4[0]),
        .I1(a_mul_b),
        .I2(out_u_3[2]),
        .I3(a_mul_b_1[0]),
        .I4(switch_4),
        .O(switch_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_13__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(out_u_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_14__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_3[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__2
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[4]),
        .I3(out1_carry__1_0[3]),
        .O(\MEM_cnt_reg[0]_14 [2]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__1_0),
        .O(\MEM_cnt_reg[0]_3 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__2
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[3]),
        .I3(out1_carry__1_0[2]),
        .O(\MEM_cnt_reg[0]_14 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__1_0),
        .O(\MEM_cnt_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__2
       (.I0(dout[3]),
        .I1(out1_carry__1[2]),
        .I2(switch_reg_8),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__2_0),
        .O(\MEM_cnt_reg[0]_14 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__1
       (.I0(\_inferred__1/i___1_carry__4 [4]),
        .I1(dout[6]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .I4(\ma/out1_carry_i_21__0_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__1
       (.I0(\MEM_cnt_reg[0]_3 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .I2(a_mul_b),
        .I3(dout[6]),
        .I4(\_inferred__1/i___1_carry__4 [4]),
        .O(\MEM_cnt_reg[0]_8 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__1
       (.I0(\_inferred__1/i___1_carry__4 [3]),
        .I1(dout[4]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__1[4]),
        .I4(\ma/out1_carry_i_22__0_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__1
       (.I0(\MEM_cnt_reg[0]_3 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[4]),
        .I2(a_mul_b),
        .I3(dout[4]),
        .I4(\_inferred__1/i___1_carry__4 [3]),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__2
       (.I0(\MEM_cnt_reg[0]_14 [0]),
        .I1(dout[4]),
        .I2(a_mul_b),
        .I3(out1_carry__1[3]),
        .I4(out1_carry__1_0[2]),
        .O(\MEM_cnt_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9__0
       (.I0(out_u_3[4]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[3]),
        .I3(a_mul_b__0[5]),
        .I4(switch_3),
        .O(switch_reg_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11__0
       (.I0(out_u_3[6]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[4]),
        .I3(a_mul_b__0[7]),
        .I4(switch_3),
        .O(switch_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_13
       (.I0(i___1_carry__1_i_9),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[2]),
        .O(out_u_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_13__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(out_u_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_14__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .O(out_u_3[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__2
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[5]),
        .O(\MEM_cnt_reg[0]_13 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__1_0),
        .O(\MEM_cnt_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__2
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[5]),
        .I3(out1_carry__1_0[4]),
        .O(\MEM_cnt_reg[0]_13 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__1_0),
        .O(\MEM_cnt_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__1
       (.I0(\_inferred__1/i___1_carry__4 [6]),
        .I1(dout[10]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .I4(\ma/out1_carry__0_i_22__0_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [3]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__2
       (.I0(out1_carry__1_0[5]),
        .I1(out1_carry__1[6]),
        .I2(a_mul_b),
        .I3(dout[10]),
        .I4(\ma/out1_carry__0_i_22__1_n_0 ),
        .O(\MEM_cnt_reg[0]_18 ));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__1
       (.I0(\MEM_cnt_reg[0]_2 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .I2(a_mul_b),
        .I3(dout[10]),
        .I4(\_inferred__1/i___1_carry__4 [6]),
        .O(\MEM_cnt_reg[0]_7 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__1
       (.I0(\_inferred__1/i___1_carry__4 [5]),
        .I1(dout[8]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__1[8]),
        .I4(\ma/out1_carry__0_i_23__0_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__1
       (.I0(\MEM_cnt_reg[0]_2 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[8]),
        .I2(a_mul_b),
        .I3(dout[8]),
        .I4(\_inferred__1/i___1_carry__4 [5]),
        .O(\MEM_cnt_reg[0]_7 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9__0
       (.I0(out_u_3[8]),
        .I1(a_mul_b),
        .I2(out_u_2[2]),
        .I3(a_mul_b__0[9]),
        .I4(switch_3),
        .O(switch_reg_1));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11__0
       (.I0(out_u_3[10]),
        .I1(a_mul_b),
        .I2(ram_reg_0_15_22_22_i_1[7]),
        .I3(a_mul_b__0[11]),
        .I4(switch_3),
        .O(switch_reg_0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11__1
       (.I0(out_u_4[1]),
        .I1(a_mul_b),
        .I2(out_u_3[10]),
        .I3(a_mul_b_1[1]),
        .I4(switch_4),
        .O(switch_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__4
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[15]),
        .O(in_u_2[15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__3
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .O(\MEM_cnt_reg[0]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_15
       (.I0(a_mul_b_i_32__0[1]),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[4]),
        .O(out_u_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_15__0
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .O(out_u_3[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_16__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(out_u_3[10]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__1
       (.I0(switch_reg),
        .I1(CO),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[14]),
        .I3(a_mul_b),
        .I4(dout[14]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .I1(dout[13]),
        .I2(switch_reg_5),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__1_0),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__2
       (.I0(dout[11]),
        .I1(out1_carry__1[7]),
        .I2(switch_reg_7),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__2_0),
        .O(\MEM_cnt_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__1
       (.I0(switch_reg),
        .I1(CO),
        .I2(\_inferred__1/i___1_carry__4 [9]),
        .I3(in_u_2[15]),
        .I4(\MEM_cnt_reg[0]_6 [14]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(out1_carry__0_i_9__1[2]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__1
       (.I0(\MEM_cnt_reg[0]_1 [1]),
        .I1(CO),
        .I2(switch_reg),
        .O(out1_carry__0_i_9__1[1]));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_3),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__1),
        .I5(\MEM_cnt_reg[0]_1 [0]),
        .O(out1_carry__0_i_9__1[0]));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__3
       (.I0(dout[12]),
        .I1(out1_carry__1[8]),
        .I2(\_inferred__1/i___1_carry__2_0 ),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2_1 ),
        .I5(\MEM_cnt_reg[0]_17 ),
        .O(\MEM_cnt_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9__0
       (.I0(out_u_3[12]),
        .I1(a_mul_b),
        .I2(out_u_2[4]),
        .I3(a_mul_b__0[13]),
        .I4(switch_3),
        .O(switch_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__4
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[19]),
        .O(in_u_2[19]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__1
       (.I0(in_u_2[17]),
        .I1(\_inferred__1/i___1_carry__4 [11]),
        .I2(\_inferred__1/i___1_carry__4 [13]),
        .I3(in_u_2[19]),
        .I4(\MEM_cnt_reg[0]_4 ),
        .I5(\_inferred__1/i___1_carry__4 [12]),
        .O(out1_carry__1_i_13__1[3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__1
       (.I0(\MEM_cnt_reg[0]_5 ),
        .I1(\_inferred__1/i___1_carry__4 [10]),
        .I2(\_inferred__1/i___1_carry__4 [12]),
        .I3(\MEM_cnt_reg[0]_4 ),
        .I4(in_u_2[17]),
        .I5(\_inferred__1/i___1_carry__4 [11]),
        .O(out1_carry__1_i_13__1[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__1
       (.I0(in_u_2[15]),
        .I1(\_inferred__1/i___1_carry__4 [9]),
        .I2(\_inferred__1/i___1_carry__4 [11]),
        .I3(in_u_2[17]),
        .I4(\MEM_cnt_reg[0]_5 ),
        .I5(\_inferred__1/i___1_carry__4 [10]),
        .O(out1_carry__1_i_13__1[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__1
       (.I0(\MEM_cnt_reg[0]_6 [14]),
        .I1(\_inferred__1/i___1_carry__4 [8]),
        .I2(\_inferred__1/i___1_carry__4 [10]),
        .I3(\MEM_cnt_reg[0]_5 ),
        .I4(in_u_2[15]),
        .I5(\_inferred__1/i___1_carry__4 [9]),
        .O(out1_carry__1_i_13__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__4
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[17]),
        .O(in_u_2[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__1
       (.I0(\MEM_cnt_reg[0] ),
        .I1(\_inferred__1/i___1_carry__4 [14]),
        .I2(\_inferred__1/i___1_carry__4_0 ),
        .I3(in_u_2[21]),
        .I4(\_inferred__1/i___1_carry__4 [15]),
        .O(out1_carry__1_i_12__1[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__1
       (.I0(in_u_2[19]),
        .I1(\_inferred__1/i___1_carry__4 [13]),
        .I2(\_inferred__1/i___1_carry__4 [15]),
        .I3(in_u_2[21]),
        .I4(\MEM_cnt_reg[0] ),
        .I5(\_inferred__1/i___1_carry__4 [14]),
        .O(out1_carry__1_i_12__1[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__1
       (.I0(\MEM_cnt_reg[0]_4 ),
        .I1(\_inferred__1/i___1_carry__4 [12]),
        .I2(\_inferred__1/i___1_carry__4 [14]),
        .I3(\MEM_cnt_reg[0] ),
        .I4(in_u_2[19]),
        .I5(\_inferred__1/i___1_carry__4 [13]),
        .O(out1_carry__1_i_12__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__4
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .O(in_u_2[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__2
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(out1_carry__1[1]),
        .I3(out1_carry__1_0[1]),
        .O(\MEM_cnt_reg[0]_16 ));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__1
       (.I0(\_inferred__1/i___1_carry__4 [2]),
        .I1(dout[2]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .I4(\ma/out1_carry_i_23__0_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [1]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__2
       (.I0(out1_carry__1_0[1]),
        .I1(out1_carry__1[1]),
        .I2(a_mul_b),
        .I3(dout[2]),
        .I4(\ma/out1_carry_i_23__1_n_0 ),
        .O(\MEM_cnt_reg[0]_20 ));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[1]),
        .I1(a_mul_b),
        .I2(dout[1]),
        .I3(CO),
        .I4(\_inferred__1/i___1_carry__4 [1]),
        .I5(\ma/i___1_carry_i_8__0_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__1_0),
        .O(\MEM_cnt_reg[0]_31 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10__1 
       (.I0(dout[11]),
        .I1(out1_carry__1[7]),
        .I2(switch_reg_7),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__2_0),
        .O(\ma/a_plus_b_minus_q_carry__0_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11__1 
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[5]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__1_0),
        .O(\MEM_cnt_reg[0]_31 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13__1 
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[5]),
        .I3(out1_carry__1_0[4]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__2 
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(out1_carry__1[10]),
        .I3(out1_carry__1_0[7]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11__1 
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(out1_carry__1[9]),
        .I3(out1_carry__1_0[6]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_3),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__1),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__2 
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(out1_carry__1[14]),
        .I3(out1_carry__1_0[11]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__2 
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(out1_carry__1[13]),
        .I3(out1_carry__1_0[10]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__2 
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(out1_carry__1[12]),
        .I3(out1_carry__1_0[9]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__2 
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(out1_carry__1[11]),
        .I3(out1_carry__1_0[8]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__2 
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(out1_carry__1[16]),
        .I3(out1_carry__1_0[13]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__2 
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(out1_carry__1[15]),
        .I3(out1_carry__1_0[12]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__1_0),
        .O(\MEM_cnt_reg[0]_29 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__2 
       (.I0(dout[3]),
        .I1(out1_carry__1[2]),
        .I2(switch_reg_8),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__2_0),
        .O(\ma/a_plus_b_minus_q_carry_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .I1(dout[2]),
        .I2(switch_reg_6[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__1_0),
        .O(\MEM_cnt_reg[0]_29 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[1]),
        .I1(dout[1]),
        .I2(switch_reg_6[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__2),
        .O(\MEM_cnt_reg[0]_29 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__2 
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(out1_carry__1[0]),
        .I3(out1_carry__1_0[0]),
        .O(\ma/a_plus_b_minus_q_carry_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__1_0),
        .O(\MEM_cnt_reg[0]_30 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20__1 
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[4]),
        .I3(out1_carry__1_0[3]),
        .O(\ma/a_plus_b_minus_q_carry_i_20__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__1_0),
        .O(\MEM_cnt_reg[0]_30 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22__1 
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[3]),
        .I3(out1_carry__1_0[2]),
        .O(\ma/a_plus_b_minus_q_carry_i_22__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .I1(dout[2]),
        .I2(switch_reg_6[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__1_0),
        .O(\ma/i___1_carry_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__1_0),
        .O(\ma/out1_carry__0_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22__1 
       (.I0(dout[11]),
        .I1(out1_carry__1[7]),
        .I2(switch_reg_7),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__2_0),
        .O(\ma/out1_carry__0_i_22__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__1_0),
        .O(\ma/out1_carry__0_i_23__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__1_0),
        .O(\ma/out1_carry_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__1_0),
        .O(\ma/out1_carry_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__1_0),
        .O(\ma/out1_carry_i_23__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23__1 
       (.I0(dout[3]),
        .I1(out1_carry__1[2]),
        .I2(switch_reg_8),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__2_0),
        .O(\ma/out1_carry_i_23__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24__0 
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[1]),
        .I1(dout[1]),
        .I2(switch_reg_6[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__2),
        .O(\MEM_cnt_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__4
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[14]),
        .O(\MEM_cnt_reg[0]_6 [14]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__1
       (.I0(MEM_d_out_3),
        .I1(i___1_carry__2_i_6__1),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[12]),
        .I3(a_mul_b),
        .I4(dout[12]),
        .O(switch_reg));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__4
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .O(\MEM_cnt_reg[0]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__4
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[8]),
        .O(\MEM_cnt_reg[0]_6 [8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__1
       (.I0(out_u_3[11]),
        .I1(a_mul_b),
        .I2(out_u_2[3]),
        .I3(a_mul_b__0[12]),
        .I4(switch_3),
        .O(MEM_d_out_3));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_24__0
       (.I0(a_mul_b_i_32__0[0]),
        .I1(a_mul_b_0[6]),
        .I2(a_mul_b_0[3]),
        .O(out_u_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_24__1
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .O(out_u_3[11]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__1
       (.I0(switch_reg),
        .I1(\_inferred__1/i___1_carry__4 [7]),
        .I2(dout[13]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .O(DI));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_3),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__1),
        .I5(\MEM_cnt_reg[0]_1 [1]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__1
       (.I0(\ma/out1_carry__0_i_22__0_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(dout[10]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__2
       (.I0(\ma/out1_carry__0_i_22__1_n_0 ),
        .I1(out1_carry__1_0[5]),
        .I2(out1_carry__1[6]),
        .I3(a_mul_b),
        .I4(dout[10]),
        .O(\MEM_cnt_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__1
       (.I0(\ma/out1_carry__0_i_23__0_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [5]),
        .I2(dout[8]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[8]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__4
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[20]),
        .O(\MEM_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__4
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[18]),
        .O(\MEM_cnt_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__4
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[16]),
        .O(\MEM_cnt_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__2
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(out1_carry__1[17]),
        .I3(out1_carry__1_0[14]),
        .O(\MEM_cnt_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__4
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .O(\MEM_cnt_reg[0]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__4
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[4]),
        .O(\MEM_cnt_reg[0]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__4
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .O(\MEM_cnt_reg[0]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__4
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[0]),
        .O(\MEM_cnt_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_25__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_mul_b),
        .I3(out1_carry_i_18__3),
        .I4(a_plus_b_minus_q_0),
        .I5(switch_4),
        .O(switch_reg_9));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__1
       (.I0(\ma/out1_carry_i_21__0_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(dout[6]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__1
       (.I0(\ma/out1_carry_i_22__0_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(dout[4]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__1
       (.I0(\ma/out1_carry_i_23__0_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(dout[2]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__2
       (.I0(\ma/out1_carry_i_23__1_n_0 ),
        .I1(out1_carry__1_0[1]),
        .I2(out1_carry__1[1]),
        .I3(a_mul_b),
        .I4(dout[2]),
        .O(\MEM_cnt_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[0]),
        .I1(a_mul_b),
        .I2(dout[0]),
        .I3(\_inferred__1/i___1_carry__4 [0]),
        .I4(\MEM_cnt_reg[0]_27 ),
        .O(S[0]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_15_0_0_i_2
       (.I0(a_plus_b_minus_q[22]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__2_0 [0]),
        .I2(a_mul_b),
        .I3(a_mul_b_0[6]),
        .I4(a_mul_b_2),
        .O(MEM_u_in_3[0]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_10_10_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[6]),
        .O(MEM_u_in_3[10]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_11_11_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[7]),
        .O(MEM_u_in_3[11]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_12_12_i_2__0
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .I3(a_mul_b),
        .I4(out_u_2[3]),
        .O(MEM_u_in_3[12]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_13_13_i_2__0
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .I3(a_mul_b),
        .I4(out_u_2[4]),
        .O(MEM_u_in_3[13]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_14_14_i_2__0
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[8]),
        .O(MEM_u_in_3[14]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_15_15_i_2__0
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .I3(a_mul_b),
        .I4(out_u_2[5]),
        .O(MEM_u_in_3[15]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_16_16
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_16_16_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[9]),
        .O(MEM_u_in_3[16]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_17_17
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_17_17_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[10]),
        .O(MEM_u_in_3[17]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_18_18
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_18_18_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[11]),
        .O(MEM_u_in_3[18]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_19_19
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_19_19_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[12]),
        .O(MEM_u_in_3[19]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_1_1_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[0]),
        .O(MEM_u_in_3[1]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_20_20
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_20_20_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[13]),
        .O(MEM_u_in_3[20]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_21_21
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_21_21_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[14]),
        .O(MEM_u_in_3[21]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_22_22
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_22_22_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[15]),
        .O(MEM_u_in_3[22]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_2_2_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[1]),
        .O(MEM_u_in_3[2]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_3_3_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[2]),
        .O(MEM_u_in_3[3]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_4_4_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .I3(a_mul_b),
        .I4(out_u_2[0]),
        .O(MEM_u_in_3[4]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_5_5_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[3]),
        .O(MEM_u_in_3[5]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_6_6_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .I3(a_mul_b),
        .I4(out_u_2[1]),
        .O(MEM_u_in_3[6]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_7_7_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__1_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[4]),
        .O(MEM_u_in_3[7]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_8_8_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .I3(a_mul_b),
        .I4(ram_reg_0_15_22_22_i_1[5]),
        .O(MEM_u_in_3[8]));
  (* RTL_RAM_BITS = "368" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .A4(1'b0),
        .D(din[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_9_9_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__1_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .I3(a_mul_b),
        .I4(out_u_2[2]),
        .O(MEM_u_in_3[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized2
   (switch_reg,
    dout,
    mul_in_0,
    din,
    out_u_4,
    a_mul_b__0,
    out_u_3,
    switch_4,
    sub_out,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_4,
    MEM_u_in_4);
  output switch_reg;
  output [21:0]dout;
  output [0:0]mul_in_0;
  output [22:0]din;
  input [0:0]out_u_4;
  input [0:0]a_mul_b__0;
  input [0:0]out_u_3;
  input switch_4;
  input [0:0]sub_out;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [2:0]MEM_cnt_4;
  input [22:0]MEM_u_in_4;

  wire [2:0]MEM_cnt_4;
  wire [22:0]MEM_u_in_4;
  wire [0:0]a_mul_b__0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [21:0]dout;
  wire [22:22]dout_0;
  wire [22:0]in_d;
  wire [0:0]mul_in_0;
  wire [0:0]out_u_3;
  wire [0:0]out_u_4;
  wire [0:0]sub_out;
  wire switch_4;
  wire switch_reg;

  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_1__3
       (.I0(a_mul_b__0),
        .I1(switch_reg),
        .I2(sub_out),
        .O(mul_in_0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_7__2
       (.I0(out_u_4),
        .I1(a_mul_b__0),
        .I2(out_u_3),
        .I3(dout_0),
        .I4(switch_4),
        .O(switch_reg));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_0_0_i_1
       (.I0(dout[0]),
        .I1(MEM_u_in_4[0]),
        .I2(switch_4),
        .O(din[0]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_10_10_i_1
       (.I0(dout[10]),
        .I1(MEM_u_in_4[10]),
        .I2(switch_4),
        .O(din[10]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_11_11_i_1
       (.I0(dout[11]),
        .I1(MEM_u_in_4[11]),
        .I2(switch_4),
        .O(din[11]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_12_12_i_1
       (.I0(dout[12]),
        .I1(MEM_u_in_4[12]),
        .I2(switch_4),
        .O(din[12]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_13_13_i_1
       (.I0(dout[13]),
        .I1(MEM_u_in_4[13]),
        .I2(switch_4),
        .O(din[13]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_14_14_i_1
       (.I0(dout[14]),
        .I1(MEM_u_in_4[14]),
        .I2(switch_4),
        .O(din[14]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_15_15_i_1
       (.I0(dout[15]),
        .I1(MEM_u_in_4[15]),
        .I2(switch_4),
        .O(din[15]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_16_16_i_1
       (.I0(dout[16]),
        .I1(MEM_u_in_4[16]),
        .I2(switch_4),
        .O(din[16]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_17_17_i_1
       (.I0(dout[17]),
        .I1(MEM_u_in_4[17]),
        .I2(switch_4),
        .O(din[17]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_18_18_i_1
       (.I0(dout[18]),
        .I1(MEM_u_in_4[18]),
        .I2(switch_4),
        .O(din[18]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_19_19_i_1
       (.I0(dout[19]),
        .I1(MEM_u_in_4[19]),
        .I2(switch_4),
        .O(din[19]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_1_1_i_1
       (.I0(dout[1]),
        .I1(MEM_u_in_4[1]),
        .I2(switch_4),
        .O(din[1]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_20_20_i_1
       (.I0(dout[20]),
        .I1(MEM_u_in_4[20]),
        .I2(switch_4),
        .O(din[20]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_21_21_i_1
       (.I0(dout[21]),
        .I1(MEM_u_in_4[21]),
        .I2(switch_4),
        .O(din[21]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[22]),
        .O(dout_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_22_22_i_1
       (.I0(dout_0),
        .I1(MEM_u_in_4[22]),
        .I2(switch_4),
        .O(din[22]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_2_2_i_1
       (.I0(dout[2]),
        .I1(MEM_u_in_4[2]),
        .I2(switch_4),
        .O(din[2]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_3_3_i_1
       (.I0(dout[3]),
        .I1(MEM_u_in_4[3]),
        .I2(switch_4),
        .O(din[3]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_4_4_i_1
       (.I0(dout[4]),
        .I1(MEM_u_in_4[4]),
        .I2(switch_4),
        .O(din[4]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_5_5_i_1
       (.I0(dout[5]),
        .I1(MEM_u_in_4[5]),
        .I2(switch_4),
        .O(din[5]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_6_6_i_1
       (.I0(dout[6]),
        .I1(MEM_u_in_4[6]),
        .I2(switch_4),
        .O(din[6]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_7_7_i_1
       (.I0(dout[7]),
        .I1(MEM_u_in_4[7]),
        .I2(switch_4),
        .O(din[7]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_8_8_i_1
       (.I0(dout[8]),
        .I1(MEM_u_in_4[8]),
        .I2(switch_4),
        .O(din[8]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_7_9_9_i_1
       (.I0(dout[9]),
        .I1(MEM_u_in_4[9]),
        .I2(switch_4),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized2_10
   (out1_carry__1_i_12__2,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__2_0,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    switch_reg_0,
    \MEM_cnt_reg[0]_1 ,
    switch_reg_1,
    switch_reg_2,
    \MEM_cnt_reg[0]_2 ,
    switch_reg_3,
    \MEM_cnt_reg[0]_3 ,
    out1_carry__1_i_13__2,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    out1_carry__0_i_9__2,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    switch_reg_4,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    switch_reg_5,
    out_u_4,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    a_plus_b_minus_q_carry__1_i_1__3_0,
    O,
    \ma/a_plus_b_minus_q_carry__0_i_13__2_0 ,
    a_plus_b_minus_q_carry__0_i_1__3_0,
    \ma/a_plus_b_minus_q_carry_i_22__2_0 ,
    a_plus_b_minus_q_carry_i_2__3_0,
    \ma/a_plus_b_minus_q_carry_i_14__3_0 ,
    \ma/a_plus_b_minus_q_carry__3_i_7__3_0 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__3_0 ,
    switch_reg_6,
    MEM_u_in_4,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    \MEM_cnt_reg[0]_21 ,
    \MEM_cnt_reg[0]_22 ,
    mul_in_0,
    \MEM_cnt_reg[0]_23 ,
    \MEM_cnt_reg[0]_24 ,
    \MEM_cnt_reg[0]_25 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__2,
    i___1_carry__2_i_6__2,
    i___1_carry__1_i_7__2_0,
    i___1_carry__0_i_5__2_0,
    i___1_carry__0_i_7__2_0,
    CO,
    MEM_d_out_4,
    i___1_carry__4_i_3__2_0,
    \_inferred__1/i___1_carry__2 ,
    out_u_3,
    a_mul_b__0,
    switch_4,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    in_u_4,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry_1,
    a_plus_b_minus_q_carry_2,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__0_0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__1_0,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    out1_carry_i_18__4,
    a_plus_b_minus_q_0,
    switch_5,
    a_plus_b_minus_q_1,
    a_mul_b_0,
    sub_out,
    i___1_carry_i_5__2_0,
    i___1_carry_i_6__3,
    MEM_d_out_5,
    a_plus_b_minus_q_carry_i_2__3_1,
    clk_IBUF_BUFG,
    din,
    MEM_cnt_4);
  output [2:0]out1_carry__1_i_12__2;
  output \MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__2_0;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [1:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]S;
  output switch_reg_0;
  output [1:0]\MEM_cnt_reg[0]_1 ;
  output switch_reg_1;
  output switch_reg_2;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output switch_reg_3;
  output \MEM_cnt_reg[0]_3 ;
  output [3:0]out1_carry__1_i_13__2;
  output \MEM_cnt_reg[0]_4 ;
  output [15:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]out1_carry__0_i_9__2;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [2:0]\MEM_cnt_reg[0]_7 ;
  output [2:0]\MEM_cnt_reg[0]_8 ;
  output [0:0]\MEM_cnt_reg[0]_9 ;
  output switch_reg_4;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [0:0]\MEM_cnt_reg[0]_11 ;
  output [13:0]switch_reg_5;
  output [21:0]out_u_4;
  output [0:0]\MEM_cnt_reg[0]_12 ;
  output [1:0]\MEM_cnt_reg[0]_13 ;
  output [1:0]\MEM_cnt_reg[0]_14 ;
  output [0:0]\MEM_cnt_reg[0]_15 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__3_0;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__2_0 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__3_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__2_0 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__3_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_14__3_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__3_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__3_0 ;
  output switch_reg_6;
  output [22:0]MEM_u_in_4;
  output [1:0]\MEM_cnt_reg[0]_16 ;
  output [1:0]\MEM_cnt_reg[0]_17 ;
  output [1:0]\MEM_cnt_reg[0]_18 ;
  output [2:0]\MEM_cnt_reg[0]_19 ;
  output [3:0]\MEM_cnt_reg[0]_20 ;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output \MEM_cnt_reg[0]_22 ;
  output [19:0]mul_in_0;
  output [1:0]\MEM_cnt_reg[0]_23 ;
  output [1:0]\MEM_cnt_reg[0]_24 ;
  output [0:0]\MEM_cnt_reg[0]_25 ;
  input [14:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__2;
  input i___1_carry__2_i_6__2;
  input i___1_carry__1_i_7__2_0;
  input i___1_carry__0_i_5__2_0;
  input i___1_carry__0_i_7__2_0;
  input [0:0]CO;
  input [0:0]MEM_d_out_4;
  input i___1_carry__4_i_3__2_0;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_3;
  input [19:0]a_mul_b__0;
  input switch_4;
  input [15:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input [7:0]in_u_4;
  input [1:0]a_plus_b_minus_q_carry;
  input [2:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry_1;
  input [0:0]a_plus_b_minus_q_carry_2;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [1:0]a_plus_b_minus_q_carry__0_0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [1:0]a_plus_b_minus_q_carry__1_0;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [0:0]out1_carry_i_18__4;
  input [0:0]a_plus_b_minus_q_0;
  input switch_5;
  input [0:0]a_plus_b_minus_q_1;
  input [0:0]a_mul_b_0;
  input [19:0]sub_out;
  input i___1_carry_i_5__2_0;
  input i___1_carry_i_6__3;
  input [0:0]MEM_d_out_5;
  input a_plus_b_minus_q_carry_i_2__3_1;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input [2:0]MEM_cnt_4;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [2:0]MEM_cnt_4;
  wire \MEM_cnt_reg[0] ;
  wire [1:0]\MEM_cnt_reg[0]_0 ;
  wire [1:0]\MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [0:0]\MEM_cnt_reg[0]_11 ;
  wire [0:0]\MEM_cnt_reg[0]_12 ;
  wire [1:0]\MEM_cnt_reg[0]_13 ;
  wire [1:0]\MEM_cnt_reg[0]_14 ;
  wire [0:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_16 ;
  wire [1:0]\MEM_cnt_reg[0]_17 ;
  wire [1:0]\MEM_cnt_reg[0]_18 ;
  wire [2:0]\MEM_cnt_reg[0]_19 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire \MEM_cnt_reg[0]_22 ;
  wire [1:0]\MEM_cnt_reg[0]_23 ;
  wire [1:0]\MEM_cnt_reg[0]_24 ;
  wire [0:0]\MEM_cnt_reg[0]_25 ;
  wire \MEM_cnt_reg[0]_3 ;
  wire \MEM_cnt_reg[0]_4 ;
  wire [15:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [2:0]\MEM_cnt_reg[0]_7 ;
  wire [2:0]\MEM_cnt_reg[0]_8 ;
  wire [0:0]\MEM_cnt_reg[0]_9 ;
  wire [0:0]MEM_d_out_4;
  wire [0:0]MEM_d_out_5;
  wire [22:0]MEM_u_in_4;
  wire [3:0]O;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [14:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [19:0]a_mul_b__0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [0:0]a_plus_b_minus_q_1;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [2:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry_1;
  wire [0:0]a_plus_b_minus_q_carry_2;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [1:0]a_plus_b_minus_q_carry__0_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__3_0;
  wire a_plus_b_minus_q_carry__0_i_1__3_n_0;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire [1:0]a_plus_b_minus_q_carry__1_0;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__3_0;
  wire a_plus_b_minus_q_carry__1_i_1__3_n_0;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire a_plus_b_minus_q_carry__2_i_1__3_n_0;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__2;
  wire a_plus_b_minus_q_carry_i_1__3_n_0;
  wire [3:0]a_plus_b_minus_q_carry_i_2__3_0;
  wire a_plus_b_minus_q_carry_i_2__3_1;
  wire a_plus_b_minus_q_carry_i_2__3_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__0_i_5__2_0;
  wire i___1_carry__0_i_7__2_0;
  wire i___1_carry__1_i_7__2_0;
  wire i___1_carry__2_i_6__2;
  wire i___1_carry__4_i_3__2_0;
  wire i___1_carry_i_5__2_0;
  wire i___1_carry_i_6__3;
  wire [21:15]in_u_3;
  wire [7:0]in_u_4;
  wire \ma/a_plus_b_minus_q_carry__0_i_11__2_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__2_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_13__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_10__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_11__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_6__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_7__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_8__3_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__3_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_9__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__3_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__3_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__3_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_14__3_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_19__2_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_20__2_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__2_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_22__2_n_0 ;
  wire \ma/i___1_carry_i_8__1_n_0 ;
  wire \ma/out1_carry__0_i_23__1_n_0 ;
  wire \ma/out1_carry_i_21__1_n_0 ;
  wire \ma/out1_carry_i_22__1_n_0 ;
  wire [19:0]mul_in_0;
  wire [1:0]out1_carry__0_i_9__2;
  wire [15:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__2;
  wire [3:0]out1_carry__1_i_13__2;
  wire [0:0]out1_carry__1_i_19__2_0;
  wire [0:0]out1_carry_i_18__4;
  wire [21:0]out_u_3;
  wire [21:0]out_u_4;
  wire [19:0]sub_out;
  wire switch_4;
  wire switch_5;
  wire switch_reg;
  wire switch_reg_0;
  wire switch_reg_1;
  wire switch_reg_2;
  wire switch_reg_3;
  wire switch_reg_4;
  wire [13:0]switch_reg_5;
  wire switch_reg_6;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__3_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_10__2
       (.I0(out_u_4[18]),
        .I1(a_mul_b),
        .I2(out_u_3[18]),
        .I3(a_mul_b__0[17]),
        .I4(switch_4),
        .O(switch_reg_5[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_11__2
       (.I0(out_u_4[17]),
        .I1(a_mul_b),
        .I2(out_u_3[17]),
        .I3(a_mul_b__0[16]),
        .I4(switch_4),
        .O(switch_reg_5[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_12__2
       (.I0(out_u_4[16]),
        .I1(a_mul_b),
        .I2(out_u_3[16]),
        .I3(a_mul_b__0[15]),
        .I4(switch_4),
        .O(switch_reg_5[9]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_13__1
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .O(out_u_4[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_14__1
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .O(out_u_4[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_15__1
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .O(out_u_4[19]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_16__1
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .O(out_u_4[18]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_17__1
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .O(out_u_4[17]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_18__1
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .O(out_u_4[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_2__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[13]),
        .I2(sub_out[19]),
        .O(mul_in_0[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_3__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[12]),
        .I2(sub_out[18]),
        .O(mul_in_0[18]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_4__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[11]),
        .I2(sub_out[17]),
        .O(mul_in_0[17]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_5__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[10]),
        .I2(sub_out[16]),
        .O(mul_in_0[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_6__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[9]),
        .I2(sub_out[15]),
        .O(mul_in_0[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_8__2
       (.I0(out_u_4[20]),
        .I1(a_mul_b),
        .I2(out_u_3[20]),
        .I3(a_mul_b__0[19]),
        .I4(switch_4),
        .O(switch_reg_5[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_9__2
       (.I0(out_u_4[19]),
        .I1(a_mul_b),
        .I2(out_u_3[19]),
        .I3(a_mul_b__0[18]),
        .I4(switch_4),
        .O(switch_reg_5[12]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_10__3
       (.I0(a_mul_b),
        .I1(switch_reg_2),
        .I2(sub_out[6]),
        .O(mul_in_0[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_11__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[3]),
        .I2(sub_out[5]),
        .O(mul_in_0[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_12__3
       (.I0(a_mul_b),
        .I1(switch_reg_3),
        .I2(sub_out[4]),
        .O(mul_in_0[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_13__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[2]),
        .I2(sub_out[3]),
        .O(mul_in_0[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_15__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[1]),
        .I2(sub_out[2]),
        .O(mul_in_0[2]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_16__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[0]),
        .I2(sub_out[1]),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__4
       (.I0(MEM_u_in_4[0]),
        .I1(a_mul_b__0[0]),
        .I2(switch_4),
        .I3(sub_out[0]),
        .I4(a_mul_b),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_1__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[8]),
        .I2(sub_out[14]),
        .O(mul_in_0[14]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_2__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[7]),
        .I2(sub_out[13]),
        .O(mul_in_0[13]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_3__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[6]),
        .I2(sub_out[12]),
        .O(mul_in_0[12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_41__2
       (.I0(out_u_4[15]),
        .I1(a_mul_b),
        .I2(out_u_3[15]),
        .I3(a_mul_b__0[14]),
        .I4(switch_4),
        .O(switch_reg_5[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_42__1
       (.I0(out_u_4[14]),
        .I1(a_mul_b),
        .I2(out_u_3[14]),
        .I3(a_mul_b__0[13]),
        .I4(switch_4),
        .O(switch_reg_5[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_43__1
       (.I0(out_u_4[13]),
        .I1(a_mul_b),
        .I2(out_u_3[13]),
        .I3(a_mul_b__0[12]),
        .I4(switch_4),
        .O(switch_reg_5[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_44__1
       (.I0(out_u_4[9]),
        .I1(a_mul_b),
        .I2(out_u_3[9]),
        .I3(a_mul_b__0[9]),
        .I4(switch_4),
        .O(switch_reg_5[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_45__1
       (.I0(out_u_4[7]),
        .I1(a_mul_b),
        .I2(out_u_3[7]),
        .I3(a_mul_b__0[7]),
        .I4(switch_4),
        .O(switch_reg_5[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_46__1
       (.I0(out_u_4[5]),
        .I1(a_mul_b),
        .I2(out_u_3[5]),
        .I3(a_mul_b__0[5]),
        .I4(switch_4),
        .O(switch_reg_5[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_47__1
       (.I0(out_u_4[3]),
        .I1(a_mul_b),
        .I2(out_u_3[3]),
        .I3(a_mul_b__0[3]),
        .I4(switch_4),
        .O(switch_reg_5[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_48__1
       (.I0(out_u_4[1]),
        .I1(a_mul_b),
        .I2(out_u_3[1]),
        .I3(a_mul_b__0[2]),
        .I4(switch_4),
        .O(switch_reg_5[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_49__1
       (.I0(out_u_4[0]),
        .I1(a_mul_b),
        .I2(out_u_3[0]),
        .I3(a_mul_b__0[1]),
        .I4(switch_4),
        .O(switch_reg_5[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_4__3
       (.I0(a_mul_b),
        .I1(switch_reg_4),
        .I2(sub_out[11]),
        .O(mul_in_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_56__1
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .O(out_u_4[15]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_57__1
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .O(out_u_4[14]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_58__1
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .O(out_u_4[13]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_59__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(out_u_4[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_5__3
       (.I0(a_mul_b),
        .I1(switch_reg_0),
        .I2(sub_out[10]),
        .O(mul_in_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_60__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(out_u_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_61__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(out_u_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_62__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(out_u_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_63__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .O(out_u_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_64__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .O(out_u_4[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_7__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[5]),
        .I2(sub_out[9]),
        .O(mul_in_0[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_8__3
       (.I0(a_mul_b),
        .I1(switch_reg_1),
        .I2(sub_out[8]),
        .O(mul_in_0[8]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_9__3
       (.I0(a_mul_b),
        .I1(switch_reg_5[4]),
        .I2(sub_out[7]),
        .O(mul_in_0[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__3
       (.CI(a_plus_b_minus_q_carry_i_2__3_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__3_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_4[5],a_plus_b_minus_q_carry__0[1],in_u_4[4],a_plus_b_minus_q_carry__0[0]}),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 ),
        .S({a_plus_b_minus_q_carry__0_0[1],\ma/a_plus_b_minus_q_carry__0_i_11__2_n_0 ,a_plus_b_minus_q_carry__0_0[0],\ma/a_plus_b_minus_q_carry__0_i_13__2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__3
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [0]),
        .O(a_plus_b_minus_q_carry__0_i_1__3_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [3]),
        .O(a_plus_b_minus_q_carry__0_i_1__3_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [2]),
        .O(a_plus_b_minus_q_carry__0_i_1__3_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [1]),
        .O(a_plus_b_minus_q_carry__0_i_1__3_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6__4
       (.I0(dout[11]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[11]),
        .O(\MEM_cnt_reg[0]_5 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7__1
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[10]),
        .O(\MEM_cnt_reg[0]_18 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8__4
       (.I0(dout[9]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[9]),
        .O(\MEM_cnt_reg[0]_5 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9__1
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[8]),
        .O(\MEM_cnt_reg[0]_18 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12__1
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[13]),
        .I1(dout[13]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_10 [1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__3
       (.CI(a_plus_b_minus_q_carry__0_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__3_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_plus_b_minus_q_carry__1,in_u_4[6]}),
        .O(O),
        .S({\ma/a_plus_b_minus_q_carry__1_i_10__3_n_0 ,\ma/a_plus_b_minus_q_carry__1_i_11__2_n_0 ,a_plus_b_minus_q_carry__1_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__3
       (.I0(O[0]),
        .O(a_plus_b_minus_q_carry__1_i_1__3_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__3
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [3]),
        .O(a_plus_b_minus_q_carry__1_i_1__3_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__3
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [2]),
        .O(a_plus_b_minus_q_carry__1_i_1__3_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__3
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [1]),
        .O(a_plus_b_minus_q_carry__1_i_1__3_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__2
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[15]),
        .O(\MEM_cnt_reg[0]_19 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__2
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[14]),
        .O(\MEM_cnt_reg[0]_19 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__2
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[13]),
        .O(\MEM_cnt_reg[0]_19 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9__4
       (.I0(dout[12]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[12]),
        .O(\MEM_cnt_reg[0]_5 [12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__3
       (.CI(a_plus_b_minus_q_carry__1_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__3_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_plus_b_minus_q_carry__2),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 ),
        .S({\ma/a_plus_b_minus_q_carry__2_i_6__3_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_7__3_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_8__3_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_9__3_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__2
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[19]),
        .O(\MEM_cnt_reg[0]_20 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__2
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[18]),
        .O(\MEM_cnt_reg[0]_20 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__2
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[17]),
        .O(\MEM_cnt_reg[0]_20 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__2
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[16]),
        .O(\MEM_cnt_reg[0]_20 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__3
       (.CI(a_plus_b_minus_q_carry__2_i_1__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,in_u_4[7],a_plus_b_minus_q_carry__3}),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 ),
        .S({1'b1,a_plus_b_minus_q_carry__3_0,\ma/a_plus_b_minus_q_carry__3_i_6__3_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__3_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__6
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[22]),
        .O(\MEM_cnt_reg[0]_5 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__2
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[21]),
        .O(\MEM_cnt_reg[0]_21 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__2
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[20]),
        .O(\MEM_cnt_reg[0]_21 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[22]),
        .I1(dout[22]),
        .I2(MEM_d_out_4),
        .I3(a_mul_b),
        .I4(i___1_carry__4_i_3__2_0),
        .O(\MEM_cnt_reg[0]_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10__1
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[0]),
        .O(\MEM_cnt_reg[0]_16 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15__4
       (.I0(dout[7]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[7]),
        .O(\MEM_cnt_reg[0]_5 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16__1
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[6]),
        .O(\MEM_cnt_reg[0]_17 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17__4
       (.I0(dout[5]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[5]),
        .O(\MEM_cnt_reg[0]_5 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18__1
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[4]),
        .O(\MEM_cnt_reg[0]_17 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__3
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__3_n_0,NLW_a_plus_b_minus_q_carry_i_1__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_4[1],a_plus_b_minus_q_carry[1],in_u_4[0],a_plus_b_minus_q_carry[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_14__3_0 ),
        .S({a_plus_b_minus_q_carry_0,\ma/a_plus_b_minus_q_carry_i_14__3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__3
       (.CI(a_plus_b_minus_q_carry_i_1__3_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__3_n_0,NLW_a_plus_b_minus_q_carry_i_2__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_4[3],a_plus_b_minus_q_carry_1[1],in_u_4[2],a_plus_b_minus_q_carry_1[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_22__2_0 ),
        .S({\ma/a_plus_b_minus_q_carry_i_19__2_n_0 ,\ma/a_plus_b_minus_q_carry_i_20__2_n_0 ,a_plus_b_minus_q_carry_2,\ma/a_plus_b_minus_q_carry_i_22__2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [0]),
        .O(a_plus_b_minus_q_carry_i_2__3_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [3]),
        .O(a_plus_b_minus_q_carry_i_2__3_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [2]),
        .O(a_plus_b_minus_q_carry_i_2__3_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [1]),
        .O(a_plus_b_minus_q_carry_i_2__3_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__4
       (.I0(dout[3]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[3]),
        .O(\MEM_cnt_reg[0]_5 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__2
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[2]),
        .O(\MEM_cnt_reg[0]_16 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9__4
       (.I0(dout[1]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[1]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_13__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(out_u_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_14__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_4[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__3
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[3]),
        .I3(out1_carry__1_0[3]),
        .O(\MEM_cnt_reg[0]_14 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__2_0),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__3
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[2]),
        .I3(out1_carry__1_0[2]),
        .O(\MEM_cnt_reg[0]_14 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__2
       (.I0(\_inferred__1/i___1_carry__4 [3]),
        .I1(dout[6]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__2[6]),
        .I4(\ma/out1_carry_i_21__1_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [2]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__2
       (.I0(\MEM_cnt_reg[0]_2 ),
        .I1(a_plus_b_minus_q_carry__3_i_1__2[6]),
        .I2(a_mul_b),
        .I3(dout[6]),
        .I4(\_inferred__1/i___1_carry__4 [3]),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__2
       (.I0(\_inferred__1/i___1_carry__4 [2]),
        .I1(dout[4]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__2[4]),
        .I4(\ma/out1_carry_i_22__1_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9__1
       (.I0(out_u_4[4]),
        .I1(a_mul_b),
        .I2(out_u_3[4]),
        .I3(a_mul_b__0[4]),
        .I4(switch_4),
        .O(switch_reg_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11__1
       (.I0(out_u_4[6]),
        .I1(a_mul_b),
        .I2(out_u_3[6]),
        .I3(a_mul_b__0[6]),
        .I4(switch_4),
        .O(switch_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_13__1
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(out_u_4[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_14__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .O(out_u_4[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__3
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[5]),
        .O(\MEM_cnt_reg[0]_13 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__2_0),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__3
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[5]),
        .I3(out1_carry__1_0[4]),
        .O(\MEM_cnt_reg[0]_13 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__2_0),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__2
       (.I0(\MEM_cnt_reg[0]_1 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__2[10]),
        .I2(a_mul_b),
        .I3(dout[10]),
        .I4(\_inferred__1/i___1_carry__4 [5]),
        .O(\MEM_cnt_reg[0]_7 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__2
       (.I0(\_inferred__1/i___1_carry__4 [4]),
        .I1(dout[8]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__2[8]),
        .I4(\ma/out1_carry__0_i_23__1_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__2
       (.I0(\MEM_cnt_reg[0]_1 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__2[8]),
        .I2(a_mul_b),
        .I3(dout[8]),
        .I4(\_inferred__1/i___1_carry__4 [4]),
        .O(\MEM_cnt_reg[0]_7 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9__1
       (.I0(out_u_4[8]),
        .I1(a_mul_b),
        .I2(out_u_3[8]),
        .I3(a_mul_b__0[8]),
        .I4(switch_4),
        .O(switch_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__6
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[15]),
        .O(in_u_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__5
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[13]),
        .O(\MEM_cnt_reg[0]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_15__1
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .O(out_u_4[12]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_16__1
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(out_u_4[10]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__2
       (.I0(switch_reg),
        .I1(CO),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[14]),
        .I3(a_mul_b),
        .I4(dout[14]),
        .I5(\_inferred__1/i___1_carry__4 [7]),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[13]),
        .I1(dout[13]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__2
       (.I0(switch_reg),
        .I1(CO),
        .I2(\_inferred__1/i___1_carry__4 [8]),
        .I3(in_u_3[15]),
        .I4(\MEM_cnt_reg[0]_5 [14]),
        .I5(\_inferred__1/i___1_carry__4 [7]),
        .O(out1_carry__0_i_9__2[1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__2
       (.I0(\MEM_cnt_reg[0]_6 [0]),
        .I1(CO),
        .I2(switch_reg),
        .O(out1_carry__0_i_9__2[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9__1
       (.I0(out_u_4[12]),
        .I1(a_mul_b),
        .I2(out_u_3[12]),
        .I3(a_mul_b__0[11]),
        .I4(switch_4),
        .O(switch_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__6
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[19]),
        .O(in_u_3[19]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__2
       (.I0(in_u_3[17]),
        .I1(\_inferred__1/i___1_carry__4 [10]),
        .I2(\_inferred__1/i___1_carry__4 [12]),
        .I3(in_u_3[19]),
        .I4(\MEM_cnt_reg[0]_3 ),
        .I5(\_inferred__1/i___1_carry__4 [11]),
        .O(out1_carry__1_i_13__2[3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__2
       (.I0(\MEM_cnt_reg[0]_4 ),
        .I1(\_inferred__1/i___1_carry__4 [9]),
        .I2(\_inferred__1/i___1_carry__4 [11]),
        .I3(\MEM_cnt_reg[0]_3 ),
        .I4(in_u_3[17]),
        .I5(\_inferred__1/i___1_carry__4 [10]),
        .O(out1_carry__1_i_13__2[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__2
       (.I0(in_u_3[15]),
        .I1(\_inferred__1/i___1_carry__4 [8]),
        .I2(\_inferred__1/i___1_carry__4 [10]),
        .I3(in_u_3[17]),
        .I4(\MEM_cnt_reg[0]_4 ),
        .I5(\_inferred__1/i___1_carry__4 [9]),
        .O(out1_carry__1_i_13__2[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__2
       (.I0(\MEM_cnt_reg[0]_5 [14]),
        .I1(\_inferred__1/i___1_carry__4 [7]),
        .I2(\_inferred__1/i___1_carry__4 [9]),
        .I3(\MEM_cnt_reg[0]_4 ),
        .I4(in_u_3[15]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(out1_carry__1_i_13__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__6
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[17]),
        .O(in_u_3[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__2
       (.I0(\MEM_cnt_reg[0] ),
        .I1(\_inferred__1/i___1_carry__4 [13]),
        .I2(out1_carry__1_i_19__2_0),
        .I3(in_u_3[21]),
        .I4(\_inferred__1/i___1_carry__4 [14]),
        .O(out1_carry__1_i_12__2[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__2
       (.I0(in_u_3[19]),
        .I1(\_inferred__1/i___1_carry__4 [12]),
        .I2(\_inferred__1/i___1_carry__4 [14]),
        .I3(in_u_3[21]),
        .I4(\MEM_cnt_reg[0] ),
        .I5(\_inferred__1/i___1_carry__4 [13]),
        .O(out1_carry__1_i_12__2[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__2
       (.I0(\MEM_cnt_reg[0]_3 ),
        .I1(\_inferred__1/i___1_carry__4 [11]),
        .I2(\_inferred__1/i___1_carry__4 [13]),
        .I3(\MEM_cnt_reg[0] ),
        .I4(in_u_3[19]),
        .I5(\_inferred__1/i___1_carry__4 [12]),
        .O(out1_carry__1_i_12__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__6
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[21]),
        .O(in_u_3[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__3
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(out1_carry__1[1]),
        .I3(out1_carry__1_0[1]),
        .O(\MEM_cnt_reg[0]_15 ));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[1]),
        .I1(a_mul_b),
        .I2(dout[1]),
        .I3(CO),
        .I4(\_inferred__1/i___1_carry__4 [1]),
        .I5(\ma/i___1_carry_i_8__1_n_0 ),
        .O(\MEM_cnt_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11__2 
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[5]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__2_0),
        .O(\MEM_cnt_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13__2 
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[5]),
        .I3(out1_carry__1_0[4]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__3 
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(out1_carry__1[8]),
        .I3(out1_carry__1_0[7]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11__2 
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(out1_carry__1[7]),
        .I3(out1_carry__1_0[6]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[12]),
        .I1(dout[12]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__2),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__3 
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(out1_carry__1[12]),
        .I3(out1_carry__1_0[11]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__3 
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(out1_carry__1[11]),
        .I3(out1_carry__1_0[10]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__3 
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(out1_carry__1[10]),
        .I3(out1_carry__1_0[9]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__3 
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(out1_carry__1[9]),
        .I3(out1_carry__1_0[8]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__3 
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(out1_carry__1[14]),
        .I3(out1_carry__1_0[13]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__3 
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(out1_carry__1[13]),
        .I3(out1_carry__1_0[12]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[2]),
        .I1(dout[2]),
        .I2(switch_reg_5[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__2_0),
        .O(\MEM_cnt_reg[0]_23 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[1]),
        .I1(dout[1]),
        .I2(switch_reg_5[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__3),
        .O(\MEM_cnt_reg[0]_23 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__3 
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(out1_carry__1[0]),
        .I3(out1_carry__1_0[0]),
        .O(\ma/a_plus_b_minus_q_carry_i_14__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__2_0),
        .O(\MEM_cnt_reg[0]_24 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19__2 
       (.I0(dout[7]),
        .I1(out1_carry__1[4]),
        .I2(MEM_d_out_5),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry_i_2__3_1),
        .O(\ma/a_plus_b_minus_q_carry_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20__2 
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[3]),
        .I3(out1_carry__1_0[3]),
        .O(\ma/a_plus_b_minus_q_carry_i_20__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__2_0),
        .O(\MEM_cnt_reg[0]_24 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22__2 
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[2]),
        .I3(out1_carry__1_0[2]),
        .O(\ma/a_plus_b_minus_q_carry_i_22__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[2]),
        .I1(dout[2]),
        .I2(switch_reg_5[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__2_0),
        .O(\ma/i___1_carry_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__2_0),
        .O(\ma/out1_carry__0_i_23__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__2_0),
        .O(\ma/out1_carry_i_21__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__2_0),
        .O(\ma/out1_carry_i_22__1_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24__1 
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[1]),
        .I1(dout[1]),
        .I2(switch_reg_5[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__3),
        .O(\MEM_cnt_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__6
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[14]),
        .O(\MEM_cnt_reg[0]_5 [14]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__2
       (.I0(switch_reg_0),
        .I1(i___1_carry__2_i_6__2),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[12]),
        .I3(a_mul_b),
        .I4(dout[12]),
        .O(switch_reg));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__6
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[10]),
        .O(\MEM_cnt_reg[0]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__6
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[8]),
        .O(\MEM_cnt_reg[0]_5 [8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__2
       (.I0(out_u_4[11]),
        .I1(a_mul_b),
        .I2(out_u_3[11]),
        .I3(a_mul_b__0[10]),
        .I4(switch_4),
        .O(switch_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_24__2
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .O(out_u_4[11]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__2
       (.I0(switch_reg),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(dout[13]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__2[13]),
        .O(DI));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[12]),
        .I1(dout[12]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__2),
        .I5(\MEM_cnt_reg[0]_6 [0]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__2
       (.I0(\ma/out1_carry__0_i_23__1_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(dout[8]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__2[8]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__6
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[20]),
        .O(\MEM_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__6
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[18]),
        .O(\MEM_cnt_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__6
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[16]),
        .O(\MEM_cnt_reg[0]_4 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[22]),
        .I1(dout[22]),
        .I2(MEM_d_out_4),
        .I3(a_mul_b),
        .I4(i___1_carry__4_i_3__2_0),
        .O(out1_carry__1_i_19__2_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__3
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(out1_carry__1[15]),
        .I3(out1_carry__1_0[14]),
        .O(\MEM_cnt_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__6
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[6]),
        .O(\MEM_cnt_reg[0]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__6
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[4]),
        .O(\MEM_cnt_reg[0]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__6
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[2]),
        .O(\MEM_cnt_reg[0]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__6
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__2[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_25__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_mul_b),
        .I3(out1_carry_i_18__4),
        .I4(a_plus_b_minus_q_0),
        .I5(switch_5),
        .O(switch_reg_6));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__2
       (.I0(\ma/out1_carry_i_21__1_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(dout[6]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__2[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__2
       (.I0(\ma/out1_carry_i_22__1_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(dout[4]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__2[4]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__2[0]),
        .I1(a_mul_b),
        .I2(dout[0]),
        .I3(\_inferred__1/i___1_carry__4 [0]),
        .I4(\MEM_cnt_reg[0]_22 ),
        .O(S[0]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_0_0
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_7_0_0_i_2
       (.I0(a_plus_b_minus_q[22]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__3_0 [0]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_1),
        .I4(a_mul_b_0),
        .O(MEM_u_in_4[0]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_10_10
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_10_10_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .I3(a_mul_b),
        .I4(out_u_3[9]),
        .O(MEM_u_in_4[10]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_11_11
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_11_11_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .I3(a_mul_b),
        .I4(out_u_3[10]),
        .O(MEM_u_in_4[11]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_12_12
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_12_12_i_2__0
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .I3(a_mul_b),
        .I4(out_u_3[11]),
        .O(MEM_u_in_4[12]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_13_13
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_13_13_i_2__0
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .I3(a_mul_b),
        .I4(out_u_3[12]),
        .O(MEM_u_in_4[13]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_14_14
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_14_14_i_2__0
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .I3(a_mul_b),
        .I4(out_u_3[13]),
        .O(MEM_u_in_4[14]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_15_15
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_15_15_i_2__0
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .I3(a_mul_b),
        .I4(out_u_3[14]),
        .O(MEM_u_in_4[15]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_16_16
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_16_16_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .I3(a_mul_b),
        .I4(out_u_3[15]),
        .O(MEM_u_in_4[16]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_17_17
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_17_17_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .I3(a_mul_b),
        .I4(out_u_3[16]),
        .O(MEM_u_in_4[17]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_18_18
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_18_18_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .I3(a_mul_b),
        .I4(out_u_3[17]),
        .O(MEM_u_in_4[18]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_19_19
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_19_19_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .I3(a_mul_b),
        .I4(out_u_3[18]),
        .O(MEM_u_in_4[19]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_1_1
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_1_1_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .I3(a_mul_b),
        .I4(out_u_3[0]),
        .O(MEM_u_in_4[1]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_20_20
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_20_20_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(a_mul_b),
        .I4(out_u_3[19]),
        .O(MEM_u_in_4[20]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_21_21
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_21_21_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .I3(a_mul_b),
        .I4(out_u_3[20]),
        .O(MEM_u_in_4[21]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_22_22
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_22_22_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .I3(a_mul_b),
        .I4(out_u_3[21]),
        .O(MEM_u_in_4[22]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_2_2
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_2_2_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .I3(a_mul_b),
        .I4(out_u_3[1]),
        .O(MEM_u_in_4[2]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_3_3
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_3_3_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .I3(a_mul_b),
        .I4(out_u_3[2]),
        .O(MEM_u_in_4[3]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_4_4
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_4_4_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .I3(a_mul_b),
        .I4(out_u_3[3]),
        .O(MEM_u_in_4[4]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_5_5
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_5_5_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .I3(a_mul_b),
        .I4(out_u_3[4]),
        .O(MEM_u_in_4[5]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_6_6
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_6_6_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .I3(a_mul_b),
        .I4(out_u_3[5]),
        .O(MEM_u_in_4[6]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_7_7
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_7_7_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__2_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .I3(a_mul_b),
        .I4(out_u_3[6]),
        .O(MEM_u_in_4[7]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_8_8
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_8_8_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .I3(a_mul_b),
        .I4(out_u_3[7]),
        .O(MEM_u_in_4[8]));
  (* RTL_RAM_BITS = "184" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_7_9_9
       (.A0(MEM_cnt_4[0]),
        .A1(MEM_cnt_4[1]),
        .A2(MEM_cnt_4[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_7_9_9_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__2_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .I3(a_mul_b),
        .I4(out_u_3[8]),
        .O(MEM_u_in_4[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized3
   (switch_reg,
    dout,
    mul_in_0,
    din,
    out_u_5,
    a_mul_b__0,
    out_u_4,
    switch_5,
    sub_out,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_5,
    MEM_u_in_5);
  output switch_reg;
  output [21:0]dout;
  output [0:0]mul_in_0;
  output [22:0]din;
  input [0:0]out_u_5;
  input [0:0]a_mul_b__0;
  input [0:0]out_u_4;
  input switch_5;
  input [0:0]sub_out;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [1:0]MEM_cnt_5;
  input [22:0]MEM_u_in_5;

  wire [1:0]MEM_cnt_5;
  wire [22:0]MEM_u_in_5;
  wire [0:0]a_mul_b__0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [21:0]dout;
  wire [22:22]dout_0;
  wire [22:0]in_d;
  wire [0:0]mul_in_0;
  wire [0:0]out_u_4;
  wire [0:0]out_u_5;
  wire [0:0]sub_out;
  wire switch_5;
  wire switch_reg;

  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_1__4
       (.I0(a_mul_b__0),
        .I1(switch_reg),
        .I2(sub_out),
        .O(mul_in_0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_7__3
       (.I0(out_u_5),
        .I1(a_mul_b__0),
        .I2(out_u_4),
        .I3(dout_0),
        .I4(switch_5),
        .O(switch_reg));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_0_0_i_1
       (.I0(dout[0]),
        .I1(MEM_u_in_5[0]),
        .I2(switch_5),
        .O(din[0]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_10_10
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_10_10_i_1
       (.I0(dout[10]),
        .I1(MEM_u_in_5[10]),
        .I2(switch_5),
        .O(din[10]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_11_11
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_11_11_i_1
       (.I0(dout[11]),
        .I1(MEM_u_in_5[11]),
        .I2(switch_5),
        .O(din[11]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_12_12
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_12_12_i_1
       (.I0(dout[12]),
        .I1(MEM_u_in_5[12]),
        .I2(switch_5),
        .O(din[12]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_13_13
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_13_13_i_1
       (.I0(dout[13]),
        .I1(MEM_u_in_5[13]),
        .I2(switch_5),
        .O(din[13]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_14_14
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_14_14_i_1
       (.I0(dout[14]),
        .I1(MEM_u_in_5[14]),
        .I2(switch_5),
        .O(din[14]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_15_15
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_15_15_i_1
       (.I0(dout[15]),
        .I1(MEM_u_in_5[15]),
        .I2(switch_5),
        .O(din[15]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_16_16
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_16_16_i_1
       (.I0(dout[16]),
        .I1(MEM_u_in_5[16]),
        .I2(switch_5),
        .O(din[16]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_17_17
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_17_17_i_1
       (.I0(dout[17]),
        .I1(MEM_u_in_5[17]),
        .I2(switch_5),
        .O(din[17]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_18_18
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_18_18_i_1
       (.I0(dout[18]),
        .I1(MEM_u_in_5[18]),
        .I2(switch_5),
        .O(din[18]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_19_19
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_19_19_i_1
       (.I0(dout[19]),
        .I1(MEM_u_in_5[19]),
        .I2(switch_5),
        .O(din[19]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_1_1
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_1_1_i_1
       (.I0(dout[1]),
        .I1(MEM_u_in_5[1]),
        .I2(switch_5),
        .O(din[1]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_20_20
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_20_20_i_1
       (.I0(dout[20]),
        .I1(MEM_u_in_5[20]),
        .I2(switch_5),
        .O(din[20]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_21_21
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_21_21_i_1
       (.I0(dout[21]),
        .I1(MEM_u_in_5[21]),
        .I2(switch_5),
        .O(din[21]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_22_22
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[22]),
        .O(dout_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_22_22_i_1
       (.I0(dout_0),
        .I1(MEM_u_in_5[22]),
        .I2(switch_5),
        .O(din[22]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_2_2
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_2_2_i_1
       (.I0(dout[2]),
        .I1(MEM_u_in_5[2]),
        .I2(switch_5),
        .O(din[2]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_3_3
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_3_3_i_1
       (.I0(dout[3]),
        .I1(MEM_u_in_5[3]),
        .I2(switch_5),
        .O(din[3]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_4_4
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_4_4_i_1
       (.I0(dout[4]),
        .I1(MEM_u_in_5[4]),
        .I2(switch_5),
        .O(din[4]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_5_5
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_5_5_i_1
       (.I0(dout[5]),
        .I1(MEM_u_in_5[5]),
        .I2(switch_5),
        .O(din[5]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_6_6
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_6_6_i_1
       (.I0(dout[6]),
        .I1(MEM_u_in_5[6]),
        .I2(switch_5),
        .O(din[6]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_7_7
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_7_7_i_1
       (.I0(dout[7]),
        .I1(MEM_u_in_5[7]),
        .I2(switch_5),
        .O(din[7]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_8_8
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_8_8_i_1
       (.I0(dout[8]),
        .I1(MEM_u_in_5[8]),
        .I2(switch_5),
        .O(din[8]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_9_9
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_3_9_9_i_1
       (.I0(dout[9]),
        .I1(MEM_u_in_5[9]),
        .I2(switch_5),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized3_9
   (out1_carry__1_i_12__3,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__3_0,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    \MEM_cnt_reg[0]_1 ,
    switch_reg_0,
    \MEM_cnt_reg[0]_2 ,
    switch_reg_1,
    switch_reg_2,
    \MEM_cnt_reg[0]_3 ,
    switch_reg_3,
    switch_reg_4,
    \MEM_cnt_reg[0]_4 ,
    out1_carry__1_i_13__3,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    out1_carry__0_i_9__3,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    switch_reg_5,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    switch_reg_6,
    out_u_5,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    a_plus_b_minus_q_carry__1_i_1__4_0,
    O,
    \ma/a_plus_b_minus_q_carry__0_i_13__3_0 ,
    a_plus_b_minus_q_carry__0_i_1__4_0,
    \ma/a_plus_b_minus_q_carry_i_22__3_0 ,
    a_plus_b_minus_q_carry_i_2__4_0,
    \ma/a_plus_b_minus_q_carry_i_14__4_0 ,
    \ma/a_plus_b_minus_q_carry__3_i_7__4_0 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__4_0 ,
    \MEM_cnt_reg[0]_18 ,
    out1_carry__0_i_12__4,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    \MEM_cnt_reg[0]_21 ,
    switch_reg_7,
    MEM_u_in_5,
    \MEM_cnt_reg[0]_22 ,
    \MEM_cnt_reg[0]_23 ,
    \MEM_cnt_reg[0]_24 ,
    \MEM_cnt_reg[0]_25 ,
    \MEM_cnt_reg[0]_26 ,
    \MEM_cnt_reg[0]_27 ,
    \MEM_cnt_reg[0]_28 ,
    mul_in_0,
    \MEM_cnt_reg[0]_29 ,
    \MEM_cnt_reg[0]_30 ,
    \MEM_cnt_reg[0]_31 ,
    \MEM_cnt_reg[0]_32 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__3,
    i___1_carry__2_i_6__3,
    i___1_carry__1_i_5__3_0,
    i___1_carry__1_i_7__3_0,
    i___1_carry__0_i_5__3_0,
    i___1_carry__0_i_7__3_0,
    i___1_carry_i_4__3_0,
    CO,
    i___1_carry__4_i_3__3_0,
    i___1_carry__4_i_3__3_1,
    \_inferred__1/i___1_carry__2 ,
    out_u_4,
    a_mul_b__0,
    switch_5,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    \_inferred__1/i___1_carry__2_0 ,
    i___1_carry__1_i_5__4_0,
    i___1_carry__1_i_7__4_0,
    i___1_carry__0_i_5__4_0,
    i___1_carry__0_i_7__4_0,
    i___1_carry_i_4__4_0,
    in_u_5,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    \_inferred__1/i___1_carry__2_1 ,
    \_inferred__1/i___1_carry__2_2 ,
    \_inferred__1/i___1_carry__2_3 ,
    out1_carry_i_18__5,
    a_plus_b_minus_q_0,
    switch_6,
    a_plus_b_minus_q_1,
    a_mul_b_0,
    sub_out,
    a_plus_b_minus_q_carry__1_i_1__4_1,
    i___1_carry_i_5__3_0,
    i___1_carry_i_6__4,
    clk_IBUF_BUFG,
    din,
    MEM_cnt_5,
    i___1_carry_i_5__4_0,
    i___1_carry_i_6__5);
  output [2:0]out1_carry__1_i_12__3;
  output \MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__3_0;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [2:0]\MEM_cnt_reg[0]_0 ;
  output [3:0]S;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output switch_reg_0;
  output [1:0]\MEM_cnt_reg[0]_2 ;
  output switch_reg_1;
  output switch_reg_2;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output switch_reg_3;
  output switch_reg_4;
  output \MEM_cnt_reg[0]_4 ;
  output [3:0]out1_carry__1_i_13__3;
  output \MEM_cnt_reg[0]_5 ;
  output [15:0]\MEM_cnt_reg[0]_6 ;
  output [2:0]out1_carry__0_i_9__3;
  output [3:0]\MEM_cnt_reg[0]_7 ;
  output [3:0]\MEM_cnt_reg[0]_8 ;
  output [1:0]\MEM_cnt_reg[0]_9 ;
  output switch_reg_5;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [0:0]\MEM_cnt_reg[0]_11 ;
  output [13:0]switch_reg_6;
  output [21:0]out_u_5;
  output [0:0]\MEM_cnt_reg[0]_12 ;
  output [2:0]\MEM_cnt_reg[0]_13 ;
  output [3:0]\MEM_cnt_reg[0]_14 ;
  output [3:0]\MEM_cnt_reg[0]_15 ;
  output [3:0]\MEM_cnt_reg[0]_16 ;
  output [0:0]\MEM_cnt_reg[0]_17 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__4_0;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__3_0 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__4_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__3_0 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__4_0;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__4_0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__4_0 ;
  output [1:0]\MEM_cnt_reg[0]_18 ;
  output [1:0]out1_carry__0_i_12__4;
  output [3:0]\MEM_cnt_reg[0]_19 ;
  output [3:0]\MEM_cnt_reg[0]_20 ;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output switch_reg_7;
  output [22:0]MEM_u_in_5;
  output [1:0]\MEM_cnt_reg[0]_22 ;
  output [1:0]\MEM_cnt_reg[0]_23 ;
  output [1:0]\MEM_cnt_reg[0]_24 ;
  output [2:0]\MEM_cnt_reg[0]_25 ;
  output [3:0]\MEM_cnt_reg[0]_26 ;
  output [1:0]\MEM_cnt_reg[0]_27 ;
  output \MEM_cnt_reg[0]_28 ;
  output [21:0]mul_in_0;
  output \MEM_cnt_reg[0]_29 ;
  output [2:0]\MEM_cnt_reg[0]_30 ;
  output [0:0]\MEM_cnt_reg[0]_31 ;
  output [1:0]\MEM_cnt_reg[0]_32 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__3;
  input i___1_carry__2_i_6__3;
  input i___1_carry__1_i_5__3_0;
  input i___1_carry__1_i_7__3_0;
  input i___1_carry__0_i_5__3_0;
  input i___1_carry__0_i_7__3_0;
  input i___1_carry_i_4__3_0;
  input [0:0]CO;
  input [0:0]i___1_carry__4_i_3__3_0;
  input i___1_carry__4_i_3__3_1;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_4;
  input [21:0]a_mul_b__0;
  input switch_5;
  input [22:0]out1_carry__1;
  input [15:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input [8:0]\_inferred__1/i___1_carry__2_0 ;
  input i___1_carry__1_i_5__4_0;
  input i___1_carry__1_i_7__4_0;
  input i___1_carry__0_i_5__4_0;
  input i___1_carry__0_i_7__4_0;
  input i___1_carry_i_4__4_0;
  input [7:0]in_u_5;
  input [1:0]a_plus_b_minus_q_carry;
  input [1:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [0:0]\_inferred__1/i___1_carry__2_1 ;
  input \_inferred__1/i___1_carry__2_2 ;
  input \_inferred__1/i___1_carry__2_3 ;
  input [0:0]out1_carry_i_18__5;
  input [0:0]a_plus_b_minus_q_0;
  input switch_6;
  input [0:0]a_plus_b_minus_q_1;
  input [0:0]a_mul_b_0;
  input [21:0]sub_out;
  input a_plus_b_minus_q_carry__1_i_1__4_1;
  input i___1_carry_i_5__3_0;
  input i___1_carry_i_6__4;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input [1:0]MEM_cnt_5;
  input i___1_carry_i_5__4_0;
  input i___1_carry_i_6__5;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]MEM_cnt_5;
  wire \MEM_cnt_reg[0] ;
  wire [2:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [0:0]\MEM_cnt_reg[0]_11 ;
  wire [0:0]\MEM_cnt_reg[0]_12 ;
  wire [2:0]\MEM_cnt_reg[0]_13 ;
  wire [3:0]\MEM_cnt_reg[0]_14 ;
  wire [3:0]\MEM_cnt_reg[0]_15 ;
  wire [3:0]\MEM_cnt_reg[0]_16 ;
  wire [0:0]\MEM_cnt_reg[0]_17 ;
  wire [1:0]\MEM_cnt_reg[0]_18 ;
  wire [3:0]\MEM_cnt_reg[0]_19 ;
  wire [1:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire [1:0]\MEM_cnt_reg[0]_22 ;
  wire [1:0]\MEM_cnt_reg[0]_23 ;
  wire [1:0]\MEM_cnt_reg[0]_24 ;
  wire [2:0]\MEM_cnt_reg[0]_25 ;
  wire [3:0]\MEM_cnt_reg[0]_26 ;
  wire [1:0]\MEM_cnt_reg[0]_27 ;
  wire \MEM_cnt_reg[0]_28 ;
  wire \MEM_cnt_reg[0]_29 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [2:0]\MEM_cnt_reg[0]_30 ;
  wire [0:0]\MEM_cnt_reg[0]_31 ;
  wire [1:0]\MEM_cnt_reg[0]_32 ;
  wire \MEM_cnt_reg[0]_4 ;
  wire \MEM_cnt_reg[0]_5 ;
  wire [15:0]\MEM_cnt_reg[0]_6 ;
  wire [3:0]\MEM_cnt_reg[0]_7 ;
  wire [3:0]\MEM_cnt_reg[0]_8 ;
  wire [1:0]\MEM_cnt_reg[0]_9 ;
  wire [12:12]MEM_d_out_5;
  wire [22:0]MEM_u_in_5;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [8:0]\_inferred__1/i___1_carry__2_0 ;
  wire [0:0]\_inferred__1/i___1_carry__2_1 ;
  wire \_inferred__1/i___1_carry__2_2 ;
  wire \_inferred__1/i___1_carry__2_3 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [21:0]a_mul_b__0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [0:0]a_plus_b_minus_q_1;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [1:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__4_0;
  wire a_plus_b_minus_q_carry__0_i_1__4_n_0;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire a_plus_b_minus_q_carry__1_i_12__3_n_0;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__4_0;
  wire a_plus_b_minus_q_carry__1_i_1__4_1;
  wire a_plus_b_minus_q_carry__1_i_1__4_n_0;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire a_plus_b_minus_q_carry__2_i_1__4_n_0;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__3;
  wire a_plus_b_minus_q_carry_i_1__4_n_0;
  wire [3:0]a_plus_b_minus_q_carry_i_2__4_0;
  wire a_plus_b_minus_q_carry_i_2__4_n_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__0_i_5__3_0;
  wire i___1_carry__0_i_5__4_0;
  wire i___1_carry__0_i_7__3_0;
  wire i___1_carry__0_i_7__4_0;
  wire i___1_carry__1_i_5__3_0;
  wire i___1_carry__1_i_5__4_0;
  wire i___1_carry__1_i_7__3_0;
  wire i___1_carry__1_i_7__4_0;
  wire i___1_carry__2_i_6__3;
  wire [0:0]i___1_carry__4_i_3__3_0;
  wire i___1_carry__4_i_3__3_1;
  wire i___1_carry_i_4__3_0;
  wire i___1_carry_i_4__4_0;
  wire i___1_carry_i_5__3_0;
  wire i___1_carry_i_5__4_0;
  wire i___1_carry_i_6__4;
  wire i___1_carry_i_6__5;
  wire [21:15]in_u_4;
  wire [7:0]in_u_5;
  wire \ma/a_plus_b_minus_q_carry__0_i_10__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_11__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_12__3_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__3_0 ;
  wire \ma/a_plus_b_minus_q_carry__0_i_13__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_10__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_11__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_13__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_6__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_7__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_8__4_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__4_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_9__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__4_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__4_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_11__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_12__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_13__4_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_19__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_20__3_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_21__3_n_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__3_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_22__3_n_0 ;
  wire \ma/i___1_carry_i_8__2_n_0 ;
  wire \ma/i___1_carry_i_8__3_n_0 ;
  wire \ma/out1_carry__0_i_22__2_n_0 ;
  wire \ma/out1_carry__0_i_22__3_n_0 ;
  wire \ma/out1_carry__0_i_23__2_n_0 ;
  wire \ma/out1_carry__0_i_23__3_n_0 ;
  wire \ma/out1_carry_i_21__2_n_0 ;
  wire \ma/out1_carry_i_21__3_n_0 ;
  wire \ma/out1_carry_i_22__2_n_0 ;
  wire \ma/out1_carry_i_22__3_n_0 ;
  wire \ma/out1_carry_i_23__2_n_0 ;
  wire \ma/out1_carry_i_23__3_n_0 ;
  wire [21:0]mul_in_0;
  wire [1:0]out1_carry__0_i_12__4;
  wire [2:0]out1_carry__0_i_9__3;
  wire [22:0]out1_carry__1;
  wire [15:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__3;
  wire [3:0]out1_carry__1_i_13__3;
  wire [0:0]out1_carry__1_i_19__3_0;
  wire [0:0]out1_carry_i_18__5;
  wire [21:0]out_u_4;
  wire [21:0]out_u_5;
  wire [21:0]sub_out;
  wire switch_5;
  wire switch_6;
  wire switch_reg;
  wire switch_reg_0;
  wire switch_reg_1;
  wire switch_reg_2;
  wire switch_reg_3;
  wire switch_reg_4;
  wire switch_reg_5;
  wire [13:0]switch_reg_6;
  wire switch_reg_7;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__4_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__4_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_10__3
       (.I0(out_u_5[18]),
        .I1(a_mul_b),
        .I2(out_u_4[18]),
        .I3(a_mul_b__0[19]),
        .I4(switch_5),
        .O(switch_reg_6[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_11__3
       (.I0(out_u_5[17]),
        .I1(a_mul_b),
        .I2(out_u_4[17]),
        .I3(a_mul_b__0[18]),
        .I4(switch_5),
        .O(switch_reg_6[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_12__3
       (.I0(out_u_5[16]),
        .I1(a_mul_b),
        .I2(out_u_4[16]),
        .I3(a_mul_b__0[17]),
        .I4(switch_5),
        .O(switch_reg_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_13__2
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .O(out_u_5[21]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_14__2
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .O(out_u_5[20]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_15__2
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .O(out_u_5[19]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_16__2
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .O(out_u_5[18]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_17__2
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .O(out_u_5[17]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_18__2
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .O(out_u_5[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_2__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[13]),
        .I2(sub_out[21]),
        .O(mul_in_0[21]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_3__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[12]),
        .I2(sub_out[20]),
        .O(mul_in_0[20]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_4__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[11]),
        .I2(sub_out[19]),
        .O(mul_in_0[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_5__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[10]),
        .I2(sub_out[18]),
        .O(mul_in_0[18]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_6__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[9]),
        .I2(sub_out[17]),
        .O(mul_in_0[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_8__3
       (.I0(out_u_5[20]),
        .I1(a_mul_b),
        .I2(out_u_4[20]),
        .I3(a_mul_b__0[21]),
        .I4(switch_5),
        .O(switch_reg_6[13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_9__3
       (.I0(out_u_5[19]),
        .I1(a_mul_b),
        .I2(out_u_4[19]),
        .I3(a_mul_b__0[20]),
        .I4(switch_5),
        .O(switch_reg_6[12]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_10__4
       (.I0(a_mul_b),
        .I1(switch_reg_2),
        .I2(sub_out[7]),
        .O(mul_in_0[7]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_11__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[3]),
        .I2(sub_out[6]),
        .O(mul_in_0[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_12__4
       (.I0(a_mul_b),
        .I1(switch_reg_3),
        .I2(sub_out[5]),
        .O(mul_in_0[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_13__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[2]),
        .I2(sub_out[4]),
        .O(mul_in_0[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_14__4
       (.I0(a_mul_b),
        .I1(switch_reg_4),
        .I2(sub_out[3]),
        .O(mul_in_0[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_15__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[1]),
        .I2(sub_out[2]),
        .O(mul_in_0[2]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_16__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[0]),
        .I2(sub_out[1]),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__5
       (.I0(MEM_u_in_5[0]),
        .I1(a_mul_b__0[0]),
        .I2(switch_5),
        .I3(sub_out[0]),
        .I4(a_mul_b),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_1__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[8]),
        .I2(sub_out[16]),
        .O(mul_in_0[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_2__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[7]),
        .I2(sub_out[15]),
        .O(mul_in_0[15]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_3__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[6]),
        .I2(sub_out[14]),
        .O(mul_in_0[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_41__3
       (.I0(out_u_5[15]),
        .I1(a_mul_b),
        .I2(out_u_4[15]),
        .I3(a_mul_b__0[16]),
        .I4(switch_5),
        .O(switch_reg_6[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_42__2
       (.I0(out_u_5[14]),
        .I1(a_mul_b),
        .I2(out_u_4[14]),
        .I3(a_mul_b__0[15]),
        .I4(switch_5),
        .O(switch_reg_6[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_43__2
       (.I0(out_u_5[13]),
        .I1(a_mul_b),
        .I2(out_u_4[13]),
        .I3(a_mul_b__0[14]),
        .I4(switch_5),
        .O(switch_reg_6[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_44__2
       (.I0(out_u_5[9]),
        .I1(a_mul_b),
        .I2(out_u_4[9]),
        .I3(a_mul_b__0[10]),
        .I4(switch_5),
        .O(switch_reg_6[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_45__2
       (.I0(out_u_5[7]),
        .I1(a_mul_b),
        .I2(out_u_4[7]),
        .I3(a_mul_b__0[8]),
        .I4(switch_5),
        .O(switch_reg_6[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_46__2
       (.I0(out_u_5[5]),
        .I1(a_mul_b),
        .I2(out_u_4[5]),
        .I3(a_mul_b__0[6]),
        .I4(switch_5),
        .O(switch_reg_6[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_47__2
       (.I0(out_u_5[3]),
        .I1(a_mul_b),
        .I2(out_u_4[3]),
        .I3(a_mul_b__0[4]),
        .I4(switch_5),
        .O(switch_reg_6[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_48__2
       (.I0(out_u_5[1]),
        .I1(a_mul_b),
        .I2(out_u_4[1]),
        .I3(a_mul_b__0[2]),
        .I4(switch_5),
        .O(switch_reg_6[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_49__2
       (.I0(out_u_5[0]),
        .I1(a_mul_b),
        .I2(out_u_4[0]),
        .I3(a_mul_b__0[1]),
        .I4(switch_5),
        .O(switch_reg_6[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_4__4
       (.I0(a_mul_b),
        .I1(switch_reg_5),
        .I2(sub_out[13]),
        .O(mul_in_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_56__2
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .O(out_u_5[15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_57__2
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .O(out_u_5[14]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_58__2
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .O(out_u_5[13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_59__1
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(out_u_5[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_5__4
       (.I0(a_mul_b),
        .I1(MEM_d_out_5),
        .I2(sub_out[12]),
        .O(mul_in_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_60__1
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(out_u_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_61__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(out_u_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_62__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(out_u_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_63__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .O(out_u_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_64__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .O(out_u_5[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_6__4
       (.I0(a_mul_b),
        .I1(switch_reg_0),
        .I2(sub_out[11]),
        .O(mul_in_0[11]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_7__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[5]),
        .I2(sub_out[10]),
        .O(mul_in_0[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_8__4
       (.I0(a_mul_b),
        .I1(switch_reg_1),
        .I2(sub_out[9]),
        .O(mul_in_0[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_9__4
       (.I0(a_mul_b),
        .I1(switch_reg_6[4]),
        .I2(sub_out[8]),
        .O(mul_in_0[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__4
       (.CI(a_plus_b_minus_q_carry_i_2__4_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__4_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_5[5],a_plus_b_minus_q_carry__0[1],in_u_5[4],a_plus_b_minus_q_carry__0[0]}),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 ),
        .S({\ma/a_plus_b_minus_q_carry__0_i_10__3_n_0 ,\ma/a_plus_b_minus_q_carry__0_i_11__3_n_0 ,\ma/a_plus_b_minus_q_carry__0_i_12__3_n_0 ,\ma/a_plus_b_minus_q_carry__0_i_13__3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__4
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [0]),
        .O(a_plus_b_minus_q_carry__0_i_1__4_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [3]),
        .O(a_plus_b_minus_q_carry__0_i_1__4_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [2]),
        .O(a_plus_b_minus_q_carry__0_i_1__4_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [1]),
        .O(a_plus_b_minus_q_carry__0_i_1__4_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6__3
       (.I0(dout[11]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[11]),
        .O(\MEM_cnt_reg[0]_6 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7__2
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[10]),
        .O(\MEM_cnt_reg[0]_24 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8__3
       (.I0(dout[9]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[9]),
        .O(\MEM_cnt_reg[0]_6 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9__2
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[8]),
        .O(\MEM_cnt_reg[0]_24 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12__2
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[13]),
        .I1(dout[13]),
        .I2(switch_reg_5),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_10 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12__3
       (.I0(dout[13]),
        .I1(out1_carry__1[13]),
        .I2(\_inferred__1/i___1_carry__2_0 [8]),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2_3 ),
        .O(a_plus_b_minus_q_carry__1_i_12__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__4
       (.CI(a_plus_b_minus_q_carry__0_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__4_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_plus_b_minus_q_carry__1,in_u_5[6]}),
        .O(O),
        .S({\ma/a_plus_b_minus_q_carry__1_i_10__4_n_0 ,\ma/a_plus_b_minus_q_carry__1_i_11__3_n_0 ,a_plus_b_minus_q_carry__1_i_12__3_n_0,\ma/a_plus_b_minus_q_carry__1_i_13__3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__4
       (.I0(O[0]),
        .O(a_plus_b_minus_q_carry__1_i_1__4_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__4
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [3]),
        .O(a_plus_b_minus_q_carry__1_i_1__4_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__4
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [2]),
        .O(a_plus_b_minus_q_carry__1_i_1__4_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__4
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [1]),
        .O(a_plus_b_minus_q_carry__1_i_1__4_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__3
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[15]),
        .O(\MEM_cnt_reg[0]_25 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__3
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[14]),
        .O(\MEM_cnt_reg[0]_25 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__3
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[13]),
        .O(\MEM_cnt_reg[0]_25 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9__3
       (.I0(dout[12]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[12]),
        .O(\MEM_cnt_reg[0]_6 [12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__4
       (.CI(a_plus_b_minus_q_carry__1_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__4_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_plus_b_minus_q_carry__2),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 ),
        .S({\ma/a_plus_b_minus_q_carry__2_i_6__4_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_7__4_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_8__4_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_9__4_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__3
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[19]),
        .O(\MEM_cnt_reg[0]_26 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__3
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[18]),
        .O(\MEM_cnt_reg[0]_26 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__3
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[17]),
        .O(\MEM_cnt_reg[0]_26 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__3
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[16]),
        .O(\MEM_cnt_reg[0]_26 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__4
       (.CI(a_plus_b_minus_q_carry__2_i_1__4_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,in_u_5[7],a_plus_b_minus_q_carry__3}),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 ),
        .S({1'b1,a_plus_b_minus_q_carry__3_0,\ma/a_plus_b_minus_q_carry__3_i_6__4_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__4_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__5
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[22]),
        .O(\MEM_cnt_reg[0]_6 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__3
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[21]),
        .O(\MEM_cnt_reg[0]_27 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__3
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[20]),
        .O(\MEM_cnt_reg[0]_27 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[22]),
        .I1(dout[22]),
        .I2(i___1_carry__4_i_3__3_0),
        .I3(a_mul_b),
        .I4(i___1_carry__4_i_3__3_1),
        .O(\MEM_cnt_reg[0]_11 ));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10__2
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[0]),
        .O(\MEM_cnt_reg[0]_22 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15__3
       (.I0(dout[7]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[7]),
        .O(\MEM_cnt_reg[0]_6 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16__2
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[6]),
        .O(\MEM_cnt_reg[0]_23 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17__3
       (.I0(dout[5]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[5]),
        .O(\MEM_cnt_reg[0]_6 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18__2
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[4]),
        .O(\MEM_cnt_reg[0]_23 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__4
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__4_n_0,NLW_a_plus_b_minus_q_carry_i_1__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_5[1],a_plus_b_minus_q_carry[1],in_u_5[0],a_plus_b_minus_q_carry[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_14__4_0 ),
        .S({\ma/a_plus_b_minus_q_carry_i_11__4_n_0 ,\ma/a_plus_b_minus_q_carry_i_12__4_n_0 ,\ma/a_plus_b_minus_q_carry_i_13__4_n_0 ,\ma/a_plus_b_minus_q_carry_i_14__4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__4
       (.CI(a_plus_b_minus_q_carry_i_1__4_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__4_n_0,NLW_a_plus_b_minus_q_carry_i_2__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_5[3],a_plus_b_minus_q_carry_0[1],in_u_5[2],a_plus_b_minus_q_carry_0[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_22__3_0 ),
        .S({\ma/a_plus_b_minus_q_carry_i_19__3_n_0 ,\ma/a_plus_b_minus_q_carry_i_20__3_n_0 ,\ma/a_plus_b_minus_q_carry_i_21__3_n_0 ,\ma/a_plus_b_minus_q_carry_i_22__3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [0]),
        .O(a_plus_b_minus_q_carry_i_2__4_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [3]),
        .O(a_plus_b_minus_q_carry_i_2__4_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [2]),
        .O(a_plus_b_minus_q_carry_i_2__4_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__4
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [1]),
        .O(a_plus_b_minus_q_carry_i_2__4_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__3
       (.I0(dout[3]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[3]),
        .O(\MEM_cnt_reg[0]_6 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__3
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .O(\MEM_cnt_reg[0]_22 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9__3
       (.I0(dout[1]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[1]),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11__2
       (.I0(out_u_5[2]),
        .I1(a_mul_b),
        .I2(out_u_4[2]),
        .I3(a_mul_b__0[3]),
        .I4(switch_5),
        .O(switch_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_13__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(out_u_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_14__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_5[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__4
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[4]),
        .O(\MEM_cnt_reg[0]_16 [3]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__3_0),
        .O(\MEM_cnt_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__4
       (.I0(dout[5]),
        .I1(out1_carry__1[5]),
        .I2(\_inferred__1/i___1_carry__2_0 [3]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__4_0),
        .O(\MEM_cnt_reg[0]_16 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__4
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[4]),
        .I3(out1_carry__1_0[3]),
        .O(\MEM_cnt_reg[0]_16 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__3_0),
        .O(\MEM_cnt_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__4
       (.I0(dout[3]),
        .I1(out1_carry__1[3]),
        .I2(\_inferred__1/i___1_carry__2_0 [2]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__4_0),
        .O(\MEM_cnt_reg[0]_16 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__3
       (.I0(\_inferred__1/i___1_carry__4 [4]),
        .I1(dout[6]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__3[6]),
        .I4(\ma/out1_carry_i_21__2_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [3]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__4
       (.I0(out1_carry__1_0[4]),
        .I1(out1_carry__1[6]),
        .I2(a_mul_b),
        .I3(dout[6]),
        .I4(\ma/out1_carry_i_21__3_n_0 ),
        .O(\MEM_cnt_reg[0]_20 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__3
       (.I0(\MEM_cnt_reg[0]_3 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__3[6]),
        .I2(a_mul_b),
        .I3(dout[6]),
        .I4(\_inferred__1/i___1_carry__4 [4]),
        .O(\MEM_cnt_reg[0]_8 [2]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__4
       (.I0(\MEM_cnt_reg[0]_16 [2]),
        .I1(dout[6]),
        .I2(a_mul_b),
        .I3(out1_carry__1[6]),
        .I4(out1_carry__1_0[4]),
        .O(\MEM_cnt_reg[0]_20 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__3
       (.I0(\_inferred__1/i___1_carry__4 [3]),
        .I1(dout[4]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__3[4]),
        .I4(\ma/out1_carry_i_22__2_n_0 ),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__4
       (.I0(out1_carry__1_0[3]),
        .I1(out1_carry__1[4]),
        .I2(a_mul_b),
        .I3(dout[4]),
        .I4(\ma/out1_carry_i_22__3_n_0 ),
        .O(\MEM_cnt_reg[0]_20 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__3
       (.I0(\MEM_cnt_reg[0]_3 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__3[4]),
        .I2(a_mul_b),
        .I3(dout[4]),
        .I4(\_inferred__1/i___1_carry__4 [3]),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__4
       (.I0(\MEM_cnt_reg[0]_16 [0]),
        .I1(dout[4]),
        .I2(a_mul_b),
        .I3(out1_carry__1[4]),
        .I4(out1_carry__1_0[3]),
        .O(\MEM_cnt_reg[0]_20 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9__2
       (.I0(out_u_5[4]),
        .I1(a_mul_b),
        .I2(out_u_4[4]),
        .I3(a_mul_b__0[5]),
        .I4(switch_5),
        .O(switch_reg_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11__2
       (.I0(out_u_5[6]),
        .I1(a_mul_b),
        .I2(out_u_4[6]),
        .I3(a_mul_b__0[7]),
        .I4(switch_5),
        .O(switch_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_13__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(out_u_5[8]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_14__2
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .O(out_u_5[6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__4
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[10]),
        .I3(out1_carry__1_0[6]),
        .O(\MEM_cnt_reg[0]_14 [3]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__3_0),
        .O(\MEM_cnt_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__4
       (.I0(dout[9]),
        .I1(out1_carry__1[9]),
        .I2(\_inferred__1/i___1_carry__2_0 [5]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__4_0),
        .O(\MEM_cnt_reg[0]_14 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__4
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[8]),
        .I3(out1_carry__1_0[5]),
        .O(\MEM_cnt_reg[0]_14 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__3_0),
        .O(\MEM_cnt_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__4
       (.I0(dout[7]),
        .I1(out1_carry__1[7]),
        .I2(\_inferred__1/i___1_carry__2_0 [4]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__4_0),
        .O(\MEM_cnt_reg[0]_14 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__3
       (.I0(\_inferred__1/i___1_carry__4 [6]),
        .I1(dout[10]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__3[10]),
        .I4(\ma/out1_carry__0_i_22__2_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [3]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__4
       (.I0(out1_carry__1_0[6]),
        .I1(out1_carry__1[10]),
        .I2(a_mul_b),
        .I3(dout[10]),
        .I4(\ma/out1_carry__0_i_22__3_n_0 ),
        .O(\MEM_cnt_reg[0]_19 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__3
       (.I0(\MEM_cnt_reg[0]_2 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__3[10]),
        .I2(a_mul_b),
        .I3(dout[10]),
        .I4(\_inferred__1/i___1_carry__4 [6]),
        .O(\MEM_cnt_reg[0]_7 [2]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__4
       (.I0(\MEM_cnt_reg[0]_14 [2]),
        .I1(dout[10]),
        .I2(a_mul_b),
        .I3(out1_carry__1[10]),
        .I4(out1_carry__1_0[6]),
        .O(\MEM_cnt_reg[0]_19 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__3
       (.I0(\_inferred__1/i___1_carry__4 [5]),
        .I1(dout[8]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__3[8]),
        .I4(\ma/out1_carry__0_i_23__2_n_0 ),
        .O(\MEM_cnt_reg[0]_7 [1]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__4
       (.I0(out1_carry__1_0[5]),
        .I1(out1_carry__1[8]),
        .I2(a_mul_b),
        .I3(dout[8]),
        .I4(\ma/out1_carry__0_i_23__3_n_0 ),
        .O(\MEM_cnt_reg[0]_19 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__3
       (.I0(\MEM_cnt_reg[0]_2 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__3[8]),
        .I2(a_mul_b),
        .I3(dout[8]),
        .I4(\_inferred__1/i___1_carry__4 [5]),
        .O(\MEM_cnt_reg[0]_7 [0]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__4
       (.I0(\MEM_cnt_reg[0]_14 [0]),
        .I1(dout[8]),
        .I2(a_mul_b),
        .I3(out1_carry__1[8]),
        .I4(out1_carry__1_0[5]),
        .O(\MEM_cnt_reg[0]_19 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9__2
       (.I0(out_u_5[8]),
        .I1(a_mul_b),
        .I2(out_u_4[8]),
        .I3(a_mul_b__0[9]),
        .I4(switch_5),
        .O(switch_reg_1));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11__2
       (.I0(out_u_5[10]),
        .I1(a_mul_b),
        .I2(out_u_4[10]),
        .I3(a_mul_b__0[11]),
        .I4(switch_5),
        .O(switch_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__5
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[15]),
        .O(in_u_4[15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__4
       (.I0(dout[13]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[13]),
        .O(\MEM_cnt_reg[0]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_15__2
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .O(out_u_5[12]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_16__2
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(out_u_5[10]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__3
       (.I0(switch_reg),
        .I1(CO),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[14]),
        .I3(a_mul_b),
        .I4(dout[14]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[13]),
        .I1(dout[13]),
        .I2(switch_reg_5),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__4
       (.I0(dout[13]),
        .I1(out1_carry__1[13]),
        .I2(\_inferred__1/i___1_carry__2_0 [8]),
        .I3(a_mul_b),
        .I4(\_inferred__1/i___1_carry__2_3 ),
        .O(\MEM_cnt_reg[0]_18 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__3_0),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__4
       (.I0(dout[11]),
        .I1(out1_carry__1[11]),
        .I2(\_inferred__1/i___1_carry__2_0 [6]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__4_0),
        .O(\MEM_cnt_reg[0]_18 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__3
       (.I0(switch_reg),
        .I1(CO),
        .I2(\_inferred__1/i___1_carry__4 [9]),
        .I3(in_u_4[15]),
        .I4(\MEM_cnt_reg[0]_6 [14]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(out1_carry__0_i_9__3[2]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__3
       (.I0(\MEM_cnt_reg[0]_1 [1]),
        .I1(CO),
        .I2(switch_reg),
        .O(out1_carry__0_i_9__3[1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__4
       (.I0(\MEM_cnt_reg[0]_18 [1]),
        .I1(\_inferred__1/i___1_carry__2_1 ),
        .I2(\_inferred__1/i___1_carry__2_2 ),
        .O(out1_carry__0_i_12__4[1]));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__4
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_5),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__3),
        .I5(\MEM_cnt_reg[0]_1 [0]),
        .O(out1_carry__0_i_9__3[0]));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__5
       (.I0(dout[12]),
        .I1(out1_carry__1[12]),
        .I2(\_inferred__1/i___1_carry__2_0 [7]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__1_i_1__4_1),
        .I5(\MEM_cnt_reg[0]_18 [0]),
        .O(out1_carry__0_i_12__4[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9__2
       (.I0(out_u_5[12]),
        .I1(a_mul_b),
        .I2(out_u_4[12]),
        .I3(a_mul_b__0[13]),
        .I4(switch_5),
        .O(switch_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__5
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[19]),
        .O(in_u_4[19]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__3
       (.I0(in_u_4[17]),
        .I1(\_inferred__1/i___1_carry__4 [11]),
        .I2(\_inferred__1/i___1_carry__4 [13]),
        .I3(in_u_4[19]),
        .I4(\MEM_cnt_reg[0]_4 ),
        .I5(\_inferred__1/i___1_carry__4 [12]),
        .O(out1_carry__1_i_13__3[3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__3
       (.I0(\MEM_cnt_reg[0]_5 ),
        .I1(\_inferred__1/i___1_carry__4 [10]),
        .I2(\_inferred__1/i___1_carry__4 [12]),
        .I3(\MEM_cnt_reg[0]_4 ),
        .I4(in_u_4[17]),
        .I5(\_inferred__1/i___1_carry__4 [11]),
        .O(out1_carry__1_i_13__3[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__3
       (.I0(in_u_4[15]),
        .I1(\_inferred__1/i___1_carry__4 [9]),
        .I2(\_inferred__1/i___1_carry__4 [11]),
        .I3(in_u_4[17]),
        .I4(\MEM_cnt_reg[0]_5 ),
        .I5(\_inferred__1/i___1_carry__4 [10]),
        .O(out1_carry__1_i_13__3[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__3
       (.I0(\MEM_cnt_reg[0]_6 [14]),
        .I1(\_inferred__1/i___1_carry__4 [8]),
        .I2(\_inferred__1/i___1_carry__4 [10]),
        .I3(\MEM_cnt_reg[0]_5 ),
        .I4(in_u_4[15]),
        .I5(\_inferred__1/i___1_carry__4 [9]),
        .O(out1_carry__1_i_13__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__5
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[17]),
        .O(in_u_4[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__3
       (.I0(\MEM_cnt_reg[0] ),
        .I1(\_inferred__1/i___1_carry__4 [14]),
        .I2(out1_carry__1_i_19__3_0),
        .I3(in_u_4[21]),
        .I4(\_inferred__1/i___1_carry__4 [15]),
        .O(out1_carry__1_i_12__3[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__3
       (.I0(in_u_4[19]),
        .I1(\_inferred__1/i___1_carry__4 [13]),
        .I2(\_inferred__1/i___1_carry__4 [15]),
        .I3(in_u_4[21]),
        .I4(\MEM_cnt_reg[0] ),
        .I5(\_inferred__1/i___1_carry__4 [14]),
        .O(out1_carry__1_i_12__3[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__3
       (.I0(\MEM_cnt_reg[0]_4 ),
        .I1(\_inferred__1/i___1_carry__4 [12]),
        .I2(\_inferred__1/i___1_carry__4 [14]),
        .I3(\MEM_cnt_reg[0] ),
        .I4(in_u_4[19]),
        .I5(\_inferred__1/i___1_carry__4 [13]),
        .O(out1_carry__1_i_12__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__5
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[21]),
        .O(in_u_4[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__4
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(out1_carry__1[2]),
        .I3(out1_carry__1_0[2]),
        .O(\MEM_cnt_reg[0]_17 ));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__3
       (.I0(\_inferred__1/i___1_carry__4 [2]),
        .I1(dout[2]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .I4(\ma/out1_carry_i_23__2_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [1]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__4
       (.I0(out1_carry__1_0[2]),
        .I1(out1_carry__1[2]),
        .I2(a_mul_b),
        .I3(dout[2]),
        .I4(\ma/out1_carry_i_23__3_n_0 ),
        .O(\MEM_cnt_reg[0]_21 [1]));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[1]),
        .I1(a_mul_b),
        .I2(dout[1]),
        .I3(CO),
        .I4(\_inferred__1/i___1_carry__4 [1]),
        .I5(\ma/i___1_carry_i_8__2_n_0 ),
        .O(\MEM_cnt_reg[0]_9 [0]));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__4
       (.I0(dout[1]),
        .I1(a_mul_b),
        .I2(out1_carry__1[1]),
        .I3(\_inferred__1/i___1_carry__2_1 ),
        .I4(out1_carry__1_0[1]),
        .I5(\ma/i___1_carry_i_8__3_n_0 ),
        .O(\MEM_cnt_reg[0]_21 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__3_0),
        .O(\MEM_cnt_reg[0]_32 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10__3 
       (.I0(dout[11]),
        .I1(out1_carry__1[11]),
        .I2(\_inferred__1/i___1_carry__2_0 [6]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__4_0),
        .O(\ma/a_plus_b_minus_q_carry__0_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11__3 
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(out1_carry__1[10]),
        .I3(out1_carry__1_0[6]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__3_0),
        .O(\MEM_cnt_reg[0]_32 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12__3 
       (.I0(dout[9]),
        .I1(out1_carry__1[9]),
        .I2(\_inferred__1/i___1_carry__2_0 [5]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__4_0),
        .O(\ma/a_plus_b_minus_q_carry__0_i_12__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13__3 
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(out1_carry__1[8]),
        .I3(out1_carry__1_0[5]),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__4 
       (.I0(dout[15]),
        .I1(a_mul_b),
        .I2(out1_carry__1[15]),
        .I3(out1_carry__1_0[8]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11__3 
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(out1_carry__1[14]),
        .I3(out1_carry__1_0[7]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_5),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__3),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13__3 
       (.I0(dout[12]),
        .I1(out1_carry__1[12]),
        .I2(\_inferred__1/i___1_carry__2_0 [7]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__1_i_1__4_1),
        .O(\ma/a_plus_b_minus_q_carry__1_i_13__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__4 
       (.I0(dout[19]),
        .I1(a_mul_b),
        .I2(out1_carry__1[19]),
        .I3(out1_carry__1_0[12]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__4 
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(out1_carry__1[18]),
        .I3(out1_carry__1_0[11]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__4 
       (.I0(dout[17]),
        .I1(a_mul_b),
        .I2(out1_carry__1[17]),
        .I3(out1_carry__1_0[10]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__4 
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(out1_carry__1[16]),
        .I3(out1_carry__1_0[9]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__4 
       (.I0(dout[21]),
        .I1(a_mul_b),
        .I2(out1_carry__1[21]),
        .I3(out1_carry__1_0[14]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__4 
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(out1_carry__1[20]),
        .I3(out1_carry__1_0[13]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__3 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__3_0),
        .O(\MEM_cnt_reg[0]_30 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__4 
       (.I0(dout[3]),
        .I1(out1_carry__1[3]),
        .I2(\_inferred__1/i___1_carry__2_0 [2]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__4_0),
        .O(\ma/a_plus_b_minus_q_carry_i_11__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__3 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .I1(dout[2]),
        .I2(switch_reg_6[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__3_0),
        .O(\MEM_cnt_reg[0]_30 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__4 
       (.I0(dout[2]),
        .I1(out1_carry__1[2]),
        .I2(\_inferred__1/i___1_carry__2_0 [1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__4_0),
        .O(\ma/a_plus_b_minus_q_carry_i_12__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__3 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[1]),
        .I1(dout[1]),
        .I2(switch_reg_6[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__4),
        .O(\MEM_cnt_reg[0]_30 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__4 
       (.I0(dout[1]),
        .I1(out1_carry__1[1]),
        .I2(\_inferred__1/i___1_carry__2_0 [0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__5),
        .O(\ma/a_plus_b_minus_q_carry_i_13__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__4 
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(out1_carry__1[0]),
        .I3(out1_carry__1_0[0]),
        .O(\ma/a_plus_b_minus_q_carry_i_14__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19__3 
       (.I0(dout[7]),
        .I1(out1_carry__1[7]),
        .I2(\_inferred__1/i___1_carry__2_0 [4]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__4_0),
        .O(\ma/a_plus_b_minus_q_carry_i_19__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20__3 
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(out1_carry__1[6]),
        .I3(out1_carry__1_0[4]),
        .O(\ma/a_plus_b_minus_q_carry_i_20__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__3_0),
        .O(\MEM_cnt_reg[0]_31 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21__3 
       (.I0(dout[5]),
        .I1(out1_carry__1[5]),
        .I2(\_inferred__1/i___1_carry__2_0 [3]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__4_0),
        .O(\ma/a_plus_b_minus_q_carry_i_21__3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22__3 
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(out1_carry__1[4]),
        .I3(out1_carry__1_0[3]),
        .O(\ma/a_plus_b_minus_q_carry_i_22__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .I1(dout[2]),
        .I2(switch_reg_6[1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__3_0),
        .O(\ma/i___1_carry_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8__3 
       (.I0(dout[2]),
        .I1(out1_carry__1[2]),
        .I2(\_inferred__1/i___1_carry__2_0 [1]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_5__4_0),
        .O(\ma/i___1_carry_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[11]),
        .I1(dout[11]),
        .I2(switch_reg_0),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__3_0),
        .O(\ma/out1_carry__0_i_22__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22__3 
       (.I0(dout[11]),
        .I1(out1_carry__1[11]),
        .I2(\_inferred__1/i___1_carry__2_0 [6]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_5__4_0),
        .O(\ma/out1_carry__0_i_22__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[9]),
        .I1(dout[9]),
        .I2(switch_reg_1),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__3_0),
        .O(\ma/out1_carry__0_i_23__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23__3 
       (.I0(dout[9]),
        .I1(out1_carry__1[9]),
        .I2(\_inferred__1/i___1_carry__2_0 [5]),
        .I3(a_mul_b),
        .I4(i___1_carry__1_i_7__4_0),
        .O(\ma/out1_carry__0_i_23__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[7]),
        .I1(dout[7]),
        .I2(switch_reg_2),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__3_0),
        .O(\ma/out1_carry_i_21__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21__3 
       (.I0(dout[7]),
        .I1(out1_carry__1[7]),
        .I2(\_inferred__1/i___1_carry__2_0 [4]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_5__4_0),
        .O(\ma/out1_carry_i_21__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[5]),
        .I1(dout[5]),
        .I2(switch_reg_3),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__3_0),
        .O(\ma/out1_carry_i_22__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22__3 
       (.I0(dout[5]),
        .I1(out1_carry__1[5]),
        .I2(\_inferred__1/i___1_carry__2_0 [3]),
        .I3(a_mul_b),
        .I4(i___1_carry__0_i_7__4_0),
        .O(\ma/out1_carry_i_22__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[3]),
        .I1(dout[3]),
        .I2(switch_reg_4),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__3_0),
        .O(\ma/out1_carry_i_23__2_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23__3 
       (.I0(dout[3]),
        .I1(out1_carry__1[3]),
        .I2(\_inferred__1/i___1_carry__2_0 [2]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_4__4_0),
        .O(\ma/out1_carry_i_23__3_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24__2 
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[1]),
        .I1(dout[1]),
        .I2(switch_reg_6[0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__4),
        .O(\MEM_cnt_reg[0]_28 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24__3 
       (.I0(dout[1]),
        .I1(out1_carry__1[1]),
        .I2(\_inferred__1/i___1_carry__2_0 [0]),
        .I3(a_mul_b),
        .I4(i___1_carry_i_6__5),
        .O(\MEM_cnt_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__5
       (.I0(dout[14]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[14]),
        .O(\MEM_cnt_reg[0]_6 [14]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__3
       (.I0(MEM_d_out_5),
        .I1(i___1_carry__2_i_6__3),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[12]),
        .I3(a_mul_b),
        .I4(dout[12]),
        .O(switch_reg));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__5
       (.I0(dout[10]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[10]),
        .O(\MEM_cnt_reg[0]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__5
       (.I0(dout[8]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[8]),
        .O(\MEM_cnt_reg[0]_6 [8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__3
       (.I0(out_u_5[11]),
        .I1(a_mul_b),
        .I2(out_u_4[11]),
        .I3(a_mul_b__0[12]),
        .I4(switch_5),
        .O(MEM_d_out_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_24__3
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .O(out_u_5[11]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__3
       (.I0(switch_reg),
        .I1(\_inferred__1/i___1_carry__4 [7]),
        .I2(dout[13]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[13]),
        .O(DI));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__4
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[12]),
        .I1(dout[12]),
        .I2(MEM_d_out_5),
        .I3(a_mul_b),
        .I4(i___1_carry__2_i_6__3),
        .I5(\MEM_cnt_reg[0]_1 [1]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__5
       (.I0(dout[12]),
        .I1(out1_carry__1[12]),
        .I2(\_inferred__1/i___1_carry__2_0 [7]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__1_i_1__4_1),
        .I5(\MEM_cnt_reg[0]_18 [1]),
        .O(\MEM_cnt_reg[0]_13 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__3
       (.I0(\ma/out1_carry__0_i_22__2_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(dout[10]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[10]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__4
       (.I0(\ma/out1_carry__0_i_22__3_n_0 ),
        .I1(out1_carry__1_0[6]),
        .I2(out1_carry__1[10]),
        .I3(a_mul_b),
        .I4(dout[10]),
        .O(\MEM_cnt_reg[0]_13 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__3
       (.I0(\ma/out1_carry__0_i_23__2_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [5]),
        .I2(dout[8]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[8]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__4
       (.I0(\ma/out1_carry__0_i_23__3_n_0 ),
        .I1(out1_carry__1_0[5]),
        .I2(out1_carry__1[8]),
        .I3(a_mul_b),
        .I4(dout[8]),
        .O(\MEM_cnt_reg[0]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__5
       (.I0(dout[20]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[20]),
        .O(\MEM_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__5
       (.I0(dout[18]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[18]),
        .O(\MEM_cnt_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__5
       (.I0(dout[16]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[16]),
        .O(\MEM_cnt_reg[0]_5 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__3
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[22]),
        .I1(dout[22]),
        .I2(i___1_carry__4_i_3__3_0),
        .I3(a_mul_b),
        .I4(i___1_carry__4_i_3__3_1),
        .O(out1_carry__1_i_19__3_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__4
       (.I0(dout[22]),
        .I1(a_mul_b),
        .I2(out1_carry__1[22]),
        .I3(out1_carry__1_0[15]),
        .O(\MEM_cnt_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__5
       (.I0(dout[6]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[6]),
        .O(\MEM_cnt_reg[0]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__5
       (.I0(dout[4]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[4]),
        .O(\MEM_cnt_reg[0]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__5
       (.I0(dout[2]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .O(\MEM_cnt_reg[0]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__5
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(a_plus_b_minus_q_carry__3_i_1__3[0]),
        .O(\MEM_cnt_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_25__3
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_mul_b),
        .I3(out1_carry_i_18__5),
        .I4(a_plus_b_minus_q_0),
        .I5(switch_6),
        .O(switch_reg_7));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__3
       (.I0(\ma/out1_carry_i_21__2_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(dout[6]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__4
       (.I0(\ma/out1_carry_i_21__3_n_0 ),
        .I1(out1_carry__1_0[4]),
        .I2(out1_carry__1[6]),
        .I3(a_mul_b),
        .I4(dout[6]),
        .O(\MEM_cnt_reg[0]_15 [3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__3
       (.I0(\ma/out1_carry_i_22__2_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(dout[4]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__4
       (.I0(\ma/out1_carry_i_22__3_n_0 ),
        .I1(out1_carry__1_0[3]),
        .I2(out1_carry__1[4]),
        .I3(a_mul_b),
        .I4(dout[4]),
        .O(\MEM_cnt_reg[0]_15 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__3
       (.I0(\ma/out1_carry_i_23__2_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(dout[2]),
        .I3(a_mul_b),
        .I4(a_plus_b_minus_q_carry__3_i_1__3[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__4
       (.I0(\ma/out1_carry_i_23__3_n_0 ),
        .I1(out1_carry__1_0[2]),
        .I2(out1_carry__1[2]),
        .I3(a_mul_b),
        .I4(dout[2]),
        .O(\MEM_cnt_reg[0]_15 [1]));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__4
       (.I0(a_plus_b_minus_q_carry__3_i_1__3[0]),
        .I1(a_mul_b),
        .I2(dout[0]),
        .I3(\_inferred__1/i___1_carry__4 [0]),
        .I4(\MEM_cnt_reg[0]_28 ),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__5
       (.I0(dout[0]),
        .I1(a_mul_b),
        .I2(out1_carry__1[0]),
        .I3(out1_carry__1_0[0]),
        .I4(\MEM_cnt_reg[0]_29 ),
        .O(\MEM_cnt_reg[0]_15 [0]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[0]),
        .O(dout[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_3_0_0_i_2
       (.I0(a_plus_b_minus_q[22]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__4_0 [0]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_1),
        .I4(a_mul_b_0),
        .O(MEM_u_in_5[0]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_10_10
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[10]),
        .O(dout[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_10_10_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .I3(a_mul_b),
        .I4(out_u_4[9]),
        .O(MEM_u_in_5[10]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_11_11
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[11]),
        .O(dout[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_11_11_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .I3(a_mul_b),
        .I4(out_u_4[10]),
        .O(MEM_u_in_5[11]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_12_12
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[12]),
        .O(dout[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_12_12_i_2__0
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .I3(a_mul_b),
        .I4(out_u_4[11]),
        .O(MEM_u_in_5[12]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_13_13
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[13]),
        .O(dout[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_13_13_i_2__0
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .I3(a_mul_b),
        .I4(out_u_4[12]),
        .O(MEM_u_in_5[13]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_14_14
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[14]),
        .O(dout[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_14_14_i_2__0
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .I3(a_mul_b),
        .I4(out_u_4[13]),
        .O(MEM_u_in_5[14]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_15_15
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[15]),
        .O(dout[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_15_15_i_2__0
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .I3(a_mul_b),
        .I4(out_u_4[14]),
        .O(MEM_u_in_5[15]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_16_16
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[16]),
        .O(dout[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_16_16_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .I3(a_mul_b),
        .I4(out_u_4[15]),
        .O(MEM_u_in_5[16]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_17_17
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[17]),
        .O(dout[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_17_17_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .I3(a_mul_b),
        .I4(out_u_4[16]),
        .O(MEM_u_in_5[17]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_18_18
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[18]),
        .O(dout[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_18_18_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .I3(a_mul_b),
        .I4(out_u_4[17]),
        .O(MEM_u_in_5[18]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_19_19
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[19]),
        .O(dout[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_19_19_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__2_i_9__4_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .I3(a_mul_b),
        .I4(out_u_4[18]),
        .O(MEM_u_in_5[19]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_1_1
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[1]),
        .O(dout[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_1_1_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .I3(a_mul_b),
        .I4(out_u_4[0]),
        .O(MEM_u_in_5[1]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_20_20
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[20]),
        .O(dout[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_20_20_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(a_mul_b),
        .I4(out_u_4[19]),
        .O(MEM_u_in_5[20]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_21_21
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[21]),
        .O(dout[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_21_21_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .I3(a_mul_b),
        .I4(out_u_4[20]),
        .O(MEM_u_in_5[21]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_22_22
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[22]),
        .O(dout[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_22_22_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .I3(a_mul_b),
        .I4(out_u_4[21]),
        .O(MEM_u_in_5[22]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_2_2
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[2]),
        .O(dout[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_2_2_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .I3(a_mul_b),
        .I4(out_u_4[1]),
        .O(MEM_u_in_5[2]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_3_3
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[3]),
        .O(dout[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_3_3_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__4_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .I3(a_mul_b),
        .I4(out_u_4[2]),
        .O(MEM_u_in_5[3]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_4_4
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[4]),
        .O(dout[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_4_4_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .I3(a_mul_b),
        .I4(out_u_4[3]),
        .O(MEM_u_in_5[4]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_5_5
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[5]),
        .O(dout[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_5_5_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .I3(a_mul_b),
        .I4(out_u_4[4]),
        .O(MEM_u_in_5[5]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_6_6
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[6]),
        .O(dout[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_6_6_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .I3(a_mul_b),
        .I4(out_u_4[5]),
        .O(MEM_u_in_5[6]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_7_7
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[7]),
        .O(dout[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_7_7_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__3_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .I3(a_mul_b),
        .I4(out_u_4[6]),
        .O(MEM_u_in_5[7]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_8_8
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[8]),
        .O(dout[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_8_8_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .I3(a_mul_b),
        .I4(out_u_4[7]),
        .O(MEM_u_in_5[8]));
  (* RTL_RAM_BITS = "92" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_9_9
       (.A0(MEM_cnt_5[0]),
        .A1(MEM_cnt_5[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[9]),
        .O(dout[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_3_9_9_i_2__0
       (.I0(\ma/a_plus_b_minus_q_carry__0_i_13__3_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .I3(a_mul_b),
        .I4(out_u_4[8]),
        .O(MEM_u_in_5[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized4
   (switch_reg,
    B,
    \MEM_cnt_reg[0] ,
    din,
    out_u_6,
    a_mul_b__0,
    out_u_5,
    switch_6,
    a_mul_b__0_0,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_6,
    MEM_u_in_6,
    ram_reg_0_1_0_0_0);
  output switch_reg;
  output [0:0]B;
  output [21:0]\MEM_cnt_reg[0] ;
  output [22:0]din;
  input [0:0]out_u_6;
  input [0:0]a_mul_b__0;
  input [0:0]out_u_5;
  input switch_6;
  input [0:0]a_mul_b__0_0;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input MEM_cnt_6;
  input [21:0]MEM_u_in_6;
  input [0:0]ram_reg_0_1_0_0_0;

  wire [0:0]B;
  wire MEM_cnt_6;
  wire [21:0]\MEM_cnt_reg[0] ;
  wire [21:0]MEM_u_in_6;
  wire [0:0]a_mul_b__0;
  wire [0:0]a_mul_b__0_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:22]dout_0;
  wire [22:0]in_d;
  wire [0:0]out_u_5;
  wire [0:0]out_u_6;
  wire [0:0]ram_reg_0_1_0_0_0;
  wire switch_6;
  wire switch_reg;

  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_1__5
       (.I0(a_mul_b__0),
        .I1(switch_reg),
        .I2(a_mul_b__0_0),
        .O(B));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_7__4
       (.I0(out_u_6),
        .I1(a_mul_b__0),
        .I2(out_u_5),
        .I3(dout_0),
        .I4(switch_6),
        .O(switch_reg));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[0]),
        .O(\MEM_cnt_reg[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_0_0_i_1
       (.I0(\MEM_cnt_reg[0] [0]),
        .I1(ram_reg_0_1_0_0_0),
        .I2(switch_6),
        .O(din[0]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_10_10
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[10]),
        .O(\MEM_cnt_reg[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_10_10_i_1
       (.I0(\MEM_cnt_reg[0] [10]),
        .I1(MEM_u_in_6[9]),
        .I2(switch_6),
        .O(din[10]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_11_11
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[11]),
        .O(\MEM_cnt_reg[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_11_11_i_1
       (.I0(\MEM_cnt_reg[0] [11]),
        .I1(MEM_u_in_6[10]),
        .I2(switch_6),
        .O(din[11]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_12_12
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[12]),
        .O(\MEM_cnt_reg[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_12_12_i_1
       (.I0(\MEM_cnt_reg[0] [12]),
        .I1(MEM_u_in_6[11]),
        .I2(switch_6),
        .O(din[12]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_13_13
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[13]),
        .O(\MEM_cnt_reg[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_13_13_i_1
       (.I0(\MEM_cnt_reg[0] [13]),
        .I1(MEM_u_in_6[12]),
        .I2(switch_6),
        .O(din[13]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_14_14
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[14]),
        .O(\MEM_cnt_reg[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_14_14_i_1
       (.I0(\MEM_cnt_reg[0] [14]),
        .I1(MEM_u_in_6[13]),
        .I2(switch_6),
        .O(din[14]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_15_15
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[15]),
        .O(\MEM_cnt_reg[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_15_15_i_1
       (.I0(\MEM_cnt_reg[0] [15]),
        .I1(MEM_u_in_6[14]),
        .I2(switch_6),
        .O(din[15]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_16_16
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[16]),
        .O(\MEM_cnt_reg[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_16_16_i_1
       (.I0(\MEM_cnt_reg[0] [16]),
        .I1(MEM_u_in_6[15]),
        .I2(switch_6),
        .O(din[16]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_17_17
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[17]),
        .O(\MEM_cnt_reg[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_17_17_i_1
       (.I0(\MEM_cnt_reg[0] [17]),
        .I1(MEM_u_in_6[16]),
        .I2(switch_6),
        .O(din[17]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_18_18
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[18]),
        .O(\MEM_cnt_reg[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_18_18_i_1
       (.I0(\MEM_cnt_reg[0] [18]),
        .I1(MEM_u_in_6[17]),
        .I2(switch_6),
        .O(din[18]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_19_19
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[19]),
        .O(\MEM_cnt_reg[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_19_19_i_1
       (.I0(\MEM_cnt_reg[0] [19]),
        .I1(MEM_u_in_6[18]),
        .I2(switch_6),
        .O(din[19]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_1_1
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[1]),
        .O(\MEM_cnt_reg[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_1_1_i_1
       (.I0(\MEM_cnt_reg[0] [1]),
        .I1(MEM_u_in_6[0]),
        .I2(switch_6),
        .O(din[1]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_20_20
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[20]),
        .O(\MEM_cnt_reg[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_20_20_i_1
       (.I0(\MEM_cnt_reg[0] [20]),
        .I1(MEM_u_in_6[19]),
        .I2(switch_6),
        .O(din[20]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_21_21
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[21]),
        .O(\MEM_cnt_reg[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_21_21_i_1
       (.I0(\MEM_cnt_reg[0] [21]),
        .I1(MEM_u_in_6[20]),
        .I2(switch_6),
        .O(din[21]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_22_22
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[22]),
        .O(dout_0),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_22_22_i_1
       (.I0(dout_0),
        .I1(MEM_u_in_6[21]),
        .I2(switch_6),
        .O(din[22]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_2_2
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[2]),
        .O(\MEM_cnt_reg[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_2_2_i_1
       (.I0(\MEM_cnt_reg[0] [2]),
        .I1(MEM_u_in_6[1]),
        .I2(switch_6),
        .O(din[2]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_3_3
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[3]),
        .O(\MEM_cnt_reg[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_3_3_i_1
       (.I0(\MEM_cnt_reg[0] [3]),
        .I1(MEM_u_in_6[2]),
        .I2(switch_6),
        .O(din[3]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_4_4
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[4]),
        .O(\MEM_cnt_reg[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_4_4_i_1
       (.I0(\MEM_cnt_reg[0] [4]),
        .I1(MEM_u_in_6[3]),
        .I2(switch_6),
        .O(din[4]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_5_5
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[5]),
        .O(\MEM_cnt_reg[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_5_5_i_1
       (.I0(\MEM_cnt_reg[0] [5]),
        .I1(MEM_u_in_6[4]),
        .I2(switch_6),
        .O(din[5]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_6_6
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[6]),
        .O(\MEM_cnt_reg[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_6_6_i_1
       (.I0(\MEM_cnt_reg[0] [6]),
        .I1(MEM_u_in_6[5]),
        .I2(switch_6),
        .O(din[6]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_7_7
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[7]),
        .O(\MEM_cnt_reg[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_7_7_i_1
       (.I0(\MEM_cnt_reg[0] [7]),
        .I1(MEM_u_in_6[6]),
        .I2(switch_6),
        .O(din[7]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_8_8
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[8]),
        .O(\MEM_cnt_reg[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_8_8_i_1
       (.I0(\MEM_cnt_reg[0] [8]),
        .I1(MEM_u_in_6[7]),
        .I2(switch_6),
        .O(din[8]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_d/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_9_9
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(in_d[9]),
        .O(\MEM_cnt_reg[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_1_9_9_i_1
       (.I0(\MEM_cnt_reg[0] [9]),
        .I1(MEM_u_in_6[8]),
        .I2(switch_6),
        .O(din[9]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized4_8
   (out1_carry__1_i_12__4,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__4_0,
    \MEM_cnt_reg[0]_0 ,
    out1_carry__1_i_13__4,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \ram_reg[22] ,
    \ram_reg[10] ,
    \ram_reg[6] ,
    \ram_reg[2] ,
    \ram_reg[15] ,
    \ram_reg[19] ,
    \ram_reg[22]_0 ,
    MEM_u_in_6,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \ram_reg[10]_0 ,
    \ram_reg[6]_0 ,
    \ram_reg[0] ,
    \_inferred__1/i___1_carry__4 ,
    dout,
    MEM_d_out_6,
    out1_carry__1,
    i___1_carry__4_i_3__4_0,
    MEM_u_out_7,
    out1_carry__1_0,
    a_plus_b_minus_q_carry__1,
    DI,
    S,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    a_plus_b_minus_q,
    out_u_5,
    ram_reg_0_1_11_11_i_1,
    ram_reg_0_1_7_7_i_1,
    O,
    clk_IBUF_BUFG,
    din,
    MEM_cnt_6);
  output [2:0]out1_carry__1_i_12__4;
  output \MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__4_0;
  output \MEM_cnt_reg[0]_0 ;
  output [3:0]out1_carry__1_i_13__4;
  output \MEM_cnt_reg[0]_1 ;
  output [16:0]\MEM_cnt_reg[0]_2 ;
  output [22:0]\MEM_cnt_reg[0]_3 ;
  output [0:0]\MEM_cnt_reg[0]_4 ;
  output [0:0]\ram_reg[22] ;
  output [1:0]\ram_reg[10] ;
  output [1:0]\ram_reg[6] ;
  output [0:0]\ram_reg[2] ;
  output [3:0]\ram_reg[15] ;
  output [3:0]\ram_reg[19] ;
  output [3:0]\ram_reg[22]_0 ;
  output [21:0]MEM_u_in_6;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]\MEM_cnt_reg[0]_7 ;
  output [2:0]\MEM_cnt_reg[0]_8 ;
  output [3:0]\MEM_cnt_reg[0]_9 ;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [1:0]\ram_reg[10]_0 ;
  output [1:0]\ram_reg[6]_0 ;
  output [0:0]\ram_reg[0] ;
  input [7:0]\_inferred__1/i___1_carry__4 ;
  input [22:0]dout;
  input [0:0]MEM_d_out_6;
  input [0:0]out1_carry__1;
  input i___1_carry__4_i_3__4_0;
  input [14:0]MEM_u_out_7;
  input [14:0]out1_carry__1_0;
  input [0:0]a_plus_b_minus_q_carry__1;
  input [3:0]DI;
  input [1:0]S;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [2:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [22:0]a_plus_b_minus_q;
  input [21:0]out_u_5;
  input [3:0]ram_reg_0_1_11_11_i_1;
  input [3:0]ram_reg_0_1_7_7_i_1;
  input [2:0]O;
  input clk_IBUF_BUFG;
  input [22:0]din;
  input MEM_cnt_6;

  wire [3:0]DI;
  wire MEM_cnt_6;
  wire \MEM_cnt_reg[0] ;
  wire \MEM_cnt_reg[0]_0 ;
  wire \MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [16:0]\MEM_cnt_reg[0]_2 ;
  wire [22:0]\MEM_cnt_reg[0]_3 ;
  wire [0:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [1:0]\MEM_cnt_reg[0]_7 ;
  wire [2:0]\MEM_cnt_reg[0]_8 ;
  wire [3:0]\MEM_cnt_reg[0]_9 ;
  wire [0:0]MEM_d_out_6;
  wire [21:0]MEM_u_in_6;
  wire [14:0]MEM_u_out_7;
  wire [2:0]O;
  wire [1:0]S;
  wire [7:0]\_inferred__1/i___1_carry__4 ;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_carry__1;
  wire a_plus_b_minus_q_carry__1_i_1__5_n_0;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire a_plus_b_minus_q_carry__2_i_1__5_n_0;
  wire [2:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__4_i_3__4_0;
  wire [21:17]in_u_5;
  wire \ma/a_plus_b_minus_q_carry__1_i_10__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_11__4_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_6__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_7__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_8__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_9__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__5_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__5_n_0 ;
  wire [0:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__4;
  wire [3:0]out1_carry__1_i_13__4;
  wire [0:0]out1_carry__1_i_19__4_0;
  wire [21:0]out_u_5;
  wire [0:0]\ram_reg[0] ;
  wire [1:0]\ram_reg[10] ;
  wire [1:0]\ram_reg[10]_0 ;
  wire [3:0]\ram_reg[15] ;
  wire [3:0]\ram_reg[19] ;
  wire [0:0]\ram_reg[22] ;
  wire [3:0]\ram_reg[22]_0 ;
  wire [0:0]\ram_reg[2] ;
  wire [1:0]\ram_reg[6] ;
  wire [1:0]\ram_reg[6]_0 ;
  wire [3:0]ram_reg_0_1_11_11_i_1;
  wire [3:0]ram_reg_0_1_7_7_i_1;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__5_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__5_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__5_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6__1
       (.I0(\MEM_cnt_reg[0]_3 [11]),
        .I1(out1_carry__1),
        .I2(dout[11]),
        .O(\MEM_cnt_reg[0]_2 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7__3
       (.I0(\MEM_cnt_reg[0]_3 [10]),
        .I1(out1_carry__1),
        .I2(dout[10]),
        .O(\MEM_cnt_reg[0]_7 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8__1
       (.I0(\MEM_cnt_reg[0]_3 [9]),
        .I1(out1_carry__1),
        .I2(dout[9]),
        .O(\MEM_cnt_reg[0]_2 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9__3
       (.I0(\MEM_cnt_reg[0]_3 [8]),
        .I1(out1_carry__1),
        .I2(dout[8]),
        .O(\MEM_cnt_reg[0]_7 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__5
       (.CI(a_plus_b_minus_q_carry__1),
        .CO({a_plus_b_minus_q_carry__1_i_1__5_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\ram_reg[15] ),
        .S({\ma/a_plus_b_minus_q_carry__1_i_10__5_n_0 ,\ma/a_plus_b_minus_q_carry__1_i_11__4_n_0 ,S}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__4
       (.I0(\MEM_cnt_reg[0]_3 [15]),
        .I1(out1_carry__1),
        .I2(dout[15]),
        .O(\MEM_cnt_reg[0]_8 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__4
       (.I0(\MEM_cnt_reg[0]_3 [14]),
        .I1(out1_carry__1),
        .I2(dout[14]),
        .O(\MEM_cnt_reg[0]_8 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__4
       (.I0(\MEM_cnt_reg[0]_3 [13]),
        .I1(out1_carry__1),
        .I2(dout[13]),
        .O(\MEM_cnt_reg[0]_8 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9__1
       (.I0(\MEM_cnt_reg[0]_3 [12]),
        .I1(out1_carry__1),
        .I2(dout[12]),
        .O(\MEM_cnt_reg[0]_2 [12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__5
       (.CI(a_plus_b_minus_q_carry__1_i_1__5_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__5_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_plus_b_minus_q_carry__2),
        .O(\ram_reg[19] ),
        .S({\ma/a_plus_b_minus_q_carry__2_i_6__5_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_7__5_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_8__5_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_9__5_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__4
       (.I0(\MEM_cnt_reg[0]_3 [19]),
        .I1(out1_carry__1),
        .I2(dout[19]),
        .O(\MEM_cnt_reg[0]_9 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__4
       (.I0(\MEM_cnt_reg[0]_3 [18]),
        .I1(out1_carry__1),
        .I2(dout[18]),
        .O(\MEM_cnt_reg[0]_9 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__4
       (.I0(\MEM_cnt_reg[0]_3 [17]),
        .I1(out1_carry__1),
        .I2(dout[17]),
        .O(\MEM_cnt_reg[0]_9 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__4
       (.I0(\MEM_cnt_reg[0]_3 [16]),
        .I1(out1_carry__1),
        .I2(dout[16]),
        .O(\MEM_cnt_reg[0]_9 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__5
       (.CI(a_plus_b_minus_q_carry__2_i_1__5_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,a_plus_b_minus_q_carry__3}),
        .O(\ram_reg[22]_0 ),
        .S({1'b1,a_plus_b_minus_q_carry__3_0,\ma/a_plus_b_minus_q_carry__3_i_6__5_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__5_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__3
       (.I0(\MEM_cnt_reg[0]_3 [22]),
        .I1(out1_carry__1),
        .I2(dout[22]),
        .O(\MEM_cnt_reg[0]_2 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__4
       (.I0(\MEM_cnt_reg[0]_3 [21]),
        .I1(out1_carry__1),
        .I2(dout[21]),
        .O(\MEM_cnt_reg[0]_10 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__4
       (.I0(\MEM_cnt_reg[0]_3 [20]),
        .I1(out1_carry__1),
        .I2(dout[20]),
        .O(\MEM_cnt_reg[0]_10 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__4
       (.I0(dout[22]),
        .I1(\MEM_cnt_reg[0]_3 [22]),
        .I2(MEM_d_out_6),
        .I3(out1_carry__1),
        .I4(i___1_carry__4_i_3__4_0),
        .O(\MEM_cnt_reg[0]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10__3
       (.I0(\MEM_cnt_reg[0]_3 [0]),
        .I1(out1_carry__1),
        .I2(dout[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15__1
       (.I0(\MEM_cnt_reg[0]_3 [7]),
        .I1(out1_carry__1),
        .I2(dout[7]),
        .O(\MEM_cnt_reg[0]_2 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16__3
       (.I0(\MEM_cnt_reg[0]_3 [6]),
        .I1(out1_carry__1),
        .I2(dout[6]),
        .O(\MEM_cnt_reg[0]_6 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17__1
       (.I0(\MEM_cnt_reg[0]_3 [5]),
        .I1(out1_carry__1),
        .I2(dout[5]),
        .O(\MEM_cnt_reg[0]_2 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18__3
       (.I0(\MEM_cnt_reg[0]_3 [4]),
        .I1(out1_carry__1),
        .I2(dout[4]),
        .O(\MEM_cnt_reg[0]_6 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__1
       (.I0(\MEM_cnt_reg[0]_3 [3]),
        .I1(out1_carry__1),
        .I2(dout[3]),
        .O(\MEM_cnt_reg[0]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__4
       (.I0(\MEM_cnt_reg[0]_3 [2]),
        .I1(out1_carry__1),
        .I2(dout[2]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9__1
       (.I0(\MEM_cnt_reg[0]_3 [1]),
        .I1(out1_carry__1),
        .I2(dout[1]),
        .O(\MEM_cnt_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_1__5
       (.I0(\MEM_cnt_reg[0]_3 [6]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[3]),
        .I3(out1_carry__1_0[3]),
        .O(\ram_reg[6] [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__0_i_3__5
       (.I0(\MEM_cnt_reg[0]_3 [4]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[2]),
        .I3(out1_carry__1_0[2]),
        .O(\ram_reg[6] [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_1__5
       (.I0(\MEM_cnt_reg[0]_3 [10]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[5]),
        .I3(out1_carry__1_0[5]),
        .O(\ram_reg[10] [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry__1_i_3__5
       (.I0(\MEM_cnt_reg[0]_3 [8]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[4]),
        .I3(out1_carry__1_0[4]),
        .O(\ram_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__3
       (.I0(\MEM_cnt_reg[0]_3 [15]),
        .I1(out1_carry__1),
        .I2(dout[15]),
        .O(\MEM_cnt_reg[0]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__2
       (.I0(\MEM_cnt_reg[0]_3 [13]),
        .I1(out1_carry__1),
        .I2(dout[13]),
        .O(\MEM_cnt_reg[0]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__3
       (.I0(\MEM_cnt_reg[0]_3 [19]),
        .I1(out1_carry__1),
        .I2(dout[19]),
        .O(in_u_5[19]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__4
       (.I0(in_u_5[17]),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(\_inferred__1/i___1_carry__4 [5]),
        .I3(in_u_5[19]),
        .I4(\MEM_cnt_reg[0]_0 ),
        .I5(\_inferred__1/i___1_carry__4 [4]),
        .O(out1_carry__1_i_13__4[3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__4
       (.I0(\MEM_cnt_reg[0]_1 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(\_inferred__1/i___1_carry__4 [4]),
        .I3(\MEM_cnt_reg[0]_0 ),
        .I4(in_u_5[17]),
        .I5(\_inferred__1/i___1_carry__4 [3]),
        .O(out1_carry__1_i_13__4[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__4
       (.I0(\MEM_cnt_reg[0]_2 [15]),
        .I1(\_inferred__1/i___1_carry__4 [1]),
        .I2(\_inferred__1/i___1_carry__4 [3]),
        .I3(in_u_5[17]),
        .I4(\MEM_cnt_reg[0]_1 ),
        .I5(\_inferred__1/i___1_carry__4 [2]),
        .O(out1_carry__1_i_13__4[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__4
       (.I0(\MEM_cnt_reg[0]_2 [14]),
        .I1(\_inferred__1/i___1_carry__4 [0]),
        .I2(\_inferred__1/i___1_carry__4 [2]),
        .I3(\MEM_cnt_reg[0]_1 ),
        .I4(\MEM_cnt_reg[0]_2 [15]),
        .I5(\_inferred__1/i___1_carry__4 [1]),
        .O(out1_carry__1_i_13__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__3
       (.I0(\MEM_cnt_reg[0]_3 [17]),
        .I1(out1_carry__1),
        .I2(dout[17]),
        .O(in_u_5[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__4
       (.I0(\MEM_cnt_reg[0] ),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(out1_carry__1_i_19__4_0),
        .I3(in_u_5[21]),
        .I4(\_inferred__1/i___1_carry__4 [7]),
        .O(out1_carry__1_i_12__4[2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__4
       (.I0(in_u_5[19]),
        .I1(\_inferred__1/i___1_carry__4 [5]),
        .I2(\_inferred__1/i___1_carry__4 [7]),
        .I3(in_u_5[21]),
        .I4(\MEM_cnt_reg[0] ),
        .I5(\_inferred__1/i___1_carry__4 [6]),
        .O(out1_carry__1_i_12__4[1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__4
       (.I0(\MEM_cnt_reg[0]_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(\_inferred__1/i___1_carry__4 [6]),
        .I3(\MEM_cnt_reg[0] ),
        .I4(in_u_5[19]),
        .I5(\_inferred__1/i___1_carry__4 [5]),
        .O(out1_carry__1_i_12__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__3
       (.I0(\MEM_cnt_reg[0]_3 [21]),
        .I1(out1_carry__1),
        .I2(dout[21]),
        .O(in_u_5[21]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__5
       (.I0(\MEM_cnt_reg[0]_3 [2]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[1]),
        .I3(out1_carry__1_0[1]),
        .O(\ram_reg[2] ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_11__4 
       (.I0(\MEM_cnt_reg[0]_3 [10]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[5]),
        .I3(out1_carry__1_0[5]),
        .O(\ram_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__0_i_13__4 
       (.I0(\MEM_cnt_reg[0]_3 [8]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[4]),
        .I3(out1_carry__1_0[4]),
        .O(\ram_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__5 
       (.I0(\MEM_cnt_reg[0]_3 [15]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[7]),
        .I3(out1_carry__1_0[7]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_11__4 
       (.I0(\MEM_cnt_reg[0]_3 [14]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[6]),
        .I3(out1_carry__1_0[6]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__5 
       (.I0(\MEM_cnt_reg[0]_3 [19]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[11]),
        .I3(out1_carry__1_0[11]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__5 
       (.I0(\MEM_cnt_reg[0]_3 [18]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[10]),
        .I3(out1_carry__1_0[10]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__5 
       (.I0(\MEM_cnt_reg[0]_3 [17]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[9]),
        .I3(out1_carry__1_0[9]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__5 
       (.I0(\MEM_cnt_reg[0]_3 [16]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[8]),
        .I3(out1_carry__1_0[8]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__5 
       (.I0(\MEM_cnt_reg[0]_3 [21]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[13]),
        .I3(out1_carry__1_0[13]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__5 
       (.I0(\MEM_cnt_reg[0]_3 [20]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[12]),
        .I3(out1_carry__1_0[12]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_14__5 
       (.I0(\MEM_cnt_reg[0]_3 [0]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[0]),
        .I3(out1_carry__1_0[0]),
        .O(\ram_reg[0] ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_20__4 
       (.I0(\MEM_cnt_reg[0]_3 [6]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[3]),
        .I3(out1_carry__1_0[3]),
        .O(\ram_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_22__4 
       (.I0(\MEM_cnt_reg[0]_3 [4]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[2]),
        .I3(out1_carry__1_0[2]),
        .O(\ram_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__3
       (.I0(\MEM_cnt_reg[0]_3 [14]),
        .I1(out1_carry__1),
        .I2(dout[14]),
        .O(\MEM_cnt_reg[0]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__3
       (.I0(\MEM_cnt_reg[0]_3 [10]),
        .I1(out1_carry__1),
        .I2(dout[10]),
        .O(\MEM_cnt_reg[0]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__3
       (.I0(\MEM_cnt_reg[0]_3 [8]),
        .I1(out1_carry__1),
        .I2(dout[8]),
        .O(\MEM_cnt_reg[0]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__3
       (.I0(\MEM_cnt_reg[0]_3 [20]),
        .I1(out1_carry__1),
        .I2(dout[20]),
        .O(\MEM_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__3
       (.I0(\MEM_cnt_reg[0]_3 [18]),
        .I1(out1_carry__1),
        .I2(dout[18]),
        .O(\MEM_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__3
       (.I0(\MEM_cnt_reg[0]_3 [16]),
        .I1(out1_carry__1),
        .I2(dout[16]),
        .O(\MEM_cnt_reg[0]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__4
       (.I0(dout[22]),
        .I1(\MEM_cnt_reg[0]_3 [22]),
        .I2(MEM_d_out_6),
        .I3(out1_carry__1),
        .I4(i___1_carry__4_i_3__4_0),
        .O(out1_carry__1_i_19__4_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__5
       (.I0(\MEM_cnt_reg[0]_3 [22]),
        .I1(out1_carry__1),
        .I2(MEM_u_out_7[14]),
        .I3(out1_carry__1_0[14]),
        .O(\ram_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__3
       (.I0(\MEM_cnt_reg[0]_3 [6]),
        .I1(out1_carry__1),
        .I2(dout[6]),
        .O(\MEM_cnt_reg[0]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__3
       (.I0(\MEM_cnt_reg[0]_3 [4]),
        .I1(out1_carry__1),
        .I2(dout[4]),
        .O(\MEM_cnt_reg[0]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__3
       (.I0(\MEM_cnt_reg[0]_3 [2]),
        .I1(out1_carry__1),
        .I2(dout[2]),
        .O(\MEM_cnt_reg[0]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__3
       (.I0(\MEM_cnt_reg[0]_3 [0]),
        .I1(out1_carry__1),
        .I2(dout[0]),
        .O(\MEM_cnt_reg[0]_2 [0]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[0]),
        .O(\MEM_cnt_reg[0]_3 [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_10_10
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[10]),
        .O(\MEM_cnt_reg[0]_3 [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_10_10_i_2__0
       (.I0(ram_reg_0_1_11_11_i_1[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .I3(out1_carry__1),
        .I4(out_u_5[9]),
        .O(MEM_u_in_6[9]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_11_11
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[11]),
        .O(\MEM_cnt_reg[0]_3 [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_11_11_i_2__0
       (.I0(ram_reg_0_1_11_11_i_1[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .I3(out1_carry__1),
        .I4(out_u_5[10]),
        .O(MEM_u_in_6[10]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_12_12
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[12]),
        .O(\MEM_cnt_reg[0]_3 [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_12_12_i_2__0
       (.I0(\ram_reg[15] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .I3(out1_carry__1),
        .I4(out_u_5[11]),
        .O(MEM_u_in_6[11]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_13_13
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[13]),
        .O(\MEM_cnt_reg[0]_3 [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_13_13_i_2__0
       (.I0(\ram_reg[15] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .I3(out1_carry__1),
        .I4(out_u_5[12]),
        .O(MEM_u_in_6[12]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_14_14
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[14]),
        .O(\MEM_cnt_reg[0]_3 [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_14_14_i_2__0
       (.I0(\ram_reg[15] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .I3(out1_carry__1),
        .I4(out_u_5[13]),
        .O(MEM_u_in_6[13]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_15_15
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[15]),
        .O(\MEM_cnt_reg[0]_3 [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_15_15_i_2__0
       (.I0(\ram_reg[15] [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .I3(out1_carry__1),
        .I4(out_u_5[14]),
        .O(MEM_u_in_6[14]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_16_16
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[16]),
        .O(\MEM_cnt_reg[0]_3 [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_16_16_i_2__0
       (.I0(\ram_reg[19] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .I3(out1_carry__1),
        .I4(out_u_5[15]),
        .O(MEM_u_in_6[15]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_17_17
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[17]),
        .O(\MEM_cnt_reg[0]_3 [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_17_17_i_2__0
       (.I0(\ram_reg[19] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .I3(out1_carry__1),
        .I4(out_u_5[16]),
        .O(MEM_u_in_6[16]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_18_18
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[18]),
        .O(\MEM_cnt_reg[0]_3 [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_18_18_i_2__0
       (.I0(\ram_reg[19] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .I3(out1_carry__1),
        .I4(out_u_5[17]),
        .O(MEM_u_in_6[17]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_19_19
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[19]),
        .O(\MEM_cnt_reg[0]_3 [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_19_19_i_2__0
       (.I0(\ram_reg[19] [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .I3(out1_carry__1),
        .I4(out_u_5[18]),
        .O(MEM_u_in_6[18]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_1_1
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[1]),
        .O(\MEM_cnt_reg[0]_3 [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_1_1_i_2__0
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .I3(out1_carry__1),
        .I4(out_u_5[0]),
        .O(MEM_u_in_6[0]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_20_20
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[20]),
        .O(\MEM_cnt_reg[0]_3 [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_20_20_i_2__0
       (.I0(\ram_reg[22]_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(out1_carry__1),
        .I4(out_u_5[19]),
        .O(MEM_u_in_6[19]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_21_21
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[21]),
        .O(\MEM_cnt_reg[0]_3 [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_21_21_i_2__0
       (.I0(\ram_reg[22]_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .I3(out1_carry__1),
        .I4(out_u_5[20]),
        .O(MEM_u_in_6[20]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_22_22
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[22]),
        .O(\MEM_cnt_reg[0]_3 [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_22_22_i_2__0
       (.I0(\ram_reg[22]_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .I3(out1_carry__1),
        .I4(out_u_5[21]),
        .O(MEM_u_in_6[21]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_2_2
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[2]),
        .O(\MEM_cnt_reg[0]_3 [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_2_2_i_2__0
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .I3(out1_carry__1),
        .I4(out_u_5[1]),
        .O(MEM_u_in_6[1]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_3_3
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[3]),
        .O(\MEM_cnt_reg[0]_3 [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_3_3_i_2__0
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .I3(out1_carry__1),
        .I4(out_u_5[2]),
        .O(MEM_u_in_6[2]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_4_4
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[4]),
        .O(\MEM_cnt_reg[0]_3 [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_4_4_i_2__0
       (.I0(ram_reg_0_1_7_7_i_1[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .I3(out1_carry__1),
        .I4(out_u_5[3]),
        .O(MEM_u_in_6[3]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_5_5
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[5]),
        .O(\MEM_cnt_reg[0]_3 [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_5_5_i_2__0
       (.I0(ram_reg_0_1_7_7_i_1[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .I3(out1_carry__1),
        .I4(out_u_5[4]),
        .O(MEM_u_in_6[4]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_6_6
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[6]),
        .O(\MEM_cnt_reg[0]_3 [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_6_6_i_2__0
       (.I0(ram_reg_0_1_7_7_i_1[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .I3(out1_carry__1),
        .I4(out_u_5[5]),
        .O(MEM_u_in_6[5]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_7_7
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[7]),
        .O(\MEM_cnt_reg[0]_3 [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_7_7_i_2__0
       (.I0(ram_reg_0_1_7_7_i_1[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .I3(out1_carry__1),
        .I4(out_u_5[6]),
        .O(MEM_u_in_6[6]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_8_8
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[8]),
        .O(\MEM_cnt_reg[0]_3 [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_8_8_i_2__0
       (.I0(ram_reg_0_1_11_11_i_1[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .I3(out1_carry__1),
        .I4(out_u_5[7]),
        .O(MEM_u_in_6[7]));
  (* RTL_RAM_BITS = "46" *) 
  (* RTL_RAM_NAME = "MEM_u/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_9_9
       (.A0(MEM_cnt_6),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(din[9]),
        .O(\MEM_cnt_reg[0]_3 [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_1_9_9_i_2__0
       (.I0(ram_reg_0_1_11_11_i_1[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .I3(out1_carry__1),
        .I4(out_u_5[8]),
        .O(MEM_u_in_6[8]));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized5
   (\ram_reg[22]_0 ,
    \ram_reg[21]_0 ,
    \ram_reg[20]_0 ,
    \ram_reg[19]_0 ,
    \ram_reg[18]_0 ,
    \ram_reg[17]_0 ,
    \ram_reg[16]_0 ,
    \ram_reg[15]_0 ,
    \ram_reg[14]_0 ,
    \ram_reg[13]_0 ,
    \ram_reg[12]_0 ,
    ram,
    \ram_reg[2]_0 ,
    \ram_reg[1]_0 ,
    \ram_reg[0]_0 ,
    MEM_u_in,
    MEM_d_in_7,
    clk_IBUF_BUFG,
    MEM_u_in_7,
    switch_7);
  output \ram_reg[22]_0 ;
  output \ram_reg[21]_0 ;
  output \ram_reg[20]_0 ;
  output \ram_reg[19]_0 ;
  output \ram_reg[18]_0 ;
  output \ram_reg[17]_0 ;
  output \ram_reg[16]_0 ;
  output \ram_reg[15]_0 ;
  output \ram_reg[14]_0 ;
  output \ram_reg[13]_0 ;
  output \ram_reg[12]_0 ;
  output [8:0]ram;
  output \ram_reg[2]_0 ;
  output \ram_reg[1]_0 ;
  output \ram_reg[0]_0 ;
  output [22:0]MEM_u_in;
  input [22:0]MEM_d_in_7;
  input clk_IBUF_BUFG;
  input [22:0]MEM_u_in_7;
  input switch_7;

  wire [22:0]MEM_d_in_7;
  wire [22:0]MEM_u_in;
  wire [22:0]MEM_u_in_7;
  wire clk_IBUF_BUFG;
  wire [8:0]ram;
  wire \ram_reg[0]_0 ;
  wire \ram_reg[12]_0 ;
  wire \ram_reg[13]_0 ;
  wire \ram_reg[14]_0 ;
  wire \ram_reg[15]_0 ;
  wire \ram_reg[16]_0 ;
  wire \ram_reg[17]_0 ;
  wire \ram_reg[18]_0 ;
  wire \ram_reg[19]_0 ;
  wire \ram_reg[1]_0 ;
  wire \ram_reg[20]_0 ;
  wire \ram_reg[21]_0 ;
  wire \ram_reg[22]_0 ;
  wire \ram_reg[2]_0 ;
  wire switch_7;

  LUT3 #(
    .INIT(8'hAC)) 
    \ram[0]_i_1 
       (.I0(\ram_reg[0]_0 ),
        .I1(MEM_u_in_7[0]),
        .I2(switch_7),
        .O(MEM_u_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[10]_i_1 
       (.I0(ram[7]),
        .I1(MEM_u_in_7[10]),
        .I2(switch_7),
        .O(MEM_u_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[11]_i_1 
       (.I0(ram[8]),
        .I1(MEM_u_in_7[11]),
        .I2(switch_7),
        .O(MEM_u_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[12]_i_1 
       (.I0(\ram_reg[12]_0 ),
        .I1(MEM_u_in_7[12]),
        .I2(switch_7),
        .O(MEM_u_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[13]_i_1 
       (.I0(\ram_reg[13]_0 ),
        .I1(MEM_u_in_7[13]),
        .I2(switch_7),
        .O(MEM_u_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[14]_i_1 
       (.I0(\ram_reg[14]_0 ),
        .I1(MEM_u_in_7[14]),
        .I2(switch_7),
        .O(MEM_u_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[15]_i_1 
       (.I0(\ram_reg[15]_0 ),
        .I1(MEM_u_in_7[15]),
        .I2(switch_7),
        .O(MEM_u_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[16]_i_1 
       (.I0(\ram_reg[16]_0 ),
        .I1(MEM_u_in_7[16]),
        .I2(switch_7),
        .O(MEM_u_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[17]_i_1 
       (.I0(\ram_reg[17]_0 ),
        .I1(MEM_u_in_7[17]),
        .I2(switch_7),
        .O(MEM_u_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[18]_i_1 
       (.I0(\ram_reg[18]_0 ),
        .I1(MEM_u_in_7[18]),
        .I2(switch_7),
        .O(MEM_u_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[19]_i_1 
       (.I0(\ram_reg[19]_0 ),
        .I1(MEM_u_in_7[19]),
        .I2(switch_7),
        .O(MEM_u_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[1]_i_1 
       (.I0(\ram_reg[1]_0 ),
        .I1(MEM_u_in_7[1]),
        .I2(switch_7),
        .O(MEM_u_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[20]_i_1 
       (.I0(\ram_reg[20]_0 ),
        .I1(MEM_u_in_7[20]),
        .I2(switch_7),
        .O(MEM_u_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[21]_i_1 
       (.I0(\ram_reg[21]_0 ),
        .I1(MEM_u_in_7[21]),
        .I2(switch_7),
        .O(MEM_u_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[22]_i_1 
       (.I0(\ram_reg[22]_0 ),
        .I1(MEM_u_in_7[22]),
        .I2(switch_7),
        .O(MEM_u_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[2]_i_1 
       (.I0(\ram_reg[2]_0 ),
        .I1(MEM_u_in_7[2]),
        .I2(switch_7),
        .O(MEM_u_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[3]_i_1 
       (.I0(ram[0]),
        .I1(MEM_u_in_7[3]),
        .I2(switch_7),
        .O(MEM_u_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[4]_i_1 
       (.I0(ram[1]),
        .I1(MEM_u_in_7[4]),
        .I2(switch_7),
        .O(MEM_u_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[5]_i_1 
       (.I0(ram[2]),
        .I1(MEM_u_in_7[5]),
        .I2(switch_7),
        .O(MEM_u_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[6]_i_1 
       (.I0(ram[3]),
        .I1(MEM_u_in_7[6]),
        .I2(switch_7),
        .O(MEM_u_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[7]_i_1 
       (.I0(ram[4]),
        .I1(MEM_u_in_7[7]),
        .I2(switch_7),
        .O(MEM_u_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[8]_i_1 
       (.I0(ram[5]),
        .I1(MEM_u_in_7[8]),
        .I2(switch_7),
        .O(MEM_u_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram[9]_i_1 
       (.I0(ram[6]),
        .I1(MEM_u_in_7[9]),
        .I2(switch_7),
        .O(MEM_u_in[9]));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[0]),
        .Q(\ram_reg[0]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[10]),
        .Q(ram[7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[11]),
        .Q(ram[8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[12]),
        .Q(\ram_reg[12]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[13]),
        .Q(\ram_reg[13]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[14]),
        .Q(\ram_reg[14]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[15]),
        .Q(\ram_reg[15]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[16]),
        .Q(\ram_reg[16]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[17]),
        .Q(\ram_reg[17]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[18]),
        .Q(\ram_reg[18]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[19]),
        .Q(\ram_reg[19]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[1]),
        .Q(\ram_reg[1]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[20]),
        .Q(\ram_reg[20]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[21]),
        .Q(\ram_reg[21]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[22]),
        .Q(\ram_reg[22]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[2]),
        .Q(\ram_reg[2]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[3]),
        .Q(ram[0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[4]),
        .Q(ram[1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[5]),
        .Q(ram[2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[6]),
        .Q(ram[3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[7]),
        .Q(ram[4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[8]),
        .Q(ram[5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_d_in_7[9]),
        .Q(ram[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM__parameterized5_7
   (\ram_reg[20]_0 ,
    \ram_reg[20]_1 ,
    \ram_reg[22]_0 ,
    DI,
    \ram_reg[12]_0 ,
    \ram_reg[13]_0 ,
    \ram_reg[12]_1 ,
    \ram_reg[10]_0 ,
    \ram_reg[8]_0 ,
    S,
    \ram_reg[6]_0 ,
    \ram_reg[4]_0 ,
    \ram_reg[2]_0 ,
    \ram_reg[12]_2 ,
    \ram_reg[14]_0 ,
    \ram_reg[11]_0 ,
    \ram_reg[11]_1 ,
    \ram_reg[9]_0 ,
    \ram_reg[9]_1 ,
    \ram_reg[9]_2 ,
    \ram_reg[7]_0 ,
    \ram_reg[7]_1 ,
    \ram_reg[5]_0 ,
    \ram_reg[5]_1 ,
    \ram_reg[5]_2 ,
    \ram_reg[3]_0 ,
    \ram_reg[3]_1 ,
    \ram_reg[18]_0 ,
    \ram_reg[17]_0 ,
    \ram_reg[16]_0 ,
    \ram_reg[22]_1 ,
    \ram_reg[12]_3 ,
    \ram_reg[14]_1 ,
    \ram_reg[10]_1 ,
    \ram_reg[6]_1 ,
    \ram_reg[2]_1 ,
    \ram_reg[1]_0 ,
    \ram_reg[22]_2 ,
    \ram_reg[22]_3 ,
    \ram_reg[13]_1 ,
    \ram_reg[22]_4 ,
    out_u_7,
    \ram_reg[22]_5 ,
    \ram_reg[2]_2 ,
    \ram_reg[3]_2 ,
    \ram_reg[11]_2 ,
    \ram_reg[2]_3 ,
    a_plus_b_minus_q_carry__1_i_1__6_0,
    O,
    \ram_reg[11]_3 ,
    a_plus_b_minus_q_carry__0_i_1__6_0,
    \ram_reg[7]_2 ,
    a_plus_b_minus_q_carry_i_2__6_0,
    \ram_reg[3]_3 ,
    \ram_reg[22]_6 ,
    \ram_reg[19]_0 ,
    mul_in_0,
    MEM_u_in_7,
    in_u_7,
    \ram_reg[18]_1 ,
    \ram_reg[16]_1 ,
    mode,
    \ram_reg[2]_4 ,
    \ram_reg[21]_0 ,
    \ram_reg[20]_2 ,
    \ram_reg[19]_1 ,
    \ram_reg[18]_2 ,
    \ram_reg[17]_1 ,
    \ram_reg[16]_2 ,
    \ram_reg[15]_0 ,
    \ram_reg[0]_0 ,
    \ram_reg[2]_5 ,
    \ram_reg[6]_2 ,
    \ram_reg[10]_2 ,
    \ram_reg[15]_1 ,
    \ram_reg[19]_2 ,
    \ram_reg[21]_1 ,
    \ram_reg[1]_1 ,
    \ram_reg[3]_4 ,
    \ram_reg[7]_3 ,
    \ram_reg[11]_4 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b__0,
    a_plus_b_minus_q_carry__3_i_1__5,
    i___1_carry__2_i_6__5,
    i___1_carry__1_i_5__5_0,
    i___1_carry__1_i_7__5_0,
    i___1_carry__0_i_5__5_0,
    i___1_carry__0_i_7__5_0,
    i___1_carry_i_4__5_0,
    CO,
    i___1_carry__4_i_3__5_0,
    \_inferred__1/i___1_carry__2 ,
    out_u_6,
    a_mul_b__0_0,
    switch_7,
    ram,
    NTT_in_u_IBUF,
    out1_carry__1,
    out1_carry,
    a_plus_b_minus_q,
    sub_out,
    \NTT_out_u_OBUF[0]_inst_i_1 ,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__3,
    \_inferred__1/i___1_carry__2_0 ,
    NTT_in_d_IBUF,
    a_plus_b_minus_q_0,
    a_mul_b,
    i___1_carry_i_5__5_0,
    i___1_carry_i_6__6,
    MEM_u_in,
    clk_IBUF_BUFG);
  output [2:0]\ram_reg[20]_0 ;
  output \ram_reg[20]_1 ;
  output [0:0]\ram_reg[22]_0 ;
  output [0:0]DI;
  output \ram_reg[12]_0 ;
  output \ram_reg[13]_0 ;
  output [2:0]\ram_reg[12]_1 ;
  output \ram_reg[10]_0 ;
  output \ram_reg[8]_0 ;
  output [3:0]S;
  output \ram_reg[6]_0 ;
  output \ram_reg[4]_0 ;
  output \ram_reg[2]_0 ;
  output \ram_reg[12]_2 ;
  output [2:0]\ram_reg[14]_0 ;
  output \ram_reg[11]_0 ;
  output \ram_reg[11]_1 ;
  output [1:0]\ram_reg[9]_0 ;
  output \ram_reg[9]_1 ;
  output \ram_reg[9]_2 ;
  output \ram_reg[7]_0 ;
  output \ram_reg[7]_1 ;
  output [1:0]\ram_reg[5]_0 ;
  output \ram_reg[5]_1 ;
  output \ram_reg[5]_2 ;
  output \ram_reg[3]_0 ;
  output \ram_reg[3]_1 ;
  output \ram_reg[18]_0 ;
  output [3:0]\ram_reg[17]_0 ;
  output \ram_reg[16]_0 ;
  output [15:0]\ram_reg[22]_1 ;
  output [2:0]\ram_reg[12]_3 ;
  output \ram_reg[14]_1 ;
  output [3:0]\ram_reg[10]_1 ;
  output [3:0]\ram_reg[6]_1 ;
  output [1:0]\ram_reg[2]_1 ;
  output \ram_reg[1]_0 ;
  output \ram_reg[22]_2 ;
  output [15:0]\ram_reg[22]_3 ;
  output [1:0]\ram_reg[13]_1 ;
  output [0:0]\ram_reg[22]_4 ;
  output [21:0]out_u_7;
  output [0:0]\ram_reg[22]_5 ;
  output [0:0]\ram_reg[2]_2 ;
  output [1:0]\ram_reg[3]_2 ;
  output [9:0]\ram_reg[11]_2 ;
  output [0:0]\ram_reg[2]_3 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__6_0;
  output [3:0]O;
  output [3:0]\ram_reg[11]_3 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__6_0;
  output [3:0]\ram_reg[7]_2 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__6_0;
  output [3:0]\ram_reg[3]_3 ;
  output [3:0]\ram_reg[22]_6 ;
  output [3:0]\ram_reg[19]_0 ;
  output [22:0]mul_in_0;
  output [22:0]MEM_u_in_7;
  output [20:0]in_u_7;
  output [0:0]\ram_reg[18]_1 ;
  output [0:0]\ram_reg[16]_1 ;
  output [0:0]mode;
  output [0:0]\ram_reg[2]_4 ;
  output \ram_reg[21]_0 ;
  output \ram_reg[20]_2 ;
  output \ram_reg[19]_1 ;
  output \ram_reg[18]_2 ;
  output \ram_reg[17]_1 ;
  output \ram_reg[16]_2 ;
  output \ram_reg[15]_0 ;
  output \ram_reg[0]_0 ;
  output [1:0]\ram_reg[2]_5 ;
  output [1:0]\ram_reg[6]_2 ;
  output [1:0]\ram_reg[10]_2 ;
  output [2:0]\ram_reg[15]_1 ;
  output [3:0]\ram_reg[19]_2 ;
  output [1:0]\ram_reg[21]_1 ;
  output \ram_reg[1]_1 ;
  output [2:0]\ram_reg[3]_4 ;
  output [1:0]\ram_reg[7]_3 ;
  output [1:0]\ram_reg[11]_4 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b__0;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__5;
  input i___1_carry__2_i_6__5;
  input i___1_carry__1_i_5__5_0;
  input i___1_carry__1_i_7__5_0;
  input i___1_carry__0_i_5__5_0;
  input i___1_carry__0_i_7__5_0;
  input i___1_carry_i_4__5_0;
  input [0:0]CO;
  input i___1_carry__4_i_3__5_0;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_6;
  input [13:0]a_mul_b__0_0;
  input switch_7;
  input [8:0]ram;
  input [22:0]NTT_in_u_IBUF;
  input [12:0]out1_carry__1;
  input out1_carry;
  input [22:0]a_plus_b_minus_q;
  input [22:0]sub_out;
  input [1:0]\NTT_out_u_OBUF[0]_inst_i_1 ;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [0:0]a_plus_b_minus_q_carry__1;
  input [0:0]a_plus_b_minus_q_carry__3;
  input \_inferred__1/i___1_carry__2_0 ;
  input [9:0]NTT_in_d_IBUF;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b;
  input i___1_carry_i_5__5_0;
  input i___1_carry_i_6__6;
  input [22:0]MEM_u_in;
  input clk_IBUF_BUFG;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [12:12]MEM_d_out_7;
  wire [22:0]MEM_u_in;
  wire [22:0]MEM_u_in_7;
  wire [9:0]NTT_in_d_IBUF;
  wire [22:0]NTT_in_u_IBUF;
  wire [1:0]\NTT_out_u_OBUF[0]_inst_i_1 ;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__2_0 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b__0;
  wire [13:0]a_mul_b__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__6_0;
  wire a_plus_b_minus_q_carry__0_i_1__6_n_0;
  wire [0:0]a_plus_b_minus_q_carry__1;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__6_0;
  wire a_plus_b_minus_q_carry__1_i_1__6_n_0;
  wire a_plus_b_minus_q_carry__1_i_6__6_n_0;
  wire a_plus_b_minus_q_carry__1_i_7__6_n_0;
  wire a_plus_b_minus_q_carry__1_i_8__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_2__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_3__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_4__6_n_0;
  wire a_plus_b_minus_q_carry__2_i_5__6_n_0;
  wire [0:0]a_plus_b_minus_q_carry__3;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__5;
  wire a_plus_b_minus_q_carry__3_i_3__6_n_0;
  wire a_plus_b_minus_q_carry__3_i_4__6_n_0;
  wire a_plus_b_minus_q_carry_i_1__6_n_0;
  wire [3:0]a_plus_b_minus_q_carry_i_2__6_0;
  wire a_plus_b_minus_q_carry_i_2__6_n_0;
  wire a_plus_b_minus_q_carry_i_7__6_n_0;
  wire a_plus_b_minus_q_carry_i_8__6_n_0;
  wire clk_IBUF_BUFG;
  wire i___1_carry__0_i_5__5_0;
  wire i___1_carry__0_i_7__5_0;
  wire i___1_carry__1_i_5__5_0;
  wire i___1_carry__1_i_7__5_0;
  wire i___1_carry__2_i_6__5;
  wire i___1_carry__4_i_3__5_0;
  wire i___1_carry_i_4__5_0;
  wire i___1_carry_i_5__5_0;
  wire i___1_carry_i_6__6;
  wire [21:15]in_u_6;
  wire [20:0]in_u_7;
  wire \ma/a_plus_b_minus_q_carry__1_i_10__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_12__0_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__1_i_9__0_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_6__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_7__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_8__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__2_i_9__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_6__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry__3_i_7__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_11__6_n_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_12__6_n_0 ;
  wire \ma/i___1_carry_i_8__4_n_0 ;
  wire \ma/out1_carry__0_i_22__4_n_0 ;
  wire \ma/out1_carry__0_i_23__4_n_0 ;
  wire \ma/out1_carry_i_21__4_n_0 ;
  wire \ma/out1_carry_i_22__4_n_0 ;
  wire \ma/out1_carry_i_23__4_n_0 ;
  wire [0:0]mode;
  wire [22:0]mul_in_0;
  wire out1_carry;
  wire [12:0]out1_carry__1;
  wire [21:0]out_u_6;
  wire [21:0]out_u_7;
  wire [8:0]ram;
  wire \ram_reg[0]_0 ;
  wire \ram_reg[10]_0 ;
  wire [3:0]\ram_reg[10]_1 ;
  wire [1:0]\ram_reg[10]_2 ;
  wire \ram_reg[11]_0 ;
  wire \ram_reg[11]_1 ;
  wire [9:0]\ram_reg[11]_2 ;
  wire [3:0]\ram_reg[11]_3 ;
  wire [1:0]\ram_reg[11]_4 ;
  wire \ram_reg[12]_0 ;
  wire [2:0]\ram_reg[12]_1 ;
  wire \ram_reg[12]_2 ;
  wire [2:0]\ram_reg[12]_3 ;
  wire \ram_reg[13]_0 ;
  wire [1:0]\ram_reg[13]_1 ;
  wire [2:0]\ram_reg[14]_0 ;
  wire \ram_reg[14]_1 ;
  wire \ram_reg[15]_0 ;
  wire [2:0]\ram_reg[15]_1 ;
  wire \ram_reg[16]_0 ;
  wire [0:0]\ram_reg[16]_1 ;
  wire \ram_reg[16]_2 ;
  wire [3:0]\ram_reg[17]_0 ;
  wire \ram_reg[17]_1 ;
  wire \ram_reg[18]_0 ;
  wire [0:0]\ram_reg[18]_1 ;
  wire \ram_reg[18]_2 ;
  wire [3:0]\ram_reg[19]_0 ;
  wire \ram_reg[19]_1 ;
  wire [3:0]\ram_reg[19]_2 ;
  wire \ram_reg[1]_0 ;
  wire \ram_reg[1]_1 ;
  wire [2:0]\ram_reg[20]_0 ;
  wire \ram_reg[20]_1 ;
  wire \ram_reg[20]_2 ;
  wire \ram_reg[21]_0 ;
  wire [1:0]\ram_reg[21]_1 ;
  wire [0:0]\ram_reg[22]_0 ;
  wire [15:0]\ram_reg[22]_1 ;
  wire \ram_reg[22]_2 ;
  wire [15:0]\ram_reg[22]_3 ;
  wire [0:0]\ram_reg[22]_4 ;
  wire [0:0]\ram_reg[22]_5 ;
  wire [3:0]\ram_reg[22]_6 ;
  wire \ram_reg[2]_0 ;
  wire [1:0]\ram_reg[2]_1 ;
  wire [0:0]\ram_reg[2]_2 ;
  wire [0:0]\ram_reg[2]_3 ;
  wire [0:0]\ram_reg[2]_4 ;
  wire [1:0]\ram_reg[2]_5 ;
  wire \ram_reg[3]_0 ;
  wire \ram_reg[3]_1 ;
  wire [1:0]\ram_reg[3]_2 ;
  wire [3:0]\ram_reg[3]_3 ;
  wire [2:0]\ram_reg[3]_4 ;
  wire \ram_reg[4]_0 ;
  wire [1:0]\ram_reg[5]_0 ;
  wire \ram_reg[5]_1 ;
  wire \ram_reg[5]_2 ;
  wire \ram_reg[6]_0 ;
  wire [3:0]\ram_reg[6]_1 ;
  wire [1:0]\ram_reg[6]_2 ;
  wire \ram_reg[7]_0 ;
  wire \ram_reg[7]_1 ;
  wire [3:0]\ram_reg[7]_2 ;
  wire [1:0]\ram_reg[7]_3 ;
  wire \ram_reg[8]_0 ;
  wire [1:0]\ram_reg[9]_0 ;
  wire \ram_reg[9]_1 ;
  wire \ram_reg[9]_2 ;
  wire [22:0]sub_out;
  wire switch_7;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__6_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__6_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__6_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__6_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__6_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__6_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[10]_inst_i_2 
       (.I0(\ram_reg[11]_3 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(out_u_7[9]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[11]_inst_i_2 
       (.I0(\ram_reg[11]_3 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(out_u_7[10]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[12]_inst_i_2 
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .O(out_u_7[11]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[13]_inst_i_2 
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .O(out_u_7[12]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[14]_inst_i_2 
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .O(out_u_7[13]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[15]_inst_i_2 
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .O(out_u_7[14]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[16]_inst_i_2 
       (.I0(\ram_reg[19]_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .O(out_u_7[15]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[17]_inst_i_2 
       (.I0(\ram_reg[19]_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .O(out_u_7[16]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[18]_inst_i_2 
       (.I0(\ram_reg[19]_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .O(out_u_7[17]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[19]_inst_i_2 
       (.I0(\ram_reg[19]_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .O(out_u_7[18]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[1]_inst_i_2 
       (.I0(\ram_reg[3]_3 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .O(out_u_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[20]_inst_i_2 
       (.I0(\ram_reg[22]_6 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .O(out_u_7[19]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[21]_inst_i_2 
       (.I0(\ram_reg[22]_6 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .O(out_u_7[20]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[22]_inst_i_2 
       (.I0(\ram_reg[22]_6 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .O(out_u_7[21]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[2]_inst_i_2 
       (.I0(\ram_reg[3]_3 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .O(out_u_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[3]_inst_i_2 
       (.I0(\ram_reg[3]_3 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[4]_inst_i_2 
       (.I0(\ram_reg[7]_2 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(out_u_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[5]_inst_i_2 
       (.I0(\ram_reg[7]_2 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(out_u_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[6]_inst_i_2 
       (.I0(\ram_reg[7]_2 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(out_u_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[7]_inst_i_2 
       (.I0(\ram_reg[7]_2 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .O(out_u_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[8]_inst_i_2 
       (.I0(\ram_reg[11]_3 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(out_u_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \NTT_out_u_OBUF[9]_inst_i_2 
       (.I0(\ram_reg[11]_3 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(out_u_7[8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_1__0
       (.I0(sub_out[22]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[22]),
        .I3(a_mul_b__0_0[13]),
        .I4(switch_7),
        .O(mul_in_0[22]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_2__0
       (.I0(sub_out[21]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[21]),
        .I3(a_mul_b__0_0[12]),
        .I4(switch_7),
        .O(mul_in_0[21]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_3__0
       (.I0(sub_out[20]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[20]),
        .I3(a_mul_b__0_0[11]),
        .I4(switch_7),
        .O(mul_in_0[20]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_4__0
       (.I0(sub_out[19]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[19]),
        .I3(a_mul_b__0_0[10]),
        .I4(switch_7),
        .O(mul_in_0[19]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_5__0
       (.I0(sub_out[18]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[18]),
        .I3(a_mul_b__0_0[9]),
        .I4(switch_7),
        .O(mul_in_0[18]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b__0_i_6__0
       (.I0(sub_out[17]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[17]),
        .I3(a_mul_b__0_0[8]),
        .I4(switch_7),
        .O(mul_in_0[17]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_10__0
       (.I0(sub_out[7]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[7]),
        .I3(ram[4]),
        .I4(switch_7),
        .O(mul_in_0[7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_11__0
       (.I0(sub_out[6]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[6]),
        .I3(ram[3]),
        .I4(switch_7),
        .O(mul_in_0[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_12__0
       (.I0(sub_out[5]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[5]),
        .I3(ram[2]),
        .I4(switch_7),
        .O(mul_in_0[5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_13__0
       (.I0(sub_out[4]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[4]),
        .I3(ram[1]),
        .I4(switch_7),
        .O(mul_in_0[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_14__0
       (.I0(sub_out[3]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[3]),
        .I3(ram[0]),
        .I4(switch_7),
        .O(mul_in_0[3]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_15__0
       (.I0(sub_out[2]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[2]),
        .I3(a_mul_b__0_0[2]),
        .I4(switch_7),
        .O(mul_in_0[2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_16__0
       (.I0(sub_out[1]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[1]),
        .I3(a_mul_b__0_0[1]),
        .I4(switch_7),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_17__0
       (.I0(sub_out[0]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[0]),
        .I3(a_mul_b__0_0[0]),
        .I4(switch_7),
        .O(mul_in_0[0]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_1__0
       (.I0(sub_out[16]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[16]),
        .I3(a_mul_b__0_0[7]),
        .I4(switch_7),
        .O(mul_in_0[16]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_2__0
       (.I0(sub_out[15]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[15]),
        .I3(a_mul_b__0_0[6]),
        .I4(switch_7),
        .O(mul_in_0[15]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_3__0
       (.I0(sub_out[14]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[14]),
        .I3(a_mul_b__0_0[5]),
        .I4(switch_7),
        .O(mul_in_0[14]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_4__0
       (.I0(sub_out[13]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[13]),
        .I3(a_mul_b__0_0[4]),
        .I4(switch_7),
        .O(mul_in_0[13]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_5__0
       (.I0(sub_out[12]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[12]),
        .I3(a_mul_b__0_0[3]),
        .I4(switch_7),
        .O(mul_in_0[12]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_6__0
       (.I0(sub_out[11]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[11]),
        .I3(ram[8]),
        .I4(switch_7),
        .O(mul_in_0[11]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_7__0
       (.I0(sub_out[10]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[10]),
        .I3(ram[7]),
        .I4(switch_7),
        .O(mul_in_0[10]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_8__0
       (.I0(sub_out[9]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[9]),
        .I3(ram[6]),
        .I4(switch_7),
        .O(mul_in_0[9]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    a_mul_b_i_9__0
       (.I0(sub_out[8]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[8]),
        .I3(ram[5]),
        .I4(switch_7),
        .O(mul_in_0[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__6
       (.CI(a_plus_b_minus_q_carry_i_2__6_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__6_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(in_u_7[9:6]),
        .O(\ram_reg[11]_3 ),
        .S(a_plus_b_minus_q_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__6
       (.I0(\ram_reg[11]_3 [0]),
        .O(a_plus_b_minus_q_carry__0_i_1__6_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__6
       (.I0(\ram_reg[7]_2 [3]),
        .O(a_plus_b_minus_q_carry__0_i_1__6_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__6
       (.I0(\ram_reg[7]_2 [2]),
        .O(a_plus_b_minus_q_carry__0_i_1__6_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__6
       (.I0(\ram_reg[7]_2 [1]),
        .O(a_plus_b_minus_q_carry__0_i_1__6_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_6
       (.I0(\ram_reg[11]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[11]),
        .O(\ram_reg[22]_1 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_7__4
       (.I0(\ram_reg[10]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[10]),
        .O(\ram_reg[10]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_8
       (.I0(\ram_reg[9]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[9]),
        .O(\ram_reg[22]_1 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__0_i_9__4
       (.I0(\ram_reg[8]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[8]),
        .O(\ram_reg[10]_2 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__1_i_12__4
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[13]),
        .I1(\ram_reg[13]_0 ),
        .I2(\ram_reg[22]_3 [6]),
        .I3(a_mul_b__0),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\ram_reg[13]_1 [1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__6
       (.CI(a_plus_b_minus_q_carry__0_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__6_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_plus_b_minus_q_carry__1_i_6__6_n_0,a_plus_b_minus_q_carry__1_i_7__6_n_0,in_u_7[11],a_plus_b_minus_q_carry__1_i_8__6_n_0}),
        .O(O),
        .S({\ma/a_plus_b_minus_q_carry__1_i_9__0_n_0 ,\ma/a_plus_b_minus_q_carry__1_i_10__6_n_0 ,a_plus_b_minus_q_carry__1,\ma/a_plus_b_minus_q_carry__1_i_12__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__6
       (.I0(O[0]),
        .O(a_plus_b_minus_q_carry__1_i_1__6_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__6
       (.I0(\ram_reg[11]_3 [3]),
        .O(a_plus_b_minus_q_carry__1_i_1__6_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__6
       (.I0(\ram_reg[11]_3 [2]),
        .O(a_plus_b_minus_q_carry__1_i_1__6_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__6
       (.I0(\ram_reg[11]_3 [1]),
        .O(a_plus_b_minus_q_carry__1_i_1__6_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__5
       (.I0(\ram_reg[15]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[15]),
        .O(\ram_reg[15]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_6__6
       (.I0(NTT_in_u_IBUF[15]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[15]_0 ),
        .O(a_plus_b_minus_q_carry__1_i_6__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__5
       (.I0(\ram_reg[14]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[14]),
        .O(\ram_reg[15]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_7__6
       (.I0(NTT_in_u_IBUF[14]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[14]_1 ),
        .O(a_plus_b_minus_q_carry__1_i_7__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__5
       (.I0(\ram_reg[13]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[13]),
        .O(\ram_reg[15]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_8__6
       (.I0(NTT_in_u_IBUF[12]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[12]_2 ),
        .O(a_plus_b_minus_q_carry__1_i_8__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__1_i_9
       (.I0(\ram_reg[12]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[12]),
        .O(\ram_reg[22]_1 [12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__6
       (.CI(a_plus_b_minus_q_carry__1_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__6_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_plus_b_minus_q_carry__2_i_2__6_n_0,a_plus_b_minus_q_carry__2_i_3__6_n_0,a_plus_b_minus_q_carry__2_i_4__6_n_0,a_plus_b_minus_q_carry__2_i_5__6_n_0}),
        .O(\ram_reg[19]_0 ),
        .S({\ma/a_plus_b_minus_q_carry__2_i_6__6_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_7__6_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_8__6_n_0 ,\ma/a_plus_b_minus_q_carry__2_i_9__6_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__5
       (.I0(\ram_reg[19]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[19]),
        .O(\ram_reg[19]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_2__6
       (.I0(NTT_in_u_IBUF[19]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[19]_1 ),
        .O(a_plus_b_minus_q_carry__2_i_2__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__5
       (.I0(\ram_reg[18]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[18]),
        .O(\ram_reg[19]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_3__6
       (.I0(NTT_in_u_IBUF[18]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[18]_2 ),
        .O(a_plus_b_minus_q_carry__2_i_3__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__5
       (.I0(\ram_reg[17]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[17]),
        .O(\ram_reg[19]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_4__6
       (.I0(NTT_in_u_IBUF[17]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[17]_1 ),
        .O(a_plus_b_minus_q_carry__2_i_4__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__5
       (.I0(\ram_reg[16]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[16]),
        .O(\ram_reg[19]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__2_i_5__6
       (.I0(NTT_in_u_IBUF[16]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[16]_2 ),
        .O(a_plus_b_minus_q_carry__2_i_5__6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__6
       (.CI(a_plus_b_minus_q_carry__2_i_1__6_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,in_u_7[20],a_plus_b_minus_q_carry__3_i_3__6_n_0,a_plus_b_minus_q_carry__3_i_4__6_n_0}),
        .O(\ram_reg[22]_6 ),
        .S({1'b1,a_plus_b_minus_q_carry__3,\ma/a_plus_b_minus_q_carry__3_i_6__6_n_0 ,\ma/a_plus_b_minus_q_carry__3_i_7__6_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2
       (.I0(NTT_in_u_IBUF[22]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[22]_2 ),
        .O(in_u_7[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_2__1
       (.I0(\ram_reg[22]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[22]),
        .O(\ram_reg[22]_1 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__5
       (.I0(\ram_reg[21]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[21]),
        .O(\ram_reg[21]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_3__6
       (.I0(NTT_in_u_IBUF[21]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[21]_0 ),
        .O(a_plus_b_minus_q_carry__3_i_3__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__5
       (.I0(\ram_reg[20]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[20]),
        .O(\ram_reg[21]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry__3_i_4__6
       (.I0(NTT_in_u_IBUF[20]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[20]_2 ),
        .O(a_plus_b_minus_q_carry__3_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    a_plus_b_minus_q_carry__3_i_5__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[22]),
        .I1(\ram_reg[22]_2 ),
        .I2(\ram_reg[22]_3 [15]),
        .I3(a_mul_b__0),
        .I4(i___1_carry__4_i_3__5_0),
        .O(\ram_reg[22]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_10__4
       (.I0(\ram_reg[0]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[0]),
        .O(\ram_reg[2]_5 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_15
       (.I0(\ram_reg[7]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[7]),
        .O(\ram_reg[22]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_16__4
       (.I0(\ram_reg[6]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[6]),
        .O(\ram_reg[6]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_17
       (.I0(\ram_reg[5]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[5]),
        .O(\ram_reg[22]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_18__4
       (.I0(\ram_reg[4]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[4]),
        .O(\ram_reg[6]_2 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__6
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__6_n_0,NLW_a_plus_b_minus_q_carry_i_1__6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ram_reg[3]_2 ,a_plus_b_minus_q_carry_i_7__6_n_0,a_plus_b_minus_q_carry_i_8__6_n_0}),
        .O(\ram_reg[3]_3 ),
        .S({\NTT_out_u_OBUF[0]_inst_i_1 ,\ma/a_plus_b_minus_q_carry_i_11__6_n_0 ,\ma/a_plus_b_minus_q_carry_i_12__6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__6
       (.CI(a_plus_b_minus_q_carry_i_1__6_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__6_n_0,NLW_a_plus_b_minus_q_carry_i_2__6_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(in_u_7[5:2]),
        .O(\ram_reg[7]_2 ),
        .S(a_plus_b_minus_q_carry));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__6
       (.I0(\ram_reg[7]_2 [0]),
        .O(a_plus_b_minus_q_carry_i_2__6_0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__6
       (.I0(\ram_reg[3]_3 [3]),
        .O(a_plus_b_minus_q_carry_i_2__6_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__6
       (.I0(\ram_reg[3]_3 [2]),
        .O(a_plus_b_minus_q_carry_i_2__6_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__6
       (.I0(\ram_reg[3]_3 [1]),
        .O(a_plus_b_minus_q_carry_i_2__6_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7
       (.I0(\ram_reg[3]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[3]),
        .O(\ram_reg[22]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_7__6
       (.I0(NTT_in_u_IBUF[1]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[1]_0 ),
        .O(a_plus_b_minus_q_carry_i_7__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__5
       (.I0(\ram_reg[2]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .O(\ram_reg[2]_5 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_8__6
       (.I0(NTT_in_u_IBUF[0]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[0]_0 ),
        .O(a_plus_b_minus_q_carry_i_8__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_plus_b_minus_q_carry_i_9
       (.I0(\ram_reg[1]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[1]),
        .O(\ram_reg[22]_1 [1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__0_i_10__6
       (.I0(NTT_in_d_IBUF[3]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[5]),
        .I3(ram[2]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11__4
       (.I0(out_u_7[2]),
        .I1(a_mul_b__0),
        .I2(out_u_6[2]),
        .I3(ram[0]),
        .I4(switch_7),
        .O(\ram_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__0_i_11__6
       (.I0(NTT_in_d_IBUF[2]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[4]),
        .I3(ram[1]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [2]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_2__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[5]),
        .I1(\ram_reg[5]_1 ),
        .I2(\ram_reg[5]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_7__5_0),
        .O(\ram_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__0_i_4__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[3]),
        .I1(\ram_reg[3]_0 ),
        .I2(\ram_reg[3]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_4__5_0),
        .O(\ram_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_5__5
       (.I0(\_inferred__1/i___1_carry__4 [4]),
        .I1(\ram_reg[6]_0 ),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_carry__3_i_1__5[6]),
        .I4(\ma/out1_carry_i_21__4_n_0 ),
        .O(\ram_reg[6]_1 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_6__5
       (.I0(\ram_reg[5]_0 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__5[6]),
        .I2(a_mul_b__0),
        .I3(\ram_reg[6]_0 ),
        .I4(\_inferred__1/i___1_carry__4 [4]),
        .O(\ram_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__0_i_7__5
       (.I0(\_inferred__1/i___1_carry__4 [3]),
        .I1(\ram_reg[4]_0 ),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_carry__3_i_1__5[4]),
        .I4(\ma/out1_carry_i_22__4_n_0 ),
        .O(\ram_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__0_i_8__5
       (.I0(\ram_reg[5]_0 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__5[4]),
        .I2(a_mul_b__0),
        .I3(\ram_reg[4]_0 ),
        .I4(\_inferred__1/i___1_carry__4 [3]),
        .O(\ram_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9__4
       (.I0(out_u_7[4]),
        .I1(a_mul_b__0),
        .I2(out_u_6[4]),
        .I3(ram[2]),
        .I4(switch_7),
        .O(\ram_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__0_i_9__6
       (.I0(NTT_in_d_IBUF[4]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[6]),
        .I3(ram[3]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__1_i_10__6
       (.I0(NTT_in_d_IBUF[7]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[9]),
        .I3(ram[6]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11__4
       (.I0(out_u_7[6]),
        .I1(a_mul_b__0),
        .I2(out_u_6[6]),
        .I3(ram[4]),
        .I4(switch_7),
        .O(\ram_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__1_i_11__6
       (.I0(NTT_in_d_IBUF[6]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[8]),
        .I3(ram[5]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__1_i_12__6
       (.I0(NTT_in_d_IBUF[5]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[7]),
        .I3(ram[4]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [5]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_2__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[9]),
        .I1(\ram_reg[9]_1 ),
        .I2(\ram_reg[9]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_7__5_0),
        .O(\ram_reg[9]_0 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__1_i_4__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[7]),
        .I1(\ram_reg[7]_0 ),
        .I2(\ram_reg[7]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_5__5_0),
        .O(\ram_reg[9]_0 [0]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_5__5
       (.I0(\_inferred__1/i___1_carry__4 [6]),
        .I1(\ram_reg[10]_0 ),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_carry__3_i_1__5[10]),
        .I4(\ma/out1_carry__0_i_22__4_n_0 ),
        .O(\ram_reg[10]_1 [3]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_6__5
       (.I0(\ram_reg[9]_0 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__5[10]),
        .I2(a_mul_b__0),
        .I3(\ram_reg[10]_0 ),
        .I4(\_inferred__1/i___1_carry__4 [6]),
        .O(\ram_reg[10]_1 [2]));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry__1_i_7__5
       (.I0(\_inferred__1/i___1_carry__4 [5]),
        .I1(\ram_reg[8]_0 ),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_carry__3_i_1__5[8]),
        .I4(\ma/out1_carry__0_i_23__4_n_0 ),
        .O(\ram_reg[10]_1 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry__1_i_8__5
       (.I0(\ram_reg[9]_0 [0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__5[8]),
        .I2(a_mul_b__0),
        .I3(\ram_reg[8]_0 ),
        .I4(\_inferred__1/i___1_carry__4 [5]),
        .O(\ram_reg[10]_1 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9__4
       (.I0(out_u_7[8]),
        .I1(a_mul_b__0),
        .I2(out_u_6[8]),
        .I3(ram[6]),
        .I4(switch_7),
        .O(\ram_reg[9]_2 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__1_i_9__6
       (.I0(NTT_in_d_IBUF[8]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[10]),
        .I3(ram[7]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11__4
       (.I0(out_u_7[10]),
        .I1(a_mul_b__0),
        .I2(out_u_6[10]),
        .I3(ram[8]),
        .I4(switch_7),
        .O(\ram_reg[11]_1 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__2_i_11__6
       (.I0(NTT_in_d_IBUF[9]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[11]),
        .I3(ram[8]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_12__5
       (.I0(NTT_in_u_IBUF[15]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[15]_0 ),
        .O(in_u_7[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13
       (.I0(NTT_in_u_IBUF[12]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[12]_2 ),
        .O(in_u_7[10]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_13__1
       (.I0(\ram_reg[15]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[15]),
        .O(in_u_6[15]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14__0
       (.I0(\ram_reg[13]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[13]),
        .O(\ram_reg[22]_1 [13]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__5
       (.I0(\ram_reg[12]_0 ),
        .I1(CO),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[14]),
        .I3(a_mul_b__0),
        .I4(\ram_reg[14]_1 ),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(\ram_reg[14]_0 [2]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    i___1_carry__2_i_3__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[13]),
        .I1(\ram_reg[13]_0 ),
        .I2(\ram_reg[22]_3 [6]),
        .I3(a_mul_b__0),
        .I4(\_inferred__1/i___1_carry__2 ),
        .O(\ram_reg[14]_0 [1]));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    i___1_carry__2_i_4__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[11]),
        .I1(\ram_reg[11]_0 ),
        .I2(\ram_reg[11]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_5__5_0),
        .O(\ram_reg[14]_0 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__5
       (.I0(\ram_reg[12]_0 ),
        .I1(CO),
        .I2(\_inferred__1/i___1_carry__4 [9]),
        .I3(in_u_6[15]),
        .I4(\ram_reg[22]_1 [14]),
        .I5(\_inferred__1/i___1_carry__4 [8]),
        .O(\ram_reg[12]_3 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__5
       (.I0(\ram_reg[14]_0 [1]),
        .I1(CO),
        .I2(\ram_reg[12]_0 ),
        .O(\ram_reg[12]_3 [1]));
  LUT6 #(
    .INIT(64'hEAFF15001500EAFF)) 
    i___1_carry__2_i_8__0
       (.I0(\_inferred__1/i___1_carry__2_0 ),
        .I1(a_mul_b__0),
        .I2(\ram_reg[11]_2 [9]),
        .I3(in_u_7[9]),
        .I4(in_u_7[10]),
        .I5(out1_carry__1[3]),
        .O(mode));
  LUT6 #(
    .INIT(64'h33553CAACCAAC355)) 
    i___1_carry__2_i_8__6
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[12]),
        .I1(\ram_reg[12]_2 ),
        .I2(MEM_d_out_7),
        .I3(a_mul_b__0),
        .I4(i___1_carry__2_i_6__5),
        .I5(\ram_reg[14]_0 [0]),
        .O(\ram_reg[12]_3 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9__4
       (.I0(out_u_7[12]),
        .I1(a_mul_b__0),
        .I2(out_u_6[12]),
        .I3(a_mul_b__0_0[4]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_9__5
       (.I0(NTT_in_u_IBUF[13]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[13]_0 ),
        .O(in_u_7[11]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_10__1
       (.I0(\ram_reg[19]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[19]),
        .O(in_u_6[19]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_12
       (.I0(NTT_in_u_IBUF[19]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[19]_1 ),
        .O(in_u_7[17]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_13
       (.I0(NTT_in_u_IBUF[17]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[17]_1 ),
        .O(in_u_7[15]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_5__5
       (.I0(in_u_6[17]),
        .I1(\_inferred__1/i___1_carry__4 [11]),
        .I2(\_inferred__1/i___1_carry__4 [13]),
        .I3(in_u_6[19]),
        .I4(\ram_reg[18]_0 ),
        .I5(\_inferred__1/i___1_carry__4 [12]),
        .O(\ram_reg[17]_0 [3]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__5
       (.I0(\ram_reg[16]_0 ),
        .I1(\_inferred__1/i___1_carry__4 [10]),
        .I2(\_inferred__1/i___1_carry__4 [12]),
        .I3(\ram_reg[18]_0 ),
        .I4(in_u_6[17]),
        .I5(\_inferred__1/i___1_carry__4 [11]),
        .O(\ram_reg[17]_0 [2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_6__6
       (.I0(in_u_7[14]),
        .I1(out1_carry__1[6]),
        .I2(out1_carry__1[8]),
        .I3(in_u_7[16]),
        .I4(in_u_7[15]),
        .I5(out1_carry__1[7]),
        .O(\ram_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_7__5
       (.I0(in_u_6[15]),
        .I1(\_inferred__1/i___1_carry__4 [9]),
        .I2(\_inferred__1/i___1_carry__4 [11]),
        .I3(in_u_6[17]),
        .I4(\ram_reg[16]_0 ),
        .I5(\_inferred__1/i___1_carry__4 [10]),
        .O(\ram_reg[17]_0 [1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__3_i_8__5
       (.I0(\ram_reg[22]_1 [14]),
        .I1(\_inferred__1/i___1_carry__4 [8]),
        .I2(\_inferred__1/i___1_carry__4 [10]),
        .I3(\ram_reg[16]_0 ),
        .I4(in_u_6[15]),
        .I5(\_inferred__1/i___1_carry__4 [9]),
        .O(\ram_reg[17]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__3_i_9__1
       (.I0(\ram_reg[17]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[17]),
        .O(in_u_6[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0B44BF0)) 
    i___1_carry__4_i_3__5
       (.I0(\ram_reg[20]_1 ),
        .I1(\_inferred__1/i___1_carry__4 [14]),
        .I2(\ram_reg[22]_0 ),
        .I3(in_u_6[21]),
        .I4(\_inferred__1/i___1_carry__4 [15]),
        .O(\ram_reg[20]_0 [2]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_4__5
       (.I0(in_u_6[19]),
        .I1(\_inferred__1/i___1_carry__4 [13]),
        .I2(\_inferred__1/i___1_carry__4 [15]),
        .I3(in_u_6[21]),
        .I4(\ram_reg[20]_1 ),
        .I5(\_inferred__1/i___1_carry__4 [14]),
        .O(\ram_reg[20]_0 [1]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__5
       (.I0(\ram_reg[18]_0 ),
        .I1(\_inferred__1/i___1_carry__4 [12]),
        .I2(\_inferred__1/i___1_carry__4 [14]),
        .I3(\ram_reg[20]_1 ),
        .I4(in_u_6[19]),
        .I5(\_inferred__1/i___1_carry__4 [13]),
        .O(\ram_reg[20]_0 [0]));
  LUT6 #(
    .INIT(64'hF00FB44B4BB4F00F)) 
    i___1_carry__4_i_5__6
       (.I0(in_u_7[16]),
        .I1(out1_carry__1[8]),
        .I2(out1_carry__1[10]),
        .I3(in_u_7[18]),
        .I4(in_u_7[17]),
        .I5(out1_carry__1[9]),
        .O(\ram_reg[18]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_6__1
       (.I0(\ram_reg[21]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[21]),
        .O(in_u_6[21]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__4_i_8
       (.I0(NTT_in_u_IBUF[21]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[21]_0 ),
        .O(in_u_7[19]));
  LUT4 #(
    .INIT(16'h00E2)) 
    i___1_carry_i_1__6
       (.I0(\ram_reg[2]_0 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[2]),
        .I3(out1_carry__1[2]),
        .O(\ram_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h4540BABF)) 
    i___1_carry_i_4__5
       (.I0(\_inferred__1/i___1_carry__4 [2]),
        .I1(\ram_reg[2]_0 ),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .I4(\ma/out1_carry_i_23__4_n_0 ),
        .O(\ram_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hB4B4B4B4B44B4B4B)) 
    i___1_carry_i_4__6
       (.I0(out1_carry__1[2]),
        .I1(\ram_reg[3]_2 [0]),
        .I2(\ram_reg[3]_2 [1]),
        .I3(\ram_reg[11]_2 [1]),
        .I4(a_mul_b__0),
        .I5(out1_carry),
        .O(\ram_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[1]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[1]_0 ),
        .I3(CO),
        .I4(\_inferred__1/i___1_carry__4 [1]),
        .I5(\ma/i___1_carry_i_8__4_n_0 ),
        .O(\ram_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry_i_8
       (.I0(NTT_in_u_IBUF[1]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[1]_0 ),
        .O(in_u_7[1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_10__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[11]),
        .I1(\ram_reg[11]_0 ),
        .I2(\ram_reg[11]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_5__5_0),
        .O(\ram_reg[11]_4 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__0_i_12__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[9]),
        .I1(\ram_reg[9]_1 ),
        .I2(\ram_reg[9]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_7__5_0),
        .O(\ram_reg[11]_4 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_10__6 
       (.I0(\ram_reg[14]_1 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[14]),
        .I3(out1_carry__1[4]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_12__0 
       (.I0(\ram_reg[12]_2 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[12]),
        .I3(out1_carry__1[3]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry__1_i_13__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[12]),
        .I1(\ram_reg[12]_2 ),
        .I2(MEM_d_out_7),
        .I3(a_mul_b__0),
        .I4(i___1_carry__2_i_6__5),
        .O(\ram_reg[13]_1 [0]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__1_i_9__0 
       (.I0(\ram_reg[15]_0 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[15]),
        .I3(out1_carry__1[5]),
        .O(\ma/a_plus_b_minus_q_carry__1_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_6__6 
       (.I0(\ram_reg[19]_1 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[19]),
        .I3(out1_carry__1[9]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_7__6 
       (.I0(\ram_reg[18]_2 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[18]),
        .I3(out1_carry__1[8]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_7__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_8__6 
       (.I0(\ram_reg[17]_1 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[17]),
        .I3(out1_carry__1[7]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__2_i_9__6 
       (.I0(\ram_reg[16]_2 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[16]),
        .I3(out1_carry__1[6]),
        .O(\ma/a_plus_b_minus_q_carry__2_i_9__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_6__6 
       (.I0(\ram_reg[21]_0 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[21]),
        .I3(out1_carry__1[11]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry__3_i_7__6 
       (.I0(\ram_reg[20]_2 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[20]),
        .I3(out1_carry__1[10]),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_11__5 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[3]),
        .I1(\ram_reg[3]_0 ),
        .I2(\ram_reg[3]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_4__5_0),
        .O(\ram_reg[3]_4 [2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_11__6 
       (.I0(\ram_reg[1]_0 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[1]),
        .I3(out1_carry__1[1]),
        .O(\ma/a_plus_b_minus_q_carry_i_11__6_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_12__5 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .I1(\ram_reg[2]_0 ),
        .I2(\ram_reg[22]_3 [1]),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_5__5_0),
        .O(\ram_reg[3]_4 [1]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \ma/a_plus_b_minus_q_carry_i_12__6 
       (.I0(\ram_reg[0]_0 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[0]),
        .I3(out1_carry__1[0]),
        .O(\ma/a_plus_b_minus_q_carry_i_12__6_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_13__5 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[1]),
        .I1(\ram_reg[1]_0 ),
        .I2(\ram_reg[22]_3 [0]),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_6__6),
        .O(\ram_reg[3]_4 [0]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_19__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[7]),
        .I1(\ram_reg[7]_0 ),
        .I2(\ram_reg[7]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_5__5_0),
        .O(\ram_reg[7]_3 [1]));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/a_plus_b_minus_q_carry_i_21__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[5]),
        .I1(\ram_reg[5]_1 ),
        .I2(\ram_reg[5]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_7__5_0),
        .O(\ram_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/i___1_carry_i_8__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .I1(\ram_reg[2]_0 ),
        .I2(\ram_reg[22]_3 [1]),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_5__5_0),
        .O(\ma/i___1_carry_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_22__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[11]),
        .I1(\ram_reg[11]_0 ),
        .I2(\ram_reg[11]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_5__5_0),
        .O(\ma/out1_carry__0_i_22__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry__0_i_23__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[9]),
        .I1(\ram_reg[9]_1 ),
        .I2(\ram_reg[9]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__1_i_7__5_0),
        .O(\ma/out1_carry__0_i_23__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_21__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[7]),
        .I1(\ram_reg[7]_0 ),
        .I2(\ram_reg[7]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_5__5_0),
        .O(\ma/out1_carry_i_21__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_22__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[5]),
        .I1(\ram_reg[5]_1 ),
        .I2(\ram_reg[5]_2 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry__0_i_7__5_0),
        .O(\ma/out1_carry_i_22__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_23__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[3]),
        .I1(\ram_reg[3]_0 ),
        .I2(\ram_reg[3]_1 ),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_4__5_0),
        .O(\ma/out1_carry_i_23__4_n_0 ));
  LUT5 #(
    .INIT(32'h33553CAA)) 
    \ma/out1_carry_i_24__4 
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[1]),
        .I1(\ram_reg[1]_0 ),
        .I2(\ram_reg[22]_3 [0]),
        .I3(a_mul_b__0),
        .I4(i___1_carry_i_6__6),
        .O(\ram_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10
       (.I0(NTT_in_u_IBUF[14]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[14]_1 ),
        .O(in_u_7[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_10__1
       (.I0(\ram_reg[14]_1 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[14]),
        .O(\ram_reg[22]_1 [14]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__5
       (.I0(MEM_d_out_7),
        .I1(i___1_carry__2_i_6__5),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[12]),
        .I3(a_mul_b__0),
        .I4(\ram_reg[12]_2 ),
        .O(\ram_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_15__1
       (.I0(\ram_reg[10]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[10]),
        .O(\ram_reg[22]_1 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_16__5
       (.I0(NTT_in_u_IBUF[10]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[10]_0 ),
        .O(in_u_7[8]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_18__1
       (.I0(\ram_reg[8]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[8]),
        .O(\ram_reg[22]_1 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_19__5
       (.I0(NTT_in_u_IBUF[11]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[11]_0 ),
        .O(in_u_7[9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__5
       (.I0(out_u_7[11]),
        .I1(a_mul_b__0),
        .I2(out_u_6[11]),
        .I3(a_mul_b__0_0[3]),
        .I4(switch_7),
        .O(MEM_d_out_7));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_22
       (.I0(NTT_in_u_IBUF[8]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[8]_0 ),
        .O(in_u_7[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_24__5
       (.I0(out_u_7[13]),
        .I1(a_mul_b__0),
        .I2(out_u_6[13]),
        .I3(a_mul_b__0_0[5]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_25__0
       (.I0(out_u_7[14]),
        .I1(a_mul_b__0),
        .I2(out_u_6[14]),
        .I3(a_mul_b__0_0[6]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_25__1
       (.I0(NTT_in_u_IBUF[9]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[9]_1 ),
        .O(in_u_7[7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_26__0
       (.I0(out_u_7[9]),
        .I1(a_mul_b__0),
        .I2(out_u_6[9]),
        .I3(ram[7]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_27
       (.I0(out_u_7[7]),
        .I1(a_mul_b__0),
        .I2(out_u_6[7]),
        .I3(ram[5]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [4]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__5
       (.I0(\ram_reg[12]_0 ),
        .I1(\_inferred__1/i___1_carry__4 [7]),
        .I2(\ram_reg[13]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[13]),
        .O(DI));
  LUT6 #(
    .INIT(64'h00000000CCAAC355)) 
    out1_carry__0_i_6__6
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[12]),
        .I1(\ram_reg[12]_2 ),
        .I2(MEM_d_out_7),
        .I3(a_mul_b__0),
        .I4(i___1_carry__2_i_6__5),
        .I5(\ram_reg[14]_0 [1]),
        .O(\ram_reg[12]_1 [2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_7__5
       (.I0(\ma/out1_carry__0_i_22__4_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [6]),
        .I2(\ram_reg[10]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[10]),
        .O(\ram_reg[12]_1 [1]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_8__5
       (.I0(\ma/out1_carry__0_i_23__4_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [5]),
        .I2(\ram_reg[8]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[8]),
        .O(\ram_reg[12]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11
       (.I0(NTT_in_u_IBUF[20]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[20]_2 ),
        .O(in_u_7[18]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_11__1
       (.I0(\ram_reg[20]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[20]),
        .O(\ram_reg[20]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14
       (.I0(NTT_in_u_IBUF[18]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[18]_2 ),
        .O(in_u_7[16]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_14__1
       (.I0(\ram_reg[18]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[18]),
        .O(\ram_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17
       (.I0(NTT_in_u_IBUF[16]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[16]_2 ),
        .O(in_u_7[14]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__1_i_17__1
       (.I0(\ram_reg[16]_2 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[16]),
        .O(\ram_reg[16]_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hCCAAC355)) 
    out1_carry__1_i_19__5
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[22]),
        .I1(\ram_reg[22]_2 ),
        .I2(\ram_reg[22]_3 [15]),
        .I3(a_mul_b__0),
        .I4(i___1_carry__4_i_3__5_0),
        .O(\ram_reg[22]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    out1_carry__1_i_1__6
       (.I0(\ram_reg[22]_2 ),
        .I1(a_mul_b__0),
        .I2(NTT_in_u_IBUF[22]),
        .I3(out1_carry__1[12]),
        .O(\ram_reg[22]_5 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_20__4
       (.I0(out_u_7[21]),
        .I1(a_mul_b__0),
        .I2(out_u_6[21]),
        .I3(a_mul_b__0_0[13]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_21
       (.I0(out_u_7[19]),
        .I1(a_mul_b__0),
        .I2(out_u_6[19]),
        .I3(a_mul_b__0_0[11]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [13]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_22
       (.I0(out_u_7[20]),
        .I1(a_mul_b__0),
        .I2(out_u_6[20]),
        .I3(a_mul_b__0_0[12]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_23
       (.I0(out_u_7[17]),
        .I1(a_mul_b__0),
        .I2(out_u_6[17]),
        .I3(a_mul_b__0_0[9]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_24
       (.I0(out_u_7[18]),
        .I1(a_mul_b__0),
        .I2(out_u_6[18]),
        .I3(a_mul_b__0_0[10]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_25
       (.I0(out_u_7[15]),
        .I1(a_mul_b__0),
        .I2(out_u_6[15]),
        .I3(a_mul_b__0_0[7]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__1_i_26
       (.I0(out_u_7[16]),
        .I1(a_mul_b__0),
        .I2(out_u_6[16]),
        .I3(a_mul_b__0_0[8]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_10__1
       (.I0(\ram_reg[6]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[6]),
        .O(\ram_reg[22]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_11__5
       (.I0(NTT_in_u_IBUF[6]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[6]_0 ),
        .O(in_u_7[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_13__1
       (.I0(\ram_reg[4]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[4]),
        .O(\ram_reg[22]_1 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_14__5
       (.I0(NTT_in_u_IBUF[7]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[7]_0 ),
        .O(in_u_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_16__1
       (.I0(\ram_reg[2]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .O(\ram_reg[22]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_17__5
       (.I0(NTT_in_u_IBUF[4]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[4]_0 ),
        .O(in_u_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_19__1
       (.I0(\ram_reg[0]_0 ),
        .I1(a_mul_b__0),
        .I2(a_plus_b_minus_q_carry__3_i_1__5[0]),
        .O(\ram_reg[22]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_20__5
       (.I0(NTT_in_u_IBUF[5]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[5]_1 ),
        .O(in_u_7[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_22
       (.I0(NTT_in_u_IBUF[2]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[2]_0 ),
        .O(\ram_reg[3]_2 [0]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry_i_24__0
       (.I0(NTT_in_d_IBUF[1]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[3]),
        .I3(ram[0]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry_i_25__4
       (.I0(out_u_7[5]),
        .I1(a_mul_b__0),
        .I2(out_u_6[5]),
        .I3(ram[3]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_25__5
       (.I0(NTT_in_u_IBUF[3]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[3]_0 ),
        .O(\ram_reg[3]_2 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry_i_26__5
       (.I0(out_u_7[3]),
        .I1(a_mul_b__0),
        .I2(out_u_6[3]),
        .I3(ram[1]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry_i_27
       (.I0(out_u_7[1]),
        .I1(a_mul_b__0),
        .I2(out_u_6[1]),
        .I3(a_mul_b__0_0[2]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry_i_27__0
       (.I0(NTT_in_u_IBUF[0]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[0]_0 ),
        .O(in_u_7[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry_i_29
       (.I0(out_u_7[0]),
        .I1(a_mul_b__0),
        .I2(out_u_6[0]),
        .I3(a_mul_b__0_0[1]),
        .I4(switch_7),
        .O(\ram_reg[22]_3 [0]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry_i_31__0
       (.I0(NTT_in_d_IBUF[0]),
        .I1(a_mul_b__0),
        .I2(MEM_u_in_7[0]),
        .I3(a_mul_b__0_0[0]),
        .I4(switch_7),
        .O(\ram_reg[11]_2 [0]));
  LUT6 #(
    .INIT(64'h444F4F4F00040404)) 
    out1_carry_i_3__6
       (.I0(out1_carry__1[2]),
        .I1(\ram_reg[3]_2 [0]),
        .I2(out1_carry),
        .I3(a_mul_b__0),
        .I4(\ram_reg[11]_2 [1]),
        .I5(\ram_reg[3]_2 [1]),
        .O(\ram_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_5__5
       (.I0(\ma/out1_carry_i_21__4_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [4]),
        .I2(\ram_reg[6]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_6__5
       (.I0(\ma/out1_carry_i_22__4_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [3]),
        .I2(\ram_reg[4]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[4]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry_i_7__5
       (.I0(\ma/out1_carry_i_23__4_n_0 ),
        .I1(\_inferred__1/i___1_carry__4 [2]),
        .I2(\ram_reg[2]_0 ),
        .I3(a_mul_b__0),
        .I4(a_plus_b_minus_q_carry__3_i_1__5[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h0000E21D)) 
    out1_carry_i_8__6
       (.I0(a_plus_b_minus_q_carry__3_i_1__5[0]),
        .I1(a_mul_b__0),
        .I2(\ram_reg[0]_0 ),
        .I3(\_inferred__1/i___1_carry__4 [0]),
        .I4(\ram_reg[1]_1 ),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \ram[0]_i_2 
       (.I0(a_plus_b_minus_q[22]),
        .I1(\ram_reg[3]_3 [0]),
        .I2(a_mul_b__0),
        .I3(a_plus_b_minus_q_0),
        .I4(a_mul_b),
        .O(MEM_u_in_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[10]_i_2__0 
       (.I0(\ram_reg[11]_3 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .I3(a_mul_b__0),
        .I4(out_u_6[9]),
        .O(MEM_u_in_7[10]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[11]_i_2__0 
       (.I0(\ram_reg[11]_3 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .I3(a_mul_b__0),
        .I4(out_u_6[10]),
        .O(MEM_u_in_7[11]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[12]_i_2__0 
       (.I0(O[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[11]),
        .I3(a_mul_b__0),
        .I4(out_u_6[11]),
        .O(MEM_u_in_7[12]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[13]_i_2__0 
       (.I0(O[1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[12]),
        .I3(a_mul_b__0),
        .I4(out_u_6[12]),
        .O(MEM_u_in_7[13]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[14]_i_2__0 
       (.I0(O[2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[13]),
        .I3(a_mul_b__0),
        .I4(out_u_6[13]),
        .O(MEM_u_in_7[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[15]_i_2__0 
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[14]),
        .I3(a_mul_b__0),
        .I4(out_u_6[14]),
        .O(MEM_u_in_7[15]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[16]_i_2__0 
       (.I0(\ram_reg[19]_0 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[15]),
        .I3(a_mul_b__0),
        .I4(out_u_6[15]),
        .O(MEM_u_in_7[16]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[17]_i_2__0 
       (.I0(\ram_reg[19]_0 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[16]),
        .I3(a_mul_b__0),
        .I4(out_u_6[16]),
        .O(MEM_u_in_7[17]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[18]_i_2__0 
       (.I0(\ram_reg[19]_0 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[17]),
        .I3(a_mul_b__0),
        .I4(out_u_6[17]),
        .O(MEM_u_in_7[18]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[19]_i_2__0 
       (.I0(\ram_reg[19]_0 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[18]),
        .I3(a_mul_b__0),
        .I4(out_u_6[18]),
        .O(MEM_u_in_7[19]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[1]_i_2__0 
       (.I0(\ram_reg[3]_3 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[0]),
        .I3(a_mul_b__0),
        .I4(out_u_6[0]),
        .O(MEM_u_in_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[20]_i_2__0 
       (.I0(\ram_reg[22]_6 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(a_mul_b__0),
        .I4(out_u_6[19]),
        .O(MEM_u_in_7[20]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[21]_i_2__0 
       (.I0(\ram_reg[22]_6 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[20]),
        .I3(a_mul_b__0),
        .I4(out_u_6[20]),
        .O(MEM_u_in_7[21]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[22]_i_2__0 
       (.I0(\ram_reg[22]_6 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[21]),
        .I3(a_mul_b__0),
        .I4(out_u_6[21]),
        .O(MEM_u_in_7[22]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[2]_i_2__0 
       (.I0(\ram_reg[3]_3 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[1]),
        .I3(a_mul_b__0),
        .I4(out_u_6[1]),
        .O(MEM_u_in_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[3]_i_2__0 
       (.I0(\ram_reg[3]_3 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .I3(a_mul_b__0),
        .I4(out_u_6[2]),
        .O(MEM_u_in_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[4]_i_2__0 
       (.I0(\ram_reg[7]_2 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .I3(a_mul_b__0),
        .I4(out_u_6[3]),
        .O(MEM_u_in_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[5]_i_2__0 
       (.I0(\ram_reg[7]_2 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .I3(a_mul_b__0),
        .I4(out_u_6[4]),
        .O(MEM_u_in_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[6]_i_2__0 
       (.I0(\ram_reg[7]_2 [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .I3(a_mul_b__0),
        .I4(out_u_6[5]),
        .O(MEM_u_in_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[7]_i_2__0 
       (.I0(\ram_reg[7]_2 [3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[6]),
        .I3(a_mul_b__0),
        .I4(out_u_6[6]),
        .O(MEM_u_in_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[8]_i_2__0 
       (.I0(\ram_reg[11]_3 [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .I3(a_mul_b__0),
        .I4(out_u_6[7]),
        .O(MEM_u_in_7[8]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ram[9]_i_2__0 
       (.I0(\ram_reg[11]_3 [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .I3(a_mul_b__0),
        .I4(out_u_6[8]),
        .O(MEM_u_in_7[9]));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[0]),
        .Q(\ram_reg[0]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[10]),
        .Q(\ram_reg[10]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[11]),
        .Q(\ram_reg[11]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[12]),
        .Q(\ram_reg[12]_2 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[13]),
        .Q(\ram_reg[13]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[14]),
        .Q(\ram_reg[14]_1 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[15]),
        .Q(\ram_reg[15]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[16]),
        .Q(\ram_reg[16]_2 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[17]),
        .Q(\ram_reg[17]_1 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[18]),
        .Q(\ram_reg[18]_2 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[19]),
        .Q(\ram_reg[19]_1 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[1]),
        .Q(\ram_reg[1]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[20]),
        .Q(\ram_reg[20]_2 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[21]),
        .Q(\ram_reg[21]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[22]),
        .Q(\ram_reg[22]_2 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[2]),
        .Q(\ram_reg[2]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[3]),
        .Q(\ram_reg[3]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[4]),
        .Q(\ram_reg[4]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[5]),
        .Q(\ram_reg[5]_1 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[6]),
        .Q(\ram_reg[6]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[7]),
        .Q(\ram_reg[7]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[8]),
        .Q(\ram_reg[8]_0 ),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ram_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MEM_u_in[9]),
        .Q(\ram_reg[9]_1 ),
        .R(1'b0));
endmodule

module BU
   (O,
    a_plus_b_minus_q,
    \ma/a_plus_b_minus_q_carry__1_i_12 ,
    mode,
    mode_0,
    out_d_0,
    CO,
    switch_reg,
    out_u_1,
    \ma/a_plus_b_minus_q_carry__3_i_7__0 ,
    MEM_u_in_1,
    NTT_out_d_OBUF,
    switch_reg_0,
    switch_reg_1,
    switch_reg_2,
    A,
    DI,
    a_mul_b,
    S,
    a_mul_b__0,
    a_mul_b__0_0,
    \NTT_out_u_OBUF[1]_inst_i_1 ,
    \NTT_out_u_OBUF[5]_inst_i_1 ,
    \NTT_out_u_OBUF[9]_inst_i_1 ,
    \NTT_out_u_OBUF[17]_inst_i_1 ,
    \NTT_out_u_OBUF[21]_inst_i_1 ,
    out_u,
    NTT_in_u_IBUF,
    in_u_0,
    i___1_carry__2_i_8,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry__0,
    out1_carry__0_0,
    out1_carry__0_1,
    out1_carry__0_2,
    NTT_in_d_IBUF,
    \NTT_out_u_OBUF[12]_inst_i_1 ,
    \NTT_out_u_OBUF[12]_inst_i_1_0 ,
    \NTT_out_u_OBUF[12]_inst_i_1_1 ,
    \_inferred__1/i___1_carry__0 ,
    a_plus_b_minus_q_0,
    a_mul_b__0_i_10__0,
    a_mul_b_i_32__0,
    out1_carry_i_16,
    ram_reg_0_63_20_20_i_2__0,
    ram_reg_0_63_20_20_i_2__0_0,
    ram_reg_0_63_20_20_i_2__0_1,
    out1_carry__0_i_18,
    out_u_0,
    dout,
    switch_1,
    out1_carry_i_13,
    out1_carry_i_26,
    out_d_7,
    \NTT_out_d[0] );
  output [0:0]O;
  output [22:0]a_plus_b_minus_q;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_12 ;
  output [12:0]mode;
  output mode_0;
  output [21:0]out_d_0;
  output [0:0]CO;
  output [0:0]switch_reg;
  output [11:0]out_u_1;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__0 ;
  output [8:0]MEM_u_in_1;
  output [22:0]NTT_out_d_OBUF;
  output [1:0]switch_reg_0;
  output [3:0]switch_reg_1;
  output [3:0]switch_reg_2;
  input [1:0]A;
  input [0:0]DI;
  input [0:0]a_mul_b;
  input [0:0]S;
  input [0:0]a_mul_b__0;
  input [0:0]a_mul_b__0_0;
  input [3:0]\NTT_out_u_OBUF[1]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  input [12:0]out_u;
  input [12:0]NTT_in_u_IBUF;
  input [22:0]in_u_0;
  input [1:0]i___1_carry__2_i_8;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry__0;
  input out1_carry__0_0;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [22:0]NTT_in_d_IBUF;
  input [0:0]\NTT_out_u_OBUF[12]_inst_i_1 ;
  input [2:0]\NTT_out_u_OBUF[12]_inst_i_1_0 ;
  input [2:0]\NTT_out_u_OBUF[12]_inst_i_1_1 ;
  input \_inferred__1/i___1_carry__0 ;
  input [21:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0_i_10__0;
  input [2:0]a_mul_b_i_32__0;
  input [3:0]out1_carry_i_16;
  input [0:0]ram_reg_0_63_20_20_i_2__0;
  input [2:0]ram_reg_0_63_20_20_i_2__0_0;
  input [2:0]ram_reg_0_63_20_20_i_2__0_1;
  input [3:0]out1_carry__0_i_18;
  input [8:0]out_u_0;
  input [20:0]dout;
  input switch_1;
  input [2:0]out1_carry_i_13;
  input [0:0]out1_carry_i_26;
  input [21:0]out_d_7;
  input [0:0]\NTT_out_d[0] ;

  wire [1:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [8:0]MEM_u_in_1;
  wire [23:2]\MR/adder_4__91 ;
  wire [22:0]NTT_in_d_IBUF;
  wire [12:0]NTT_in_u_IBUF;
  wire [0:0]\NTT_out_d[0] ;
  wire [22:0]NTT_out_d_OBUF;
  wire [0:0]\NTT_out_u_OBUF[12]_inst_i_1 ;
  wire [2:0]\NTT_out_u_OBUF[12]_inst_i_1_0 ;
  wire [2:0]\NTT_out_u_OBUF[12]_inst_i_1_1 ;
  wire [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[1]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  wire [0:0]O;
  wire [0:0]S;
  wire \_inferred__1/i___1_carry__0 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b__0;
  wire [0:0]a_mul_b__0_0;
  wire [3:0]a_mul_b__0_i_10__0;
  wire [2:0]a_mul_b_i_32__0;
  wire [22:0]a_plus_b_minus_q;
  wire [21:0]a_plus_b_minus_q_0;
  wire [20:0]dout;
  wire [1:0]i___1_carry__2_i_8;
  wire [22:0]in_d_0;
  wire [22:0]in_u_0;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_12 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__0 ;
  wire ma_n_27;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_100;
  wire mm_n_101;
  wire mm_n_102;
  wire mm_n_103;
  wire mm_n_104;
  wire mm_n_105;
  wire mm_n_106;
  wire mm_n_107;
  wire mm_n_108;
  wire mm_n_109;
  wire mm_n_110;
  wire mm_n_111;
  wire mm_n_112;
  wire mm_n_113;
  wire mm_n_114;
  wire mm_n_115;
  wire mm_n_116;
  wire mm_n_117;
  wire mm_n_2;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_3;
  wire mm_n_30;
  wire mm_n_4;
  wire mm_n_42;
  wire mm_n_43;
  wire mm_n_44;
  wire mm_n_45;
  wire mm_n_46;
  wire mm_n_47;
  wire mm_n_48;
  wire mm_n_49;
  wire mm_n_5;
  wire mm_n_51;
  wire mm_n_52;
  wire mm_n_53;
  wire mm_n_54;
  wire mm_n_55;
  wire mm_n_56;
  wire mm_n_57;
  wire mm_n_58;
  wire mm_n_59;
  wire mm_n_6;
  wire mm_n_60;
  wire mm_n_61;
  wire mm_n_62;
  wire mm_n_63;
  wire mm_n_64;
  wire mm_n_65;
  wire mm_n_66;
  wire mm_n_67;
  wire mm_n_68;
  wire mm_n_69;
  wire mm_n_7;
  wire mm_n_70;
  wire mm_n_71;
  wire mm_n_72;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_77;
  wire mm_n_8;
  wire mm_n_9;
  wire [12:0]mode;
  wire mode_0;
  wire [22:0]mul_in_0;
  wire out1;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire [3:0]out1_carry__0_i_18;
  wire [2:0]out1_carry_i_13;
  wire [3:0]out1_carry_i_16;
  wire [0:0]out1_carry_i_26;
  wire [21:0]out_d_0;
  wire [21:0]out_d_7;
  wire [12:0]out_u;
  wire [8:0]out_u_0;
  wire [11:0]out_u_1;
  wire [0:0]ram_reg_0_63_20_20_i_2__0;
  wire [2:0]ram_reg_0_63_20_20_i_2__0_0;
  wire [2:0]ram_reg_0_63_20_20_i_2__0_1;
  wire [22:1]sub_out;
  wire switch_1;
  wire [0:0]switch_reg;
  wire [1:0]switch_reg_0;
  wire [3:0]switch_reg_1;
  wire [3:0]switch_reg_2;

  mod_add_38 ma
       (.A(A[1]),
        .CO(CO),
        .MEM_u_in_1(MEM_u_in_1),
        .NTT_in_d_IBUF({NTT_in_d_IBUF[22:13],NTT_in_d_IBUF[10:0]}),
        .\NTT_out_u_OBUF[12]_inst_i_1 (\NTT_out_u_OBUF[12]_inst_i_1 ),
        .\NTT_out_u_OBUF[12]_inst_i_1_0 (\NTT_out_u_OBUF[12]_inst_i_1_0 ),
        .\NTT_out_u_OBUF[17]_inst_i_1 (\NTT_out_u_OBUF[17]_inst_i_1 ),
        .\NTT_out_u_OBUF[1]_inst_i_1 (\NTT_out_u_OBUF[1]_inst_i_1 ),
        .\NTT_out_u_OBUF[21]_inst_i_1 (\NTT_out_u_OBUF[21]_inst_i_1 ),
        .\NTT_out_u_OBUF[5]_inst_i_1 (\NTT_out_u_OBUF[5]_inst_i_1 ),
        .\NTT_out_u_OBUF[9]_inst_i_1 (\NTT_out_u_OBUF[9]_inst_i_1 ),
        .O({mm_n_0,mm_n_1}),
        .S({\NTT_out_u_OBUF[12]_inst_i_1_1 [2:1],mm_n_117,\NTT_out_u_OBUF[12]_inst_i_1_1 [0]}),
        .a_mul_b__0_i_10__0(a_mul_b__0_i_10__0),
        .a_mul_b_i_32__0(a_mul_b_i_32__0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_carry__0_i_1({mm_n_6,mm_n_7,mm_n_8,mm_n_9}),
        .a_plus_b_minus_q_carry__0_i_1_0(i___1_carry__2_i_8[0]),
        .a_plus_b_minus_q_carry_i_2({mm_n_2,mm_n_3,mm_n_4,mm_n_5}),
        .adder_4__91({\MR/adder_4__91 [23],\MR/adder_4__91 [11:2]}),
        .dout(dout),
        .in_d_0({in_d_0[22:13],in_d_0[10:0]}),
        .in_u_0({in_u_0[13],in_u_0[11:2]}),
        .\ma/a_plus_b_minus_q_carry__1_i_12 (\ma/a_plus_b_minus_q_carry__1_i_12 ),
        .\ma/a_plus_b_minus_q_carry__3_i_7__0 (\ma/a_plus_b_minus_q_carry__3_i_7__0 ),
        .out1_carry__0_i_18(out1_carry__0_i_18),
        .out1_carry_i_13(out1_carry_i_13),
        .out1_carry_i_16(out1_carry_i_16),
        .out1_carry_i_26(out1_carry_i_26),
        .out_u_0(out_u_0),
        .out_u_1(out_u_1),
        .ram_reg_0_63_20_20_i_2__0(ram_reg_0_63_20_20_i_2__0),
        .ram_reg_0_63_20_20_i_2__0_0(ram_reg_0_63_20_20_i_2__0_0),
        .ram_reg_0_63_20_20_i_2__0_1(ram_reg_0_63_20_20_i_2__0_1),
        .switch_1(switch_1),
        .switch_reg(ma_n_27),
        .switch_reg_0(switch_reg_0),
        .switch_reg_1(switch_reg_1),
        .switch_reg_2(switch_reg_2));
  mod_mul_39 mm
       (.A(A),
        .CO(out1),
        .DI({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .\MEM_cnt_reg[0] ({mm_n_42,mm_n_43,mm_n_44,mm_n_45}),
        .\MEM_cnt_reg[0]_0 ({mm_n_46,mm_n_47,mm_n_48,mm_n_49}),
        .\MEM_cnt_reg[0]_1 ({mm_n_51,mm_n_52,mm_n_53,mm_n_54}),
        .\MEM_cnt_reg[0]_2 ({mm_n_59,mm_n_60,mm_n_61}),
        .\NTT_in_u[18] ({mm_n_66,mm_n_67,mm_n_68,mm_n_69}),
        .\NTT_in_u[20] ({mm_n_64,mm_n_65}),
        .\NTT_in_u[21] ({mm_n_62,mm_n_63}),
        .NTT_in_u_IBUF(NTT_in_u_IBUF[12:1]),
        .\NTT_out_d[0] (\NTT_out_d[0] ),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .O({mm_n_0,mm_n_1}),
        .S({mm_n_21,mm_n_22,mm_n_23,mm_n_24}),
        .\_inferred__1/i___1_carry (ma_n_27),
        .\_inferred__1/i___1_carry__0 (\_inferred__1/i___1_carry__0 ),
        .a_mul_b_0({mm_n_2,mm_n_3,mm_n_4,mm_n_5}),
        .a_mul_b_1({mm_n_6,mm_n_7,mm_n_8,mm_n_9}),
        .adder_4__23_carry__4_i_3({\MR/adder_4__91 [23],\MR/adder_4__91 [11:2]}),
        .i___1_carry__2_i_8(i___1_carry__2_i_8),
        .in_d_0({in_d_0[22:13],in_d_0[10:0]}),
        .in_u_0(in_u_0),
        .mode(mode[1]),
        .mode_0(mode[0]),
        .mode_1(mode[12:2]),
        .mode_2(mode_0),
        .mul_in_0(mul_in_0),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry__0(out1_carry__0),
        .out1_carry__0_0(out1_carry__0_0),
        .out1_carry__0_1(out1_carry__0_1),
        .out1_carry__0_2(out1_carry__0_2),
        .out1_carry__0_i_9({mm_n_100,mm_n_101,mm_n_102}),
        .out1_carry__1_i_13({mm_n_114,mm_n_115,mm_n_116}),
        .out1_carry__1_i_19({mm_n_55,mm_n_56,mm_n_57,mm_n_58}),
        .out_d_0(out_d_0),
        .out_d_7(out_d_7),
        .out_u(out_u[12:1]),
        .sub_out(sub_out),
        .switch_reg({mm_n_70,mm_n_71,mm_n_72,mm_n_73}),
        .switch_reg_0({mm_n_74,mm_n_75,mm_n_76,mm_n_77}),
        .switch_reg_1({mm_n_103,mm_n_104,mm_n_105}),
        .switch_reg_2({mm_n_106,mm_n_107,mm_n_108,mm_n_109}),
        .switch_reg_3({mm_n_110,mm_n_111,mm_n_112,mm_n_113}),
        .switch_reg_4(mm_n_117),
        .switch_reg_5(switch_reg));
  mod_sub_40 ms
       (.A(A[1]),
        .CO(out1),
        .DI({mm_n_27,mm_n_28,mm_n_29,mm_n_30}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .NTT_in_u_IBUF(NTT_in_u_IBUF[1:0]),
        .O(O),
        .S({mm_n_21,mm_n_22,mm_n_23,mm_n_24}),
        .\_inferred__1/i___1_carry_0 (mode[1:0]),
        .a_mul_b(a_mul_b),
        .a_mul_b_0({mm_n_103,mm_n_104,mm_n_105}),
        .a_mul_b_1({mm_n_74,mm_n_75,mm_n_76,mm_n_77}),
        .a_mul_b_2({mm_n_106,mm_n_107,mm_n_108,mm_n_109}),
        .a_mul_b_3({mm_n_70,mm_n_71,mm_n_72,mm_n_73}),
        .a_mul_b_4({mm_n_110,mm_n_111,mm_n_112,mm_n_113}),
        .a_mul_b_5({mm_n_51,mm_n_52,mm_n_53,mm_n_54}),
        .a_mul_b_6({mm_n_100,mm_n_101,mm_n_102,S}),
        .a_mul_b__0({mm_n_66,mm_n_67,mm_n_68,mm_n_69}),
        .a_mul_b__0_0({mm_n_114,a_mul_b__0,mm_n_115,mm_n_116}),
        .a_mul_b__0_1({mm_n_64,mm_n_65}),
        .a_mul_b__0_2({mm_n_62,mm_n_63,a_mul_b__0_0}),
        .i___1_carry__2_i_6({DI,mm_n_59,mm_n_60,mm_n_61}),
        .i___1_carry__2_i_6_0({mm_n_55,mm_n_56,mm_n_57,mm_n_58}),
        .mul_in_0(mul_in_0),
        .out1_carry__1_0({mm_n_46,mm_n_47,mm_n_48,mm_n_49}),
        .out1_carry__1_1({mm_n_42,mm_n_43,mm_n_44,mm_n_45}),
        .out_u(out_u[1:0]),
        .sub_out(sub_out));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_0
   (mode,
    CO,
    O,
    a_plus_b_minus_q,
    a_plus_b_minus_q_carry__4,
    \ma/a_plus_b_minus_q_carry__3_i_7 ,
    mode_0,
    switch_reg,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_1,
    out_u_1,
    switch_reg_0,
    a_plus_b_minus_q_carry__0,
    MEM_u_in_1,
    in_d,
    A,
    a_mul_b,
    S,
    out1_carry__1,
    DI,
    i___1_carry__2_i_7__0,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b_7,
    a_mul_b__0,
    a_mul_b__0_0,
    ram_reg_0_31_3_3_i_2__0,
    ram_reg_0_63_5_5_i_2__0,
    ram_reg_0_31_11_11_i_2__0,
    i___1_carry__2_i_14,
    ram_reg_0_31_17_17_i_3,
    ram_reg_0_31_21_21_i_3,
    a_plus_b_minus_q_0,
    a_mul_b__0_1,
    a_mul_b_8,
    a_mul_b_9,
    a_mul_b_10,
    a_mul_b_11,
    \NTT_out_u_OBUF[20]_inst_i_1 ,
    \NTT_out_u_OBUF[20]_inst_i_1_0 ,
    \NTT_out_u_OBUF[20]_inst_i_1_1 ,
    in_u_1,
    dout,
    out_u,
    MEM_d_out_2,
    out_u_2,
    a_mul_b__0_2,
    a_mul_b__0_3,
    switch_2,
    i___1_carry__0_i_9__0,
    a_plus_b_minus_q_1,
    out_d_0,
    ram_reg_0_63_0_0,
    a_mul_b__0_4,
    switch_1,
    \_inferred__1/i___1_carry ,
    \ma/a_plus_b_minus_q_carry_i_14__0 );
  output [0:0]mode;
  output [0:0]CO;
  output [0:0]O;
  output [22:0]a_plus_b_minus_q;
  output [20:0]a_plus_b_minus_q_carry__4;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7 ;
  output [15:0]mode_0;
  output switch_reg;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_1;
  output [1:0]out_u_1;
  output [9:0]switch_reg_0;
  output [0:0]a_plus_b_minus_q_carry__0;
  output [1:0]MEM_u_in_1;
  output [22:0]in_d;
  input [0:0]A;
  input [5:0]a_mul_b;
  input [3:0]S;
  input [2:0]out1_carry__1;
  input [0:0]DI;
  input [0:0]i___1_carry__2_i_7__0;
  input [0:0]a_mul_b_0;
  input [1:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [1:0]a_mul_b_6;
  input [1:0]a_mul_b_7;
  input [3:0]a_mul_b__0;
  input [2:0]a_mul_b__0_0;
  input [3:0]ram_reg_0_31_3_3_i_2__0;
  input [3:0]ram_reg_0_63_5_5_i_2__0;
  input [3:0]ram_reg_0_31_11_11_i_2__0;
  input [3:0]i___1_carry__2_i_14;
  input [3:0]ram_reg_0_31_17_17_i_3;
  input [3:0]ram_reg_0_31_21_21_i_3;
  input [22:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0_1;
  input [3:0]a_mul_b_8;
  input [3:0]a_mul_b_9;
  input [3:0]a_mul_b_10;
  input [3:0]a_mul_b_11;
  input [0:0]\NTT_out_u_OBUF[20]_inst_i_1 ;
  input [2:0]\NTT_out_u_OBUF[20]_inst_i_1_0 ;
  input [2:0]\NTT_out_u_OBUF[20]_inst_i_1_1 ;
  input [11:0]in_u_1;
  input [13:0]dout;
  input [13:0]out_u;
  input [11:0]MEM_d_out_2;
  input [8:0]out_u_2;
  input [7:0]a_mul_b__0_2;
  input [10:0]a_mul_b__0_3;
  input switch_2;
  input [0:0]i___1_carry__0_i_9__0;
  input [1:0]a_plus_b_minus_q_1;
  input [21:0]out_d_0;
  input [0:0]ram_reg_0_63_0_0;
  input [22:0]a_mul_b__0_4;
  input switch_1;
  input \_inferred__1/i___1_carry ;
  input \ma/a_plus_b_minus_q_carry_i_14__0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [11:0]MEM_d_out_2;
  wire [1:0]MEM_u_in_1;
  wire [0:0]\NTT_out_u_OBUF[20]_inst_i_1 ;
  wire [2:0]\NTT_out_u_OBUF[20]_inst_i_1_0 ;
  wire [2:0]\NTT_out_u_OBUF[20]_inst_i_1_1 ;
  wire [0:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire [5:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [1:0]a_mul_b_1;
  wire [3:0]a_mul_b_10;
  wire [3:0]a_mul_b_11;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [1:0]a_mul_b_6;
  wire [1:0]a_mul_b_7;
  wire [3:0]a_mul_b_8;
  wire [3:0]a_mul_b_9;
  wire [3:0]a_mul_b__0;
  wire [2:0]a_mul_b__0_0;
  wire [3:0]a_mul_b__0_1;
  wire [7:0]a_mul_b__0_2;
  wire [10:0]a_mul_b__0_3;
  wire [22:0]a_mul_b__0_4;
  wire [22:0]a_plus_b_minus_q;
  wire [22:0]a_plus_b_minus_q_0;
  wire [1:0]a_plus_b_minus_q_1;
  wire [0:0]a_plus_b_minus_q_carry__0;
  wire [20:0]a_plus_b_minus_q_carry__4;
  wire [13:13]add_in_1;
  wire [13:0]dout;
  wire [0:0]i___1_carry__0_i_9__0;
  wire [3:0]i___1_carry__2_i_14;
  wire [0:0]i___1_carry__2_i_7__0;
  wire [22:0]in_d;
  wire [11:0]in_u_1;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__0 ;
  wire ma_n_48;
  wire mm_n_1;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_3;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_40;
  wire mm_n_41;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_99;
  wire [0:0]mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [21:0]out_d_0;
  wire [21:0]out_d_1;
  wire [13:0]out_u;
  wire [1:0]out_u_1;
  wire [8:0]out_u_2;
  wire [3:0]ram_reg_0_31_11_11_i_2__0;
  wire [3:0]ram_reg_0_31_17_17_i_3;
  wire [3:0]ram_reg_0_31_21_21_i_3;
  wire [3:0]ram_reg_0_31_3_3_i_2__0;
  wire [0:0]ram_reg_0_63_0_0;
  wire [3:0]ram_reg_0_63_5_5_i_2__0;
  wire [22:1]sub_out;
  wire switch_1;
  wire switch_2;
  wire switch_reg;
  wire [9:0]switch_reg_0;

  mod_add_34 ma
       (.A(A),
        .DI(ma_n_48),
        .MEM_u_in_1(MEM_u_in_1),
        .\NTT_out_u_OBUF[20]_inst_i_1 (\NTT_out_u_OBUF[20]_inst_i_1 ),
        .\NTT_out_u_OBUF[20]_inst_i_1_0 (\NTT_out_u_OBUF[20]_inst_i_1_0 ),
        .\NTT_out_u_OBUF[20]_inst_i_1_1 (\NTT_out_u_OBUF[20]_inst_i_1_1 ),
        .O({sub_out[3:1],O}),
        .a_mul_b(a_mul_b_8),
        .a_mul_b_0(a_mul_b_9),
        .a_mul_b_1(a_mul_b_10),
        .a_mul_b_2(a_mul_b_11),
        .a_mul_b__0(a_mul_b__0_1),
        .a_mul_b__0_0(a_mul_b__0_2),
        .a_mul_b__0_1(a_mul_b__0_3[10:1]),
        .a_mul_b__0_2(a_mul_b__0_4),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_1(a_plus_b_minus_q_1),
        .a_plus_b_minus_q_carry__0_0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__4_0(a_plus_b_minus_q_carry__4),
        .add_in_1(add_in_1),
        .dout(dout[8:7]),
        .i___1_carry__0_i_9__0(i___1_carry__0_i_9__0),
        .i___1_carry__2_i_14(i___1_carry__2_i_14),
        .i___1_carry__2_i_7__0(mode_2),
        .\ma/a_plus_b_minus_q_carry__3_i_7 (\ma/a_plus_b_minus_q_carry__3_i_7 ),
        .mul_in_0(mul_in_0),
        .out_u(out_u[8:7]),
        .out_u_1(out_u_1),
        .out_u_2(out_u_2),
        .ram_reg_0_31_11_11_i_2__0(ram_reg_0_31_11_11_i_2__0),
        .ram_reg_0_31_17_17_i_3(ram_reg_0_31_17_17_i_3),
        .ram_reg_0_31_21_21_i_3(ram_reg_0_31_21_21_i_3),
        .ram_reg_0_31_3_3_i_2__0(ram_reg_0_31_3_3_i_2__0),
        .ram_reg_0_63_5_5_i_2__0(ram_reg_0_63_5_5_i_2__0),
        .sub_out(sub_out[22:4]),
        .switch_1(switch_1),
        .switch_2(switch_2),
        .switch_reg(switch_reg),
        .switch_reg_0(switch_reg_0));
  mod_mul_35 mm
       (.A({A,a_mul_b}),
        .CO(CO),
        .DI({mm_n_1,mm_n_2,mm_n_3}),
        .\MEM_cnt_reg[0] ({mm_n_23,mm_n_24}),
        .\MEM_cnt_reg[0]_0 ({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .\MEM_cnt_reg[0]_1 ({mm_n_29,mm_n_30,mm_n_31}),
        .\MEM_cnt_reg[0]_2 (mm_n_32),
        .\MEM_cnt_reg[0]_3 ({mm_n_33,mm_n_34}),
        .\MEM_cnt_reg[0]_4 ({mm_n_36,mm_n_37,mm_n_38,mm_n_39}),
        .\MEM_cnt_reg[0]_5 ({mm_n_40,mm_n_41}),
        .\MEM_cnt_reg[0]_6 (mm_n_99),
        .MEM_d_out_2(MEM_d_out_2),
        .S({mm_n_20,mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry__2 (switch_reg),
        .dout({dout[13:9],dout[6:0]}),
        .in_d(in_d),
        .in_u_1(in_u_1),
        .\ma/a_plus_b_minus_q_carry_i_14__0 (a_mul_b__0_3[0]),
        .\ma/a_plus_b_minus_q_carry_i_14__0_0 (\ma/a_plus_b_minus_q_carry_i_14__0 ),
        .mode(mode),
        .mode_0(mode_0[13]),
        .mode_1({mode_0[15:14],mode_0[12:0]}),
        .mode_10(mode_8),
        .mode_11(mode_9),
        .mode_12(mode_10),
        .mode_2(add_in_1),
        .mode_3(mode_1),
        .mode_4(mode_2),
        .mode_5(mode_3),
        .mode_6(mode_4),
        .mode_7(mode_5),
        .mode_8(mode_6),
        .mode_9(mode_7),
        .mul_in_0(mul_in_0),
        .out1_carry__0_i_9__0({mm_n_74,mm_n_75}),
        .out1_carry__1_i_1__0({switch_reg_0[9:8],switch_reg_0[6:0]}),
        .out_d_0(out_d_0),
        .out_d_1(out_d_1),
        .out_u({out_u[13:9],out_u[6:0]}),
        .ram_reg_0_63_0_0(ram_reg_0_63_0_0),
        .sub_out(sub_out),
        .switch_2(switch_2));
  mod_sub_36 ms
       (.A(A),
        .CO(CO),
        .DI({mm_n_29,ma_n_48,mm_n_30,mm_n_31}),
        .O(O),
        .S(S),
        .\_inferred__1/i___1_carry_0 (mode_0[0]),
        .\_inferred__1/i___1_carry_1 (\_inferred__1/i___1_carry ),
        .a_mul_b({a_mul_b_0,mm_n_40,mm_n_41}),
        .a_mul_b_0({a_mul_b_1,mm_n_99}),
        .a_mul_b_1(a_mul_b_2),
        .a_mul_b_2(a_mul_b_3),
        .a_mul_b_3(a_mul_b_4),
        .a_mul_b_4(a_mul_b_5),
        .a_mul_b_5({mm_n_33,mm_n_34,a_mul_b_6}),
        .a_mul_b_6({mm_n_74,mm_n_75,a_mul_b_7}),
        .a_mul_b__0({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b__0_1({mm_n_23,mm_n_24}),
        .a_mul_b__0_2(a_mul_b__0_0),
        .dout(dout[0]),
        .i___1_carry__2_i_7__0({DI,mm_n_1,mm_n_2,mm_n_3}),
        .i___1_carry__2_i_7__0_0({i___1_carry__2_i_7__0,mm_n_20,mm_n_21,mm_n_22}),
        .out1_carry__0_0({mm_n_36,mm_n_37,mm_n_38,mm_n_39}),
        .out1_carry__1_0({mm_n_32,out1_carry__1}),
        .out_u(out_u[0]),
        .sub_out(sub_out));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_1
   (CO,
    O,
    a_plus_b_minus_q_carry__3_i_1__1,
    \ma/a_plus_b_minus_q_carry_i_14__1 ,
    \ma/a_plus_b_minus_q_carry_i_22__0 ,
    \ma/a_plus_b_minus_q_carry__0_i_13__0 ,
    \ma/a_plus_b_minus_q_carry__1_i_13__0 ,
    MEM_d_out_2,
    a_plus_b_minus_q_carry__4,
    mode,
    mode_0,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    out_d_2,
    switch_reg,
    \ma/a_plus_b_minus_q_carry__1_i_13__0_0 ,
    MEM_u_in_2,
    in_d,
    A,
    S,
    DI,
    out1_carry__1,
    i___1_carry__2_i_5__1,
    i___1_carry__2_i_5__1_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    ram_reg_0_31_17_17_i_2__0,
    a_mul_b__0_i_14,
    out_u_2,
    out_u_1,
    dout,
    switch_2,
    in_u_2,
    out1_carry__1_0,
    out1_carry__1_1,
    \_inferred__1/i___1_carry__2 ,
    MEM_d_out_3,
    out1_carry_i_25,
    out1_carry_i_25_0,
    ram_reg_0_31_4_4_i_2__0,
    ram_reg_0_31_4_4_i_2__0_0,
    ram_reg_0_31_8_8_i_2__0,
    ram_reg_0_31_8_8_i_2__0_0,
    ram_reg_0_31_12_12_i_2__0,
    ram_reg_0_31_12_12_i_2__0_0,
    out_u_3,
    a_mul_b__0_1,
    switch_3,
    a_plus_b_minus_q,
    a_mul_b_7,
    out_d_1,
    ram_reg_0_31_0_0,
    \_inferred__1/i___1_carry ,
    \ma/a_plus_b_minus_q_carry_i_14__1_0 ,
    a_mul_b__0_2);
  output [0:0]CO;
  output [0:0]O;
  output [21:0]a_plus_b_minus_q_carry__3_i_1__1;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__0 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__0 ;
  output [11:0]MEM_d_out_2;
  output [11:0]a_plus_b_minus_q_carry__4;
  output [16:0]mode;
  output mode_0;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output [21:0]out_d_2;
  output [0:0]switch_reg;
  output [0:0]\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ;
  output [1:0]MEM_u_in_2;
  output [22:0]in_d;
  input [14:0]A;
  input [3:0]S;
  input [0:0]DI;
  input [2:0]out1_carry__1;
  input [0:0]i___1_carry__2_i_5__1;
  input [0:0]i___1_carry__2_i_5__1_0;
  input [0:0]a_mul_b;
  input [1:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [2:0]a_mul_b_5;
  input [2:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [2:0]a_mul_b__0_0;
  input [3:0]ram_reg_0_31_17_17_i_2__0;
  input [3:0]a_mul_b__0_i_14;
  input [5:0]out_u_2;
  input [11:0]out_u_1;
  input [12:0]dout;
  input switch_2;
  input [17:0]in_u_2;
  input [11:0]out1_carry__1_0;
  input [11:0]out1_carry__1_1;
  input \_inferred__1/i___1_carry__2 ;
  input [19:0]MEM_d_out_3;
  input [1:0]out1_carry_i_25;
  input [3:0]out1_carry_i_25_0;
  input [1:0]ram_reg_0_31_4_4_i_2__0;
  input [3:0]ram_reg_0_31_4_4_i_2__0_0;
  input [1:0]ram_reg_0_31_8_8_i_2__0;
  input [3:0]ram_reg_0_31_8_8_i_2__0_0;
  input [2:0]ram_reg_0_31_12_12_i_2__0;
  input [3:0]ram_reg_0_31_12_12_i_2__0_0;
  input [0:0]out_u_3;
  input [1:0]a_mul_b__0_1;
  input switch_3;
  input [0:0]a_plus_b_minus_q;
  input [0:0]a_mul_b_7;
  input [21:0]out_d_1;
  input [0:0]ram_reg_0_31_0_0;
  input \_inferred__1/i___1_carry ;
  input \ma/a_plus_b_minus_q_carry_i_14__1_0 ;
  input [9:0]a_mul_b__0_2;

  wire [14:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [11:0]MEM_d_out_2;
  wire [19:0]MEM_d_out_3;
  wire [1:0]MEM_u_in_2;
  wire [0:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [2:0]a_mul_b_5;
  wire [2:0]a_mul_b_6;
  wire [0:0]a_mul_b_7;
  wire [3:0]a_mul_b__0;
  wire [2:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [9:0]a_mul_b__0_2;
  wire [3:0]a_mul_b__0_i_14;
  wire [0:0]a_plus_b_minus_q;
  wire [21:0]a_plus_b_minus_q_carry__3_i_1__1;
  wire [11:0]a_plus_b_minus_q_carry__4;
  wire [12:0]dout;
  wire [0:0]i___1_carry__2_i_5__1;
  wire [0:0]i___1_carry__2_i_5__1_0;
  wire [22:0]in_d;
  wire [17:0]in_u_2;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__0 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__1_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__0 ;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_71;
  wire mm_n_95;
  wire [16:0]mode;
  wire mode_0;
  wire mode_1;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [11:0]out1_carry__1_0;
  wire [11:0]out1_carry__1_1;
  wire [1:0]out1_carry_i_25;
  wire [3:0]out1_carry_i_25_0;
  wire [21:0]out_d_1;
  wire [21:0]out_d_2;
  wire [11:0]out_u_1;
  wire [5:0]out_u_2;
  wire [0:0]out_u_3;
  wire [0:0]ram_reg_0_31_0_0;
  wire [2:0]ram_reg_0_31_12_12_i_2__0;
  wire [3:0]ram_reg_0_31_12_12_i_2__0_0;
  wire [3:0]ram_reg_0_31_17_17_i_2__0;
  wire [1:0]ram_reg_0_31_4_4_i_2__0;
  wire [3:0]ram_reg_0_31_4_4_i_2__0_0;
  wire [1:0]ram_reg_0_31_8_8_i_2__0;
  wire [3:0]ram_reg_0_31_8_8_i_2__0_0;
  wire [22:1]sub_out;
  wire switch_2;
  wire switch_3;
  wire [0:0]switch_reg;

  mod_add_30 ma
       (.A(A[3]),
        .MEM_d_out_2(MEM_d_out_2),
        .MEM_u_in_2(MEM_u_in_2),
        .O(\ma/a_plus_b_minus_q_carry__0_i_13__0 ),
        .a_mul_b(a_mul_b_7),
        .a_mul_b_0({sub_out[3:1],O}),
        .a_mul_b_1(a_mul_b__0_2[8:0]),
        .a_mul_b__0(a_mul_b__0_1[1]),
        .a_mul_b__0_i_14(a_mul_b__0_i_14),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry__3_i_1__1(a_plus_b_minus_q_carry__3_i_1__1),
        .a_plus_b_minus_q_carry__4_0(a_plus_b_minus_q_carry__4),
        .dout(dout),
        .in_u_2({in_u_2[12:11],in_u_2[9],in_u_2[7],in_u_2[5],in_u_2[3],in_u_2[1]}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__0 (\ma/a_plus_b_minus_q_carry__1_i_13__0 ),
        .\ma/a_plus_b_minus_q_carry__1_i_13__0_0 (\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ),
        .\ma/a_plus_b_minus_q_carry_i_14__1 (\ma/a_plus_b_minus_q_carry_i_14__1 ),
        .\ma/a_plus_b_minus_q_carry_i_22__0 (\ma/a_plus_b_minus_q_carry_i_22__0 ),
        .mul_in_0(mul_in_0[21:0]),
        .out1_carry_i_25(out1_carry_i_25),
        .out1_carry_i_25_0(out1_carry_i_25_0),
        .out_u_1(out_u_1),
        .out_u_2(out_u_2),
        .out_u_3(out_u_3),
        .ram_reg_0_31_12_12_i_2__0(ram_reg_0_31_12_12_i_2__0),
        .ram_reg_0_31_12_12_i_2__0_0(ram_reg_0_31_12_12_i_2__0_0),
        .ram_reg_0_31_17_17_i_2__0(ram_reg_0_31_17_17_i_2__0),
        .ram_reg_0_31_4_4_i_2__0(ram_reg_0_31_4_4_i_2__0),
        .ram_reg_0_31_4_4_i_2__0_0(ram_reg_0_31_4_4_i_2__0_0),
        .ram_reg_0_31_8_8_i_2__0(ram_reg_0_31_8_8_i_2__0),
        .ram_reg_0_31_8_8_i_2__0_0(ram_reg_0_31_8_8_i_2__0_0),
        .sub_out(sub_out[21:4]),
        .switch_2(switch_2),
        .switch_3(switch_3),
        .switch_reg(switch_reg));
  mod_mul_31 mm
       (.A(A),
        .CO(CO),
        .DI({mm_n_0,mm_n_1,mm_n_2}),
        .\MEM_cnt_reg[0] ({mm_n_23,mm_n_24}),
        .\MEM_cnt_reg[0]_0 ({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .\MEM_cnt_reg[0]_1 ({mm_n_29,mm_n_30,mm_n_31}),
        .\MEM_cnt_reg[0]_2 (mm_n_32),
        .\MEM_cnt_reg[0]_3 (mm_n_33),
        .\MEM_cnt_reg[0]_4 ({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .\MEM_cnt_reg[0]_5 (mm_n_38),
        .\MEM_cnt_reg[0]_6 (mm_n_95),
        .MEM_d_out_3(MEM_d_out_3),
        .S({mm_n_20,mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .i___1_carry__2_i_14__3(mm_n_71),
        .in_d(in_d),
        .in_u_2({in_u_2[17:13],in_u_2[10],in_u_2[8],in_u_2[6],in_u_2[4],in_u_2[2],in_u_2[0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__1 (a_mul_b__0_1[0]),
        .\ma/a_plus_b_minus_q_carry_i_14__1_0 (\ma/a_plus_b_minus_q_carry_i_14__1_0 ),
        .mode(mode[14]),
        .mode_0({mode[16:15],mode[13:0]}),
        .mode_1(mode_0),
        .mode_10(mode_9),
        .mode_2(mode_1),
        .mode_3(mode_2),
        .mode_4(mode_3),
        .mode_5(mode_4),
        .mode_6(mode_5),
        .mode_7(mode_6),
        .mode_8(mode_7),
        .mode_9(mode_8),
        .mul_in_0(mul_in_0),
        .out1_carry__1(out1_carry__1_0),
        .out1_carry__1_0(out1_carry__1_1),
        .out1_carry__1_i_1__1(switch_reg),
        .out_d_1(out_d_1),
        .out_d_2(out_d_2),
        .ram_reg_0_31_0_0(ram_reg_0_31_0_0),
        .sub_out(sub_out),
        .switch_3(switch_3));
  mod_sub_32 ms
       (.A(A[3]),
        .CO(CO),
        .DI({mm_n_29,DI,mm_n_30,mm_n_31}),
        .O(O),
        .S(S),
        .\_inferred__1/i___1_carry_0 (mode[0]),
        .\_inferred__1/i___1_carry_1 (out1_carry__1_0[0]),
        .\_inferred__1/i___1_carry_2 (out1_carry__1_1[0]),
        .\_inferred__1/i___1_carry_3 (\_inferred__1/i___1_carry ),
        .a_mul_b({a_mul_b,mm_n_38}),
        .a_mul_b_0({a_mul_b_0,mm_n_95}),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b_3(a_mul_b_3),
        .a_mul_b_4(a_mul_b_4),
        .a_mul_b_5({mm_n_33,a_mul_b_5}),
        .a_mul_b_6({a_mul_b_6[2],mm_n_71,a_mul_b_6[1:0]}),
        .a_mul_b__0({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b__0_1({mm_n_23,mm_n_24}),
        .a_mul_b__0_2(a_mul_b__0_0),
        .a_mul_b__0_3(a_mul_b__0_2[9]),
        .i___1_carry__2_i_5__1({i___1_carry__2_i_5__1,mm_n_0,mm_n_1,mm_n_2}),
        .i___1_carry__2_i_5__1_0({i___1_carry__2_i_5__1_0,mm_n_20,mm_n_21,mm_n_22}),
        .mul_in_0(mul_in_0[22]),
        .out1_carry__0_0({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .out1_carry__1_0({mm_n_32,out1_carry__1}),
        .sub_out(sub_out));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_2
   (CO,
    i___1_carry__4_i_5__2,
    a_plus_b_minus_q,
    out_u_2,
    mode,
    mode_0,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    out_d_3,
    in_d,
    a_mul_b__0,
    A,
    S,
    DI,
    out1_carry__1,
    i___1_carry__2_i_5__2,
    i___1_carry__2_i_5__2_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0_0,
    a_mul_b__0_1,
    O,
    ram_reg_0_15_5_5_i_2__0,
    ram_reg_0_15_1_1_i_2__0,
    ram_reg_0_15_9_9_i_2__0,
    ram_reg_0_15_5_5_i_2__0_0,
    ram_reg_0_15_13_13_i_2__0,
    ram_reg_0_15_9_9_i_2__0_0,
    ram_reg_0_15_17_17_i_2__0,
    ram_reg_0_15_21_21_i_2__0,
    a_mul_b__0_i_8__0,
    a_mul_b_i_34__0,
    a_mul_b__0_i_10__0,
    a_mul_b_i_34__0_0,
    in_u_3,
    out_u,
    a_mul_b__0_2,
    dout,
    \_inferred__1/i___1_carry__2 ,
    MEM_d_out_4,
    out_d_2,
    ram_reg_0_15_0_0,
    \_inferred__1/i___1_carry ,
    switch_4,
    \ma/a_plus_b_minus_q_carry_i_14__2 ,
    \ma/a_plus_b_minus_q_carry_i_14__2_0 ,
    a_mul_b__0_3);
  output [0:0]CO;
  output [21:0]i___1_carry__4_i_5__2;
  output [22:0]a_plus_b_minus_q;
  output [2:0]out_u_2;
  output [16:0]mode;
  output mode_0;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output [21:0]out_d_3;
  output [22:0]in_d;
  input [21:0]a_mul_b__0;
  input [22:0]A;
  input [3:0]S;
  input [0:0]DI;
  input [2:0]out1_carry__1;
  input [0:0]i___1_carry__2_i_5__2;
  input [0:0]i___1_carry__2_i_5__2_0;
  input [0:0]a_mul_b;
  input [1:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [2:0]a_mul_b_5;
  input [2:0]a_mul_b_6;
  input [3:0]a_mul_b__0_0;
  input [2:0]a_mul_b__0_1;
  input [3:0]O;
  input [3:0]ram_reg_0_15_5_5_i_2__0;
  input [3:0]ram_reg_0_15_1_1_i_2__0;
  input [3:0]ram_reg_0_15_9_9_i_2__0;
  input [3:0]ram_reg_0_15_5_5_i_2__0_0;
  input [3:0]ram_reg_0_15_13_13_i_2__0;
  input [3:0]ram_reg_0_15_9_9_i_2__0_0;
  input [3:0]ram_reg_0_15_17_17_i_2__0;
  input [3:0]ram_reg_0_15_21_21_i_2__0;
  input [0:0]a_mul_b__0_i_8__0;
  input [3:0]a_mul_b_i_34__0;
  input [0:0]a_mul_b__0_i_10__0;
  input [0:0]a_mul_b_i_34__0_0;
  input [10:0]in_u_3;
  input [11:0]out_u;
  input [0:0]a_mul_b__0_2;
  input [11:0]dout;
  input \_inferred__1/i___1_carry__2 ;
  input [20:0]MEM_d_out_4;
  input [21:0]out_d_2;
  input [0:0]ram_reg_0_15_0_0;
  input \_inferred__1/i___1_carry ;
  input switch_4;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  input \ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  input [0:0]a_mul_b__0_3;

  wire [22:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [20:0]MEM_d_out_4;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [2:0]a_mul_b_5;
  wire [2:0]a_mul_b_6;
  wire [21:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [2:0]a_mul_b__0_1;
  wire [0:0]a_mul_b__0_2;
  wire [0:0]a_mul_b__0_3;
  wire [0:0]a_mul_b__0_i_10__0;
  wire [0:0]a_mul_b__0_i_8__0;
  wire [3:0]a_mul_b_i_34__0;
  wire [0:0]a_mul_b_i_34__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire [11:0]dout;
  wire [0:0]i___1_carry__2_i_5__2;
  wire [0:0]i___1_carry__2_i_5__2_0;
  wire [21:0]i___1_carry__4_i_5__2;
  wire [22:0]in_d;
  wire [10:0]in_u_3;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_72;
  wire mm_n_96;
  wire [16:0]mode;
  wire mode_0;
  wire mode_1;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:22]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [21:0]out_d_2;
  wire [21:0]out_d_3;
  wire [11:0]out_u;
  wire [2:0]out_u_2;
  wire [0:0]ram_reg_0_15_0_0;
  wire [3:0]ram_reg_0_15_13_13_i_2__0;
  wire [3:0]ram_reg_0_15_17_17_i_2__0;
  wire [3:0]ram_reg_0_15_1_1_i_2__0;
  wire [3:0]ram_reg_0_15_21_21_i_2__0;
  wire [3:0]ram_reg_0_15_5_5_i_2__0;
  wire [3:0]ram_reg_0_15_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_15_9_9_i_2__0;
  wire [3:0]ram_reg_0_15_9_9_i_2__0_0;
  wire [22:22]sub_out;
  wire switch_4;

  mod_add_26 ma
       (.B(mul_in_0),
        .O(O),
        .a_mul_b__0(a_mul_b__0_2),
        .a_mul_b__0_0(a_mul_b__0_3),
        .a_mul_b__0_1(sub_out),
        .a_mul_b__0_i_10__0(a_mul_b__0_i_10__0),
        .a_mul_b__0_i_8__0(a_mul_b__0_i_8__0),
        .a_mul_b_i_34__0(a_mul_b_i_34__0),
        .a_mul_b_i_34__0_0(a_mul_b_i_34__0_0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .out_u_2(out_u_2),
        .ram_reg_0_15_13_13_i_2__0(ram_reg_0_15_13_13_i_2__0),
        .ram_reg_0_15_17_17_i_2__0(ram_reg_0_15_17_17_i_2__0),
        .ram_reg_0_15_1_1_i_2__0(ram_reg_0_15_1_1_i_2__0),
        .ram_reg_0_15_21_21_i_2__0(ram_reg_0_15_21_21_i_2__0),
        .ram_reg_0_15_5_5_i_2__0(ram_reg_0_15_5_5_i_2__0),
        .ram_reg_0_15_5_5_i_2__0_0(ram_reg_0_15_5_5_i_2__0_0),
        .ram_reg_0_15_9_9_i_2__0(ram_reg_0_15_9_9_i_2__0),
        .ram_reg_0_15_9_9_i_2__0_0(ram_reg_0_15_9_9_i_2__0_0));
  mod_mul_27 mm
       (.A(A),
        .B(mul_in_0),
        .CO(CO),
        .DI({mm_n_0,mm_n_1,mm_n_2}),
        .\MEM_cnt_reg[0] ({mm_n_23,mm_n_24}),
        .\MEM_cnt_reg[0]_0 ({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .\MEM_cnt_reg[0]_1 ({mm_n_29,mm_n_30,mm_n_31}),
        .\MEM_cnt_reg[0]_2 (mm_n_32),
        .\MEM_cnt_reg[0]_3 (mm_n_33),
        .\MEM_cnt_reg[0]_4 ({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .\MEM_cnt_reg[0]_5 ({mm_n_38,mm_n_39}),
        .\MEM_cnt_reg[0]_6 (mm_n_96),
        .MEM_d_out_4(MEM_d_out_4),
        .S({mm_n_20,mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b__0_0(a_mul_b__0),
        .dout(dout),
        .i___1_carry__2_i_14__5(mm_n_72),
        .in_d(in_d),
        .in_u_3(in_u_3),
        .\ma/a_plus_b_minus_q_carry_i_14__2 (a_mul_b__0_2),
        .\ma/a_plus_b_minus_q_carry_i_14__2_0 (\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .\ma/a_plus_b_minus_q_carry_i_14__2_1 (\ma/a_plus_b_minus_q_carry_i_14__2_0 ),
        .mode(mode[14]),
        .mode_0({mode[16:15],mode[13:0]}),
        .mode_1(mode_0),
        .mode_10(mode_9),
        .mode_2(mode_1),
        .mode_3(mode_2),
        .mode_4(mode_3),
        .mode_5(mode_4),
        .mode_6(mode_5),
        .mode_7(mode_6),
        .mode_8(mode_7),
        .mode_9(mode_8),
        .out_d_2(out_d_2),
        .out_d_3(out_d_3),
        .out_u(out_u),
        .ram_reg_0_15_0_0(ram_reg_0_15_0_0),
        .ram_reg_0_7_21_21_i_1__0(i___1_carry__4_i_5__2[21:1]),
        .ram_reg_0_7_22_22_i_1__0(sub_out),
        .switch_4(switch_4));
  mod_sub_28 ms
       (.CO(CO),
        .DI({mm_n_29,DI,mm_n_30,mm_n_31}),
        .S(S),
        .\_inferred__1/i___1_carry_0 (mode[0]),
        .\_inferred__1/i___1_carry_1 (a_mul_b__0_2),
        .\_inferred__1/i___1_carry_2 (\_inferred__1/i___1_carry ),
        .a_mul_b({a_mul_b,mm_n_38,mm_n_39}),
        .a_mul_b_0({a_mul_b_0,mm_n_96}),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b_3(a_mul_b_3),
        .a_mul_b_4(a_mul_b_4),
        .a_mul_b_5({mm_n_33,a_mul_b_5}),
        .a_mul_b_6({a_mul_b_6[2],mm_n_72,a_mul_b_6[1:0]}),
        .a_mul_b__0({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .a_mul_b__0_0(a_mul_b__0_0),
        .a_mul_b__0_1({mm_n_23,mm_n_24}),
        .a_mul_b__0_2(a_mul_b__0_1),
        .dout(dout[0]),
        .i___1_carry__2_i_5__2({i___1_carry__2_i_5__2,mm_n_0,mm_n_1,mm_n_2}),
        .i___1_carry__2_i_5__2_0({i___1_carry__2_i_5__2_0,mm_n_20,mm_n_21,mm_n_22}),
        .i___1_carry__4_i_5__2(i___1_carry__4_i_5__2),
        .i___1_carry__4_i_5__2_0(sub_out),
        .out1_carry__0_0({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .out1_carry__1_0({mm_n_32,out1_carry__1}),
        .out_u(out_u[0]));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_3
   (CO,
    sub_out,
    a_plus_b_minus_q,
    mode,
    mode_0,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    out_d_4,
    in_d,
    mul_in_0,
    A,
    S,
    DI,
    out1_carry__1,
    i___1_carry__2_i_5__3,
    i___1_carry__2_i_5__3_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    O,
    ram_reg_0_7_5_5_i_2__0,
    ram_reg_0_7_1_1_i_2__0,
    ram_reg_0_7_9_9_i_2__0,
    ram_reg_0_7_5_5_i_2__0_0,
    ram_reg_0_7_13_13_i_2__0,
    ram_reg_0_7_9_9_i_2__0_0,
    ram_reg_0_7_17_17_i_2__0,
    ram_reg_0_7_21_21_i_2__0,
    in_u_4,
    out_u,
    \ma/a_plus_b_minus_q_carry_i_14__3 ,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__2 ,
    MEM_d_out_5,
    out_d_3,
    ram_reg_0_7_0_0,
    \_inferred__1/i___1_carry ,
    switch_5,
    dout,
    \ma/a_plus_b_minus_q_carry_i_14__3_0 );
  output [0:0]CO;
  output [22:0]sub_out;
  output [22:0]a_plus_b_minus_q;
  output [16:0]mode;
  output mode_0;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output [21:0]out_d_4;
  output [22:0]in_d;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [3:0]S;
  input [0:0]DI;
  input [2:0]out1_carry__1;
  input [0:0]i___1_carry__2_i_5__3;
  input [0:0]i___1_carry__2_i_5__3_0;
  input [0:0]a_mul_b;
  input [1:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [2:0]a_mul_b_5;
  input [2:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [2:0]a_mul_b__0_0;
  input [3:0]O;
  input [3:0]ram_reg_0_7_5_5_i_2__0;
  input [3:0]ram_reg_0_7_1_1_i_2__0;
  input [3:0]ram_reg_0_7_9_9_i_2__0;
  input [3:0]ram_reg_0_7_5_5_i_2__0_0;
  input [3:0]ram_reg_0_7_13_13_i_2__0;
  input [3:0]ram_reg_0_7_9_9_i_2__0_0;
  input [3:0]ram_reg_0_7_17_17_i_2__0;
  input [3:0]ram_reg_0_7_21_21_i_2__0;
  input [10:0]in_u_4;
  input [11:0]out_u;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  input [11:0]out1_carry__1_0;
  input \_inferred__1/i___1_carry__2 ;
  input [20:0]MEM_d_out_5;
  input [21:0]out_d_3;
  input [0:0]ram_reg_0_7_0_0;
  input \_inferred__1/i___1_carry ;
  input switch_5;
  input [0:0]dout;
  input \ma/a_plus_b_minus_q_carry_i_14__3_0 ;

  wire [22:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [20:0]MEM_d_out_5;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [2:0]a_mul_b_5;
  wire [2:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [2:0]a_mul_b__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]dout;
  wire [0:0]i___1_carry__2_i_5__3;
  wire [0:0]i___1_carry__2_i_5__3_0;
  wire [22:0]in_d;
  wire [10:0]in_u_4;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__3_0 ;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_72;
  wire mm_n_96;
  wire [16:0]mode;
  wire mode_0;
  wire mode_1;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [11:0]out1_carry__1_0;
  wire [21:0]out_d_3;
  wire [21:0]out_d_4;
  wire [11:0]out_u;
  wire [0:0]ram_reg_0_7_0_0;
  wire [3:0]ram_reg_0_7_13_13_i_2__0;
  wire [3:0]ram_reg_0_7_17_17_i_2__0;
  wire [3:0]ram_reg_0_7_1_1_i_2__0;
  wire [3:0]ram_reg_0_7_21_21_i_2__0;
  wire [3:0]ram_reg_0_7_5_5_i_2__0;
  wire [3:0]ram_reg_0_7_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_7_9_9_i_2__0;
  wire [3:0]ram_reg_0_7_9_9_i_2__0_0;
  wire [22:0]sub_out;
  wire switch_5;

  mod_add_22 ma
       (.O(O),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .ram_reg_0_7_13_13_i_2__0(ram_reg_0_7_13_13_i_2__0),
        .ram_reg_0_7_17_17_i_2__0(ram_reg_0_7_17_17_i_2__0),
        .ram_reg_0_7_1_1_i_2__0(ram_reg_0_7_1_1_i_2__0),
        .ram_reg_0_7_21_21_i_2__0(ram_reg_0_7_21_21_i_2__0),
        .ram_reg_0_7_5_5_i_2__0(ram_reg_0_7_5_5_i_2__0),
        .ram_reg_0_7_5_5_i_2__0_0(ram_reg_0_7_5_5_i_2__0_0),
        .ram_reg_0_7_9_9_i_2__0(ram_reg_0_7_9_9_i_2__0),
        .ram_reg_0_7_9_9_i_2__0_0(ram_reg_0_7_9_9_i_2__0_0));
  mod_mul_23 mm
       (.A(A),
        .CO(CO),
        .DI({mm_n_0,mm_n_1,mm_n_2}),
        .\MEM_cnt_reg[0] ({mm_n_23,mm_n_24}),
        .\MEM_cnt_reg[0]_0 ({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .\MEM_cnt_reg[0]_1 ({mm_n_29,mm_n_30,mm_n_31}),
        .\MEM_cnt_reg[0]_2 (mm_n_32),
        .\MEM_cnt_reg[0]_3 (mm_n_33),
        .\MEM_cnt_reg[0]_4 ({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .\MEM_cnt_reg[0]_5 ({mm_n_38,mm_n_39}),
        .\MEM_cnt_reg[0]_6 (mm_n_96),
        .MEM_d_out_5(MEM_d_out_5),
        .S({mm_n_20,mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .dout(dout),
        .i___1_carry__2_i_14__4(mm_n_72),
        .in_d(in_d),
        .in_u_4(in_u_4),
        .\ma/a_plus_b_minus_q_carry_i_14__3 (\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .\ma/a_plus_b_minus_q_carry_i_14__3_0 (\ma/a_plus_b_minus_q_carry_i_14__3_0 ),
        .mode(mode[14]),
        .mode_0({mode[16:15],mode[13:0]}),
        .mode_1(mode_0),
        .mode_10(mode_9),
        .mode_2(mode_1),
        .mode_3(mode_2),
        .mode_4(mode_3),
        .mode_5(mode_4),
        .mode_6(mode_5),
        .mode_7(mode_6),
        .mode_8(mode_7),
        .mode_9(mode_8),
        .mul_in_0(mul_in_0),
        .out1_carry__1(out1_carry__1_0),
        .out_d_3(out_d_3),
        .out_d_4(out_d_4),
        .out_u(out_u),
        .ram_reg_0_7_0_0(ram_reg_0_7_0_0),
        .sub_out(sub_out[22:1]),
        .switch_5(switch_5));
  mod_sub_24 ms
       (.CO(CO),
        .DI({mm_n_29,DI,mm_n_30,mm_n_31}),
        .S(S),
        .\_inferred__1/i___1_carry_0 (mode[0]),
        .\_inferred__1/i___1_carry_1 (\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .\_inferred__1/i___1_carry_2 (out1_carry__1_0[0]),
        .\_inferred__1/i___1_carry_3 (\_inferred__1/i___1_carry ),
        .a_mul_b({a_mul_b,mm_n_38,mm_n_39}),
        .a_mul_b_0({a_mul_b_0,mm_n_96}),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b_3(a_mul_b_3),
        .a_mul_b_4(a_mul_b_4),
        .a_mul_b_5({mm_n_33,a_mul_b_5}),
        .a_mul_b_6({a_mul_b_6[2],mm_n_72,a_mul_b_6[1:0]}),
        .a_mul_b__0({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b__0_1({mm_n_23,mm_n_24}),
        .a_mul_b__0_2(a_mul_b__0_0),
        .i___1_carry__2_i_5__3({i___1_carry__2_i_5__3,mm_n_0,mm_n_1,mm_n_2}),
        .i___1_carry__2_i_5__3_0({i___1_carry__2_i_5__3_0,mm_n_20,mm_n_21,mm_n_22}),
        .out1_carry__0_0({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .out1_carry__1_0({mm_n_32,out1_carry__1}),
        .out_u(out_u[0]),
        .sub_out(sub_out));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_4
   (CO,
    sub_out,
    a_plus_b_minus_q,
    mode,
    switch_reg,
    mode_0,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    out_d_5,
    switch_reg_0,
    in_d,
    mul_in_0,
    A,
    S,
    out1_carry__1,
    DI,
    i___1_carry__2_i_7__4,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    O,
    ram_reg_0_3_5_5_i_2__0,
    ram_reg_0_3_1_1_i_2__0,
    ram_reg_0_3_9_9_i_2__0,
    ram_reg_0_3_5_5_i_2__0_0,
    ram_reg_0_3_13_13_i_2__0,
    ram_reg_0_3_9_9_i_2__0_0,
    ram_reg_0_3_17_17_i_2__0,
    ram_reg_0_3_21_21_i_2__0,
    in_u_5,
    dout,
    a_mul_b_7,
    out_u,
    MEM_d_out_6,
    out_u_6,
    out_u_5,
    a_mul_b_8,
    switch_6,
    out_d_4,
    sub_out_0,
    \_inferred__1/i___1_carry ,
    \ma/a_plus_b_minus_q_carry_i_14__4 );
  output [0:0]CO;
  output [22:0]sub_out;
  output [22:0]a_plus_b_minus_q;
  output [15:0]mode;
  output switch_reg;
  output mode_0;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output [21:0]out_d_5;
  output [8:0]switch_reg_0;
  output [22:0]in_d;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [3:0]S;
  input [2:0]out1_carry__1;
  input [0:0]DI;
  input [0:0]i___1_carry__2_i_7__4;
  input [0:0]a_mul_b;
  input [1:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [1:0]a_mul_b_5;
  input [1:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [2:0]a_mul_b__0_0;
  input [3:0]O;
  input [3:0]ram_reg_0_3_5_5_i_2__0;
  input [3:0]ram_reg_0_3_1_1_i_2__0;
  input [3:0]ram_reg_0_3_9_9_i_2__0;
  input [3:0]ram_reg_0_3_5_5_i_2__0_0;
  input [3:0]ram_reg_0_3_13_13_i_2__0;
  input [3:0]ram_reg_0_3_9_9_i_2__0_0;
  input [3:0]ram_reg_0_3_17_17_i_2__0;
  input [3:0]ram_reg_0_3_21_21_i_2__0;
  input [11:0]in_u_5;
  input [13:0]dout;
  input [0:0]a_mul_b_7;
  input [13:0]out_u;
  input [12:0]MEM_d_out_6;
  input [8:0]out_u_6;
  input [8:0]out_u_5;
  input [9:0]a_mul_b_8;
  input switch_6;
  input [21:0]out_d_4;
  input [0:0]sub_out_0;
  input \_inferred__1/i___1_carry ;
  input \ma/a_plus_b_minus_q_carry_i_14__4 ;

  wire [22:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [12:0]MEM_d_out_6;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire [0:0]a_mul_b;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [1:0]a_mul_b_5;
  wire [1:0]a_mul_b_6;
  wire [0:0]a_mul_b_7;
  wire [9:0]a_mul_b_8;
  wire [3:0]a_mul_b__0;
  wire [2:0]a_mul_b__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire [13:13]add_in_1;
  wire [13:0]dout;
  wire [0:0]i___1_carry__2_i_7__4;
  wire [22:0]in_d;
  wire [11:0]in_u_5;
  wire \ma/a_plus_b_minus_q_carry_i_14__4 ;
  wire ma_n_23;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_19;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_40;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_98;
  wire [15:0]mode;
  wire mode_0;
  wire mode_1;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [21:0]out_d_4;
  wire [21:0]out_d_5;
  wire [13:0]out_u;
  wire [8:0]out_u_5;
  wire [8:0]out_u_6;
  wire [3:0]ram_reg_0_3_13_13_i_2__0;
  wire [3:0]ram_reg_0_3_17_17_i_2__0;
  wire [3:0]ram_reg_0_3_1_1_i_2__0;
  wire [3:0]ram_reg_0_3_21_21_i_2__0;
  wire [3:0]ram_reg_0_3_5_5_i_2__0;
  wire [3:0]ram_reg_0_3_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_3_9_9_i_2__0;
  wire [3:0]ram_reg_0_3_9_9_i_2__0_0;
  wire [22:0]sub_out;
  wire [0:0]sub_out_0;
  wire switch_6;
  wire switch_reg;
  wire [8:0]switch_reg_0;

  mod_add_18 ma
       (.DI(ma_n_23),
        .O(O),
        .a_mul_b(a_mul_b_7),
        .a_mul_b_0(a_mul_b_8[9:1]),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .add_in_1(add_in_1),
        .dout(dout[8:7]),
        .i___1_carry__2_i_7__4(mode_1),
        .out_u(out_u[8:7]),
        .out_u_5(out_u_5),
        .out_u_6(out_u_6),
        .ram_reg_0_3_13_13_i_2__0(ram_reg_0_3_13_13_i_2__0),
        .ram_reg_0_3_17_17_i_2__0(ram_reg_0_3_17_17_i_2__0),
        .ram_reg_0_3_1_1_i_2__0(ram_reg_0_3_1_1_i_2__0),
        .ram_reg_0_3_21_21_i_2__0(ram_reg_0_3_21_21_i_2__0),
        .ram_reg_0_3_5_5_i_2__0(ram_reg_0_3_5_5_i_2__0),
        .ram_reg_0_3_5_5_i_2__0_0(ram_reg_0_3_5_5_i_2__0_0),
        .ram_reg_0_3_9_9_i_2__0(ram_reg_0_3_9_9_i_2__0),
        .ram_reg_0_3_9_9_i_2__0_0(ram_reg_0_3_9_9_i_2__0_0),
        .switch_6(switch_6),
        .switch_reg(switch_reg),
        .switch_reg_0(switch_reg_0));
  mod_mul_19 mm
       (.A(A),
        .CO(CO),
        .DI({mm_n_0,mm_n_1,mm_n_2}),
        .\MEM_cnt_reg[0] ({mm_n_22,mm_n_23}),
        .\MEM_cnt_reg[0]_0 ({mm_n_24,mm_n_25,mm_n_26,mm_n_27}),
        .\MEM_cnt_reg[0]_1 ({mm_n_28,mm_n_29,mm_n_30}),
        .\MEM_cnt_reg[0]_2 (mm_n_31),
        .\MEM_cnt_reg[0]_3 ({mm_n_32,mm_n_33}),
        .\MEM_cnt_reg[0]_4 ({mm_n_35,mm_n_36,mm_n_37,mm_n_38}),
        .\MEM_cnt_reg[0]_5 ({mm_n_39,mm_n_40}),
        .\MEM_cnt_reg[0]_6 (mm_n_98),
        .MEM_d_out_6(MEM_d_out_6),
        .S({mm_n_19,mm_n_20,mm_n_21}),
        .\_inferred__1/i___1_carry__2 (switch_reg),
        .dout({dout[13:9],dout[6:0]}),
        .in_d(in_d),
        .in_u_5(in_u_5),
        .\ma/a_plus_b_minus_q_carry_i_14__4 (a_mul_b_7),
        .\ma/a_plus_b_minus_q_carry_i_14__4_0 (a_mul_b_8[0]),
        .\ma/a_plus_b_minus_q_carry_i_14__4_1 (\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .mode(mode[13]),
        .mode_0({mode[15:14],mode[12:0]}),
        .mode_1(add_in_1),
        .mode_10(mode_8),
        .mode_11(mode_9),
        .mode_2(mode_0),
        .mode_3(mode_1),
        .mode_4(mode_2),
        .mode_5(mode_3),
        .mode_6(mode_4),
        .mode_7(mode_5),
        .mode_8(mode_6),
        .mode_9(mode_7),
        .mul_in_0(mul_in_0),
        .out1_carry__0_i_2__4({switch_reg_0[8],switch_reg_0[6:0]}),
        .out1_carry__0_i_9__4({mm_n_73,mm_n_74}),
        .out_d_4(out_d_4),
        .out_d_5(out_d_5),
        .out_u({out_u[13:9],out_u[6:0]}),
        .sub_out(sub_out[22:1]),
        .sub_out_0(sub_out_0),
        .switch_6(switch_6));
  mod_sub_20 ms
       (.CO(CO),
        .DI({mm_n_28,ma_n_23,mm_n_29,mm_n_30}),
        .S(S),
        .\_inferred__1/i___1_carry_0 (mode[0]),
        .\_inferred__1/i___1_carry_1 (a_mul_b_7),
        .\_inferred__1/i___1_carry_2 (\_inferred__1/i___1_carry ),
        .a_mul_b({a_mul_b,mm_n_39,mm_n_40}),
        .a_mul_b_0({a_mul_b_0,mm_n_98}),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b_3(a_mul_b_3),
        .a_mul_b_4(a_mul_b_4),
        .a_mul_b_5({mm_n_32,mm_n_33,a_mul_b_5}),
        .a_mul_b_6({mm_n_73,mm_n_74,a_mul_b_6}),
        .a_mul_b__0({mm_n_24,mm_n_25,mm_n_26,mm_n_27}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b__0_1({mm_n_22,mm_n_23}),
        .a_mul_b__0_2(a_mul_b__0_0),
        .dout(dout[0]),
        .i___1_carry__2_i_7__4({DI,mm_n_0,mm_n_1,mm_n_2}),
        .i___1_carry__2_i_7__4_0({i___1_carry__2_i_7__4,mm_n_19,mm_n_20,mm_n_21}),
        .out1_carry__0_0({mm_n_35,mm_n_36,mm_n_37,mm_n_38}),
        .out1_carry__1_0({mm_n_31,out1_carry__1}),
        .out_u(out_u[0]),
        .sub_out(sub_out));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_5
   (CO,
    \ram_reg[19] ,
    a_plus_b_minus_q,
    O,
    \ram_reg[7] ,
    \ram_reg[11] ,
    MEM_d_out_6,
    a_plus_b_minus_q_carry__1,
    mode,
    mode_0,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    out_d_6,
    \ram_reg[11]_0 ,
    MEM_u_in_6,
    in_d,
    B,
    A,
    S,
    DI,
    out1_carry__1,
    i___1_carry__2_i_5__5,
    i___1_carry__2_i_5__5_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    i___1_carry__2_i_15__3,
    a_mul_b__0_i_18__3,
    a_mul_b__0_i_14__3,
    out_u_6,
    a_mul_b_7,
    out_u_5,
    dout,
    switch_6,
    in_u_6,
    MEM_u_out_7,
    out1_carry__1_0,
    \_inferred__1/i___1_carry__2 ,
    MEM_d_out_7,
    out1_carry_i_28__0,
    out1_carry_i_28__0_0,
    ram_reg_0_1_4_4_i_2__0,
    ram_reg_0_1_4_4_i_2__0_0,
    ram_reg_0_1_8_8_i_2__0,
    ram_reg_0_1_8_8_i_2__0_0,
    a_plus_b_minus_q_0,
    a_mul_b_8,
    out_d_5,
    sub_out,
    \_inferred__1/i___1_carry ,
    switch_7,
    ram,
    \ma/a_plus_b_minus_q_carry_i_14__5 ,
    a_mul_b_9);
  output [0:0]CO;
  output [1:0]\ram_reg[19] ;
  output [22:0]a_plus_b_minus_q;
  output [3:0]O;
  output [3:0]\ram_reg[7] ;
  output [3:0]\ram_reg[11] ;
  output [11:0]MEM_d_out_6;
  output [6:0]a_plus_b_minus_q_carry__1;
  output [16:0]mode;
  output mode_0;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output [21:0]out_d_6;
  output [0:0]\ram_reg[11]_0 ;
  output [0:0]MEM_u_in_6;
  output [22:0]in_d;
  input [0:0]B;
  input [22:0]A;
  input [3:0]S;
  input [0:0]DI;
  input [2:0]out1_carry__1;
  input [0:0]i___1_carry__2_i_5__5;
  input [0:0]i___1_carry__2_i_5__5_0;
  input [0:0]a_mul_b;
  input [1:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [2:0]a_mul_b_5;
  input [2:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [2:0]a_mul_b__0_0;
  input [3:0]i___1_carry__2_i_15__3;
  input [3:0]a_mul_b__0_i_18__3;
  input [3:0]a_mul_b__0_i_14__3;
  input [7:0]out_u_6;
  input [0:0]a_mul_b_7;
  input [11:0]out_u_5;
  input [12:0]dout;
  input switch_6;
  input [16:0]in_u_6;
  input [11:0]MEM_u_out_7;
  input [11:0]out1_carry__1_0;
  input \_inferred__1/i___1_carry__2 ;
  input [20:0]MEM_d_out_7;
  input [1:0]out1_carry_i_28__0;
  input [3:0]out1_carry_i_28__0_0;
  input [1:0]ram_reg_0_1_4_4_i_2__0;
  input [3:0]ram_reg_0_1_4_4_i_2__0_0;
  input [1:0]ram_reg_0_1_8_8_i_2__0;
  input [3:0]ram_reg_0_1_8_8_i_2__0_0;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b_8;
  input [21:0]out_d_5;
  input [0:0]sub_out;
  input \_inferred__1/i___1_carry ;
  input switch_7;
  input [0:0]ram;
  input \ma/a_plus_b_minus_q_carry_i_14__5 ;
  input [8:0]a_mul_b_9;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [11:0]MEM_d_out_6;
  wire [20:0]MEM_d_out_7;
  wire [0:0]MEM_u_in_6;
  wire [11:0]MEM_u_out_7;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]a_mul_b;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [2:0]a_mul_b_5;
  wire [2:0]a_mul_b_6;
  wire [0:0]a_mul_b_7;
  wire [0:0]a_mul_b_8;
  wire [8:0]a_mul_b_9;
  wire [3:0]a_mul_b__0;
  wire [2:0]a_mul_b__0_0;
  wire [3:0]a_mul_b__0_i_14__3;
  wire [3:0]a_mul_b__0_i_18__3;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [6:0]a_plus_b_minus_q_carry__1;
  wire [12:0]dout;
  wire [3:0]i___1_carry__2_i_15__3;
  wire [0:0]i___1_carry__2_i_5__5;
  wire [0:0]i___1_carry__2_i_5__5_0;
  wire [22:0]in_d;
  wire [16:0]in_u_6;
  wire \ma/a_plus_b_minus_q_carry_i_14__5 ;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_2;
  wire mm_n_20;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_23;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_28;
  wire mm_n_29;
  wire mm_n_30;
  wire mm_n_31;
  wire mm_n_32;
  wire mm_n_33;
  wire mm_n_34;
  wire mm_n_35;
  wire mm_n_36;
  wire mm_n_37;
  wire mm_n_38;
  wire mm_n_39;
  wire mm_n_72;
  wire mm_n_96;
  wire mm_n_97;
  wire [16:0]mode;
  wire mode_0;
  wire mode_1;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [21:0]mul_in_0;
  wire [2:0]out1_carry__1;
  wire [11:0]out1_carry__1_0;
  wire [1:0]out1_carry_i_28__0;
  wire [3:0]out1_carry_i_28__0_0;
  wire [21:0]out_d_5;
  wire [21:0]out_d_6;
  wire [11:0]out_u_5;
  wire [7:0]out_u_6;
  wire [0:0]ram;
  wire [3:0]\ram_reg[11] ;
  wire [0:0]\ram_reg[11]_0 ;
  wire [1:0]\ram_reg[19] ;
  wire [3:0]\ram_reg[7] ;
  wire [1:0]ram_reg_0_1_4_4_i_2__0;
  wire [3:0]ram_reg_0_1_4_4_i_2__0_0;
  wire [1:0]ram_reg_0_1_8_8_i_2__0;
  wire [3:0]ram_reg_0_1_8_8_i_2__0_0;
  wire [0:0]sub_out;
  wire [21:1]sub_out_0;
  wire switch_6;
  wire switch_7;

  mod_add_14 ma
       (.MEM_d_out_6(MEM_d_out_6),
        .MEM_u_in_6(MEM_u_in_6),
        .O(O),
        .a_mul_b(a_mul_b_7),
        .a_mul_b_0(a_mul_b_8),
        .a_mul_b_1({sub_out_0[3:1],\ram_reg[19] [0]}),
        .a_mul_b_2(a_mul_b_9),
        .a_mul_b__0_i_14__3(a_mul_b__0_i_14__3),
        .a_mul_b__0_i_18__3(a_mul_b__0_i_18__3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_carry__1_0(a_plus_b_minus_q_carry__1),
        .dout(dout),
        .i___1_carry__2_i_15__3(i___1_carry__2_i_15__3),
        .in_u_6({in_u_6[11],in_u_6[9],in_u_6[7],in_u_6[5],in_u_6[3],in_u_6[1]}),
        .mul_in_0(mul_in_0),
        .out1_carry_i_28__0(out1_carry_i_28__0),
        .out1_carry_i_28__0_0(out1_carry_i_28__0_0),
        .out_u_5(out_u_5),
        .out_u_6(out_u_6),
        .\ram_reg[11] (\ram_reg[11] ),
        .\ram_reg[11]_0 (\ram_reg[11]_0 ),
        .\ram_reg[7] (\ram_reg[7] ),
        .ram_reg_0_1_4_4_i_2__0(ram_reg_0_1_4_4_i_2__0),
        .ram_reg_0_1_4_4_i_2__0_0(ram_reg_0_1_4_4_i_2__0_0),
        .ram_reg_0_1_8_8_i_2__0(ram_reg_0_1_8_8_i_2__0),
        .ram_reg_0_1_8_8_i_2__0_0(ram_reg_0_1_8_8_i_2__0_0),
        .sub_out_0(sub_out_0[21:4]),
        .switch_6(switch_6));
  mod_mul_15 mm
       (.A(A),
        .B(B),
        .CO(CO),
        .DI({mm_n_0,mm_n_1,mm_n_2}),
        .MEM_d_out_7(MEM_d_out_7),
        .MEM_u_out_7(MEM_u_out_7),
        .S({mm_n_20,mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry (\_inferred__1/i___1_carry ),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .in_d(in_d),
        .in_u_6({in_u_6[16:12],in_u_6[10],in_u_6[8],in_u_6[6],in_u_6[4],in_u_6[2],in_u_6[0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__5 (\ma/a_plus_b_minus_q_carry_i_14__5 ),
        .mode(mode[14]),
        .mode_0({mode[16:15],mode[13:0]}),
        .mode_1(mode_0),
        .mode_10(mode_9),
        .mode_2(mode_1),
        .mode_3(mode_2),
        .mode_4(mode_3),
        .mode_5(mode_4),
        .mode_6(mode_5),
        .mode_7(mode_6),
        .mode_8(mode_7),
        .mode_9(mode_8),
        .mul_in_0(mul_in_0),
        .out1_carry__1(out1_carry__1_0),
        .out_d_5(out_d_5),
        .out_d_6(out_d_6),
        .ram(ram),
        .\ram_reg[0] ({mm_n_96,mm_n_97}),
        .\ram_reg[14] (mm_n_33),
        .\ram_reg[14]_0 (mm_n_72),
        .\ram_reg[15] ({mm_n_29,mm_n_30,mm_n_31}),
        .\ram_reg[15]_0 (mm_n_32),
        .\ram_reg[17] ({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .\ram_reg[19] ({mm_n_23,mm_n_24}),
        .\ram_reg[1] ({mm_n_38,mm_n_39}),
        .\ram_reg[1]_0 (a_mul_b_7),
        .\ram_reg[22] (\ram_reg[19] [1]),
        .\ram_reg[7] ({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .sub_out(sub_out),
        .sub_out_0(sub_out_0),
        .switch_7(switch_7));
  mod_sub_16 ms
       (.CO(CO),
        .DI({mm_n_29,DI,mm_n_30,mm_n_31}),
        .S(S),
        .a_mul_b({a_mul_b,mm_n_38,mm_n_39}),
        .a_mul_b_0({a_mul_b_0,mm_n_96,mm_n_97}),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b_3(a_mul_b_3),
        .a_mul_b_4(a_mul_b_4),
        .a_mul_b_5({mm_n_33,a_mul_b_5}),
        .a_mul_b_6({a_mul_b_6[2],mm_n_72,a_mul_b_6[1:0]}),
        .a_mul_b__0({mm_n_25,mm_n_26,mm_n_27,mm_n_28}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b__0_1({mm_n_23,mm_n_24}),
        .a_mul_b__0_2(a_mul_b__0_0),
        .i___1_carry__2_i_5__5({i___1_carry__2_i_5__5,mm_n_0,mm_n_1,mm_n_2}),
        .i___1_carry__2_i_5__5_0({i___1_carry__2_i_5__5_0,mm_n_20,mm_n_21,mm_n_22}),
        .out1_carry__0_0({mm_n_34,mm_n_35,mm_n_36,mm_n_37}),
        .out1_carry__1_0({mm_n_32,out1_carry__1}),
        .\ram_reg[19] (\ram_reg[19] ),
        .sub_out_0(sub_out_0));
endmodule

(* ORIG_REF_NAME = "BU" *) 
module BU_6
   (sub_out,
    a_plus_b_minus_q,
    out_u_6,
    mode,
    mode_0,
    mode_1,
    out_d_7,
    \ram_reg[13] ,
    \ram_reg[22] ,
    MEM_d_in_7,
    \ram_reg[11] ,
    \ram_reg[7] ,
    \ram_reg[3] ,
    mul_in_0,
    A,
    DI,
    i___1_carry__2_i_5__6,
    a_mul_b,
    S,
    a_mul_b_0,
    a_mul_b__0,
    a_mul_b__0_0,
    O,
    \ram[5]_i_2__0 ,
    \ram[1]_i_2__0 ,
    \ram[9]_i_2__0 ,
    \ram[5]_i_2__0_0 ,
    \ram[13]_i_2__0 ,
    \ram[9]_i_2__0_0 ,
    \ram[17]_i_2__0 ,
    \ram[21]_i_2__0 ,
    a_mul_b__0_i_7__4,
    a_plus_b_minus_q_0,
    a_mul_b__0_i_10__4,
    a_mul_b_i_42__3,
    i___1_carry__2_i_11__3,
    i___1_carry__1_i_11__3,
    a_mul_b_i_48__3,
    MEM_u_out_7,
    \ram_reg[22]_0 ,
    NTT_in_u_IBUF,
    a_plus_b_minus_q_carry__0_i_1__6,
    in_u_7,
    NTT_in_d_IBUF,
    ram,
    switch_7,
    out_d_6,
    \ram_reg[0] );
  output [22:0]sub_out;
  output [22:0]a_plus_b_minus_q;
  output [14:0]out_u_6;
  output [12:0]mode;
  output mode_0;
  output mode_1;
  output [21:0]out_d_7;
  output [0:0]\ram_reg[13] ;
  output [0:0]\ram_reg[22] ;
  output [22:0]MEM_d_in_7;
  output [3:0]\ram_reg[11] ;
  output [3:0]\ram_reg[7] ;
  output [1:0]\ram_reg[3] ;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [0:0]DI;
  input [0:0]i___1_carry__2_i_5__6;
  input [0:0]a_mul_b;
  input [0:0]S;
  input [0:0]a_mul_b_0;
  input [0:0]a_mul_b__0;
  input [0:0]a_mul_b__0_0;
  input [3:0]O;
  input [3:0]\ram[5]_i_2__0 ;
  input [3:0]\ram[1]_i_2__0 ;
  input [3:0]\ram[9]_i_2__0 ;
  input [3:0]\ram[5]_i_2__0_0 ;
  input [3:0]\ram[13]_i_2__0 ;
  input [3:0]\ram[9]_i_2__0_0 ;
  input [3:0]\ram[17]_i_2__0 ;
  input [3:0]\ram[21]_i_2__0 ;
  input [2:0]a_mul_b__0_i_7__4;
  input [15:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0_i_10__4;
  input [3:0]a_mul_b_i_42__3;
  input [0:0]i___1_carry__2_i_11__3;
  input [0:0]i___1_carry__1_i_11__3;
  input [1:0]a_mul_b_i_48__3;
  input [12:0]MEM_u_out_7;
  input [0:0]\ram_reg[22]_0 ;
  input [12:0]NTT_in_u_IBUF;
  input [9:0]a_plus_b_minus_q_carry__0_i_1__6;
  input [22:0]in_u_7;
  input [21:0]NTT_in_d_IBUF;
  input [12:0]ram;
  input switch_7;
  input [21:0]out_d_6;
  input [0:0]\ram_reg[0] ;

  wire [22:0]A;
  wire [0:0]DI;
  wire [22:0]MEM_d_in_7;
  wire [12:0]MEM_u_out_7;
  wire [23:2]\MR/adder_4__91 ;
  wire [21:0]NTT_in_d_IBUF;
  wire [12:0]NTT_in_u_IBUF;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [0:0]a_mul_b__0;
  wire [0:0]a_mul_b__0_0;
  wire [3:0]a_mul_b__0_i_10__4;
  wire [2:0]a_mul_b__0_i_7__4;
  wire [3:0]a_mul_b_i_42__3;
  wire [1:0]a_mul_b_i_48__3;
  wire [22:0]a_plus_b_minus_q;
  wire [15:0]a_plus_b_minus_q_0;
  wire [9:0]a_plus_b_minus_q_carry__0_i_1__6;
  wire [0:0]i___1_carry__1_i_11__3;
  wire [0:0]i___1_carry__2_i_11__3;
  wire [0:0]i___1_carry__2_i_5__6;
  wire [22:1]in_d_7;
  wire [22:0]in_u_7;
  wire ma_n_33;
  wire mm_n_0;
  wire mm_n_1;
  wire mm_n_102;
  wire mm_n_103;
  wire mm_n_104;
  wire mm_n_105;
  wire mm_n_106;
  wire mm_n_107;
  wire mm_n_108;
  wire mm_n_109;
  wire mm_n_110;
  wire mm_n_111;
  wire mm_n_112;
  wire mm_n_113;
  wire mm_n_114;
  wire mm_n_115;
  wire mm_n_116;
  wire mm_n_117;
  wire mm_n_118;
  wire mm_n_2;
  wire mm_n_21;
  wire mm_n_22;
  wire mm_n_24;
  wire mm_n_25;
  wire mm_n_26;
  wire mm_n_27;
  wire mm_n_3;
  wire mm_n_4;
  wire mm_n_40;
  wire mm_n_41;
  wire mm_n_42;
  wire mm_n_43;
  wire mm_n_44;
  wire mm_n_45;
  wire mm_n_46;
  wire mm_n_47;
  wire mm_n_48;
  wire mm_n_49;
  wire mm_n_5;
  wire mm_n_50;
  wire mm_n_51;
  wire mm_n_52;
  wire mm_n_53;
  wire mm_n_54;
  wire mm_n_55;
  wire mm_n_56;
  wire mm_n_57;
  wire mm_n_58;
  wire mm_n_59;
  wire mm_n_6;
  wire mm_n_60;
  wire mm_n_62;
  wire mm_n_63;
  wire mm_n_64;
  wire mm_n_65;
  wire mm_n_66;
  wire mm_n_67;
  wire mm_n_68;
  wire mm_n_69;
  wire mm_n_7;
  wire mm_n_70;
  wire mm_n_71;
  wire mm_n_72;
  wire mm_n_73;
  wire mm_n_74;
  wire mm_n_75;
  wire mm_n_76;
  wire mm_n_78;
  wire mm_n_79;
  wire mm_n_8;
  wire mm_n_9;
  wire [12:0]mode;
  wire mode_0;
  wire mode_1;
  wire ms_n_24;
  wire ms_n_25;
  wire ms_n_26;
  wire ms_n_27;
  wire ms_n_28;
  wire ms_n_29;
  wire ms_n_30;
  wire ms_n_31;
  wire ms_n_32;
  wire [22:0]mul_in_0;
  wire out1;
  wire [21:0]out_d_6;
  wire [21:0]out_d_7;
  wire [14:0]out_u_6;
  wire [12:0]ram;
  wire [3:0]\ram[13]_i_2__0 ;
  wire [3:0]\ram[17]_i_2__0 ;
  wire [3:0]\ram[1]_i_2__0 ;
  wire [3:0]\ram[21]_i_2__0 ;
  wire [3:0]\ram[5]_i_2__0 ;
  wire [3:0]\ram[5]_i_2__0_0 ;
  wire [3:0]\ram[9]_i_2__0 ;
  wire [3:0]\ram[9]_i_2__0_0 ;
  wire [0:0]\ram_reg[0] ;
  wire [3:0]\ram_reg[11] ;
  wire [0:0]\ram_reg[13] ;
  wire [0:0]\ram_reg[22] ;
  wire [0:0]\ram_reg[22]_0 ;
  wire [1:0]\ram_reg[3] ;
  wire [3:0]\ram_reg[7] ;
  wire [22:0]sub_out;
  wire switch_7;

  mod_add ma
       (.NTT_in_d_IBUF({NTT_in_d_IBUF[21:11],NTT_in_d_IBUF[1:0]}),
        .O(O),
        .a_mul_b__0_i_10__4(a_mul_b__0_i_10__4),
        .a_mul_b__0_i_7__4(a_mul_b__0_i_7__4),
        .a_mul_b_i_42__3(a_mul_b_i_42__3),
        .a_mul_b_i_48__3(a_mul_b_i_48__3),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_carry__0_i_1__6(a_plus_b_minus_q_carry__0_i_1__6[9:1]),
        .a_plus_b_minus_q_carry__0_i_1__6_0(\ram_reg[22]_0 ),
        .a_plus_b_minus_q_carry__0_i_1__6_1({mm_n_6,mm_n_7,mm_n_8,mm_n_9}),
        .a_plus_b_minus_q_carry_i_1__6({mm_n_0,mm_n_1}),
        .a_plus_b_minus_q_carry_i_2__6({mm_n_2,mm_n_3,mm_n_4,mm_n_5}),
        .adder_4__91({\MR/adder_4__91 [23],\MR/adder_4__91 [11:2]}),
        .i___1_carry__1_i_11__3(i___1_carry__1_i_11__3),
        .i___1_carry__2_i_11__3(i___1_carry__2_i_11__3),
        .in_d_7({in_d_7[22:12],in_d_7[2:1]}),
        .in_u_7(in_u_7[11:2]),
        .out_u_6(out_u_6),
        .ram(ram),
        .\ram[13]_i_2__0 (\ram[13]_i_2__0 ),
        .\ram[17]_i_2__0 (\ram[17]_i_2__0 ),
        .\ram[1]_i_2__0 (\ram[1]_i_2__0 ),
        .\ram[21]_i_2__0 (\ram[21]_i_2__0 ),
        .\ram[5]_i_2__0 (\ram[5]_i_2__0 ),
        .\ram[5]_i_2__0_0 (\ram[5]_i_2__0_0 ),
        .\ram[9]_i_2__0 (\ram[9]_i_2__0 ),
        .\ram[9]_i_2__0_0 (\ram[9]_i_2__0_0 ),
        .\ram_reg[11] (\ram_reg[11] ),
        .\ram_reg[2] (ma_n_33),
        .\ram_reg[3] (\ram_reg[3] ),
        .\ram_reg[7] (\ram_reg[7] ),
        .switch_7(switch_7));
  mod_mul mm
       (.A(A),
        .CO(out1),
        .DI({mm_n_40,mm_n_41,mm_n_42}),
        .MEM_d_in_7(MEM_d_in_7),
        .MEM_u_out_7(MEM_u_out_7),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .S({mm_n_21,mm_n_22}),
        .\_inferred__1/i___1_carry__0 (ms_n_30),
        .\_inferred__1/i___1_carry__0_0 (ms_n_32),
        .\_inferred__1/i___1_carry__1 (ms_n_26),
        .\_inferred__1/i___1_carry__1_0 (ms_n_28),
        .\_inferred__1/i___1_carry__2 (a_plus_b_minus_q_carry__0_i_1__6),
        .a_mul_b_0({mm_n_0,mm_n_1}),
        .a_mul_b_1({mm_n_2,mm_n_3,mm_n_4,mm_n_5}),
        .a_mul_b_2({mm_n_6,mm_n_7,mm_n_8,mm_n_9}),
        .adder_4__23_carry__4_i_3__6({\MR/adder_4__91 [23],\MR/adder_4__91 [11:2]}),
        .in_d_7({in_d_7[22:12],in_d_7[2:1]}),
        .in_u_7({in_u_7[22:3],in_u_7[1:0]}),
        .mode(mode[11]),
        .mode_0({mode[12],mode[10:0]}),
        .mode_1(mode_0),
        .mode_2(mode_1),
        .mul_in_0(mul_in_0),
        .out1_carry(ms_n_29),
        .out1_carry_0(ms_n_31),
        .out1_carry_1(ma_n_33),
        .out1_carry__0(ms_n_24),
        .out1_carry__0_0(ms_n_25),
        .out1_carry__0_1(ms_n_27),
        .out1_carry__1_i_19__6({mm_n_24,mm_n_25,mm_n_26,mm_n_27}),
        .out_d_6(out_d_6),
        .out_d_7(out_d_7),
        .\ram_reg[0] (\ram_reg[0] ),
        .\ram_reg[10] ({mm_n_62,mm_n_63,mm_n_64,mm_n_65}),
        .\ram_reg[10]_0 ({mm_n_108,mm_n_109,mm_n_110,mm_n_111}),
        .\ram_reg[13] (\ram_reg[13] ),
        .\ram_reg[14] ({mm_n_57,mm_n_58,mm_n_59,mm_n_60}),
        .\ram_reg[15] ({mm_n_49,mm_n_50,mm_n_51,mm_n_52}),
        .\ram_reg[15]_0 ({mm_n_53,mm_n_54,mm_n_55,mm_n_56}),
        .\ram_reg[15]_1 ({mm_n_105,mm_n_106,mm_n_107}),
        .\ram_reg[18] ({mm_n_45,mm_n_46,mm_n_47,mm_n_48}),
        .\ram_reg[19] ({mm_n_102,mm_n_103,mm_n_104}),
        .\ram_reg[1] ({mm_n_78,mm_n_79}),
        .\ram_reg[1]_0 ({mm_n_116,mm_n_117,mm_n_118}),
        .\ram_reg[20] ({mm_n_43,mm_n_44}),
        .\ram_reg[22] (\ram_reg[22] ),
        .\ram_reg[22]_0 (\ram_reg[22]_0 ),
        .\ram_reg[6] ({mm_n_66,mm_n_67,mm_n_68}),
        .\ram_reg[6]_0 ({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .\ram_reg[6]_1 ({mm_n_112,mm_n_113,mm_n_114,mm_n_115}),
        .\ram_reg[7] ({mm_n_69,mm_n_70,mm_n_71,mm_n_72}),
        .sub_out(sub_out[22:1]));
  mod_sub ms
       (.CO(out1),
        .DI({mm_n_66,mm_n_67,DI,mm_n_68}),
        .\NTT_in_d[10] (ms_n_24),
        .\NTT_in_d[11] (ms_n_25),
        .\NTT_in_d[3] (ms_n_32),
        .\NTT_in_d[4] (ms_n_31),
        .\NTT_in_d[5] (ms_n_30),
        .\NTT_in_d[6] (ms_n_29),
        .\NTT_in_d[7] (ms_n_28),
        .\NTT_in_d[8] (ms_n_27),
        .\NTT_in_d[9] (ms_n_26),
        .NTT_in_d_IBUF(NTT_in_d_IBUF[10:2]),
        .S({S,mm_n_116,mm_n_117,mm_n_118}),
        .a_mul_b({a_mul_b,mm_n_78,mm_n_79}),
        .a_mul_b_0({mm_n_73,mm_n_74,mm_n_75,mm_n_76}),
        .a_mul_b_1({mm_n_112,mm_n_113,mm_n_114,mm_n_115}),
        .a_mul_b_2({mm_n_62,mm_n_63,mm_n_64,mm_n_65}),
        .a_mul_b_3({mm_n_108,mm_n_109,mm_n_110,mm_n_111}),
        .a_mul_b_4({mm_n_57,mm_n_58,mm_n_59,mm_n_60}),
        .a_mul_b_5({mm_n_105,mm_n_106,mm_n_107,a_mul_b_0}),
        .a_mul_b__0({mm_n_45,mm_n_46,mm_n_47,mm_n_48}),
        .a_mul_b__0_0({mm_n_102,a_mul_b__0,mm_n_103,mm_n_104}),
        .a_mul_b__0_1({mm_n_43,mm_n_44}),
        .a_mul_b__0_2({mm_n_21,mm_n_22,a_mul_b__0_0}),
        .i___1_carry__2_i_5__6({i___1_carry__2_i_5__6,mm_n_40,mm_n_41,mm_n_42}),
        .i___1_carry__2_i_5__6_0({mm_n_24,mm_n_25,mm_n_26,mm_n_27}),
        .out1_carry__0_0({mm_n_69,mm_n_70,mm_n_71,mm_n_72}),
        .out1_carry__0_i_3__6(\ram_reg[22]_0 ),
        .out1_carry__1_0({mm_n_49,mm_n_50,mm_n_51,mm_n_52}),
        .out1_carry__1_1({mm_n_53,mm_n_54,mm_n_55,mm_n_56}),
        .sub_out(sub_out));
endmodule

module CONTR
   (switch_1,
    switch_reg_0,
    switch_reg_1,
    switch_reg_2,
    switch_reg_3,
    switch_reg_4,
    switch_reg_5,
    switch_reg_6,
    switch_reg_7,
    switch_reg_8,
    \zeta_cnt_reg[0]_0 ,
    \cnt_reg[4] ,
    \MEM_cnt_reg[5]_0 ,
    clk_IBUF_BUFG,
    switch_reg_9,
    dout,
    MEM_u_in_1,
    a_mul_b__0,
    Q,
    curr_state,
    reset_IBUF);
  output switch_1;
  output switch_reg_0;
  output switch_reg_1;
  output switch_reg_2;
  output switch_reg_3;
  output switch_reg_4;
  output switch_reg_5;
  output switch_reg_6;
  output switch_reg_7;
  output switch_reg_8;
  output [5:0]\zeta_cnt_reg[0]_0 ;
  output \cnt_reg[4] ;
  output [5:0]\MEM_cnt_reg[5]_0 ;
  input clk_IBUF_BUFG;
  input switch_reg_9;
  input [8:0]dout;
  input [8:0]MEM_u_in_1;
  input [0:0]a_mul_b__0;
  input [7:0]Q;
  input curr_state;
  input reset_IBUF;

  wire [3:1]\BU_1/mul_in_10 ;
  wire [5:0]\MEM_cnt_reg[5]_0 ;
  wire [8:0]MEM_u_in_1;
  wire [7:0]Q;
  wire [0:0]a_mul_b__0;
  wire a_mul_b_i_40_n_3;
  wire a_mul_b_i_41_n_0;
  wire a_mul_b_i_43__5_n_0;
  wire clk_IBUF_BUFG;
  wire \cnt_reg[4] ;
  wire curr_state;
  wire [8:0]dout;
  wire en_1;
  wire [5:0]p_0_in;
  wire reset_IBUF;
  wire switch_1;
  wire switch_i_1__1_n_0;
  wire switch_i_2_n_0;
  wire switch_reg_0;
  wire switch_reg_1;
  wire switch_reg_2;
  wire switch_reg_3;
  wire switch_reg_4;
  wire switch_reg_5;
  wire switch_reg_6;
  wire switch_reg_7;
  wire switch_reg_8;
  wire switch_reg_9;
  wire [1:1]zeta_1;
  wire \zeta_cnt[0]_i_1__4_n_0 ;
  wire zeta_cnt_1;
  wire [5:0]\zeta_cnt_reg[0]_0 ;
  wire [3:1]NLW_a_mul_b_i_40_CO_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_i_40_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_41_CO_UNCONNECTED;
  wire [0:0]NLW_a_mul_b_i_41_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \MEM_cnt[0]_i_1__2 
       (.I0(\MEM_cnt_reg[5]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[1]_i_1__1 
       (.I0(\MEM_cnt_reg[5]_0 [1]),
        .I1(\MEM_cnt_reg[5]_0 [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \MEM_cnt[2]_i_1__0 
       (.I0(\MEM_cnt_reg[5]_0 [2]),
        .I1(\MEM_cnt_reg[5]_0 [0]),
        .I2(\MEM_cnt_reg[5]_0 [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \MEM_cnt[3]_i_1__0 
       (.I0(\MEM_cnt_reg[5]_0 [3]),
        .I1(\MEM_cnt_reg[5]_0 [1]),
        .I2(\MEM_cnt_reg[5]_0 [0]),
        .I3(\MEM_cnt_reg[5]_0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \MEM_cnt[4]_i_1__0 
       (.I0(\MEM_cnt_reg[5]_0 [4]),
        .I1(\MEM_cnt_reg[5]_0 [2]),
        .I2(\MEM_cnt_reg[5]_0 [0]),
        .I3(\MEM_cnt_reg[5]_0 [1]),
        .I4(\MEM_cnt_reg[5]_0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hC0FFFD2F00000000)) 
    \MEM_cnt[5]_i_1 
       (.I0(Q[0]),
        .I1(\cnt_reg[4] ),
        .I2(a_mul_b__0),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(curr_state),
        .O(en_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \MEM_cnt[5]_i_2 
       (.I0(\MEM_cnt_reg[5]_0 [5]),
        .I1(\MEM_cnt_reg[5]_0 [3]),
        .I2(\MEM_cnt_reg[5]_0 [1]),
        .I3(\MEM_cnt_reg[5]_0 [0]),
        .I4(\MEM_cnt_reg[5]_0 [2]),
        .I5(\MEM_cnt_reg[5]_0 [4]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[0]),
        .Q(\MEM_cnt_reg[5]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[1]),
        .Q(\MEM_cnt_reg[5]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[2]),
        .Q(\MEM_cnt_reg[5]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[3]),
        .Q(\MEM_cnt_reg[5]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[4]),
        .Q(\MEM_cnt_reg[5]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(en_1),
        .CLR(switch_reg_9),
        .D(p_0_in[5]),
        .Q(\MEM_cnt_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_i_18__6
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_1),
        .O(\zeta_cnt_reg[0]_0 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b_i_19
       (.I0(a_mul_b_i_40_n_3),
        .I1(a_mul_b__0),
        .O(\zeta_cnt_reg[0]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    a_mul_b_i_20
       (.I0(a_mul_b__0),
        .I1(a_mul_b_i_40_n_3),
        .O(\zeta_cnt_reg[0]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_21
       (.I0(\BU_1/mul_in_10 [3]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_1),
        .O(\zeta_cnt_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_22
       (.I0(\BU_1/mul_in_10 [2]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_1),
        .O(\zeta_cnt_reg[0]_0 [1]));
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_23
       (.I0(\BU_1/mul_in_10 [1]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_1),
        .O(\zeta_cnt_reg[0]_0 [0]));
  CARRY4 a_mul_b_i_40
       (.CI(a_mul_b_i_41_n_0),
        .CO({NLW_a_mul_b_i_40_CO_UNCONNECTED[3:1],a_mul_b_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_a_mul_b_i_40_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_41
       (.CI(1'b0),
        .CO({a_mul_b_i_41_n_0,NLW_a_mul_b_i_41_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zeta_cnt_1,1'b0}),
        .O({\BU_1/mul_in_10 ,NLW_a_mul_b_i_41_O_UNCONNECTED[0]}),
        .S({zeta_1,zeta_cnt_1,a_mul_b_i_43__5_n_0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b_i_42__5
       (.I0(zeta_cnt_1),
        .O(zeta_1));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b_i_43__5
       (.I0(zeta_cnt_1),
        .O(a_mul_b_i_43__5_n_0));
  LUT4 #(
    .INIT(16'hE400)) 
    i___1_carry__0_i_12
       (.I0(switch_1),
        .I1(dout[0]),
        .I2(MEM_u_in_1[0]),
        .I3(a_mul_b__0),
        .O(switch_reg_8));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry__0_i_15
       (.I0(switch_1),
        .I1(dout[7]),
        .I2(MEM_u_in_1[7]),
        .I3(a_mul_b__0),
        .O(switch_reg_0));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry__0_i_18
       (.I0(switch_1),
        .I1(dout[8]),
        .I2(MEM_u_in_1[8]),
        .I3(a_mul_b__0),
        .O(switch_reg_1));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry__0_i_21
       (.I0(switch_1),
        .I1(dout[5]),
        .I2(MEM_u_in_1[5]),
        .I3(a_mul_b__0),
        .O(switch_reg_3));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry__0_i_24
       (.I0(switch_1),
        .I1(dout[6]),
        .I2(MEM_u_in_1[6]),
        .I3(a_mul_b__0),
        .O(switch_reg_2));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry_i_10
       (.I0(switch_1),
        .I1(dout[3]),
        .I2(MEM_u_in_1[3]),
        .I3(a_mul_b__0),
        .O(switch_reg_5));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry_i_13
       (.I0(switch_1),
        .I1(dout[4]),
        .I2(MEM_u_in_1[4]),
        .I3(a_mul_b__0),
        .O(switch_reg_4));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry_i_16
       (.I0(switch_1),
        .I1(dout[1]),
        .I2(MEM_u_in_1[1]),
        .I3(a_mul_b__0),
        .O(switch_reg_7));
  LUT4 #(
    .INIT(16'hE400)) 
    out1_carry_i_19
       (.I0(switch_1),
        .I1(dout[2]),
        .I2(MEM_u_in_1[2]),
        .I3(a_mul_b__0),
        .O(switch_reg_6));
  LUT4 #(
    .INIT(16'hF708)) 
    switch_i_1__1
       (.I0(en_1),
        .I1(reset_IBUF),
        .I2(switch_i_2_n_0),
        .I3(switch_1),
        .O(switch_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    switch_i_2
       (.I0(\MEM_cnt_reg[5]_0 [4]),
        .I1(\MEM_cnt_reg[5]_0 [2]),
        .I2(\MEM_cnt_reg[5]_0 [0]),
        .I3(\MEM_cnt_reg[5]_0 [1]),
        .I4(\MEM_cnt_reg[5]_0 [3]),
        .I5(\MEM_cnt_reg[5]_0 [5]),
        .O(switch_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(switch_reg_9),
        .D(switch_i_1__1_n_0),
        .Q(switch_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    \zeta_cnt[0]_i_1__4 
       (.I0(switch_i_2_n_0),
        .I1(reset_IBUF),
        .I2(en_1),
        .I3(zeta_cnt_1),
        .O(\zeta_cnt[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \zeta_cnt[63]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\cnt_reg[4] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_cnt[0]_i_1__4_n_0 ),
        .PRE(switch_reg_9),
        .Q(zeta_cnt_1));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized0
   (switch_2,
    A,
    \cnt_reg[3] ,
    \MEM_cnt_reg[4]_0 ,
    clk_IBUF_BUFG,
    \zeta_cnt_reg[1]_0 ,
    a_mul_b__0,
    Q,
    curr_state,
    reset_IBUF);
  output switch_2;
  output [12:0]A;
  output \cnt_reg[3] ;
  output [4:0]\MEM_cnt_reg[4]_0 ;
  input clk_IBUF_BUFG;
  input \zeta_cnt_reg[1]_0 ;
  input [0:0]a_mul_b__0;
  input [7:0]Q;
  input curr_state;
  input reset_IBUF;

  wire [12:0]A;
  wire [20:14]\BU_2/mul_in_10 ;
  wire \MEM_cnt[4]_i_3_n_0 ;
  wire \MEM_cnt[4]_i_4_n_0 ;
  wire \MEM_cnt[4]_i_5_n_0 ;
  wire [4:0]\MEM_cnt_reg[4]_0 ;
  wire [7:0]Q;
  wire [0:0]a_mul_b__0;
  wire a_mul_b_i_40__0_n_3;
  wire a_mul_b_i_41__0_n_0;
  wire a_mul_b_i_42_n_1;
  wire a_mul_b_i_52_n_0;
  wire a_mul_b_i_53__4_n_0;
  wire a_mul_b_i_54__4_n_0;
  wire a_mul_b_i_56_n_0;
  wire a_mul_b_i_57_n_0;
  wire a_mul_b_i_58_n_0;
  wire a_mul_b_i_59__4_n_0;
  wire a_mul_b_i_60__4_n_0;
  wire a_mul_b_i_62__4_n_0;
  wire clk_IBUF_BUFG;
  wire \cnt_reg[3] ;
  wire curr_state;
  wire en_2;
  wire [4:0]p_0_in__1;
  wire reset_IBUF;
  wire switch_2;
  wire switch_i_1__5_n_0;
  wire [8:4]zeta_2;
  wire \zeta_cnt[0]_i_1__5_n_0 ;
  wire \zeta_cnt[1]_i_1__4_n_0 ;
  wire \zeta_cnt[1]_i_2_n_0 ;
  wire [1:0]zeta_cnt_2;
  wire \zeta_cnt_reg[1]_0 ;
  wire [3:1]NLW_a_mul_b_i_40__0_CO_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_i_40__0_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_41__0_CO_UNCONNECTED;
  wire [0:0]NLW_a_mul_b_i_41__0_O_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_i_42_CO_UNCONNECTED;
  wire [3:2]NLW_a_mul_b_i_42_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \MEM_cnt[0]_i_1__3 
       (.I0(\MEM_cnt_reg[4]_0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[1]_i_1__2 
       (.I0(\MEM_cnt_reg[4]_0 [1]),
        .I1(\MEM_cnt_reg[4]_0 [0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \MEM_cnt[2]_i_1__1 
       (.I0(\MEM_cnt_reg[4]_0 [2]),
        .I1(\MEM_cnt_reg[4]_0 [0]),
        .I2(\MEM_cnt_reg[4]_0 [1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \MEM_cnt[3]_i_1__1 
       (.I0(\MEM_cnt_reg[4]_0 [3]),
        .I1(\MEM_cnt_reg[4]_0 [1]),
        .I2(\MEM_cnt_reg[4]_0 [0]),
        .I3(\MEM_cnt_reg[4]_0 [2]),
        .O(p_0_in__1[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \MEM_cnt[4]_i_1 
       (.I0(\MEM_cnt[4]_i_3_n_0 ),
        .I1(\MEM_cnt[4]_i_4_n_0 ),
        .I2(\MEM_cnt[4]_i_5_n_0 ),
        .O(en_2));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \MEM_cnt[4]_i_2 
       (.I0(\MEM_cnt_reg[4]_0 [4]),
        .I1(\MEM_cnt_reg[4]_0 [2]),
        .I2(\MEM_cnt_reg[4]_0 [0]),
        .I3(\MEM_cnt_reg[4]_0 [1]),
        .I4(\MEM_cnt_reg[4]_0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h444C040488888888)) 
    \MEM_cnt[4]_i_3 
       (.I0(Q[6]),
        .I1(curr_state),
        .I2(Q[5]),
        .I3(a_mul_b__0),
        .I4(\cnt_reg[3] ),
        .I5(Q[7]),
        .O(\MEM_cnt[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1C100000)) 
    \MEM_cnt[4]_i_4 
       (.I0(Q[6]),
        .I1(a_mul_b__0),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(curr_state),
        .O(\MEM_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010001080)) 
    \MEM_cnt[4]_i_5 
       (.I0(a_mul_b__0),
        .I1(Q[0]),
        .I2(curr_state),
        .I3(Q[6]),
        .I4(\cnt_reg[3] ),
        .I5(Q[5]),
        .O(\MEM_cnt[4]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_2),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(p_0_in__1[0]),
        .Q(\MEM_cnt_reg[4]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_2),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(p_0_in__1[1]),
        .Q(\MEM_cnt_reg[4]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_2),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(p_0_in__1[2]),
        .Q(\MEM_cnt_reg[4]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_2),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(p_0_in__1[3]),
        .Q(\MEM_cnt_reg[4]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(en_2),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(p_0_in__1[4]),
        .Q(\MEM_cnt_reg[4]_0 [4]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \NTT_addr_u_OBUF[6]_inst_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\cnt_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    a_mul_b_i_18__0
       (.I0(a_mul_b_i_40__0_n_3),
        .I1(a_mul_b__0),
        .O(A[12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    a_mul_b_i_19__0
       (.I0(\BU_2/mul_in_10 [20]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_2[0]),
        .I3(zeta_cnt_2[1]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    a_mul_b_i_20__0
       (.I0(\BU_2/mul_in_10 [19]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_2[1]),
        .I3(zeta_cnt_2[0]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    a_mul_b_i_21__0
       (.I0(\BU_2/mul_in_10 [18]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_2[1]),
        .I3(zeta_cnt_2[0]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h7)) 
    a_mul_b_i_22__0
       (.I0(a_mul_b__0),
        .I1(a_mul_b_i_42_n_1),
        .O(A[8]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    a_mul_b_i_23__0
       (.I0(\BU_2/mul_in_10 [15]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_2[0]),
        .I3(zeta_cnt_2[1]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    a_mul_b_i_24__0
       (.I0(\BU_2/mul_in_10 [14]),
        .I1(a_mul_b__0),
        .I2(zeta_cnt_2[0]),
        .I3(zeta_cnt_2[1]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    a_mul_b_i_25__5
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hA6)) 
    a_mul_b_i_26__0
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_2[0]),
        .I2(zeta_cnt_2[1]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'h65)) 
    a_mul_b_i_27__0
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_2[0]),
        .I2(zeta_cnt_2[1]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_i_28__0
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_2[0]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'h96)) 
    a_mul_b_i_29__0
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_2[1]),
        .I2(zeta_cnt_2[0]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h69)) 
    a_mul_b_i_30__0
       (.I0(a_mul_b__0),
        .I1(zeta_cnt_2[0]),
        .I2(zeta_cnt_2[1]),
        .O(A[0]));
  CARRY4 a_mul_b_i_40__0
       (.CI(a_mul_b_i_41__0_n_0),
        .CO({NLW_a_mul_b_i_40__0_CO_UNCONNECTED[3:1],a_mul_b_i_40__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_a_mul_b_i_40__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 a_mul_b_i_41__0
       (.CI(1'b0),
        .CO({a_mul_b_i_41__0_n_0,NLW_a_mul_b_i_41__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(a_mul_b_i_42_n_1),
        .DI({a_mul_b_i_52_n_0,a_mul_b_i_53__4_n_0,a_mul_b_i_54__4_n_0,1'b0}),
        .O(\BU_2/mul_in_10 [20:17]),
        .S({zeta_2[8],a_mul_b_i_56_n_0,a_mul_b_i_57_n_0,1'b1}));
  CARRY4 a_mul_b_i_42
       (.CI(1'b0),
        .CO({NLW_a_mul_b_i_42_CO_UNCONNECTED[3],a_mul_b_i_42_n_1,NLW_a_mul_b_i_42_CO_UNCONNECTED[1:0]}),
        .CYINIT(a_mul_b_i_58_n_0),
        .DI({1'b0,1'b0,a_mul_b_i_59__4_n_0,a_mul_b_i_60__4_n_0}),
        .O({NLW_a_mul_b_i_42_O_UNCONNECTED[3:2],\BU_2/mul_in_10 [15:14]}),
        .S({1'b0,1'b1,zeta_2[4],a_mul_b_i_62__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b_i_52
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(a_mul_b_i_52_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    a_mul_b_i_53__4
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(a_mul_b_i_53__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    a_mul_b_i_54__4
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(a_mul_b_i_54__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    a_mul_b_i_55__4
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(zeta_2[8]));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b_i_56
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(a_mul_b_i_56_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b_i_57
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(a_mul_b_i_57_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    a_mul_b_i_58
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(a_mul_b_i_58_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_i_59__4
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(a_mul_b_i_59__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    a_mul_b_i_60__4
       (.I0(zeta_cnt_2[1]),
        .I1(zeta_cnt_2[0]),
        .O(a_mul_b_i_60__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_i_61__4
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(zeta_2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_i_62__4
       (.I0(zeta_cnt_2[0]),
        .I1(zeta_cnt_2[1]),
        .O(a_mul_b_i_62__4_n_0));
  LUT4 #(
    .INIT(16'hBF40)) 
    switch_i_1__5
       (.I0(\zeta_cnt[1]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(en_2),
        .I3(switch_2),
        .O(switch_i_1__5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[1]_0 ),
        .D(switch_i_1__5_n_0),
        .Q(switch_2));
  LUT4 #(
    .INIT(16'hBF40)) 
    \zeta_cnt[0]_i_1__5 
       (.I0(\zeta_cnt[1]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(en_2),
        .I3(zeta_cnt_2[0]),
        .O(\zeta_cnt[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBFFF00404000)) 
    \zeta_cnt[1]_i_1__4 
       (.I0(\zeta_cnt[1]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(en_2),
        .I3(a_mul_b__0),
        .I4(zeta_cnt_2[0]),
        .I5(zeta_cnt_2[1]),
        .O(\zeta_cnt[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \zeta_cnt[1]_i_2 
       (.I0(\MEM_cnt_reg[4]_0 [3]),
        .I1(\MEM_cnt_reg[4]_0 [1]),
        .I2(\MEM_cnt_reg[4]_0 [0]),
        .I3(\MEM_cnt_reg[4]_0 [2]),
        .I4(\MEM_cnt_reg[4]_0 [4]),
        .O(\zeta_cnt[1]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_cnt[0]_i_1__5_n_0 ),
        .PRE(\zeta_cnt_reg[1]_0 ),
        .Q(zeta_cnt_2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\zeta_cnt[1]_i_1__4_n_0 ),
        .PRE(\zeta_cnt_reg[1]_0 ),
        .Q(zeta_cnt_2[1]));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized1
   (switch_3,
    A,
    Q,
    \cnt_reg[4] ,
    \cnt_reg[2] ,
    \cnt_reg[6] ,
    clk_IBUF_BUFG,
    \zeta_cnt_reg[2]_0 ,
    a_mul_b,
    reset_IBUF,
    \MEM_cnt_reg[0]_0 ,
    curr_state);
  output switch_3;
  output [22:0]A;
  output [3:0]Q;
  output \cnt_reg[4] ;
  output \cnt_reg[2] ;
  output \cnt_reg[6] ;
  input clk_IBUF_BUFG;
  input \zeta_cnt_reg[2]_0 ;
  input [0:0]a_mul_b;
  input reset_IBUF;
  input [7:0]\MEM_cnt_reg[0]_0 ;
  input curr_state;

  wire [22:0]A;
  wire [22:0]\BU_3/mul_in_10 ;
  wire \MEM_cnt[3]_i_3_n_0 ;
  wire \MEM_cnt[3]_i_5_n_0 ;
  wire \MEM_cnt[3]_i_6_n_0 ;
  wire \MEM_cnt[3]_i_7_n_0 ;
  wire [7:0]\MEM_cnt_reg[0]_0 ;
  wire [3:0]Q;
  wire [0:0]a_mul_b;
  wire a_mul_b_i_51__0_n_0;
  wire a_mul_b_i_52__0_n_0;
  wire a_mul_b_i_53_n_0;
  wire a_mul_b_i_54_n_0;
  wire a_mul_b_i_55_n_0;
  wire a_mul_b_i_65_n_0;
  wire a_mul_b_i_69_n_0;
  wire a_mul_b_i_70_n_0;
  wire a_mul_b_i_71__3_n_0;
  wire a_mul_b_i_72_n_0;
  wire a_mul_b_i_77_n_0;
  wire a_mul_b_i_78_n_0;
  wire a_mul_b_i_79_n_0;
  wire a_mul_b_i_83__2_n_0;
  wire a_mul_b_i_84__2_n_0;
  wire a_mul_b_i_85_n_0;
  wire a_mul_b_i_86_n_0;
  wire a_mul_b_i_87_n_0;
  wire a_mul_b_i_88_n_0;
  wire a_mul_b_i_89_n_0;
  wire a_mul_b_i_90_n_0;
  wire a_mul_b_i_91_n_0;
  wire a_mul_b_i_92_n_0;
  wire a_mul_b_i_93_n_0;
  wire a_mul_b_i_94_n_0;
  wire a_mul_b_i_96_n_0;
  wire clk_IBUF_BUFG;
  wire \cnt_reg[2] ;
  wire \cnt_reg[4] ;
  wire \cnt_reg[6] ;
  wire curr_state;
  wire en_3;
  wire [3:0]p_0_in__2;
  wire reset_IBUF;
  wire switch_3;
  wire switch_i_1__0_n_0;
  wire [21:1]zeta_3;
  wire \zeta_cnt[0]_i_1_n_0 ;
  wire \zeta_cnt[1]_i_1__3_n_0 ;
  wire \zeta_cnt[2]_i_1__3_n_0 ;
  wire \zeta_cnt[2]_i_2_n_0 ;
  wire [2:0]zeta_cnt_3;
  wire \zeta_cnt_reg[2]_0 ;
  wire [3:0]NLW_a_mul_b_i_50__0_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_i_50__0_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_51__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_52__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_53_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_54_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_55_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \MEM_cnt[0]_i_1__4 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[1]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \MEM_cnt[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFFFEEE)) 
    \MEM_cnt[3]_i_1 
       (.I0(\MEM_cnt[3]_i_3_n_0 ),
        .I1(\cnt_reg[4] ),
        .I2(\MEM_cnt[3]_i_5_n_0 ),
        .I3(\MEM_cnt_reg[0]_0 [5]),
        .I4(\MEM_cnt[3]_i_6_n_0 ),
        .I5(\MEM_cnt_reg[0]_0 [4]),
        .O(en_3));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \MEM_cnt[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_in__2[3]));
  LUT6 #(
    .INIT(64'h88AA88EA88AA88AA)) 
    \MEM_cnt[3]_i_3 
       (.I0(\MEM_cnt[3]_i_7_n_0 ),
        .I1(\cnt_reg[2] ),
        .I2(\MEM_cnt_reg[0]_0 [5]),
        .I3(\MEM_cnt_reg[0]_0 [4]),
        .I4(a_mul_b),
        .I5(\cnt_reg[6] ),
        .O(\MEM_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h03F00FE000000000)) 
    \MEM_cnt[3]_i_4 
       (.I0(\MEM_cnt_reg[0]_0 [4]),
        .I1(\MEM_cnt_reg[0]_0 [6]),
        .I2(a_mul_b),
        .I3(\MEM_cnt_reg[0]_0 [7]),
        .I4(\MEM_cnt_reg[0]_0 [5]),
        .I5(curr_state),
        .O(\cnt_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \MEM_cnt[3]_i_5 
       (.I0(curr_state),
        .I1(\MEM_cnt_reg[0]_0 [6]),
        .I2(\MEM_cnt_reg[0]_0 [7]),
        .O(\MEM_cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000C00000)) 
    \MEM_cnt[3]_i_6 
       (.I0(\cnt_reg[2] ),
        .I1(\MEM_cnt_reg[0]_0 [6]),
        .I2(curr_state),
        .I3(a_mul_b),
        .I4(\MEM_cnt_reg[0]_0 [5]),
        .I5(\MEM_cnt_reg[0]_0 [0]),
        .O(\MEM_cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \MEM_cnt[3]_i_7 
       (.I0(\MEM_cnt_reg[0]_0 [6]),
        .I1(\MEM_cnt_reg[0]_0 [5]),
        .I2(curr_state),
        .I3(\MEM_cnt_reg[0]_0 [7]),
        .O(\MEM_cnt[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_cnt[3]_i_8 
       (.I0(\MEM_cnt_reg[0]_0 [6]),
        .I1(curr_state),
        .O(\cnt_reg[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(en_3),
        .CLR(\zeta_cnt_reg[2]_0 ),
        .D(p_0_in__2[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(en_3),
        .CLR(\zeta_cnt_reg[2]_0 ),
        .D(p_0_in__2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(en_3),
        .CLR(\zeta_cnt_reg[2]_0 ),
        .D(p_0_in__2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(en_3),
        .CLR(\zeta_cnt_reg[2]_0 ),
        .D(p_0_in__2[3]),
        .Q(Q[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \NTT_addr_u_OBUF[5]_inst_i_2 
       (.I0(\MEM_cnt_reg[0]_0 [2]),
        .I1(\MEM_cnt_reg[0]_0 [1]),
        .I2(\MEM_cnt_reg[0]_0 [3]),
        .O(\cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hB888B88B)) 
    a_mul_b_i_18__1
       (.I0(\BU_3/mul_in_10 [22]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[22]));
  LUT5 #(
    .INIT(32'hBBBB8BBB)) 
    a_mul_b_i_19__1
       (.I0(\BU_3/mul_in_10 [21]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[0]),
        .O(A[21]));
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_20__1
       (.I0(\BU_3/mul_in_10 [20]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[1]),
        .O(A[20]));
  LUT5 #(
    .INIT(32'hBB8B8B88)) 
    a_mul_b_i_21__1
       (.I0(\BU_3/mul_in_10 [19]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[19]));
  LUT5 #(
    .INIT(32'hB88888BB)) 
    a_mul_b_i_22__1
       (.I0(\BU_3/mul_in_10 [18]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[18]));
  LUT4 #(
    .INIT(16'h888B)) 
    a_mul_b_i_23__1
       (.I0(\BU_3/mul_in_10 [17]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .O(A[17]));
  LUT5 #(
    .INIT(32'hB88888B8)) 
    a_mul_b_i_24__1
       (.I0(\BU_3/mul_in_10 [16]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[0]),
        .O(A[16]));
  LUT5 #(
    .INIT(32'h8B8BB88B)) 
    a_mul_b_i_25__0
       (.I0(\BU_3/mul_in_10 [15]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'h888BBB88)) 
    a_mul_b_i_26__1
       (.I0(\BU_3/mul_in_10 [14]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[2]),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hBB888BBB)) 
    a_mul_b_i_27__1
       (.I0(\BU_3/mul_in_10 [13]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[0]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hB88B)) 
    a_mul_b_i_28__1
       (.I0(\BU_3/mul_in_10 [12]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[1]),
        .I3(zeta_cnt_3[0]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    a_mul_b_i_29__1
       (.I0(\BU_3/mul_in_10 [11]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hB888BBB8)) 
    a_mul_b_i_30__1
       (.I0(\BU_3/mul_in_10 [10]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[2]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h888BB888)) 
    a_mul_b_i_31__1
       (.I0(\BU_3/mul_in_10 [9]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[2]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hBBBBBB8B)) 
    a_mul_b_i_32__1
       (.I0(\BU_3/mul_in_10 [8]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[0]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hBB8BBBBB)) 
    a_mul_b_i_33__1
       (.I0(\BU_3/mul_in_10 [7]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[0]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_34__1
       (.I0(\BU_3/mul_in_10 [6]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    a_mul_b_i_35__1
       (.I0(\BU_3/mul_in_10 [5]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[1]),
        .I4(zeta_cnt_3[2]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'h88BB8B88)) 
    a_mul_b_i_36__1
       (.I0(\BU_3/mul_in_10 [4]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[0]),
        .I4(zeta_cnt_3[1]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hB888B88B)) 
    a_mul_b_i_37__1
       (.I0(\BU_3/mul_in_10 [3]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h88B888BB)) 
    a_mul_b_i_38__1
       (.I0(\BU_3/mul_in_10 [2]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h8B88BB8B)) 
    a_mul_b_i_39__1
       (.I0(\BU_3/mul_in_10 [1]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[0]),
        .I3(zeta_cnt_3[2]),
        .I4(zeta_cnt_3[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'h88888BB8)) 
    a_mul_b_i_40__1
       (.I0(\BU_3/mul_in_10 [0]),
        .I1(a_mul_b),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[0]),
        .I4(zeta_cnt_3[1]),
        .O(A[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_50__0
       (.CI(a_mul_b_i_51__0_n_0),
        .CO(NLW_a_mul_b_i_50__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_65_n_0,zeta_cnt_3[1]}),
        .O({NLW_a_mul_b_i_50__0_O_UNCONNECTED[3],\BU_3/mul_in_10 [22:20]}),
        .S({1'b0,zeta_3[3],zeta_3[21:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_51__0
       (.CI(a_mul_b_i_52__0_n_0),
        .CO({a_mul_b_i_51__0_n_0,NLW_a_mul_b_i_51__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_69_n_0,a_mul_b_i_70_n_0,a_mul_b_i_71__3_n_0,a_mul_b_i_72_n_0}),
        .O(\BU_3/mul_in_10 [19:16]),
        .S(zeta_3[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_52__0
       (.CI(a_mul_b_i_53_n_0),
        .CO({a_mul_b_i_52__0_n_0,NLW_a_mul_b_i_52__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_77_n_0,a_mul_b_i_78_n_0,a_mul_b_i_79_n_0,1'b0}),
        .O(\BU_3/mul_in_10 [15:12]),
        .S({zeta_3[15:13],a_mul_b_i_83__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_53
       (.CI(a_mul_b_i_54_n_0),
        .CO({a_mul_b_i_53_n_0,NLW_a_mul_b_i_53_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_3/mul_in_10 [11:8]),
        .S({a_mul_b_i_84__2_n_0,a_mul_b_i_85_n_0,a_mul_b_i_86_n_0,a_mul_b_i_87_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_54
       (.CI(a_mul_b_i_55_n_0),
        .CO({a_mul_b_i_54_n_0,NLW_a_mul_b_i_54_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_3/mul_in_10 [7:4]),
        .S({a_mul_b_i_88_n_0,a_mul_b_i_89_n_0,a_mul_b_i_90_n_0,a_mul_b_i_91_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_55
       (.CI(1'b0),
        .CO({a_mul_b_i_55_n_0,NLW_a_mul_b_i_55_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_92_n_0,1'b0}),
        .O(\BU_3/mul_in_10 [3:0]),
        .S({a_mul_b_i_93_n_0,a_mul_b_i_94_n_0,zeta_3[1],a_mul_b_i_96_n_0}));
  LUT3 #(
    .INIT(8'h40)) 
    a_mul_b_i_65
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_65_n_0));
  LUT3 #(
    .INIT(8'h89)) 
    a_mul_b_i_66__3
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[1]),
        .O(zeta_3[3]));
  LUT3 #(
    .INIT(8'hF7)) 
    a_mul_b_i_67__3
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(zeta_3[21]));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b_i_68__3
       (.I0(zeta_cnt_3[1]),
        .O(zeta_3[20]));
  LUT3 #(
    .INIT(8'h71)) 
    a_mul_b_i_69
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_69_n_0));
  LUT3 #(
    .INIT(8'h6E)) 
    a_mul_b_i_70
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_70_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    a_mul_b_i_71__3
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .O(a_mul_b_i_71__3_n_0));
  LUT3 #(
    .INIT(8'h6F)) 
    a_mul_b_i_72
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_72_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    a_mul_b_i_73__3
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[1]),
        .O(zeta_3[19]));
  LUT3 #(
    .INIT(8'h83)) 
    a_mul_b_i_74__3
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[1]),
        .O(zeta_3[18]));
  LUT2 #(
    .INIT(4'h1)) 
    a_mul_b_i_75__3
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .O(zeta_3[17]));
  LUT3 #(
    .INIT(8'h82)) 
    a_mul_b_i_76__3
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(zeta_3[16]));
  LUT3 #(
    .INIT(8'hB4)) 
    a_mul_b_i_77
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_77_n_0));
  LUT3 #(
    .INIT(8'hB9)) 
    a_mul_b_i_78
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_78_n_0));
  LUT3 #(
    .INIT(8'h62)) 
    a_mul_b_i_79
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_79_n_0));
  LUT3 #(
    .INIT(8'h59)) 
    a_mul_b_i_80__2
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[1]),
        .O(zeta_3[15]));
  LUT3 #(
    .INIT(8'h1C)) 
    a_mul_b_i_81__2
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(zeta_3[14]));
  LUT3 #(
    .INIT(8'hC7)) 
    a_mul_b_i_82__2
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(zeta_3[13]));
  LUT2 #(
    .INIT(4'h6)) 
    a_mul_b_i_83__2
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .O(a_mul_b_i_83__2_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    a_mul_b_i_84__2
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_84__2_n_0));
  LUT3 #(
    .INIT(8'h2B)) 
    a_mul_b_i_85
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_85_n_0));
  LUT3 #(
    .INIT(8'hBD)) 
    a_mul_b_i_86
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_86_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    a_mul_b_i_87
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_87_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    a_mul_b_i_88
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_88_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b_i_89
       (.I0(zeta_cnt_3[0]),
        .O(a_mul_b_i_89_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    a_mul_b_i_90
       (.I0(zeta_cnt_3[2]),
        .I1(zeta_cnt_3[1]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_90_n_0));
  LUT3 #(
    .INIT(8'hD9)) 
    a_mul_b_i_91
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[0]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_91_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    a_mul_b_i_92
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_92_n_0));
  LUT3 #(
    .INIT(8'h3E)) 
    a_mul_b_i_93
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_93_n_0));
  LUT3 #(
    .INIT(8'hCE)) 
    a_mul_b_i_94
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[0]),
        .O(a_mul_b_i_94_n_0));
  LUT3 #(
    .INIT(8'h4D)) 
    a_mul_b_i_95__0
       (.I0(zeta_cnt_3[0]),
        .I1(zeta_cnt_3[2]),
        .I2(zeta_cnt_3[1]),
        .O(zeta_3[1]));
  LUT3 #(
    .INIT(8'hEB)) 
    a_mul_b_i_96
       (.I0(zeta_cnt_3[1]),
        .I1(zeta_cnt_3[0]),
        .I2(zeta_cnt_3[2]),
        .O(a_mul_b_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    switch_i_1__0
       (.I0(\zeta_cnt[2]_i_1__3_n_0 ),
        .I1(switch_3),
        .O(switch_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[2]_0 ),
        .D(switch_i_1__0_n_0),
        .Q(switch_3));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[0]_i_1 
       (.I0(zeta_cnt_3[0]),
        .O(\zeta_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \zeta_cnt[1]_i_1__3 
       (.I0(a_mul_b),
        .I1(zeta_cnt_3[0]),
        .I2(zeta_cnt_3[1]),
        .O(\zeta_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \zeta_cnt[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(reset_IBUF),
        .I5(en_3),
        .O(\zeta_cnt[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \zeta_cnt[2]_i_2 
       (.I0(a_mul_b),
        .I1(zeta_cnt_3[0]),
        .I2(zeta_cnt_3[2]),
        .I3(zeta_cnt_3[1]),
        .O(\zeta_cnt[2]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[2]_i_1__3_n_0 ),
        .D(\zeta_cnt[0]_i_1_n_0 ),
        .PRE(\zeta_cnt_reg[2]_0 ),
        .Q(zeta_cnt_3[0]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[2]_i_1__3_n_0 ),
        .D(\zeta_cnt[1]_i_1__3_n_0 ),
        .PRE(\zeta_cnt_reg[2]_0 ),
        .Q(zeta_cnt_3[1]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[2]_i_1__3_n_0 ),
        .D(\zeta_cnt[2]_i_2_n_0 ),
        .PRE(\zeta_cnt_reg[2]_0 ),
        .Q(zeta_cnt_3[2]));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized2
   (switch_4,
    A,
    \cnt_reg[7] ,
    MEM_cnt_4,
    clk_IBUF_BUFG,
    switch_reg_0,
    a_mul_b,
    Q,
    switch_reg_1,
    \MEM_cnt[2]_i_3_0 ,
    curr_state,
    \MEM_cnt[2]_i_3_1 ,
    reset_IBUF);
  output switch_4;
  output [22:0]A;
  output \cnt_reg[7] ;
  output [2:0]MEM_cnt_4;
  input clk_IBUF_BUFG;
  input switch_reg_0;
  input [0:0]a_mul_b;
  input [7:0]Q;
  input switch_reg_1;
  input \MEM_cnt[2]_i_3_0 ;
  input curr_state;
  input \MEM_cnt[2]_i_3_1 ;
  input reset_IBUF;

  wire [22:0]A;
  wire [22:0]\BU_4/mul_in_10 ;
  wire MEM_clean;
  wire \MEM_cnt[0]_i_1_n_0 ;
  wire \MEM_cnt[1]_i_1_n_0 ;
  wire \MEM_cnt[2]_i_1_n_0 ;
  wire \MEM_cnt[2]_i_3_0 ;
  wire \MEM_cnt[2]_i_3_1 ;
  wire \MEM_cnt[2]_i_4_n_0 ;
  wire \MEM_cnt[2]_i_6_n_0 ;
  wire \MEM_cnt[2]_i_7_n_0 ;
  wire \MEM_cnt[2]_i_9_n_0 ;
  wire [2:0]MEM_cnt_4;
  wire [7:0]Q;
  wire [0:0]a_mul_b;
  wire a_mul_b_i_51__1_n_0;
  wire a_mul_b_i_52__1_n_0;
  wire a_mul_b_i_53__0_n_0;
  wire a_mul_b_i_54__0_n_0;
  wire a_mul_b_i_55__0_n_0;
  wire a_mul_b_i_65__0_n_0;
  wire a_mul_b_i_66_n_0;
  wire a_mul_b_i_70__0_n_0;
  wire a_mul_b_i_71_n_0;
  wire a_mul_b_i_72__0_n_0;
  wire a_mul_b_i_73_n_0;
  wire a_mul_b_i_78__0_n_0;
  wire a_mul_b_i_79__0_n_0;
  wire a_mul_b_i_80_n_0;
  wire a_mul_b_i_84_n_0;
  wire a_mul_b_i_85__0_n_0;
  wire a_mul_b_i_86__0_n_0;
  wire a_mul_b_i_87__0_n_0;
  wire a_mul_b_i_88__0_n_0;
  wire a_mul_b_i_89__0_n_0;
  wire a_mul_b_i_90__0_n_0;
  wire a_mul_b_i_91__0_n_0;
  wire a_mul_b_i_92__0_n_0;
  wire a_mul_b_i_93__0_n_0;
  wire a_mul_b_i_94__0_n_0;
  wire a_mul_b_i_95_n_0;
  wire a_mul_b_i_97_n_0;
  wire clk_IBUF_BUFG;
  wire \cnt_reg[7] ;
  wire curr_state;
  wire en_4;
  wire reset_IBUF;
  wire switch_4;
  wire switch_i_1__2_n_0;
  wire switch_reg_0;
  wire switch_reg_1;
  wire [22:1]zeta_4;
  wire zeta_cnt1;
  wire \zeta_cnt[0]_i_1__0_n_0 ;
  wire \zeta_cnt[1]_i_1_n_0 ;
  wire \zeta_cnt[2]_i_1_n_0 ;
  wire \zeta_cnt[3]_i_1_n_0 ;
  wire \zeta_cnt[4]_i_1_n_0 ;
  wire \zeta_cnt[4]_i_3_n_0 ;
  wire \zeta_cnt[4]_i_4_n_0 ;
  wire \zeta_cnt[4]_i_5_n_0 ;
  wire \zeta_cnt[4]_i_6_n_0 ;
  wire \zeta_cnt[4]_i_7_n_0 ;
  wire \zeta_cnt[5]_i_1_n_0 ;
  wire \zeta_cnt[6]_i_1_n_0 ;
  wire \zeta_cnt[7]_i_1__2_n_0 ;
  wire \zeta_cnt[7]_i_2_n_0 ;
  wire \zeta_cnt[7]_i_6_n_0 ;
  wire \zeta_cnt[7]_i_7_n_0 ;
  wire \zeta_cnt[7]_i_8_n_0 ;
  wire \zeta_cnt[7]_i_9_n_0 ;
  wire [3:0]zeta_cnt_4;
  wire \zeta_cnt_reg[4]_i_2_n_0 ;
  wire \zeta_cnt_reg[4]_i_2_n_4 ;
  wire \zeta_cnt_reg[4]_i_2_n_5 ;
  wire \zeta_cnt_reg[4]_i_2_n_6 ;
  wire \zeta_cnt_reg[4]_i_2_n_7 ;
  wire \zeta_cnt_reg[7]_i_4_n_5 ;
  wire \zeta_cnt_reg[7]_i_4_n_6 ;
  wire \zeta_cnt_reg[7]_i_4_n_7 ;
  wire \zeta_cnt_reg_n_0_[4] ;
  wire \zeta_cnt_reg_n_0_[5] ;
  wire \zeta_cnt_reg_n_0_[6] ;
  wire \zeta_cnt_reg_n_0_[7] ;
  wire [3:0]NLW_a_mul_b_i_50__1_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_i_50__1_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_51__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_52__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_53__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_54__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_55__0_CO_UNCONNECTED;
  wire [2:0]\NLW_zeta_cnt_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_zeta_cnt_reg[7]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[0]_i_1 
       (.I0(en_4),
        .I1(MEM_cnt_4[0]),
        .O(\MEM_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \MEM_cnt[1]_i_1 
       (.I0(MEM_cnt_4[0]),
        .I1(en_4),
        .I2(MEM_cnt_4[1]),
        .O(\MEM_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \MEM_cnt[2]_i_1 
       (.I0(MEM_cnt_4[0]),
        .I1(MEM_cnt_4[1]),
        .I2(en_4),
        .I3(MEM_cnt_4[2]),
        .O(\MEM_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAABA)) 
    \MEM_cnt[2]_i_3 
       (.I0(\MEM_cnt[2]_i_4_n_0 ),
        .I1(a_mul_b),
        .I2(\cnt_reg[7] ),
        .I3(Q[4]),
        .I4(switch_reg_1),
        .I5(\MEM_cnt[2]_i_6_n_0 ),
        .O(en_4));
  LUT6 #(
    .INIT(64'hFF00000000004040)) 
    \MEM_cnt[2]_i_4 
       (.I0(Q[6]),
        .I1(\MEM_cnt[2]_i_3_0 ),
        .I2(\cnt_reg[7] ),
        .I3(\MEM_cnt[2]_i_7_n_0 ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\MEM_cnt[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_cnt[2]_i_5 
       (.I0(Q[7]),
        .I1(curr_state),
        .O(\cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h500000005C000000)) 
    \MEM_cnt[2]_i_6 
       (.I0(Q[7]),
        .I1(\MEM_cnt[2]_i_3_1 ),
        .I2(Q[3]),
        .I3(curr_state),
        .I4(a_mul_b),
        .I5(\MEM_cnt[2]_i_9_n_0 ),
        .O(\MEM_cnt[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02FF000000000000)) 
    \MEM_cnt[2]_i_7 
       (.I0(\MEM_cnt[2]_i_9_n_0 ),
        .I1(a_mul_b),
        .I2(Q[3]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(curr_state),
        .O(\MEM_cnt[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \MEM_cnt[2]_i_9 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\MEM_cnt[2]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(switch_reg_0),
        .D(\MEM_cnt[0]_i_1_n_0 ),
        .Q(MEM_cnt_4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(switch_reg_0),
        .D(\MEM_cnt[1]_i_1_n_0 ),
        .Q(MEM_cnt_4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(switch_reg_0),
        .D(\MEM_cnt[2]_i_1_n_0 ),
        .Q(MEM_cnt_4[2]));
  LUT6 #(
    .INIT(64'h88BB8888B8BBBBBB)) 
    a_mul_b_i_18__2
       (.I0(\BU_4/mul_in_10 [22]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[22]));
  LUT6 #(
    .INIT(64'hBBB88BBB8BB88888)) 
    a_mul_b_i_19__2
       (.I0(\BU_4/mul_in_10 [21]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[0]),
        .I4(zeta_cnt_4[2]),
        .I5(zeta_cnt_4[1]),
        .O(A[21]));
  LUT6 #(
    .INIT(64'h88B88BB88888B888)) 
    a_mul_b_i_20__2
       (.I0(\BU_4/mul_in_10 [20]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[20]));
  LUT6 #(
    .INIT(64'h8BBB8B88B8BB8BBB)) 
    a_mul_b_i_21__2
       (.I0(\BU_4/mul_in_10 [19]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[3]),
        .I4(zeta_cnt_4[2]),
        .I5(zeta_cnt_4[0]),
        .O(A[19]));
  LUT6 #(
    .INIT(64'h888888B8BB88B8BB)) 
    a_mul_b_i_22__2
       (.I0(\BU_4/mul_in_10 [18]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[1]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[2]),
        .O(A[18]));
  LUT6 #(
    .INIT(64'hBBBB88B8BB88BBB8)) 
    a_mul_b_i_23__2
       (.I0(\BU_4/mul_in_10 [17]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[17]));
  LUT6 #(
    .INIT(64'h8B8888B8BB8B8888)) 
    a_mul_b_i_24__2
       (.I0(\BU_4/mul_in_10 [16]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[16]));
  LUT6 #(
    .INIT(64'hB8B88888888B8BB8)) 
    a_mul_b_i_25__1
       (.I0(\BU_4/mul_in_10 [15]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[0]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[2]),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hBBBBBBB88B8B888B)) 
    a_mul_b_i_26__2
       (.I0(\BU_4/mul_in_10 [14]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[14]));
  LUT6 #(
    .INIT(64'h8B88B8BBB8BB888B)) 
    a_mul_b_i_27__2
       (.I0(\BU_4/mul_in_10 [13]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hBB8BBBB88888BBBB)) 
    a_mul_b_i_28__2
       (.I0(\BU_4/mul_in_10 [12]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hBBB8B8B888888BB8)) 
    a_mul_b_i_29__2
       (.I0(\BU_4/mul_in_10 [11]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h8B88B888888888B8)) 
    a_mul_b_i_30__2
       (.I0(\BU_4/mul_in_10 [10]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'h888BB888BB8B88BB)) 
    a_mul_b_i_31__2
       (.I0(\BU_4/mul_in_10 [9]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'h8BB8B88888BBB8B8)) 
    a_mul_b_i_32__2
       (.I0(\BU_4/mul_in_10 [8]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hBBBBB8BBBBBB8B8B)) 
    a_mul_b_i_33__2
       (.I0(\BU_4/mul_in_10 [7]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[0]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[2]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hBB888B888BBB8888)) 
    a_mul_b_i_34__2
       (.I0(\BU_4/mul_in_10 [6]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h88B88B88BBBBBB88)) 
    a_mul_b_i_35__2
       (.I0(\BU_4/mul_in_10 [5]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hB888B8BBBBBBB8BB)) 
    a_mul_b_i_36__2
       (.I0(\BU_4/mul_in_10 [4]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[0]),
        .I5(zeta_cnt_4[1]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h88BB88888BB8B8B8)) 
    a_mul_b_i_37__2
       (.I0(\BU_4/mul_in_10 [3]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hB8BBB8BBBBBBB8BB)) 
    a_mul_b_i_38__2
       (.I0(\BU_4/mul_in_10 [2]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[1]),
        .I4(zeta_cnt_4[2]),
        .I5(zeta_cnt_4[0]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h88BBBBBBB88BB888)) 
    a_mul_b_i_39__2
       (.I0(\BU_4/mul_in_10 [1]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[0]),
        .I4(zeta_cnt_4[2]),
        .I5(zeta_cnt_4[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hBB88B8B8B8B8BBB8)) 
    a_mul_b_i_40__2
       (.I0(\BU_4/mul_in_10 [0]),
        .I1(a_mul_b),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .I4(zeta_cnt_4[1]),
        .I5(zeta_cnt_4[0]),
        .O(A[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_50__1
       (.CI(a_mul_b_i_51__1_n_0),
        .CO(NLW_a_mul_b_i_50__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_65__0_n_0,a_mul_b_i_66_n_0}),
        .O({NLW_a_mul_b_i_50__1_O_UNCONNECTED[3],\BU_4/mul_in_10 [22:20]}),
        .S({1'b0,zeta_4[22:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_51__1
       (.CI(a_mul_b_i_52__1_n_0),
        .CO({a_mul_b_i_51__1_n_0,NLW_a_mul_b_i_51__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_70__0_n_0,a_mul_b_i_71_n_0,a_mul_b_i_72__0_n_0,a_mul_b_i_73_n_0}),
        .O(\BU_4/mul_in_10 [19:16]),
        .S(zeta_4[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_52__1
       (.CI(a_mul_b_i_53__0_n_0),
        .CO({a_mul_b_i_52__1_n_0,NLW_a_mul_b_i_52__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_78__0_n_0,a_mul_b_i_79__0_n_0,a_mul_b_i_80_n_0,1'b0}),
        .O(\BU_4/mul_in_10 [15:12]),
        .S({zeta_4[15:13],a_mul_b_i_84_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_53__0
       (.CI(a_mul_b_i_54__0_n_0),
        .CO({a_mul_b_i_53__0_n_0,NLW_a_mul_b_i_53__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_4/mul_in_10 [11:8]),
        .S({a_mul_b_i_85__0_n_0,a_mul_b_i_86__0_n_0,a_mul_b_i_87__0_n_0,a_mul_b_i_88__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_54__0
       (.CI(a_mul_b_i_55__0_n_0),
        .CO({a_mul_b_i_54__0_n_0,NLW_a_mul_b_i_54__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_4/mul_in_10 [7:4]),
        .S({a_mul_b_i_89__0_n_0,a_mul_b_i_90__0_n_0,a_mul_b_i_91__0_n_0,a_mul_b_i_92__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_55__0
       (.CI(1'b0),
        .CO({a_mul_b_i_55__0_n_0,NLW_a_mul_b_i_55__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_93__0_n_0,1'b0}),
        .O(\BU_4/mul_in_10 [3:0]),
        .S({a_mul_b_i_94__0_n_0,a_mul_b_i_95_n_0,zeta_4[1],a_mul_b_i_97_n_0}));
  LUT4 #(
    .INIT(16'h711D)) 
    a_mul_b_i_65__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_65__0_n_0));
  LUT4 #(
    .INIT(16'hE5DF)) 
    a_mul_b_i_66
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_66_n_0));
  LUT4 #(
    .INIT(16'h30BF)) 
    a_mul_b_i_67__2
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[3]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[1]),
        .O(zeta_4[22]));
  LUT4 #(
    .INIT(16'hE760)) 
    a_mul_b_i_68__2
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[1]),
        .O(zeta_4[21]));
  LUT4 #(
    .INIT(16'h2608)) 
    a_mul_b_i_69__3
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[0]),
        .O(zeta_4[20]));
  LUT4 #(
    .INIT(16'hB242)) 
    a_mul_b_i_70__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[1]),
        .O(a_mul_b_i_70__0_n_0));
  LUT4 #(
    .INIT(16'hACBE)) 
    a_mul_b_i_71
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_71_n_0));
  LUT4 #(
    .INIT(16'h2427)) 
    a_mul_b_i_72__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_72__0_n_0));
  LUT4 #(
    .INIT(16'hBD3B)) 
    a_mul_b_i_73
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_73_n_0));
  LUT4 #(
    .INIT(16'h74B7)) 
    a_mul_b_i_74__2
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[3]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[0]),
        .O(zeta_4[19]));
  LUT4 #(
    .INIT(16'h02CB)) 
    a_mul_b_i_75__2
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[2]),
        .O(zeta_4[18]));
  LUT4 #(
    .INIT(16'hF2CE)) 
    a_mul_b_i_76__2
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[0]),
        .O(zeta_4[17]));
  LUT4 #(
    .INIT(16'h42D0)) 
    a_mul_b_i_77__3
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[1]),
        .O(zeta_4[16]));
  LUT4 #(
    .INIT(16'h76EB)) 
    a_mul_b_i_78__0
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_78__0_n_0));
  LUT4 #(
    .INIT(16'h5512)) 
    a_mul_b_i_79__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_79__0_n_0));
  LUT4 #(
    .INIT(16'h9978)) 
    a_mul_b_i_80
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_80_n_0));
  LUT4 #(
    .INIT(16'hA016)) 
    a_mul_b_i_81__1
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[2]),
        .O(zeta_4[15]));
  LUT4 #(
    .INIT(16'hFE51)) 
    a_mul_b_i_82__1
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[1]),
        .O(zeta_4[14]));
  LUT4 #(
    .INIT(16'h4BB1)) 
    a_mul_b_i_83__1
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[0]),
        .O(zeta_4[13]));
  LUT4 #(
    .INIT(16'h4C46)) 
    a_mul_b_i_84
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_84_n_0));
  LUT4 #(
    .INIT(16'h546F)) 
    a_mul_b_i_85__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_85__0_n_0));
  LUT4 #(
    .INIT(16'hDE7F)) 
    a_mul_b_i_86__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_86__0_n_0));
  LUT4 #(
    .INIT(16'h9EB2)) 
    a_mul_b_i_87__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_87__0_n_0));
  LUT4 #(
    .INIT(16'hC27B)) 
    a_mul_b_i_88__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_88__0_n_0));
  LUT4 #(
    .INIT(16'h1120)) 
    a_mul_b_i_89__0
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_89__0_n_0));
  LUT4 #(
    .INIT(16'h7B1B)) 
    a_mul_b_i_90__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[3]),
        .I3(zeta_cnt_4[2]),
        .O(a_mul_b_i_90__0_n_0));
  LUT4 #(
    .INIT(16'hA38B)) 
    a_mul_b_i_91__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_91__0_n_0));
  LUT4 #(
    .INIT(16'h08B8)) 
    a_mul_b_i_92__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_92__0_n_0));
  LUT4 #(
    .INIT(16'h85D1)) 
    a_mul_b_i_93__0
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[0]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_93__0_n_0));
  LUT4 #(
    .INIT(16'hE2B7)) 
    a_mul_b_i_94__0
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_94__0_n_0));
  LUT4 #(
    .INIT(16'h00B0)) 
    a_mul_b_i_95
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[2]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_95_n_0));
  LUT4 #(
    .INIT(16'h3F98)) 
    a_mul_b_i_96__0
       (.I0(zeta_cnt_4[3]),
        .I1(zeta_cnt_4[0]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[1]),
        .O(zeta_4[1]));
  LUT4 #(
    .INIT(16'h086F)) 
    a_mul_b_i_97
       (.I0(zeta_cnt_4[0]),
        .I1(zeta_cnt_4[1]),
        .I2(zeta_cnt_4[2]),
        .I3(zeta_cnt_4[3]),
        .O(a_mul_b_i_97_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    switch_i_1__2
       (.I0(reset_IBUF),
        .I1(en_4),
        .I2(MEM_cnt_4[2]),
        .I3(MEM_cnt_4[0]),
        .I4(MEM_cnt_4[1]),
        .I5(switch_4),
        .O(switch_i_1__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(switch_reg_0),
        .D(switch_i_1__2_n_0),
        .Q(switch_4));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \zeta_cnt[0]_i_1__0 
       (.I0(zeta_cnt_4[0]),
        .I1(a_mul_b),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[1]_i_1 
       (.I0(\zeta_cnt_reg[4]_i_2_n_7 ),
        .I1(a_mul_b),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[2]_i_1 
       (.I0(\zeta_cnt_reg[4]_i_2_n_6 ),
        .I1(a_mul_b),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[3]_i_1 
       (.I0(\zeta_cnt_reg[4]_i_2_n_5 ),
        .I1(a_mul_b),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[4]_i_1 
       (.I0(\zeta_cnt_reg[4]_i_2_n_4 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[4]_i_3 
       (.I0(zeta_cnt_4[1]),
        .O(\zeta_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_4 
       (.I0(zeta_cnt_4[3]),
        .I1(\zeta_cnt_reg_n_0_[4] ),
        .O(\zeta_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_5 
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[3]),
        .O(\zeta_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_6 
       (.I0(zeta_cnt_4[1]),
        .I1(zeta_cnt_4[2]),
        .O(\zeta_cnt[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zeta_cnt[4]_i_7 
       (.I0(zeta_cnt_4[1]),
        .I1(a_mul_b),
        .O(\zeta_cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[5]_i_1 
       (.I0(\zeta_cnt_reg[7]_i_4_n_7 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[6]_i_1 
       (.I0(\zeta_cnt_reg[7]_i_4_n_6 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    \zeta_cnt[7]_i_1__2 
       (.I0(reset_IBUF),
        .I1(en_4),
        .I2(MEM_cnt_4[2]),
        .I3(MEM_cnt_4[0]),
        .I4(MEM_cnt_4[1]),
        .I5(zeta_cnt1),
        .O(\zeta_cnt[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[7]_i_2 
       (.I0(\zeta_cnt_reg[7]_i_4_n_5 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \zeta_cnt[7]_i_3 
       (.I0(MEM_clean),
        .I1(\zeta_cnt_reg_n_0_[5] ),
        .I2(\zeta_cnt_reg_n_0_[4] ),
        .I3(\zeta_cnt_reg_n_0_[7] ),
        .I4(\zeta_cnt_reg_n_0_[6] ),
        .I5(\zeta_cnt[7]_i_6_n_0 ),
        .O(zeta_cnt1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \zeta_cnt[7]_i_5 
       (.I0(MEM_cnt_4[2]),
        .I1(MEM_cnt_4[0]),
        .I2(MEM_cnt_4[1]),
        .O(MEM_clean));
  LUT5 #(
    .INIT(32'h00018000)) 
    \zeta_cnt[7]_i_6 
       (.I0(zeta_cnt_4[2]),
        .I1(zeta_cnt_4[3]),
        .I2(zeta_cnt_4[1]),
        .I3(zeta_cnt_4[0]),
        .I4(a_mul_b),
        .O(\zeta_cnt[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[7]_i_7 
       (.I0(\zeta_cnt_reg_n_0_[6] ),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .O(\zeta_cnt[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[7]_i_8 
       (.I0(\zeta_cnt_reg_n_0_[5] ),
        .I1(\zeta_cnt_reg_n_0_[6] ),
        .O(\zeta_cnt[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[7]_i_9 
       (.I0(\zeta_cnt_reg_n_0_[4] ),
        .I1(\zeta_cnt_reg_n_0_[5] ),
        .O(\zeta_cnt[7]_i_9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .D(\zeta_cnt[0]_i_1__0_n_0 ),
        .PRE(switch_reg_0),
        .Q(zeta_cnt_4[0]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .D(\zeta_cnt[1]_i_1_n_0 ),
        .PRE(switch_reg_0),
        .Q(zeta_cnt_4[1]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .D(\zeta_cnt[2]_i_1_n_0 ),
        .PRE(switch_reg_0),
        .Q(zeta_cnt_4[2]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .D(\zeta_cnt[3]_i_1_n_0 ),
        .PRE(switch_reg_0),
        .Q(zeta_cnt_4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .CLR(switch_reg_0),
        .D(\zeta_cnt[4]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[4]_i_2_n_0 ,\NLW_zeta_cnt_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(zeta_cnt_4[0]),
        .DI({zeta_cnt_4[3:1],\zeta_cnt[4]_i_3_n_0 }),
        .O({\zeta_cnt_reg[4]_i_2_n_4 ,\zeta_cnt_reg[4]_i_2_n_5 ,\zeta_cnt_reg[4]_i_2_n_6 ,\zeta_cnt_reg[4]_i_2_n_7 }),
        .S({\zeta_cnt[4]_i_4_n_0 ,\zeta_cnt[4]_i_5_n_0 ,\zeta_cnt[4]_i_6_n_0 ,\zeta_cnt[4]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .CLR(switch_reg_0),
        .D(\zeta_cnt[5]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .CLR(switch_reg_0),
        .D(\zeta_cnt[6]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[7]_i_1__2_n_0 ),
        .CLR(switch_reg_0),
        .D(\zeta_cnt[7]_i_2_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[7]_i_4 
       (.CI(\zeta_cnt_reg[4]_i_2_n_0 ),
        .CO(\NLW_zeta_cnt_reg[7]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\zeta_cnt_reg_n_0_[5] ,\zeta_cnt_reg_n_0_[4] }),
        .O({\NLW_zeta_cnt_reg[7]_i_4_O_UNCONNECTED [3],\zeta_cnt_reg[7]_i_4_n_5 ,\zeta_cnt_reg[7]_i_4_n_6 ,\zeta_cnt_reg[7]_i_4_n_7 }),
        .S({1'b0,\zeta_cnt[7]_i_7_n_0 ,\zeta_cnt[7]_i_8_n_0 ,\zeta_cnt[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized3
   (A,
    \cnt_reg[5] ,
    \cnt_reg[2] ,
    MEM_cnt_5,
    switch_5,
    \zeta_cnt_reg[0]_0 ,
    Q,
    \MEM_cnt[1]_i_2_0 ,
    curr_state,
    \MEM_cnt[1]_i_2_1 ,
    \MEM_cnt[1]_i_2_2 ,
    reset_IBUF,
    clk_IBUF_BUFG,
    \zeta_cnt_reg[15]_0 );
  output [22:0]A;
  output \cnt_reg[5] ;
  output \cnt_reg[2] ;
  output [1:0]MEM_cnt_5;
  output switch_5;
  input [0:0]\zeta_cnt_reg[0]_0 ;
  input [7:0]Q;
  input \MEM_cnt[1]_i_2_0 ;
  input curr_state;
  input \MEM_cnt[1]_i_2_1 ;
  input \MEM_cnt[1]_i_2_2 ;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input \zeta_cnt_reg[15]_0 ;

  wire [22:0]A;
  wire [22:0]\BU_5/mul_in_10 ;
  wire MEM_clean;
  wire \MEM_cnt[0]_i_1__0_n_0 ;
  wire \MEM_cnt[1]_i_1__0_n_0 ;
  wire \MEM_cnt[1]_i_2_0 ;
  wire \MEM_cnt[1]_i_2_1 ;
  wire \MEM_cnt[1]_i_2_2 ;
  wire \MEM_cnt[1]_i_3_n_0 ;
  wire \MEM_cnt[1]_i_4_n_0 ;
  wire \MEM_cnt[1]_i_5_n_0 ;
  wire \MEM_cnt[1]_i_6_n_0 ;
  wire \MEM_cnt[1]_i_7_n_0 ;
  wire [1:0]MEM_cnt_5;
  wire [7:0]Q;
  wire a_mul_b_i_51__2_n_0;
  wire a_mul_b_i_52__2_n_0;
  wire a_mul_b_i_53__1_n_0;
  wire a_mul_b_i_54__1_n_0;
  wire a_mul_b_i_55__1_n_0;
  wire a_mul_b_i_65__1_n_0;
  wire a_mul_b_i_66__0_n_0;
  wire a_mul_b_i_67_n_0;
  wire a_mul_b_i_68_n_0;
  wire a_mul_b_i_69__0_n_0;
  wire a_mul_b_i_70__1_n_0;
  wire a_mul_b_i_71__0_n_0;
  wire a_mul_b_i_72__1_n_0;
  wire a_mul_b_i_73__0_n_0;
  wire a_mul_b_i_74_n_0;
  wire a_mul_b_i_75_n_0;
  wire a_mul_b_i_76_n_0;
  wire a_mul_b_i_77__0_n_0;
  wire a_mul_b_i_78__1_n_0;
  wire a_mul_b_i_79__1_n_0;
  wire a_mul_b_i_80__0_n_0;
  wire a_mul_b_i_81_n_0;
  wire a_mul_b_i_82_n_0;
  wire a_mul_b_i_83_n_0;
  wire a_mul_b_i_84__0_n_0;
  wire a_mul_b_i_85__1_n_0;
  wire a_mul_b_i_86__1_n_0;
  wire clk_IBUF_BUFG;
  wire \cnt_reg[2] ;
  wire \cnt_reg[5] ;
  wire curr_state;
  wire en_5;
  wire g0_b13_rep_n_0;
  wire g0_b14_rep_n_0;
  wire g0_b15_rep_n_0;
  wire g0_b16_rep_n_0;
  wire g0_b17_rep_n_0;
  wire g0_b18_rep_n_0;
  wire g0_b19_rep_n_0;
  wire g0_b1_rep_n_0;
  wire g0_b20_rep_n_0;
  wire g0_b21_rep_n_0;
  wire g0_b22_rep_n_0;
  wire reset_IBUF;
  wire switch_5;
  wire switch_i_1__3_n_0;
  wire [22:0]zeta_5;
  wire zeta_cnt1;
  wire \zeta_cnt[0]_i_1__1_n_0 ;
  wire \zeta_cnt[10]_i_1_n_0 ;
  wire \zeta_cnt[11]_i_1_n_0 ;
  wire \zeta_cnt[12]_i_1_n_0 ;
  wire \zeta_cnt[12]_i_3_n_0 ;
  wire \zeta_cnt[12]_i_4_n_0 ;
  wire \zeta_cnt[12]_i_5_n_0 ;
  wire \zeta_cnt[12]_i_6_n_0 ;
  wire \zeta_cnt[13]_i_1_n_0 ;
  wire \zeta_cnt[14]_i_1_n_0 ;
  wire \zeta_cnt[15]_i_10_n_0 ;
  wire \zeta_cnt[15]_i_11_n_0 ;
  wire \zeta_cnt[15]_i_1__1_n_0 ;
  wire \zeta_cnt[15]_i_2_n_0 ;
  wire \zeta_cnt[15]_i_5_n_0 ;
  wire \zeta_cnt[15]_i_7_n_0 ;
  wire \zeta_cnt[15]_i_8_n_0 ;
  wire \zeta_cnt[15]_i_9_n_0 ;
  wire \zeta_cnt[1]_i_1__0_n_0 ;
  wire \zeta_cnt[2]_i_1__0_n_0 ;
  wire \zeta_cnt[3]_i_1__0_n_0 ;
  wire \zeta_cnt[4]_i_1__0_n_0 ;
  wire \zeta_cnt[4]_i_3__0_n_0 ;
  wire \zeta_cnt[4]_i_4__0_n_0 ;
  wire \zeta_cnt[4]_i_5__0_n_0 ;
  wire \zeta_cnt[4]_i_6__0_n_0 ;
  wire \zeta_cnt[4]_i_7__0_n_0 ;
  wire \zeta_cnt[5]_i_1__0_n_0 ;
  wire \zeta_cnt[6]_i_1__0_n_0 ;
  wire \zeta_cnt[7]_i_1_n_0 ;
  wire \zeta_cnt[8]_i_1_n_0 ;
  wire \zeta_cnt[8]_i_3_n_0 ;
  wire \zeta_cnt[8]_i_4_n_0 ;
  wire \zeta_cnt[8]_i_5_n_0 ;
  wire \zeta_cnt[8]_i_6_n_0 ;
  wire \zeta_cnt[9]_i_1_n_0 ;
  wire [4:0]zeta_cnt_5;
  wire [0:0]\zeta_cnt_reg[0]_0 ;
  wire \zeta_cnt_reg[12]_i_2_n_0 ;
  wire \zeta_cnt_reg[12]_i_2_n_4 ;
  wire \zeta_cnt_reg[12]_i_2_n_5 ;
  wire \zeta_cnt_reg[12]_i_2_n_6 ;
  wire \zeta_cnt_reg[12]_i_2_n_7 ;
  wire \zeta_cnt_reg[15]_0 ;
  wire \zeta_cnt_reg[15]_i_4_n_5 ;
  wire \zeta_cnt_reg[15]_i_4_n_6 ;
  wire \zeta_cnt_reg[15]_i_4_n_7 ;
  wire \zeta_cnt_reg[4]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[4]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[4]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[4]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[4]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[8]_i_2_n_0 ;
  wire \zeta_cnt_reg[8]_i_2_n_4 ;
  wire \zeta_cnt_reg[8]_i_2_n_5 ;
  wire \zeta_cnt_reg[8]_i_2_n_6 ;
  wire \zeta_cnt_reg[8]_i_2_n_7 ;
  wire \zeta_cnt_reg_n_0_[10] ;
  wire \zeta_cnt_reg_n_0_[11] ;
  wire \zeta_cnt_reg_n_0_[12] ;
  wire \zeta_cnt_reg_n_0_[13] ;
  wire \zeta_cnt_reg_n_0_[14] ;
  wire \zeta_cnt_reg_n_0_[15] ;
  wire \zeta_cnt_reg_n_0_[5] ;
  wire \zeta_cnt_reg_n_0_[6] ;
  wire \zeta_cnt_reg_n_0_[7] ;
  wire \zeta_cnt_reg_n_0_[8] ;
  wire \zeta_cnt_reg_n_0_[9] ;
  wire [3:0]NLW_a_mul_b_i_50__2_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_i_50__2_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_51__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_52__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_53__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_54__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_55__1_CO_UNCONNECTED;
  wire [2:0]\NLW_zeta_cnt_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_zeta_cnt_reg[15]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[8]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[0]_i_1__0 
       (.I0(en_5),
        .I1(MEM_cnt_5[0]),
        .O(\MEM_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE003F000000)) 
    \MEM_cnt[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(curr_state),
        .I4(Q[7]),
        .I5(\zeta_cnt_reg[0]_0 ),
        .O(\cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \MEM_cnt[1]_i_1__0 
       (.I0(MEM_cnt_5[0]),
        .I1(en_5),
        .I2(MEM_cnt_5[1]),
        .O(\MEM_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \MEM_cnt[1]_i_2 
       (.I0(\MEM_cnt[1]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\MEM_cnt[1]_i_4_n_0 ),
        .I5(\MEM_cnt[1]_i_5_n_0 ),
        .O(en_5));
  LUT6 #(
    .INIT(64'h0007FFFF00000000)) 
    \MEM_cnt[1]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\zeta_cnt_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[7]),
        .I5(\MEM_cnt[1]_i_2_0 ),
        .O(\MEM_cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \MEM_cnt[1]_i_4 
       (.I0(\cnt_reg[5] ),
        .I1(\MEM_cnt[1]_i_6_n_0 ),
        .I2(curr_state),
        .I3(\zeta_cnt_reg[0]_0 ),
        .I4(\MEM_cnt[1]_i_7_n_0 ),
        .I5(\MEM_cnt[1]_i_2_1 ),
        .O(\MEM_cnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02220000)) 
    \MEM_cnt[1]_i_5 
       (.I0(\cnt_reg[5] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\MEM_cnt[1]_i_2_2 ),
        .I5(\cnt_reg[2] ),
        .O(\MEM_cnt[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \MEM_cnt[1]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\MEM_cnt[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \MEM_cnt[1]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\MEM_cnt[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \MEM_cnt[2]_i_8 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(\cnt_reg[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\MEM_cnt[0]_i_1__0_n_0 ),
        .Q(MEM_cnt_5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\MEM_cnt[1]_i_1__0_n_0 ),
        .Q(MEM_cnt_5[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_18__3
       (.I0(\BU_5/mul_in_10 [22]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_5[22]),
        .O(A[22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_19__3
       (.I0(\BU_5/mul_in_10 [21]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_65__1_n_0),
        .O(A[21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_20__3
       (.I0(\BU_5/mul_in_10 [20]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_66__0_n_0),
        .O(A[20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_21__3
       (.I0(\BU_5/mul_in_10 [19]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_67_n_0),
        .O(A[19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_22__3
       (.I0(\BU_5/mul_in_10 [18]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_68_n_0),
        .O(A[18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_23__3
       (.I0(\BU_5/mul_in_10 [17]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_69__0_n_0),
        .O(A[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_24__3
       (.I0(\BU_5/mul_in_10 [16]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_70__1_n_0),
        .O(A[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_25__2
       (.I0(\BU_5/mul_in_10 [15]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_71__0_n_0),
        .O(A[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_26__3
       (.I0(\BU_5/mul_in_10 [14]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_72__1_n_0),
        .O(A[14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_27__3
       (.I0(\BU_5/mul_in_10 [13]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_73__0_n_0),
        .O(A[13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_28__3
       (.I0(\BU_5/mul_in_10 [12]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_74_n_0),
        .O(A[12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_29__3
       (.I0(\BU_5/mul_in_10 [11]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_75_n_0),
        .O(A[11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_30__3
       (.I0(\BU_5/mul_in_10 [10]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_76_n_0),
        .O(A[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_31__3
       (.I0(\BU_5/mul_in_10 [9]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_77__0_n_0),
        .O(A[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_32__3
       (.I0(\BU_5/mul_in_10 [8]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_78__1_n_0),
        .O(A[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_33__3
       (.I0(\BU_5/mul_in_10 [7]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_79__1_n_0),
        .O(A[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_34__3
       (.I0(\BU_5/mul_in_10 [6]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_80__0_n_0),
        .O(A[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_35__3
       (.I0(\BU_5/mul_in_10 [5]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_81_n_0),
        .O(A[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_36__3
       (.I0(\BU_5/mul_in_10 [4]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_82_n_0),
        .O(A[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_37__3
       (.I0(\BU_5/mul_in_10 [3]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_84__0_n_0),
        .O(A[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_38__3
       (.I0(\BU_5/mul_in_10 [2]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_85__1_n_0),
        .O(A[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_39__3
       (.I0(\BU_5/mul_in_10 [1]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_83_n_0),
        .O(A[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_40__3
       (.I0(\BU_5/mul_in_10 [0]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(a_mul_b_i_86__1_n_0),
        .O(A[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_50__2
       (.CI(a_mul_b_i_51__2_n_0),
        .CO(NLW_a_mul_b_i_50__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_65__1_n_0,a_mul_b_i_66__0_n_0}),
        .O({NLW_a_mul_b_i_50__2_O_UNCONNECTED[3],\BU_5/mul_in_10 [22:20]}),
        .S({1'b0,g0_b22_rep_n_0,g0_b21_rep_n_0,g0_b20_rep_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_51__2
       (.CI(a_mul_b_i_52__2_n_0),
        .CO({a_mul_b_i_51__2_n_0,NLW_a_mul_b_i_51__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_67_n_0,a_mul_b_i_68_n_0,a_mul_b_i_69__0_n_0,a_mul_b_i_70__1_n_0}),
        .O(\BU_5/mul_in_10 [19:16]),
        .S({g0_b19_rep_n_0,g0_b18_rep_n_0,g0_b17_rep_n_0,g0_b16_rep_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_52__2
       (.CI(a_mul_b_i_53__1_n_0),
        .CO({a_mul_b_i_52__2_n_0,NLW_a_mul_b_i_52__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_71__0_n_0,a_mul_b_i_72__1_n_0,a_mul_b_i_73__0_n_0,1'b0}),
        .O(\BU_5/mul_in_10 [15:12]),
        .S({g0_b15_rep_n_0,g0_b14_rep_n_0,g0_b13_rep_n_0,a_mul_b_i_74_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_53__1
       (.CI(a_mul_b_i_54__1_n_0),
        .CO({a_mul_b_i_53__1_n_0,NLW_a_mul_b_i_53__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_5/mul_in_10 [11:8]),
        .S({a_mul_b_i_75_n_0,a_mul_b_i_76_n_0,a_mul_b_i_77__0_n_0,a_mul_b_i_78__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_54__1
       (.CI(a_mul_b_i_55__1_n_0),
        .CO({a_mul_b_i_54__1_n_0,NLW_a_mul_b_i_54__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_5/mul_in_10 [7:4]),
        .S({a_mul_b_i_79__1_n_0,a_mul_b_i_80__0_n_0,a_mul_b_i_81_n_0,a_mul_b_i_82_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_55__1
       (.CI(1'b0),
        .CO({a_mul_b_i_55__1_n_0,NLW_a_mul_b_i_55__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_83_n_0,1'b0}),
        .O(\BU_5/mul_in_10 [3:0]),
        .S({a_mul_b_i_84__0_n_0,a_mul_b_i_85__1_n_0,g0_b1_rep_n_0,a_mul_b_i_86__1_n_0}));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hB6B0E523)) 
    g0_b0
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_86__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h8CC57F00)) 
    g0_b1
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_83_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hB19203B6)) 
    g0_b10
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_76_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h123CC5EF)) 
    g0_b11
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_75_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h7944A358)) 
    g0_b12
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_74_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF8BB3966)) 
    g0_b13
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_73__0_n_0));
  LUT5 #(
    .INIT(32'h0744C699)) 
    g0_b13_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b13_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h5BC137EA)) 
    g0_b14
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_72__1_n_0));
  LUT5 #(
    .INIT(32'hA43EC815)) 
    g0_b14_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b14_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hEC3D4B38)) 
    g0_b15
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_71__0_n_0));
  LUT5 #(
    .INIT(32'h13C2B4C7)) 
    g0_b15_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b15_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hB623AF73)) 
    g0_b16
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_70__1_n_0));
  LUT5 #(
    .INIT(32'h49DC508C)) 
    g0_b16_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b16_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hB659C4FE)) 
    g0_b17
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_69__0_n_0));
  LUT5 #(
    .INIT(32'h49A63B01)) 
    g0_b17_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b17_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h4FBEECFE)) 
    g0_b18
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_68_n_0));
  LUT5 #(
    .INIT(32'hB0411301)) 
    g0_b18_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b18_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h43E5E5B3)) 
    g0_b19
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_67_n_0));
  LUT5 #(
    .INIT(32'hBC1A1A4C)) 
    g0_b19_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b19_rep_n_0));
  LUT5 #(
    .INIT(32'h733A80FF)) 
    g0_b1_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b1_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hD62680A9)) 
    g0_b2
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_85__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h14E8AB2C)) 
    g0_b20
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_66__0_n_0));
  LUT5 #(
    .INIT(32'hEB1754D3)) 
    g0_b20_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b20_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hA58A3F98)) 
    g0_b21
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_65__1_n_0));
  LUT5 #(
    .INIT(32'h5A75C067)) 
    g0_b21_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b21_rep_n_0));
  LUT5 #(
    .INIT(32'h01EC2818)) 
    g0_b22
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(zeta_5[22]));
  LUT5 #(
    .INIT(32'h01EC2818)) 
    g0_b22_rep
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(g0_b22_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h8256F9E8)) 
    g0_b3
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_84__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6A6407A1)) 
    g0_b4
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_82_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h11E5B092)) 
    g0_b5
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_81_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h46CD9D27)) 
    g0_b6
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_80__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hEFEB9C1F)) 
    g0_b7
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_79__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h4BB7A0B8)) 
    g0_b8
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_78__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h204B3036)) 
    g0_b9
       (.I0(zeta_cnt_5[0]),
        .I1(zeta_cnt_5[1]),
        .I2(zeta_cnt_5[2]),
        .I3(zeta_cnt_5[3]),
        .I4(zeta_cnt_5[4]),
        .O(a_mul_b_i_77__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    switch_i_1__3
       (.I0(reset_IBUF),
        .I1(en_5),
        .I2(MEM_cnt_5[0]),
        .I3(MEM_cnt_5[1]),
        .I4(switch_5),
        .O(switch_i_1__3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(switch_i_1__3_n_0),
        .Q(switch_5));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \zeta_cnt[0]_i_1__1 
       (.I0(zeta_cnt_5[0]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[10]_i_1 
       (.I0(\zeta_cnt_reg[12]_i_2_n_6 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[11]_i_1 
       (.I0(\zeta_cnt_reg[12]_i_2_n_5 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[12]_i_1 
       (.I0(\zeta_cnt_reg[12]_i_2_n_4 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[12] ),
        .O(\zeta_cnt[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[10] ),
        .I1(\zeta_cnt_reg_n_0_[11] ),
        .O(\zeta_cnt[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[9] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .O(\zeta_cnt[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[8] ),
        .I1(\zeta_cnt_reg_n_0_[9] ),
        .O(\zeta_cnt[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[13]_i_1 
       (.I0(\zeta_cnt_reg[15]_i_4_n_7 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[14]_i_1 
       (.I0(\zeta_cnt_reg[15]_i_4_n_6 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[15]_i_10 
       (.I0(\zeta_cnt_reg_n_0_[12] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .O(\zeta_cnt[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zeta_cnt[15]_i_11 
       (.I0(\zeta_cnt_reg_n_0_[12] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .I2(\zeta_cnt_reg_n_0_[15] ),
        .I3(\zeta_cnt_reg_n_0_[14] ),
        .O(\zeta_cnt[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h88888000)) 
    \zeta_cnt[15]_i_1__1 
       (.I0(reset_IBUF),
        .I1(en_5),
        .I2(MEM_cnt_5[0]),
        .I3(MEM_cnt_5[1]),
        .I4(zeta_cnt1),
        .O(\zeta_cnt[15]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[15]_i_2 
       (.I0(\zeta_cnt_reg[15]_i_4_n_5 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \zeta_cnt[15]_i_3 
       (.I0(\zeta_cnt[15]_i_5_n_0 ),
        .I1(\zeta_cnt_reg_n_0_[5] ),
        .I2(\zeta_cnt_reg_n_0_[6] ),
        .I3(\zeta_cnt_reg_n_0_[7] ),
        .I4(MEM_clean),
        .I5(\zeta_cnt[15]_i_7_n_0 ),
        .O(zeta_cnt1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zeta_cnt[15]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .I2(\zeta_cnt_reg_n_0_[9] ),
        .I3(\zeta_cnt_reg_n_0_[8] ),
        .I4(\zeta_cnt[15]_i_11_n_0 ),
        .O(\zeta_cnt[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zeta_cnt[15]_i_6 
       (.I0(MEM_cnt_5[0]),
        .I1(MEM_cnt_5[1]),
        .O(MEM_clean));
  LUT6 #(
    .INIT(64'h0080000000000100)) 
    \zeta_cnt[15]_i_7 
       (.I0(zeta_cnt_5[3]),
        .I1(zeta_cnt_5[4]),
        .I2(zeta_cnt_5[0]),
        .I3(\zeta_cnt_reg[0]_0 ),
        .I4(zeta_cnt_5[2]),
        .I5(zeta_cnt_5[1]),
        .O(\zeta_cnt[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[15]_i_8 
       (.I0(\zeta_cnt_reg_n_0_[14] ),
        .I1(\zeta_cnt_reg_n_0_[15] ),
        .O(\zeta_cnt[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[15]_i_9 
       (.I0(\zeta_cnt_reg_n_0_[13] ),
        .I1(\zeta_cnt_reg_n_0_[14] ),
        .O(\zeta_cnt[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[1]_i_1__0 
       (.I0(\zeta_cnt_reg[4]_i_2__0_n_7 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[2]_i_1__0 
       (.I0(\zeta_cnt_reg[4]_i_2__0_n_6 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[3]_i_1__0 
       (.I0(\zeta_cnt_reg[4]_i_2__0_n_5 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \zeta_cnt[4]_i_1__0 
       (.I0(\zeta_cnt_reg[4]_i_2__0_n_4 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(zeta_cnt1),
        .O(\zeta_cnt[4]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[4]_i_3__0 
       (.I0(zeta_cnt_5[1]),
        .O(\zeta_cnt[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_4__0 
       (.I0(zeta_cnt_5[3]),
        .I1(zeta_cnt_5[4]),
        .O(\zeta_cnt[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_5__0 
       (.I0(zeta_cnt_5[2]),
        .I1(zeta_cnt_5[3]),
        .O(\zeta_cnt[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_6__0 
       (.I0(zeta_cnt_5[1]),
        .I1(zeta_cnt_5[2]),
        .O(\zeta_cnt[4]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zeta_cnt[4]_i_7__0 
       (.I0(zeta_cnt_5[1]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[5]_i_1__0 
       (.I0(\zeta_cnt_reg[8]_i_2_n_7 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[6]_i_1__0 
       (.I0(\zeta_cnt_reg[8]_i_2_n_6 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[7]_i_1 
       (.I0(\zeta_cnt_reg[8]_i_2_n_5 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[8]_i_1 
       (.I0(\zeta_cnt_reg[8]_i_2_n_4 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[7] ),
        .I1(\zeta_cnt_reg_n_0_[8] ),
        .O(\zeta_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[6] ),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .O(\zeta_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[5] ),
        .I1(\zeta_cnt_reg_n_0_[6] ),
        .O(\zeta_cnt[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_6 
       (.I0(zeta_cnt_5[4]),
        .I1(\zeta_cnt_reg_n_0_[5] ),
        .O(\zeta_cnt[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[9]_i_1 
       (.I0(\zeta_cnt_reg[12]_i_2_n_7 ),
        .I1(zeta_cnt1),
        .O(\zeta_cnt[9]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .D(\zeta_cnt[0]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[15]_0 ),
        .Q(zeta_cnt_5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[10]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[11]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[12]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[12]_i_2 
       (.CI(\zeta_cnt_reg[8]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[12]_i_2_n_0 ,\NLW_zeta_cnt_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[11] ,\zeta_cnt_reg_n_0_[10] ,\zeta_cnt_reg_n_0_[9] ,\zeta_cnt_reg_n_0_[8] }),
        .O({\zeta_cnt_reg[12]_i_2_n_4 ,\zeta_cnt_reg[12]_i_2_n_5 ,\zeta_cnt_reg[12]_i_2_n_6 ,\zeta_cnt_reg[12]_i_2_n_7 }),
        .S({\zeta_cnt[12]_i_3_n_0 ,\zeta_cnt[12]_i_4_n_0 ,\zeta_cnt[12]_i_5_n_0 ,\zeta_cnt[12]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[13]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[14]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[15]_i_2_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[15]_i_4 
       (.CI(\zeta_cnt_reg[12]_i_2_n_0 ),
        .CO(\NLW_zeta_cnt_reg[15]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\zeta_cnt_reg_n_0_[13] ,\zeta_cnt_reg_n_0_[12] }),
        .O({\NLW_zeta_cnt_reg[15]_i_4_O_UNCONNECTED [3],\zeta_cnt_reg[15]_i_4_n_5 ,\zeta_cnt_reg[15]_i_4_n_6 ,\zeta_cnt_reg[15]_i_4_n_7 }),
        .S({1'b0,\zeta_cnt[15]_i_8_n_0 ,\zeta_cnt[15]_i_9_n_0 ,\zeta_cnt[15]_i_10_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .D(\zeta_cnt[1]_i_1__0_n_0 ),
        .PRE(\zeta_cnt_reg[15]_0 ),
        .Q(zeta_cnt_5[1]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .D(\zeta_cnt[2]_i_1__0_n_0 ),
        .PRE(\zeta_cnt_reg[15]_0 ),
        .Q(zeta_cnt_5[2]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .D(\zeta_cnt[3]_i_1__0_n_0 ),
        .PRE(\zeta_cnt_reg[15]_0 ),
        .Q(zeta_cnt_5[3]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .D(\zeta_cnt[4]_i_1__0_n_0 ),
        .PRE(\zeta_cnt_reg[15]_0 ),
        .Q(zeta_cnt_5[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[4]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(zeta_cnt_5[0]),
        .DI({zeta_cnt_5[3:1],\zeta_cnt[4]_i_3__0_n_0 }),
        .O({\zeta_cnt_reg[4]_i_2__0_n_4 ,\zeta_cnt_reg[4]_i_2__0_n_5 ,\zeta_cnt_reg[4]_i_2__0_n_6 ,\zeta_cnt_reg[4]_i_2__0_n_7 }),
        .S({\zeta_cnt[4]_i_4__0_n_0 ,\zeta_cnt[4]_i_5__0_n_0 ,\zeta_cnt[4]_i_6__0_n_0 ,\zeta_cnt[4]_i_7__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[5]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[6]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[7]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[8]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[8]_i_2 
       (.CI(\zeta_cnt_reg[4]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[8]_i_2_n_0 ,\NLW_zeta_cnt_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[7] ,\zeta_cnt_reg_n_0_[6] ,\zeta_cnt_reg_n_0_[5] ,zeta_cnt_5[4]}),
        .O({\zeta_cnt_reg[8]_i_2_n_4 ,\zeta_cnt_reg[8]_i_2_n_5 ,\zeta_cnt_reg[8]_i_2_n_6 ,\zeta_cnt_reg[8]_i_2_n_7 }),
        .S({\zeta_cnt[8]_i_3_n_0 ,\zeta_cnt[8]_i_4_n_0 ,\zeta_cnt[8]_i_5_n_0 ,\zeta_cnt[8]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[15]_i_1__1_n_0 ),
        .CLR(\zeta_cnt_reg[15]_0 ),
        .D(\zeta_cnt[9]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized4
   (A,
    MEM_cnt_6,
    switch_6,
    \zeta_cnt_reg[1]_0 ,
    switch_reg_0,
    switch_reg_1,
    Q,
    \MEM_cnt[0]_i_2_0 ,
    curr_state,
    reset_IBUF,
    clk_IBUF_BUFG,
    \zeta_cnt_reg[31]_0 );
  output [22:0]A;
  output MEM_cnt_6;
  output switch_6;
  input [0:0]\zeta_cnt_reg[1]_0 ;
  input switch_reg_0;
  input switch_reg_1;
  input [7:0]Q;
  input \MEM_cnt[0]_i_2_0 ;
  input curr_state;
  input reset_IBUF;
  input clk_IBUF_BUFG;
  input \zeta_cnt_reg[31]_0 ;

  wire [22:0]A;
  wire [22:0]\BU_6/mul_in_10 ;
  wire \MEM_cnt[0]_i_1__1_n_0 ;
  wire \MEM_cnt[0]_i_2_0 ;
  wire \MEM_cnt[0]_i_4_n_0 ;
  wire \MEM_cnt[0]_i_5_n_0 ;
  wire \MEM_cnt[0]_i_6_n_0 ;
  wire \MEM_cnt[0]_i_7_n_0 ;
  wire MEM_cnt_6;
  wire [7:0]Q;
  wire a_mul_b_i_51__3_n_0;
  wire a_mul_b_i_52__3_n_0;
  wire a_mul_b_i_53__2_n_0;
  wire a_mul_b_i_54__2_n_0;
  wire a_mul_b_i_55__2_n_0;
  wire a_mul_b_i_65__2_n_0;
  wire a_mul_b_i_66__1_n_0;
  wire a_mul_b_i_67__0_n_0;
  wire a_mul_b_i_68__0_n_0;
  wire a_mul_b_i_69__1_n_0;
  wire a_mul_b_i_70__2_n_0;
  wire a_mul_b_i_71__1_n_0;
  wire a_mul_b_i_72__2_n_0;
  wire a_mul_b_i_73__1_n_0;
  wire a_mul_b_i_74__0_n_0;
  wire a_mul_b_i_75__0_n_0;
  wire a_mul_b_i_76__0_n_0;
  wire a_mul_b_i_77__1_n_0;
  wire a_mul_b_i_78__2_n_0;
  wire a_mul_b_i_79__2_n_0;
  wire a_mul_b_i_80__1_n_0;
  wire a_mul_b_i_81__0_n_0;
  wire a_mul_b_i_82__0_n_0;
  wire a_mul_b_i_83__0_n_0;
  wire a_mul_b_i_84__1_n_0;
  wire a_mul_b_i_85__2_n_0;
  wire a_mul_b_i_86__2_n_0;
  wire clk_IBUF_BUFG;
  wire curr_state;
  wire en_6;
  wire g0_b13__0_rep_n_0;
  wire g0_b14__0_rep_n_0;
  wire g0_b15__0_rep_n_0;
  wire g0_b16__0_rep_n_0;
  wire g0_b17__0_rep_n_0;
  wire g0_b18__0_rep_n_0;
  wire g0_b19__0_rep_n_0;
  wire g0_b1__0_rep_n_0;
  wire g0_b20__0_rep_n_0;
  wire g0_b21__0_rep_n_0;
  wire g0_b22__0_rep_n_0;
  wire reset_IBUF;
  wire switch_6;
  wire switch_i_1__4_n_0;
  wire switch_reg_0;
  wire switch_reg_1;
  wire [22:0]zeta_6;
  wire \zeta_cnt[0]_i_1__2_n_0 ;
  wire \zeta_cnt[10]_i_1__0_n_0 ;
  wire \zeta_cnt[11]_i_1__0_n_0 ;
  wire \zeta_cnt[12]_i_1__0_n_0 ;
  wire \zeta_cnt[12]_i_3__0_n_0 ;
  wire \zeta_cnt[12]_i_4__0_n_0 ;
  wire \zeta_cnt[12]_i_5__0_n_0 ;
  wire \zeta_cnt[12]_i_6__0_n_0 ;
  wire \zeta_cnt[13]_i_1__0_n_0 ;
  wire \zeta_cnt[14]_i_1__0_n_0 ;
  wire \zeta_cnt[15]_i_1_n_0 ;
  wire \zeta_cnt[16]_i_1_n_0 ;
  wire \zeta_cnt[16]_i_3_n_0 ;
  wire \zeta_cnt[16]_i_4_n_0 ;
  wire \zeta_cnt[16]_i_5_n_0 ;
  wire \zeta_cnt[16]_i_6_n_0 ;
  wire \zeta_cnt[17]_i_1_n_0 ;
  wire \zeta_cnt[18]_i_1_n_0 ;
  wire \zeta_cnt[19]_i_1_n_0 ;
  wire \zeta_cnt[1]_i_1__1_n_0 ;
  wire \zeta_cnt[20]_i_1_n_0 ;
  wire \zeta_cnt[20]_i_3_n_0 ;
  wire \zeta_cnt[20]_i_4_n_0 ;
  wire \zeta_cnt[20]_i_5_n_0 ;
  wire \zeta_cnt[20]_i_6_n_0 ;
  wire \zeta_cnt[21]_i_1_n_0 ;
  wire \zeta_cnt[22]_i_1_n_0 ;
  wire \zeta_cnt[23]_i_1_n_0 ;
  wire \zeta_cnt[24]_i_1_n_0 ;
  wire \zeta_cnt[24]_i_3_n_0 ;
  wire \zeta_cnt[24]_i_4_n_0 ;
  wire \zeta_cnt[24]_i_5_n_0 ;
  wire \zeta_cnt[24]_i_6_n_0 ;
  wire \zeta_cnt[25]_i_1_n_0 ;
  wire \zeta_cnt[26]_i_1_n_0 ;
  wire \zeta_cnt[27]_i_1_n_0 ;
  wire \zeta_cnt[28]_i_1_n_0 ;
  wire \zeta_cnt[28]_i_3_n_0 ;
  wire \zeta_cnt[28]_i_4_n_0 ;
  wire \zeta_cnt[28]_i_5_n_0 ;
  wire \zeta_cnt[28]_i_6_n_0 ;
  wire \zeta_cnt[29]_i_1_n_0 ;
  wire \zeta_cnt[2]_i_1__1_n_0 ;
  wire \zeta_cnt[30]_i_1_n_0 ;
  wire \zeta_cnt[31]_i_10_n_0 ;
  wire \zeta_cnt[31]_i_11_n_0 ;
  wire \zeta_cnt[31]_i_12_n_0 ;
  wire \zeta_cnt[31]_i_13_n_0 ;
  wire \zeta_cnt[31]_i_14_n_0 ;
  wire \zeta_cnt[31]_i_15_n_0 ;
  wire \zeta_cnt[31]_i_16_n_0 ;
  wire \zeta_cnt[31]_i_1_n_0 ;
  wire \zeta_cnt[31]_i_2_n_0 ;
  wire \zeta_cnt[31]_i_4_n_0 ;
  wire \zeta_cnt[31]_i_5_n_0 ;
  wire \zeta_cnt[31]_i_6_n_0 ;
  wire \zeta_cnt[31]_i_7_n_0 ;
  wire \zeta_cnt[31]_i_9_n_0 ;
  wire \zeta_cnt[3]_i_1__1_n_0 ;
  wire \zeta_cnt[4]_i_1__1_n_0 ;
  wire \zeta_cnt[4]_i_3__1_n_0 ;
  wire \zeta_cnt[4]_i_4__1_n_0 ;
  wire \zeta_cnt[4]_i_5__1_n_0 ;
  wire \zeta_cnt[4]_i_6__1_n_0 ;
  wire \zeta_cnt[4]_i_7__1_n_0 ;
  wire \zeta_cnt[5]_i_1__1_n_0 ;
  wire \zeta_cnt[6]_i_1__1_n_0 ;
  wire \zeta_cnt[7]_i_1__0_n_0 ;
  wire \zeta_cnt[8]_i_1__0_n_0 ;
  wire \zeta_cnt[8]_i_3__0_n_0 ;
  wire \zeta_cnt[8]_i_4__0_n_0 ;
  wire \zeta_cnt[8]_i_5__0_n_0 ;
  wire \zeta_cnt[8]_i_6__0_n_0 ;
  wire \zeta_cnt[9]_i_1__0_n_0 ;
  wire [5:0]zeta_cnt_6;
  wire \zeta_cnt_reg[12]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[12]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[12]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[12]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[12]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[16]_i_2_n_0 ;
  wire \zeta_cnt_reg[16]_i_2_n_4 ;
  wire \zeta_cnt_reg[16]_i_2_n_5 ;
  wire \zeta_cnt_reg[16]_i_2_n_6 ;
  wire \zeta_cnt_reg[16]_i_2_n_7 ;
  wire [0:0]\zeta_cnt_reg[1]_0 ;
  wire \zeta_cnt_reg[20]_i_2_n_0 ;
  wire \zeta_cnt_reg[20]_i_2_n_4 ;
  wire \zeta_cnt_reg[20]_i_2_n_5 ;
  wire \zeta_cnt_reg[20]_i_2_n_6 ;
  wire \zeta_cnt_reg[20]_i_2_n_7 ;
  wire \zeta_cnt_reg[24]_i_2_n_0 ;
  wire \zeta_cnt_reg[24]_i_2_n_4 ;
  wire \zeta_cnt_reg[24]_i_2_n_5 ;
  wire \zeta_cnt_reg[24]_i_2_n_6 ;
  wire \zeta_cnt_reg[24]_i_2_n_7 ;
  wire \zeta_cnt_reg[28]_i_2_n_0 ;
  wire \zeta_cnt_reg[28]_i_2_n_4 ;
  wire \zeta_cnt_reg[28]_i_2_n_5 ;
  wire \zeta_cnt_reg[28]_i_2_n_6 ;
  wire \zeta_cnt_reg[28]_i_2_n_7 ;
  wire \zeta_cnt_reg[31]_0 ;
  wire \zeta_cnt_reg[31]_i_3_n_5 ;
  wire \zeta_cnt_reg[31]_i_3_n_6 ;
  wire \zeta_cnt_reg[31]_i_3_n_7 ;
  wire \zeta_cnt_reg[31]_i_8_n_0 ;
  wire \zeta_cnt_reg[4]_i_2__1_n_0 ;
  wire \zeta_cnt_reg[4]_i_2__1_n_4 ;
  wire \zeta_cnt_reg[4]_i_2__1_n_5 ;
  wire \zeta_cnt_reg[4]_i_2__1_n_6 ;
  wire \zeta_cnt_reg[4]_i_2__1_n_7 ;
  wire \zeta_cnt_reg[8]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[8]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[8]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[8]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[8]_i_2__0_n_7 ;
  wire \zeta_cnt_reg_n_0_[10] ;
  wire \zeta_cnt_reg_n_0_[11] ;
  wire \zeta_cnt_reg_n_0_[12] ;
  wire \zeta_cnt_reg_n_0_[13] ;
  wire \zeta_cnt_reg_n_0_[14] ;
  wire \zeta_cnt_reg_n_0_[15] ;
  wire \zeta_cnt_reg_n_0_[16] ;
  wire \zeta_cnt_reg_n_0_[17] ;
  wire \zeta_cnt_reg_n_0_[18] ;
  wire \zeta_cnt_reg_n_0_[19] ;
  wire \zeta_cnt_reg_n_0_[20] ;
  wire \zeta_cnt_reg_n_0_[21] ;
  wire \zeta_cnt_reg_n_0_[22] ;
  wire \zeta_cnt_reg_n_0_[23] ;
  wire \zeta_cnt_reg_n_0_[24] ;
  wire \zeta_cnt_reg_n_0_[25] ;
  wire \zeta_cnt_reg_n_0_[26] ;
  wire \zeta_cnt_reg_n_0_[27] ;
  wire \zeta_cnt_reg_n_0_[28] ;
  wire \zeta_cnt_reg_n_0_[29] ;
  wire \zeta_cnt_reg_n_0_[30] ;
  wire \zeta_cnt_reg_n_0_[31] ;
  wire \zeta_cnt_reg_n_0_[6] ;
  wire \zeta_cnt_reg_n_0_[7] ;
  wire \zeta_cnt_reg_n_0_[8] ;
  wire \zeta_cnt_reg_n_0_[9] ;
  wire [3:0]NLW_a_mul_b_i_50__3_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_i_50__3_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_51__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_52__3_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_53__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_54__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_55__2_CO_UNCONNECTED;
  wire [2:0]\NLW_zeta_cnt_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_zeta_cnt_reg[31]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[8]_i_2__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MEM_cnt[0]_i_1__1 
       (.I0(en_6),
        .I1(MEM_cnt_6),
        .O(\MEM_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \MEM_cnt[0]_i_2 
       (.I0(switch_reg_0),
        .I1(\MEM_cnt[0]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[1]_0 ),
        .I3(switch_reg_1),
        .I4(Q[2]),
        .I5(\MEM_cnt[0]_i_5_n_0 ),
        .O(en_6));
  LUT6 #(
    .INIT(64'hFF00E0000000A000)) 
    \MEM_cnt[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\zeta_cnt_reg[1]_0 ),
        .I3(curr_state),
        .I4(Q[7]),
        .I5(\MEM_cnt[0]_i_6_n_0 ),
        .O(\MEM_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \MEM_cnt[0]_i_5 
       (.I0(\MEM_cnt[0]_i_7_n_0 ),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\MEM_cnt[0]_i_2_0 ),
        .O(\MEM_cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \MEM_cnt[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\MEM_cnt[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01FF000000000000)) 
    \MEM_cnt[0]_i_7 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(curr_state),
        .O(\MEM_cnt[0]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \MEM_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\MEM_cnt[0]_i_1__1_n_0 ),
        .Q(MEM_cnt_6));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_18__4
       (.I0(\BU_6/mul_in_10 [22]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(zeta_6[22]),
        .O(A[22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_19__4
       (.I0(\BU_6/mul_in_10 [21]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_65__2_n_0),
        .O(A[21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_20__4
       (.I0(\BU_6/mul_in_10 [20]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_66__1_n_0),
        .O(A[20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_21__4
       (.I0(\BU_6/mul_in_10 [19]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_67__0_n_0),
        .O(A[19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_22__4
       (.I0(\BU_6/mul_in_10 [18]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_68__0_n_0),
        .O(A[18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_23__4
       (.I0(\BU_6/mul_in_10 [17]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_69__1_n_0),
        .O(A[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_24__4
       (.I0(\BU_6/mul_in_10 [16]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_70__2_n_0),
        .O(A[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_25__3
       (.I0(\BU_6/mul_in_10 [15]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_71__1_n_0),
        .O(A[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_26__4
       (.I0(\BU_6/mul_in_10 [14]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_72__2_n_0),
        .O(A[14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_27__4
       (.I0(\BU_6/mul_in_10 [13]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_73__1_n_0),
        .O(A[13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_28__4
       (.I0(\BU_6/mul_in_10 [12]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_74__0_n_0),
        .O(A[12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_29__4
       (.I0(\BU_6/mul_in_10 [11]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_75__0_n_0),
        .O(A[11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_30__4
       (.I0(\BU_6/mul_in_10 [10]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_76__0_n_0),
        .O(A[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_31__4
       (.I0(\BU_6/mul_in_10 [9]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_77__1_n_0),
        .O(A[9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_32__4
       (.I0(\BU_6/mul_in_10 [8]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_78__2_n_0),
        .O(A[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_33__4
       (.I0(\BU_6/mul_in_10 [7]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_79__2_n_0),
        .O(A[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_34__4
       (.I0(\BU_6/mul_in_10 [6]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_80__1_n_0),
        .O(A[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_35__4
       (.I0(\BU_6/mul_in_10 [5]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_81__0_n_0),
        .O(A[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_36__4
       (.I0(\BU_6/mul_in_10 [4]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_82__0_n_0),
        .O(A[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_37__4
       (.I0(\BU_6/mul_in_10 [3]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_84__1_n_0),
        .O(A[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_38__4
       (.I0(\BU_6/mul_in_10 [2]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_85__2_n_0),
        .O(A[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_39__4
       (.I0(\BU_6/mul_in_10 [1]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_83__0_n_0),
        .O(A[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    a_mul_b_i_40__4
       (.I0(\BU_6/mul_in_10 [0]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .I2(a_mul_b_i_86__2_n_0),
        .O(A[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_50__3
       (.CI(a_mul_b_i_51__3_n_0),
        .CO(NLW_a_mul_b_i_50__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_65__2_n_0,a_mul_b_i_66__1_n_0}),
        .O({NLW_a_mul_b_i_50__3_O_UNCONNECTED[3],\BU_6/mul_in_10 [22:20]}),
        .S({1'b0,g0_b22__0_rep_n_0,g0_b21__0_rep_n_0,g0_b20__0_rep_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_51__3
       (.CI(a_mul_b_i_52__3_n_0),
        .CO({a_mul_b_i_51__3_n_0,NLW_a_mul_b_i_51__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_67__0_n_0,a_mul_b_i_68__0_n_0,a_mul_b_i_69__1_n_0,a_mul_b_i_70__2_n_0}),
        .O(\BU_6/mul_in_10 [19:16]),
        .S({g0_b19__0_rep_n_0,g0_b18__0_rep_n_0,g0_b17__0_rep_n_0,g0_b16__0_rep_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_52__3
       (.CI(a_mul_b_i_53__2_n_0),
        .CO({a_mul_b_i_52__3_n_0,NLW_a_mul_b_i_52__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_71__1_n_0,a_mul_b_i_72__2_n_0,a_mul_b_i_73__1_n_0,1'b0}),
        .O(\BU_6/mul_in_10 [15:12]),
        .S({g0_b15__0_rep_n_0,g0_b14__0_rep_n_0,g0_b13__0_rep_n_0,a_mul_b_i_74__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_53__2
       (.CI(a_mul_b_i_54__2_n_0),
        .CO({a_mul_b_i_53__2_n_0,NLW_a_mul_b_i_53__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_6/mul_in_10 [11:8]),
        .S({a_mul_b_i_75__0_n_0,a_mul_b_i_76__0_n_0,a_mul_b_i_77__1_n_0,a_mul_b_i_78__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_54__2
       (.CI(a_mul_b_i_55__2_n_0),
        .CO({a_mul_b_i_54__2_n_0,NLW_a_mul_b_i_54__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_6/mul_in_10 [7:4]),
        .S({a_mul_b_i_79__2_n_0,a_mul_b_i_80__1_n_0,a_mul_b_i_81__0_n_0,a_mul_b_i_82__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_55__2
       (.CI(1'b0),
        .CO({a_mul_b_i_55__2_n_0,NLW_a_mul_b_i_55__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_83__0_n_0,1'b0}),
        .O(\BU_6/mul_in_10 [3:0]),
        .S({a_mul_b_i_84__1_n_0,a_mul_b_i_85__2_n_0,g0_b1__0_rep_n_0,a_mul_b_i_86__2_n_0}));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h39F7FCBD07F5AF34)) 
    g0_b0__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_86__2_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h396D3C5EC041E7A5)) 
    g0_b10__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_76__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h091745952E65DEB9)) 
    g0_b11__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_75__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h24627377430C190D)) 
    g0_b12__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_74__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hB3A217E36D672518)) 
    g0_b13__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_73__1_n_0));
  LUT6 #(
    .INIT(64'h4C5DE81C9298DAE7)) 
    g0_b13__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b13__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF0037271AA7C0CE4)) 
    g0_b14__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_72__2_n_0));
  LUT6 #(
    .INIT(64'h0FFC8D8E5583F31B)) 
    g0_b14__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b14__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0528AC7E5D13A142)) 
    g0_b15__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_71__1_n_0));
  LUT6 #(
    .INIT(64'hFAD75381A2EC5EBD)) 
    g0_b15__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b15__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hA295446157A87369)) 
    g0_b16__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_70__2_n_0));
  LUT6 #(
    .INIT(64'h5D6ABB9EA8578C96)) 
    g0_b16__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b16__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h51CF6A7981C40C40)) 
    g0_b17__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_69__1_n_0));
  LUT6 #(
    .INIT(64'hAE3095867E3BF3BF)) 
    g0_b17__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b17__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAAB499A7B32C30CA)) 
    g0_b18__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_68__0_n_0));
  LUT6 #(
    .INIT(64'h554B66584CD3CF35)) 
    g0_b18__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b18__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h316B8230A17F2946)) 
    g0_b19__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hCE947DCF5E80D6B9)) 
    g0_b19__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b19__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h23197C45996AE9D7)) 
    g0_b1__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_83__0_n_0));
  LUT6 #(
    .INIT(64'hDCE683BA66951628)) 
    g0_b1__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b1__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h35346F606BE25921)) 
    g0_b20__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_66__1_n_0));
  LUT6 #(
    .INIT(64'hCACB909F941DA6DE)) 
    g0_b20__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b20__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hDD1B08AF7FAF2E66)) 
    g0_b21__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_65__2_n_0));
  LUT6 #(
    .INIT(64'h22E4F7508050D199)) 
    g0_b21__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b21__0_rep_n_0));
  LUT6 #(
    .INIT(64'h7ADA21ED4B9868E4)) 
    g0_b22__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(zeta_6[22]));
  LUT6 #(
    .INIT(64'h7ADA21ED4B9868E4)) 
    g0_b22__0_rep
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(g0_b22__0_rep_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCA11D3CC9BAF9467)) 
    g0_b2__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_85__2_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h24F711C64E814FC5)) 
    g0_b3__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_84__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h41E59E032F498478)) 
    g0_b4__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_82__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h4F2C2755EAB3BA10)) 
    g0_b5__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_81__0_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h25679082629DB506)) 
    g0_b6__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_80__1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hB6DA3CBAD0830294)) 
    g0_b7__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_79__2_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hC5F1FB3BDD78AF6A)) 
    g0_b8__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_78__2_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h004EF1EBC70B7594)) 
    g0_b9__0
       (.I0(zeta_cnt_6[0]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[2]),
        .I3(zeta_cnt_6[3]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(a_mul_b_i_77__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    switch_i_1__4
       (.I0(reset_IBUF),
        .I1(en_6),
        .I2(MEM_cnt_6),
        .I3(switch_6),
        .O(switch_i_1__4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(switch_i_1__4_n_0),
        .Q(switch_6));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[0]_i_1__2 
       (.I0(zeta_cnt_6[0]),
        .O(\zeta_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[10]_i_1__0 
       (.I0(\zeta_cnt_reg[12]_i_2__0_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[11]_i_1__0 
       (.I0(\zeta_cnt_reg[12]_i_2__0_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[12]_i_1__0 
       (.I0(\zeta_cnt_reg[12]_i_2__0_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[12]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[12] ),
        .O(\zeta_cnt[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[10] ),
        .I1(\zeta_cnt_reg_n_0_[11] ),
        .O(\zeta_cnt[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_5__0 
       (.I0(\zeta_cnt_reg_n_0_[9] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .O(\zeta_cnt[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_6__0 
       (.I0(\zeta_cnt_reg_n_0_[8] ),
        .I1(\zeta_cnt_reg_n_0_[9] ),
        .O(\zeta_cnt[12]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[13]_i_1__0 
       (.I0(\zeta_cnt_reg[16]_i_2_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[14]_i_1__0 
       (.I0(\zeta_cnt_reg[16]_i_2_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[15]_i_1 
       (.I0(\zeta_cnt_reg[16]_i_2_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[16]_i_1 
       (.I0(\zeta_cnt_reg[16]_i_2_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[15] ),
        .I1(\zeta_cnt_reg_n_0_[16] ),
        .O(\zeta_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[14] ),
        .I1(\zeta_cnt_reg_n_0_[15] ),
        .O(\zeta_cnt[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[13] ),
        .I1(\zeta_cnt_reg_n_0_[14] ),
        .O(\zeta_cnt[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[12] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .O(\zeta_cnt[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[17]_i_1 
       (.I0(\zeta_cnt_reg[20]_i_2_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[18]_i_1 
       (.I0(\zeta_cnt_reg[20]_i_2_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[19]_i_1 
       (.I0(\zeta_cnt_reg[20]_i_2_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zeta_cnt[1]_i_1__1 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[4]_i_2__1_n_7 ),
        .O(\zeta_cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[20]_i_1 
       (.I0(\zeta_cnt_reg[20]_i_2_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[19] ),
        .I1(\zeta_cnt_reg_n_0_[20] ),
        .O(\zeta_cnt[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[18] ),
        .I1(\zeta_cnt_reg_n_0_[19] ),
        .O(\zeta_cnt[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[17] ),
        .I1(\zeta_cnt_reg_n_0_[18] ),
        .O(\zeta_cnt[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[16] ),
        .I1(\zeta_cnt_reg_n_0_[17] ),
        .O(\zeta_cnt[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[21]_i_1 
       (.I0(\zeta_cnt_reg[24]_i_2_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[22]_i_1 
       (.I0(\zeta_cnt_reg[24]_i_2_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[23]_i_1 
       (.I0(\zeta_cnt_reg[24]_i_2_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[24]_i_1 
       (.I0(\zeta_cnt_reg[24]_i_2_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[23] ),
        .I1(\zeta_cnt_reg_n_0_[24] ),
        .O(\zeta_cnt[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[22] ),
        .I1(\zeta_cnt_reg_n_0_[23] ),
        .O(\zeta_cnt[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[21] ),
        .I1(\zeta_cnt_reg_n_0_[22] ),
        .O(\zeta_cnt[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[20] ),
        .I1(\zeta_cnt_reg_n_0_[21] ),
        .O(\zeta_cnt[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[25]_i_1 
       (.I0(\zeta_cnt_reg[28]_i_2_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[26]_i_1 
       (.I0(\zeta_cnt_reg[28]_i_2_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[27]_i_1 
       (.I0(\zeta_cnt_reg[28]_i_2_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[28]_i_1 
       (.I0(\zeta_cnt_reg[28]_i_2_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[27] ),
        .I1(\zeta_cnt_reg_n_0_[28] ),
        .O(\zeta_cnt[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[26] ),
        .I1(\zeta_cnt_reg_n_0_[27] ),
        .O(\zeta_cnt[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[25] ),
        .I1(\zeta_cnt_reg_n_0_[26] ),
        .O(\zeta_cnt[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[24] ),
        .I1(\zeta_cnt_reg_n_0_[25] ),
        .O(\zeta_cnt[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[29]_i_1 
       (.I0(\zeta_cnt_reg[31]_i_3_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zeta_cnt[2]_i_1__1 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[4]_i_2__1_n_6 ),
        .O(\zeta_cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[30]_i_1 
       (.I0(\zeta_cnt_reg[31]_i_3_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zeta_cnt[31]_i_1 
       (.I0(reset_IBUF),
        .I1(en_6),
        .I2(MEM_cnt_6),
        .O(\zeta_cnt[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \zeta_cnt[31]_i_10 
       (.I0(\zeta_cnt_reg_n_0_[24] ),
        .I1(MEM_cnt_6),
        .I2(\zeta_cnt_reg_n_0_[8] ),
        .I3(\zeta_cnt_reg_n_0_[21] ),
        .I4(\zeta_cnt[31]_i_15_n_0 ),
        .O(\zeta_cnt[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \zeta_cnt[31]_i_11 
       (.I0(zeta_cnt_6[2]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[3]),
        .I3(zeta_cnt_6[0]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(\zeta_cnt[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \zeta_cnt[31]_i_12 
       (.I0(zeta_cnt_6[2]),
        .I1(zeta_cnt_6[1]),
        .I2(zeta_cnt_6[3]),
        .I3(zeta_cnt_6[0]),
        .I4(zeta_cnt_6[4]),
        .I5(zeta_cnt_6[5]),
        .O(\zeta_cnt[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zeta_cnt[31]_i_13 
       (.I0(\zeta_cnt_reg_n_0_[31] ),
        .I1(\zeta_cnt_reg_n_0_[30] ),
        .I2(\zeta_cnt_reg_n_0_[29] ),
        .I3(\zeta_cnt_reg_n_0_[16] ),
        .O(\zeta_cnt[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zeta_cnt[31]_i_14 
       (.I0(\zeta_cnt_reg_n_0_[7] ),
        .I1(\zeta_cnt_reg_n_0_[18] ),
        .I2(\zeta_cnt_reg_n_0_[17] ),
        .I3(\zeta_cnt_reg_n_0_[26] ),
        .I4(\zeta_cnt[31]_i_16_n_0 ),
        .O(\zeta_cnt[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zeta_cnt[31]_i_15 
       (.I0(\zeta_cnt_reg_n_0_[25] ),
        .I1(\zeta_cnt_reg_n_0_[11] ),
        .I2(\zeta_cnt_reg_n_0_[27] ),
        .I3(\zeta_cnt_reg_n_0_[23] ),
        .O(\zeta_cnt[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zeta_cnt[31]_i_16 
       (.I0(\zeta_cnt_reg_n_0_[20] ),
        .I1(\zeta_cnt_reg_n_0_[14] ),
        .I2(\zeta_cnt_reg_n_0_[28] ),
        .I3(\zeta_cnt_reg_n_0_[22] ),
        .O(\zeta_cnt[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[31]_i_2 
       (.I0(\zeta_cnt_reg[31]_i_3_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \zeta_cnt[31]_i_4 
       (.I0(\zeta_cnt_reg[31]_i_8_n_0 ),
        .I1(\zeta_cnt[31]_i_9_n_0 ),
        .I2(\zeta_cnt_reg_n_0_[9] ),
        .I3(\zeta_cnt_reg_n_0_[13] ),
        .I4(\zeta_cnt_reg_n_0_[15] ),
        .I5(\zeta_cnt[31]_i_10_n_0 ),
        .O(\zeta_cnt[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[31]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[30] ),
        .I1(\zeta_cnt_reg_n_0_[31] ),
        .O(\zeta_cnt[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[31]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[29] ),
        .I1(\zeta_cnt_reg_n_0_[30] ),
        .O(\zeta_cnt[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[31]_i_7 
       (.I0(\zeta_cnt_reg_n_0_[28] ),
        .I1(\zeta_cnt_reg_n_0_[29] ),
        .O(\zeta_cnt[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zeta_cnt[31]_i_9 
       (.I0(\zeta_cnt[31]_i_13_n_0 ),
        .I1(\zeta_cnt_reg_n_0_[19] ),
        .I2(\zeta_cnt_reg_n_0_[6] ),
        .I3(\zeta_cnt_reg_n_0_[12] ),
        .I4(\zeta_cnt_reg_n_0_[10] ),
        .I5(\zeta_cnt[31]_i_14_n_0 ),
        .O(\zeta_cnt[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zeta_cnt[3]_i_1__1 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[4]_i_2__1_n_5 ),
        .O(\zeta_cnt[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zeta_cnt[4]_i_1__1 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[4]_i_2__1_n_4 ),
        .O(\zeta_cnt[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[4]_i_3__1 
       (.I0(zeta_cnt_6[1]),
        .O(\zeta_cnt[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_4__1 
       (.I0(zeta_cnt_6[3]),
        .I1(zeta_cnt_6[4]),
        .O(\zeta_cnt[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_5__1 
       (.I0(zeta_cnt_6[2]),
        .I1(zeta_cnt_6[3]),
        .O(\zeta_cnt[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_6__1 
       (.I0(zeta_cnt_6[1]),
        .I1(zeta_cnt_6[2]),
        .O(\zeta_cnt[4]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zeta_cnt[4]_i_7__1 
       (.I0(zeta_cnt_6[1]),
        .I1(\zeta_cnt_reg[1]_0 ),
        .O(\zeta_cnt[4]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \zeta_cnt[5]_i_1__1 
       (.I0(\zeta_cnt_reg[1]_0 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .I2(\zeta_cnt_reg[8]_i_2__0_n_7 ),
        .O(\zeta_cnt[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[6]_i_1__1 
       (.I0(\zeta_cnt_reg[8]_i_2__0_n_6 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[7]_i_1__0 
       (.I0(\zeta_cnt_reg[8]_i_2__0_n_5 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[8]_i_1__0 
       (.I0(\zeta_cnt_reg[8]_i_2__0_n_4 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[8]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[7] ),
        .I1(\zeta_cnt_reg_n_0_[8] ),
        .O(\zeta_cnt[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[6] ),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .O(\zeta_cnt[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_5__0 
       (.I0(zeta_cnt_6[5]),
        .I1(\zeta_cnt_reg_n_0_[6] ),
        .O(\zeta_cnt[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_6__0 
       (.I0(zeta_cnt_6[4]),
        .I1(zeta_cnt_6[5]),
        .O(\zeta_cnt[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zeta_cnt[9]_i_1__0 
       (.I0(\zeta_cnt_reg[12]_i_2__0_n_7 ),
        .I1(\zeta_cnt[31]_i_4_n_0 ),
        .O(\zeta_cnt[9]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[0]_i_1__2_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[10]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[11]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[12]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[12]_i_2__0 
       (.CI(\zeta_cnt_reg[8]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[12]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[11] ,\zeta_cnt_reg_n_0_[10] ,\zeta_cnt_reg_n_0_[9] ,\zeta_cnt_reg_n_0_[8] }),
        .O({\zeta_cnt_reg[12]_i_2__0_n_4 ,\zeta_cnt_reg[12]_i_2__0_n_5 ,\zeta_cnt_reg[12]_i_2__0_n_6 ,\zeta_cnt_reg[12]_i_2__0_n_7 }),
        .S({\zeta_cnt[12]_i_3__0_n_0 ,\zeta_cnt[12]_i_4__0_n_0 ,\zeta_cnt[12]_i_5__0_n_0 ,\zeta_cnt[12]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[13]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[14]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[15]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[16]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[16]_i_2 
       (.CI(\zeta_cnt_reg[12]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[16]_i_2_n_0 ,\NLW_zeta_cnt_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[15] ,\zeta_cnt_reg_n_0_[14] ,\zeta_cnt_reg_n_0_[13] ,\zeta_cnt_reg_n_0_[12] }),
        .O({\zeta_cnt_reg[16]_i_2_n_4 ,\zeta_cnt_reg[16]_i_2_n_5 ,\zeta_cnt_reg[16]_i_2_n_6 ,\zeta_cnt_reg[16]_i_2_n_7 }),
        .S({\zeta_cnt[16]_i_3_n_0 ,\zeta_cnt[16]_i_4_n_0 ,\zeta_cnt[16]_i_5_n_0 ,\zeta_cnt[16]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[17]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[18]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[19]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[19] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[1]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[20]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[20]_i_2 
       (.CI(\zeta_cnt_reg[16]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[20]_i_2_n_0 ,\NLW_zeta_cnt_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[19] ,\zeta_cnt_reg_n_0_[18] ,\zeta_cnt_reg_n_0_[17] ,\zeta_cnt_reg_n_0_[16] }),
        .O({\zeta_cnt_reg[20]_i_2_n_4 ,\zeta_cnt_reg[20]_i_2_n_5 ,\zeta_cnt_reg[20]_i_2_n_6 ,\zeta_cnt_reg[20]_i_2_n_7 }),
        .S({\zeta_cnt[20]_i_3_n_0 ,\zeta_cnt[20]_i_4_n_0 ,\zeta_cnt[20]_i_5_n_0 ,\zeta_cnt[20]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[21]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[22]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[23]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[24]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[24]_i_2 
       (.CI(\zeta_cnt_reg[20]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[24]_i_2_n_0 ,\NLW_zeta_cnt_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[23] ,\zeta_cnt_reg_n_0_[22] ,\zeta_cnt_reg_n_0_[21] ,\zeta_cnt_reg_n_0_[20] }),
        .O({\zeta_cnt_reg[24]_i_2_n_4 ,\zeta_cnt_reg[24]_i_2_n_5 ,\zeta_cnt_reg[24]_i_2_n_6 ,\zeta_cnt_reg[24]_i_2_n_7 }),
        .S({\zeta_cnt[24]_i_3_n_0 ,\zeta_cnt[24]_i_4_n_0 ,\zeta_cnt[24]_i_5_n_0 ,\zeta_cnt[24]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[25]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[26]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[27]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[28]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[28]_i_2 
       (.CI(\zeta_cnt_reg[24]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[28]_i_2_n_0 ,\NLW_zeta_cnt_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[27] ,\zeta_cnt_reg_n_0_[26] ,\zeta_cnt_reg_n_0_[25] ,\zeta_cnt_reg_n_0_[24] }),
        .O({\zeta_cnt_reg[28]_i_2_n_4 ,\zeta_cnt_reg[28]_i_2_n_5 ,\zeta_cnt_reg[28]_i_2_n_6 ,\zeta_cnt_reg[28]_i_2_n_7 }),
        .S({\zeta_cnt[28]_i_3_n_0 ,\zeta_cnt[28]_i_4_n_0 ,\zeta_cnt[28]_i_5_n_0 ,\zeta_cnt[28]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[29]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[29] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[2]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[30]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[31]_i_2_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[31]_i_3 
       (.CI(\zeta_cnt_reg[28]_i_2_n_0 ),
        .CO(\NLW_zeta_cnt_reg[31]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\zeta_cnt_reg_n_0_[29] ,\zeta_cnt_reg_n_0_[28] }),
        .O({\NLW_zeta_cnt_reg[31]_i_3_O_UNCONNECTED [3],\zeta_cnt_reg[31]_i_3_n_5 ,\zeta_cnt_reg[31]_i_3_n_6 ,\zeta_cnt_reg[31]_i_3_n_7 }),
        .S({1'b0,\zeta_cnt[31]_i_5_n_0 ,\zeta_cnt[31]_i_6_n_0 ,\zeta_cnt[31]_i_7_n_0 }));
  MUXF7 \zeta_cnt_reg[31]_i_8 
       (.I0(\zeta_cnt[31]_i_11_n_0 ),
        .I1(\zeta_cnt[31]_i_12_n_0 ),
        .O(\zeta_cnt_reg[31]_i_8_n_0 ),
        .S(\zeta_cnt_reg[1]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[3]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[3]));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[4]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[4]_i_2__1_n_0 ,\NLW_zeta_cnt_reg[4]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(zeta_cnt_6[0]),
        .DI({zeta_cnt_6[3:1],\zeta_cnt[4]_i_3__1_n_0 }),
        .O({\zeta_cnt_reg[4]_i_2__1_n_4 ,\zeta_cnt_reg[4]_i_2__1_n_5 ,\zeta_cnt_reg[4]_i_2__1_n_6 ,\zeta_cnt_reg[4]_i_2__1_n_7 }),
        .S({\zeta_cnt[4]_i_4__1_n_0 ,\zeta_cnt[4]_i_5__1_n_0 ,\zeta_cnt[4]_i_6__1_n_0 ,\zeta_cnt[4]_i_7__1_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .D(\zeta_cnt[5]_i_1__1_n_0 ),
        .PRE(\zeta_cnt_reg[31]_0 ),
        .Q(zeta_cnt_6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[6]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[7]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[8]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[8]_i_2__0 
       (.CI(\zeta_cnt_reg[4]_i_2__1_n_0 ),
        .CO({\zeta_cnt_reg[8]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[7] ,\zeta_cnt_reg_n_0_[6] ,zeta_cnt_6[5:4]}),
        .O({\zeta_cnt_reg[8]_i_2__0_n_4 ,\zeta_cnt_reg[8]_i_2__0_n_5 ,\zeta_cnt_reg[8]_i_2__0_n_6 ,\zeta_cnt_reg[8]_i_2__0_n_7 }),
        .S({\zeta_cnt[8]_i_3__0_n_0 ,\zeta_cnt[8]_i_4__0_n_0 ,\zeta_cnt[8]_i_5__0_n_0 ,\zeta_cnt[8]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[31]_i_1_n_0 ),
        .CLR(\zeta_cnt_reg[31]_0 ),
        .D(\zeta_cnt[9]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "CONTR" *) 
module CONTR__parameterized5
   (reset,
    A,
    switch_7,
    reset_IBUF,
    \zeta_cnt_reg[0]_0 ,
    clk_IBUF_BUFG,
    Q,
    curr_state,
    \zeta_cnt_reg[0]_1 );
  output reset;
  output [22:0]A;
  output switch_7;
  input reset_IBUF;
  input [0:0]\zeta_cnt_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input [1:0]Q;
  input curr_state;
  input \zeta_cnt_reg[0]_1 ;

  wire [22:0]A;
  wire [22:0]\BU_7/mul_in_10 ;
  wire [1:0]Q;
  wire a_mul_b_i_42__4_n_0;
  wire a_mul_b_i_43__4_n_0;
  wire a_mul_b_i_44__4_n_0;
  wire a_mul_b_i_45__4_n_0;
  wire a_mul_b_i_46__4_n_0;
  wire a_mul_b_i_47__4_n_0;
  wire a_mul_b_i_48__4_n_0;
  wire a_mul_b_i_52__4_n_0;
  wire a_mul_b_i_53__3_n_0;
  wire a_mul_b_i_54__3_n_0;
  wire a_mul_b_i_55__3_n_0;
  wire a_mul_b_i_60__3_n_0;
  wire a_mul_b_i_61__3_n_0;
  wire a_mul_b_i_62__3_n_0;
  wire a_mul_b_i_66__2_n_0;
  wire a_mul_b_i_67__1_n_0;
  wire a_mul_b_i_68__1_n_0;
  wire a_mul_b_i_69__2_n_0;
  wire a_mul_b_i_70__3_n_0;
  wire a_mul_b_i_71__2_n_0;
  wire a_mul_b_i_72__3_n_0;
  wire a_mul_b_i_73__2_n_0;
  wire a_mul_b_i_74__1_n_0;
  wire a_mul_b_i_75__1_n_0;
  wire a_mul_b_i_76__1_n_0;
  wire a_mul_b_i_77__2_n_0;
  wire a_mul_b_i_79__3_n_0;
  wire clk_IBUF_BUFG;
  wire curr_state;
  wire g0_b0__1_n_0;
  wire g0_b10__1_n_0;
  wire g0_b11__1_n_0;
  wire g0_b12__1_n_0;
  wire g0_b13__1_n_0;
  wire g0_b14__1_n_0;
  wire g0_b15__1_n_0;
  wire g0_b16__1_n_0;
  wire g0_b17__1_n_0;
  wire g0_b18__1_n_0;
  wire g0_b19__1_n_0;
  wire g0_b1__1_n_0;
  wire g0_b20__1_n_0;
  wire g0_b21__1_n_0;
  wire g0_b22__1_n_0;
  wire g0_b2__1_n_0;
  wire g0_b3__1_n_0;
  wire g0_b4__1_n_0;
  wire g0_b5__1_n_0;
  wire g0_b6__1_n_0;
  wire g0_b7__1_n_0;
  wire g0_b8__1_n_0;
  wire g0_b9__1_n_0;
  wire g1_b0_n_0;
  wire g1_b10_n_0;
  wire g1_b11_n_0;
  wire g1_b12_n_0;
  wire g1_b13_n_0;
  wire g1_b14_n_0;
  wire g1_b15_n_0;
  wire g1_b16_n_0;
  wire g1_b17_n_0;
  wire g1_b18_n_0;
  wire g1_b19_n_0;
  wire g1_b1_n_0;
  wire g1_b20_n_0;
  wire g1_b21_n_0;
  wire g1_b22_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g1_b6_n_0;
  wire g1_b7_n_0;
  wire g1_b8_n_0;
  wire g1_b9_n_0;
  wire reset;
  wire reset_IBUF;
  wire switch_7;
  wire switch_i_1_n_0;
  wire [22:1]zeta_7;
  wire \zeta_cnt[0]_i_1__3_n_0 ;
  wire \zeta_cnt[10]_i_1__1_n_0 ;
  wire \zeta_cnt[11]_i_1__1_n_0 ;
  wire \zeta_cnt[12]_i_1__1_n_0 ;
  wire \zeta_cnt[12]_i_3__1_n_0 ;
  wire \zeta_cnt[12]_i_4__1_n_0 ;
  wire \zeta_cnt[12]_i_5__1_n_0 ;
  wire \zeta_cnt[12]_i_6__1_n_0 ;
  wire \zeta_cnt[13]_i_1__1_n_0 ;
  wire \zeta_cnt[14]_i_1__1_n_0 ;
  wire \zeta_cnt[15]_i_1__0_n_0 ;
  wire \zeta_cnt[16]_i_1__0_n_0 ;
  wire \zeta_cnt[16]_i_3__0_n_0 ;
  wire \zeta_cnt[16]_i_4__0_n_0 ;
  wire \zeta_cnt[16]_i_5__0_n_0 ;
  wire \zeta_cnt[16]_i_6__0_n_0 ;
  wire \zeta_cnt[17]_i_1__0_n_0 ;
  wire \zeta_cnt[18]_i_1__0_n_0 ;
  wire \zeta_cnt[19]_i_1__0_n_0 ;
  wire \zeta_cnt[1]_i_1__2_n_0 ;
  wire \zeta_cnt[20]_i_1__0_n_0 ;
  wire \zeta_cnt[20]_i_3__0_n_0 ;
  wire \zeta_cnt[20]_i_4__0_n_0 ;
  wire \zeta_cnt[20]_i_5__0_n_0 ;
  wire \zeta_cnt[20]_i_6__0_n_0 ;
  wire \zeta_cnt[21]_i_1__0_n_0 ;
  wire \zeta_cnt[22]_i_1__0_n_0 ;
  wire \zeta_cnt[23]_i_1__0_n_0 ;
  wire \zeta_cnt[24]_i_1__0_n_0 ;
  wire \zeta_cnt[24]_i_3__0_n_0 ;
  wire \zeta_cnt[24]_i_4__0_n_0 ;
  wire \zeta_cnt[24]_i_5__0_n_0 ;
  wire \zeta_cnt[24]_i_6__0_n_0 ;
  wire \zeta_cnt[25]_i_1__0_n_0 ;
  wire \zeta_cnt[26]_i_1__0_n_0 ;
  wire \zeta_cnt[27]_i_1__0_n_0 ;
  wire \zeta_cnt[28]_i_1__0_n_0 ;
  wire \zeta_cnt[28]_i_3__0_n_0 ;
  wire \zeta_cnt[28]_i_4__0_n_0 ;
  wire \zeta_cnt[28]_i_5__0_n_0 ;
  wire \zeta_cnt[28]_i_6__0_n_0 ;
  wire \zeta_cnt[29]_i_1__0_n_0 ;
  wire \zeta_cnt[2]_i_1__2_n_0 ;
  wire \zeta_cnt[30]_i_1__0_n_0 ;
  wire \zeta_cnt[31]_i_1__0_n_0 ;
  wire \zeta_cnt[32]_i_1_n_0 ;
  wire \zeta_cnt[32]_i_3_n_0 ;
  wire \zeta_cnt[32]_i_4_n_0 ;
  wire \zeta_cnt[32]_i_5_n_0 ;
  wire \zeta_cnt[32]_i_6_n_0 ;
  wire \zeta_cnt[33]_i_1_n_0 ;
  wire \zeta_cnt[34]_i_1_n_0 ;
  wire \zeta_cnt[35]_i_1_n_0 ;
  wire \zeta_cnt[36]_i_1_n_0 ;
  wire \zeta_cnt[36]_i_3_n_0 ;
  wire \zeta_cnt[36]_i_4_n_0 ;
  wire \zeta_cnt[36]_i_5_n_0 ;
  wire \zeta_cnt[36]_i_6_n_0 ;
  wire \zeta_cnt[37]_i_1_n_0 ;
  wire \zeta_cnt[38]_i_1_n_0 ;
  wire \zeta_cnt[39]_i_1_n_0 ;
  wire \zeta_cnt[3]_i_1__2_n_0 ;
  wire \zeta_cnt[40]_i_1_n_0 ;
  wire \zeta_cnt[40]_i_3_n_0 ;
  wire \zeta_cnt[40]_i_4_n_0 ;
  wire \zeta_cnt[40]_i_5_n_0 ;
  wire \zeta_cnt[40]_i_6_n_0 ;
  wire \zeta_cnt[41]_i_1_n_0 ;
  wire \zeta_cnt[42]_i_1_n_0 ;
  wire \zeta_cnt[43]_i_1_n_0 ;
  wire \zeta_cnt[44]_i_1_n_0 ;
  wire \zeta_cnt[44]_i_3_n_0 ;
  wire \zeta_cnt[44]_i_4_n_0 ;
  wire \zeta_cnt[44]_i_5_n_0 ;
  wire \zeta_cnt[44]_i_6_n_0 ;
  wire \zeta_cnt[45]_i_1_n_0 ;
  wire \zeta_cnt[46]_i_1_n_0 ;
  wire \zeta_cnt[47]_i_1_n_0 ;
  wire \zeta_cnt[48]_i_1_n_0 ;
  wire \zeta_cnt[48]_i_3_n_0 ;
  wire \zeta_cnt[48]_i_4_n_0 ;
  wire \zeta_cnt[48]_i_5_n_0 ;
  wire \zeta_cnt[48]_i_6_n_0 ;
  wire \zeta_cnt[49]_i_1_n_0 ;
  wire \zeta_cnt[4]_i_1__2_n_0 ;
  wire \zeta_cnt[4]_i_3__2_n_0 ;
  wire \zeta_cnt[4]_i_4__2_n_0 ;
  wire \zeta_cnt[4]_i_5__2_n_0 ;
  wire \zeta_cnt[4]_i_6__2_n_0 ;
  wire \zeta_cnt[4]_i_7__2_n_0 ;
  wire \zeta_cnt[50]_i_1_n_0 ;
  wire \zeta_cnt[51]_i_1_n_0 ;
  wire \zeta_cnt[52]_i_1_n_0 ;
  wire \zeta_cnt[52]_i_3_n_0 ;
  wire \zeta_cnt[52]_i_4_n_0 ;
  wire \zeta_cnt[52]_i_5_n_0 ;
  wire \zeta_cnt[52]_i_6_n_0 ;
  wire \zeta_cnt[53]_i_1_n_0 ;
  wire \zeta_cnt[54]_i_1_n_0 ;
  wire \zeta_cnt[55]_i_1_n_0 ;
  wire \zeta_cnt[56]_i_1_n_0 ;
  wire \zeta_cnt[56]_i_3_n_0 ;
  wire \zeta_cnt[56]_i_4_n_0 ;
  wire \zeta_cnt[56]_i_5_n_0 ;
  wire \zeta_cnt[56]_i_6_n_0 ;
  wire \zeta_cnt[57]_i_1_n_0 ;
  wire \zeta_cnt[58]_i_1_n_0 ;
  wire \zeta_cnt[59]_i_1_n_0 ;
  wire \zeta_cnt[5]_i_1__2_n_0 ;
  wire \zeta_cnt[60]_i_1_n_0 ;
  wire \zeta_cnt[60]_i_3_n_0 ;
  wire \zeta_cnt[60]_i_4_n_0 ;
  wire \zeta_cnt[60]_i_5_n_0 ;
  wire \zeta_cnt[60]_i_6_n_0 ;
  wire \zeta_cnt[61]_i_1_n_0 ;
  wire \zeta_cnt[62]_i_1_n_0 ;
  wire \zeta_cnt[63]_i_11_n_0 ;
  wire \zeta_cnt[63]_i_12_n_0 ;
  wire \zeta_cnt[63]_i_13_n_0 ;
  wire \zeta_cnt[63]_i_14_n_0 ;
  wire \zeta_cnt[63]_i_15_n_0 ;
  wire \zeta_cnt[63]_i_17_n_0 ;
  wire \zeta_cnt[63]_i_18_n_0 ;
  wire \zeta_cnt[63]_i_19_n_0 ;
  wire \zeta_cnt[63]_i_1_n_0 ;
  wire \zeta_cnt[63]_i_20_n_0 ;
  wire \zeta_cnt[63]_i_22_n_0 ;
  wire \zeta_cnt[63]_i_23_n_0 ;
  wire \zeta_cnt[63]_i_24_n_0 ;
  wire \zeta_cnt[63]_i_25_n_0 ;
  wire \zeta_cnt[63]_i_27_n_0 ;
  wire \zeta_cnt[63]_i_28_n_0 ;
  wire \zeta_cnt[63]_i_29_n_0 ;
  wire \zeta_cnt[63]_i_2_n_0 ;
  wire \zeta_cnt[63]_i_30_n_0 ;
  wire \zeta_cnt[63]_i_32_n_0 ;
  wire \zeta_cnt[63]_i_33_n_0 ;
  wire \zeta_cnt[63]_i_34_n_0 ;
  wire \zeta_cnt[63]_i_35_n_0 ;
  wire \zeta_cnt[63]_i_37_n_0 ;
  wire \zeta_cnt[63]_i_38_n_0 ;
  wire \zeta_cnt[63]_i_39_n_0 ;
  wire \zeta_cnt[63]_i_40_n_0 ;
  wire \zeta_cnt[63]_i_42_n_0 ;
  wire \zeta_cnt[63]_i_43_n_0 ;
  wire \zeta_cnt[63]_i_44_n_0 ;
  wire \zeta_cnt[63]_i_45_n_0 ;
  wire \zeta_cnt[63]_i_47_n_0 ;
  wire \zeta_cnt[63]_i_48_n_0 ;
  wire \zeta_cnt[63]_i_49_n_0 ;
  wire \zeta_cnt[63]_i_50_n_0 ;
  wire \zeta_cnt[63]_i_52_n_0 ;
  wire \zeta_cnt[63]_i_53_n_0 ;
  wire \zeta_cnt[63]_i_54_n_0 ;
  wire \zeta_cnt[63]_i_55_n_0 ;
  wire \zeta_cnt[63]_i_56_n_0 ;
  wire \zeta_cnt[63]_i_57_n_0 ;
  wire \zeta_cnt[63]_i_58_n_0 ;
  wire \zeta_cnt[63]_i_59_n_0 ;
  wire \zeta_cnt[63]_i_60_n_0 ;
  wire \zeta_cnt[63]_i_61_n_0 ;
  wire \zeta_cnt[63]_i_62_n_0 ;
  wire \zeta_cnt[63]_i_63_n_0 ;
  wire \zeta_cnt[63]_i_8_n_0 ;
  wire \zeta_cnt[63]_i_9_n_0 ;
  wire \zeta_cnt[6]_i_1__2_n_0 ;
  wire \zeta_cnt[7]_i_1__1_n_0 ;
  wire \zeta_cnt[8]_i_1__1_n_0 ;
  wire \zeta_cnt[8]_i_3__1_n_0 ;
  wire \zeta_cnt[8]_i_4__1_n_0 ;
  wire \zeta_cnt[8]_i_5__1_n_0 ;
  wire \zeta_cnt[8]_i_6__1_n_0 ;
  wire \zeta_cnt[9]_i_1__1_n_0 ;
  wire [6:0]zeta_cnt_7;
  wire [0:0]\zeta_cnt_reg[0]_0 ;
  wire \zeta_cnt_reg[0]_1 ;
  wire \zeta_cnt_reg[12]_i_2__1_n_0 ;
  wire \zeta_cnt_reg[12]_i_2__1_n_4 ;
  wire \zeta_cnt_reg[12]_i_2__1_n_5 ;
  wire \zeta_cnt_reg[12]_i_2__1_n_6 ;
  wire \zeta_cnt_reg[12]_i_2__1_n_7 ;
  wire \zeta_cnt_reg[16]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[16]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[16]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[16]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[16]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[20]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[20]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[20]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[20]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[20]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[24]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[24]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[24]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[24]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[24]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[28]_i_2__0_n_0 ;
  wire \zeta_cnt_reg[28]_i_2__0_n_4 ;
  wire \zeta_cnt_reg[28]_i_2__0_n_5 ;
  wire \zeta_cnt_reg[28]_i_2__0_n_6 ;
  wire \zeta_cnt_reg[28]_i_2__0_n_7 ;
  wire \zeta_cnt_reg[32]_i_2_n_0 ;
  wire \zeta_cnt_reg[32]_i_2_n_4 ;
  wire \zeta_cnt_reg[32]_i_2_n_5 ;
  wire \zeta_cnt_reg[32]_i_2_n_6 ;
  wire \zeta_cnt_reg[32]_i_2_n_7 ;
  wire \zeta_cnt_reg[36]_i_2_n_0 ;
  wire \zeta_cnt_reg[36]_i_2_n_4 ;
  wire \zeta_cnt_reg[36]_i_2_n_5 ;
  wire \zeta_cnt_reg[36]_i_2_n_6 ;
  wire \zeta_cnt_reg[36]_i_2_n_7 ;
  wire \zeta_cnt_reg[40]_i_2_n_0 ;
  wire \zeta_cnt_reg[40]_i_2_n_4 ;
  wire \zeta_cnt_reg[40]_i_2_n_5 ;
  wire \zeta_cnt_reg[40]_i_2_n_6 ;
  wire \zeta_cnt_reg[40]_i_2_n_7 ;
  wire \zeta_cnt_reg[44]_i_2_n_0 ;
  wire \zeta_cnt_reg[44]_i_2_n_4 ;
  wire \zeta_cnt_reg[44]_i_2_n_5 ;
  wire \zeta_cnt_reg[44]_i_2_n_6 ;
  wire \zeta_cnt_reg[44]_i_2_n_7 ;
  wire \zeta_cnt_reg[48]_i_2_n_0 ;
  wire \zeta_cnt_reg[48]_i_2_n_4 ;
  wire \zeta_cnt_reg[48]_i_2_n_5 ;
  wire \zeta_cnt_reg[48]_i_2_n_6 ;
  wire \zeta_cnt_reg[48]_i_2_n_7 ;
  wire \zeta_cnt_reg[4]_i_2__2_n_0 ;
  wire \zeta_cnt_reg[4]_i_2__2_n_4 ;
  wire \zeta_cnt_reg[4]_i_2__2_n_5 ;
  wire \zeta_cnt_reg[4]_i_2__2_n_6 ;
  wire \zeta_cnt_reg[4]_i_2__2_n_7 ;
  wire \zeta_cnt_reg[52]_i_2_n_0 ;
  wire \zeta_cnt_reg[52]_i_2_n_4 ;
  wire \zeta_cnt_reg[52]_i_2_n_5 ;
  wire \zeta_cnt_reg[52]_i_2_n_6 ;
  wire \zeta_cnt_reg[52]_i_2_n_7 ;
  wire \zeta_cnt_reg[56]_i_2_n_0 ;
  wire \zeta_cnt_reg[56]_i_2_n_4 ;
  wire \zeta_cnt_reg[56]_i_2_n_5 ;
  wire \zeta_cnt_reg[56]_i_2_n_6 ;
  wire \zeta_cnt_reg[56]_i_2_n_7 ;
  wire \zeta_cnt_reg[60]_i_2_n_0 ;
  wire \zeta_cnt_reg[60]_i_2_n_4 ;
  wire \zeta_cnt_reg[60]_i_2_n_5 ;
  wire \zeta_cnt_reg[60]_i_2_n_6 ;
  wire \zeta_cnt_reg[60]_i_2_n_7 ;
  wire \zeta_cnt_reg[63]_i_10_n_0 ;
  wire \zeta_cnt_reg[63]_i_16_n_0 ;
  wire \zeta_cnt_reg[63]_i_21_n_0 ;
  wire \zeta_cnt_reg[63]_i_26_n_0 ;
  wire \zeta_cnt_reg[63]_i_31_n_0 ;
  wire \zeta_cnt_reg[63]_i_36_n_0 ;
  wire \zeta_cnt_reg[63]_i_41_n_0 ;
  wire \zeta_cnt_reg[63]_i_46_n_0 ;
  wire \zeta_cnt_reg[63]_i_4_n_2 ;
  wire \zeta_cnt_reg[63]_i_51_n_0 ;
  wire \zeta_cnt_reg[63]_i_5_n_2 ;
  wire \zeta_cnt_reg[63]_i_6_n_5 ;
  wire \zeta_cnt_reg[63]_i_6_n_6 ;
  wire \zeta_cnt_reg[63]_i_6_n_7 ;
  wire \zeta_cnt_reg[63]_i_7_n_0 ;
  wire \zeta_cnt_reg[8]_i_2__1_n_0 ;
  wire \zeta_cnt_reg[8]_i_2__1_n_4 ;
  wire \zeta_cnt_reg[8]_i_2__1_n_5 ;
  wire \zeta_cnt_reg[8]_i_2__1_n_6 ;
  wire \zeta_cnt_reg[8]_i_2__1_n_7 ;
  wire \zeta_cnt_reg_n_0_[10] ;
  wire \zeta_cnt_reg_n_0_[11] ;
  wire \zeta_cnt_reg_n_0_[12] ;
  wire \zeta_cnt_reg_n_0_[13] ;
  wire \zeta_cnt_reg_n_0_[14] ;
  wire \zeta_cnt_reg_n_0_[15] ;
  wire \zeta_cnt_reg_n_0_[16] ;
  wire \zeta_cnt_reg_n_0_[17] ;
  wire \zeta_cnt_reg_n_0_[18] ;
  wire \zeta_cnt_reg_n_0_[19] ;
  wire \zeta_cnt_reg_n_0_[20] ;
  wire \zeta_cnt_reg_n_0_[21] ;
  wire \zeta_cnt_reg_n_0_[22] ;
  wire \zeta_cnt_reg_n_0_[23] ;
  wire \zeta_cnt_reg_n_0_[24] ;
  wire \zeta_cnt_reg_n_0_[25] ;
  wire \zeta_cnt_reg_n_0_[26] ;
  wire \zeta_cnt_reg_n_0_[27] ;
  wire \zeta_cnt_reg_n_0_[28] ;
  wire \zeta_cnt_reg_n_0_[29] ;
  wire \zeta_cnt_reg_n_0_[30] ;
  wire \zeta_cnt_reg_n_0_[31] ;
  wire \zeta_cnt_reg_n_0_[32] ;
  wire \zeta_cnt_reg_n_0_[33] ;
  wire \zeta_cnt_reg_n_0_[34] ;
  wire \zeta_cnt_reg_n_0_[35] ;
  wire \zeta_cnt_reg_n_0_[36] ;
  wire \zeta_cnt_reg_n_0_[37] ;
  wire \zeta_cnt_reg_n_0_[38] ;
  wire \zeta_cnt_reg_n_0_[39] ;
  wire \zeta_cnt_reg_n_0_[40] ;
  wire \zeta_cnt_reg_n_0_[41] ;
  wire \zeta_cnt_reg_n_0_[42] ;
  wire \zeta_cnt_reg_n_0_[43] ;
  wire \zeta_cnt_reg_n_0_[44] ;
  wire \zeta_cnt_reg_n_0_[45] ;
  wire \zeta_cnt_reg_n_0_[46] ;
  wire \zeta_cnt_reg_n_0_[47] ;
  wire \zeta_cnt_reg_n_0_[48] ;
  wire \zeta_cnt_reg_n_0_[49] ;
  wire \zeta_cnt_reg_n_0_[50] ;
  wire \zeta_cnt_reg_n_0_[51] ;
  wire \zeta_cnt_reg_n_0_[52] ;
  wire \zeta_cnt_reg_n_0_[53] ;
  wire \zeta_cnt_reg_n_0_[54] ;
  wire \zeta_cnt_reg_n_0_[55] ;
  wire \zeta_cnt_reg_n_0_[56] ;
  wire \zeta_cnt_reg_n_0_[57] ;
  wire \zeta_cnt_reg_n_0_[58] ;
  wire \zeta_cnt_reg_n_0_[59] ;
  wire \zeta_cnt_reg_n_0_[60] ;
  wire \zeta_cnt_reg_n_0_[61] ;
  wire \zeta_cnt_reg_n_0_[62] ;
  wire \zeta_cnt_reg_n_0_[63] ;
  wire \zeta_cnt_reg_n_0_[7] ;
  wire \zeta_cnt_reg_n_0_[8] ;
  wire \zeta_cnt_reg_n_0_[9] ;
  wire [3:0]NLW_a_mul_b_i_41__5_CO_UNCONNECTED;
  wire [3:3]NLW_a_mul_b_i_41__5_O_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_42__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_43__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_44__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_45__4_CO_UNCONNECTED;
  wire [2:0]NLW_a_mul_b_i_46__4_CO_UNCONNECTED;
  wire [2:0]\NLW_zeta_cnt_reg[12]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[16]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[20]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[24]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[28]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[32]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[36]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[40]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[44]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[48]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[52]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[56]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[60]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_10_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_16_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_16_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_21_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_26_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_31_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_36_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_36_O_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_41_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_46_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_51_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_zeta_cnt_reg[63]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[63]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_zeta_cnt_reg[63]_i_7_O_UNCONNECTED ;
  wire [2:0]\NLW_zeta_cnt_reg[8]_i_2__1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \MEM_cnt[2]_i_2 
       (.I0(reset_IBUF),
        .O(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_18__5
       (.I0(\BU_7/mul_in_10 [22]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b22_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b22__1_n_0),
        .O(A[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_19__5
       (.I0(\BU_7/mul_in_10 [21]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b21_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b21__1_n_0),
        .O(A[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_20__5
       (.I0(\BU_7/mul_in_10 [20]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b20_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b20__1_n_0),
        .O(A[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_21__5
       (.I0(\BU_7/mul_in_10 [19]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b19_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b19__1_n_0),
        .O(A[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_22__5
       (.I0(\BU_7/mul_in_10 [18]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b18_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b18__1_n_0),
        .O(A[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_23__5
       (.I0(\BU_7/mul_in_10 [17]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b17_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b17__1_n_0),
        .O(A[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_24__5
       (.I0(\BU_7/mul_in_10 [16]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b16_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b16__1_n_0),
        .O(A[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_25__4
       (.I0(\BU_7/mul_in_10 [15]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b15_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b15__1_n_0),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_26__5
       (.I0(\BU_7/mul_in_10 [14]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b14_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b14__1_n_0),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_27__5
       (.I0(\BU_7/mul_in_10 [13]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b13_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b13__1_n_0),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_28__5
       (.I0(\BU_7/mul_in_10 [12]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b12_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b12__1_n_0),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_29__5
       (.I0(\BU_7/mul_in_10 [11]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b11_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b11__1_n_0),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_30__5
       (.I0(\BU_7/mul_in_10 [10]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b10_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b10__1_n_0),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_31__5
       (.I0(\BU_7/mul_in_10 [9]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b9_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b9__1_n_0),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_32__5
       (.I0(\BU_7/mul_in_10 [8]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b8_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b8__1_n_0),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_33__5
       (.I0(\BU_7/mul_in_10 [7]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b7_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b7__1_n_0),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_34__5
       (.I0(\BU_7/mul_in_10 [6]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b6_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b6__1_n_0),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_35__5
       (.I0(\BU_7/mul_in_10 [5]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b5_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b5__1_n_0),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_36__5
       (.I0(\BU_7/mul_in_10 [4]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b4_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b4__1_n_0),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_37__5
       (.I0(\BU_7/mul_in_10 [3]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b3_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b3__1_n_0),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_38__5
       (.I0(\BU_7/mul_in_10 [2]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b2_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b2__1_n_0),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_39__5
       (.I0(\BU_7/mul_in_10 [1]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b1_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b1__1_n_0),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    a_mul_b_i_40__5
       (.I0(\BU_7/mul_in_10 [0]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(g1_b0_n_0),
        .I3(zeta_cnt_7[6]),
        .I4(g0_b0__1_n_0),
        .O(A[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_41__5
       (.CI(a_mul_b_i_42__4_n_0),
        .CO(NLW_a_mul_b_i_41__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_47__4_n_0,a_mul_b_i_48__4_n_0}),
        .O({NLW_a_mul_b_i_41__5_O_UNCONNECTED[3],\BU_7/mul_in_10 [22:20]}),
        .S({1'b0,zeta_7[22:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_42__4
       (.CI(a_mul_b_i_43__4_n_0),
        .CO({a_mul_b_i_42__4_n_0,NLW_a_mul_b_i_42__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_52__4_n_0,a_mul_b_i_53__3_n_0,a_mul_b_i_54__3_n_0,a_mul_b_i_55__3_n_0}),
        .O(\BU_7/mul_in_10 [19:16]),
        .S(zeta_7[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_43__4
       (.CI(a_mul_b_i_44__4_n_0),
        .CO({a_mul_b_i_43__4_n_0,NLW_a_mul_b_i_43__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b_i_60__3_n_0,a_mul_b_i_61__3_n_0,a_mul_b_i_62__3_n_0,1'b0}),
        .O(\BU_7/mul_in_10 [15:12]),
        .S({zeta_7[15:13],a_mul_b_i_66__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_44__4
       (.CI(a_mul_b_i_45__4_n_0),
        .CO({a_mul_b_i_44__4_n_0,NLW_a_mul_b_i_44__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_7/mul_in_10 [11:8]),
        .S({a_mul_b_i_67__1_n_0,a_mul_b_i_68__1_n_0,a_mul_b_i_69__2_n_0,a_mul_b_i_70__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 a_mul_b_i_45__4
       (.CI(a_mul_b_i_46__4_n_0),
        .CO({a_mul_b_i_45__4_n_0,NLW_a_mul_b_i_45__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\BU_7/mul_in_10 [7:4]),
        .S({a_mul_b_i_71__2_n_0,a_mul_b_i_72__3_n_0,a_mul_b_i_73__2_n_0,a_mul_b_i_74__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 a_mul_b_i_46__4
       (.CI(1'b0),
        .CO({a_mul_b_i_46__4_n_0,NLW_a_mul_b_i_46__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b_i_75__1_n_0,1'b0}),
        .O(\BU_7/mul_in_10 [3:0]),
        .S({a_mul_b_i_76__1_n_0,a_mul_b_i_77__2_n_0,zeta_7[1],a_mul_b_i_79__3_n_0}));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_47__4
       (.I0(g0_b21__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b21_n_0),
        .O(a_mul_b_i_47__4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_48__4
       (.I0(g0_b20__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b20_n_0),
        .O(a_mul_b_i_48__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_49__4
       (.I0(g1_b22_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b22__1_n_0),
        .O(zeta_7[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_50__4
       (.I0(g1_b21_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b21__1_n_0),
        .O(zeta_7[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_51__4
       (.I0(g1_b20_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b20__1_n_0),
        .O(zeta_7[20]));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_52__4
       (.I0(g0_b19__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b19_n_0),
        .O(a_mul_b_i_52__4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_53__3
       (.I0(g0_b18__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b18_n_0),
        .O(a_mul_b_i_53__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_54__3
       (.I0(g0_b17__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b17_n_0),
        .O(a_mul_b_i_54__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_55__3
       (.I0(g0_b16__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b16_n_0),
        .O(a_mul_b_i_55__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_56__4
       (.I0(g1_b19_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b19__1_n_0),
        .O(zeta_7[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_57__4
       (.I0(g1_b18_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b18__1_n_0),
        .O(zeta_7[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_58__4
       (.I0(g1_b17_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b17__1_n_0),
        .O(zeta_7[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_59__3
       (.I0(g1_b16_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b16__1_n_0),
        .O(zeta_7[16]));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_60__3
       (.I0(g0_b15__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b15_n_0),
        .O(a_mul_b_i_60__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_61__3
       (.I0(g0_b14__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b14_n_0),
        .O(a_mul_b_i_61__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_62__3
       (.I0(g0_b13__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b13_n_0),
        .O(a_mul_b_i_62__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_63__3
       (.I0(g1_b15_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b15__1_n_0),
        .O(zeta_7[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_64__3
       (.I0(g1_b14_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b14__1_n_0),
        .O(zeta_7[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_65__3
       (.I0(g1_b13_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b13__1_n_0),
        .O(zeta_7[13]));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_66__2
       (.I0(g0_b12__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b12_n_0),
        .O(a_mul_b_i_66__2_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_67__1
       (.I0(g0_b11__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b11_n_0),
        .O(a_mul_b_i_67__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_68__1
       (.I0(g0_b10__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b10_n_0),
        .O(a_mul_b_i_68__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_69__2
       (.I0(g0_b9__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b9_n_0),
        .O(a_mul_b_i_69__2_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_70__3
       (.I0(g0_b8__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b8_n_0),
        .O(a_mul_b_i_70__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_71__2
       (.I0(g0_b7__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b7_n_0),
        .O(a_mul_b_i_71__2_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_72__3
       (.I0(g0_b6__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b6_n_0),
        .O(a_mul_b_i_72__3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_73__2
       (.I0(g0_b5__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b5_n_0),
        .O(a_mul_b_i_73__2_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_74__1
       (.I0(g0_b4__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b4_n_0),
        .O(a_mul_b_i_74__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_75__1
       (.I0(g0_b1__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b1_n_0),
        .O(a_mul_b_i_75__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_76__1
       (.I0(g0_b3__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b3_n_0),
        .O(a_mul_b_i_76__1_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_77__2
       (.I0(g0_b2__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b2_n_0),
        .O(a_mul_b_i_77__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_78__3
       (.I0(g1_b1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g0_b1__1_n_0),
        .O(zeta_7[1]));
  LUT3 #(
    .INIT(8'h1D)) 
    a_mul_b_i_79__3
       (.I0(g0_b0__1_n_0),
        .I1(zeta_cnt_7[6]),
        .I2(g1_b0_n_0),
        .O(a_mul_b_i_79__3_n_0));
  LUT6 #(
    .INIT(64'h231306FB5A478D4B)) 
    g0_b0__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b0__1_n_0));
  LUT6 #(
    .INIT(64'h1E81A95C6E6E3EA3)) 
    g0_b10__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b10__1_n_0));
  LUT6 #(
    .INIT(64'h122B8F91CD7A99DC)) 
    g0_b11__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b11__1_n_0));
  LUT6 #(
    .INIT(64'h303920873E613E72)) 
    g0_b12__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b12__1_n_0));
  LUT6 #(
    .INIT(64'hED53C514B15D9468)) 
    g0_b13__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b13__1_n_0));
  LUT6 #(
    .INIT(64'h49683CF68E6D7AC6)) 
    g0_b14__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b14__1_n_0));
  LUT6 #(
    .INIT(64'h8F45946B36926478)) 
    g0_b15__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b15__1_n_0));
  LUT6 #(
    .INIT(64'h7471CBCC3255DE0C)) 
    g0_b16__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b16__1_n_0));
  LUT6 #(
    .INIT(64'hFADEC6C08BCD99C6)) 
    g0_b17__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b17__1_n_0));
  LUT6 #(
    .INIT(64'h948D889A4987E064)) 
    g0_b18__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b18__1_n_0));
  LUT6 #(
    .INIT(64'h9DF5A1E0F62F64D8)) 
    g0_b19__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b19__1_n_0));
  LUT6 #(
    .INIT(64'h22AB4F245420CD28)) 
    g0_b1__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b1__1_n_0));
  LUT6 #(
    .INIT(64'hD584D540C0292144)) 
    g0_b20__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b20__1_n_0));
  LUT6 #(
    .INIT(64'h675DB35E451100FA)) 
    g0_b21__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b21__1_n_0));
  LUT6 #(
    .INIT(64'hEBD488EBDBD9F86E)) 
    g0_b22__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b22__1_n_0));
  LUT6 #(
    .INIT(64'h8FF474022C27EC6E)) 
    g0_b2__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b2__1_n_0));
  LUT6 #(
    .INIT(64'hF9CF50F50A93D6BD)) 
    g0_b3__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b3__1_n_0));
  LUT6 #(
    .INIT(64'h6AB819FAE2F534F5)) 
    g0_b4__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b4__1_n_0));
  LUT6 #(
    .INIT(64'hFA3C6F15F340B7FC)) 
    g0_b5__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b5__1_n_0));
  LUT6 #(
    .INIT(64'h90790CC2130554EB)) 
    g0_b6__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b6__1_n_0));
  LUT6 #(
    .INIT(64'h6041892BD8BCBE6B)) 
    g0_b7__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b7__1_n_0));
  LUT6 #(
    .INIT(64'h5875DF6B4B7B3426)) 
    g0_b8__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b8__1_n_0));
  LUT6 #(
    .INIT(64'h04B7D47704D51D87)) 
    g0_b9__1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g0_b9__1_n_0));
  LUT6 #(
    .INIT(64'h82358E090FE3D455)) 
    g1_b0
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'hE8EA091377859A8F)) 
    g1_b1
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'hD06498AD81AF2B4E)) 
    g1_b10
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b10_n_0));
  LUT6 #(
    .INIT(64'h1C2F3A801DA82A43)) 
    g1_b11
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b11_n_0));
  LUT6 #(
    .INIT(64'hF40430DFA7C3691B)) 
    g1_b12
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b12_n_0));
  LUT6 #(
    .INIT(64'hB6FE4907B7CEA234)) 
    g1_b13
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b13_n_0));
  LUT6 #(
    .INIT(64'h3B9CAD75F8ECD338)) 
    g1_b14
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b14_n_0));
  LUT6 #(
    .INIT(64'hB2F78407610BF83C)) 
    g1_b15
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b15_n_0));
  LUT6 #(
    .INIT(64'h27B61F325669B125)) 
    g1_b16
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b16_n_0));
  LUT6 #(
    .INIT(64'h2D0F4F3E2EE29E85)) 
    g1_b17
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b17_n_0));
  LUT6 #(
    .INIT(64'h9A6B3F8BA72876A1)) 
    g1_b18
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b18_n_0));
  LUT6 #(
    .INIT(64'h11CB934FB97E2B74)) 
    g1_b19
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b19_n_0));
  LUT6 #(
    .INIT(64'hFFD561157D3A76E7)) 
    g1_b2
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'hF399289379334284)) 
    g1_b20
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b20_n_0));
  LUT6 #(
    .INIT(64'hA3E6AB9F072EED2B)) 
    g1_b21
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b21_n_0));
  LUT6 #(
    .INIT(64'hADB98A868493E9AD)) 
    g1_b22
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b22_n_0));
  LUT6 #(
    .INIT(64'h6E90888FC8564FC4)) 
    g1_b3
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h9AA2D7920F2D7E0C)) 
    g1_b4
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h05F634ED13A5CE6C)) 
    g1_b5
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'hABDCD4FCCC29A84F)) 
    g1_b6
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'hAEF15412803CED87)) 
    g1_b7
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'h62E8D9225F15AE8A)) 
    g1_b8
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b8_n_0));
  LUT6 #(
    .INIT(64'hDC0253FCAA8625DB)) 
    g1_b9
       (.I0(zeta_cnt_7[0]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[2]),
        .I3(zeta_cnt_7[3]),
        .I4(zeta_cnt_7[4]),
        .I5(zeta_cnt_7[5]),
        .O(g1_b9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    switch_i_1
       (.I0(\zeta_cnt[63]_i_1_n_0 ),
        .I1(switch_7),
        .O(switch_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset),
        .D(switch_i_1_n_0),
        .Q(switch_7));
  LUT4 #(
    .INIT(16'h88CF)) 
    \zeta_cnt[0]_i_1__3 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(zeta_cnt_7[0]),
        .O(\zeta_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[10]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[12]_i_2__1_n_6 ),
        .O(\zeta_cnt[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[11]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[12]_i_2__1_n_5 ),
        .O(\zeta_cnt[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[12]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[12]_i_2__1_n_4 ),
        .O(\zeta_cnt[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_3__1 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[12] ),
        .O(\zeta_cnt[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_4__1 
       (.I0(\zeta_cnt_reg_n_0_[10] ),
        .I1(\zeta_cnt_reg_n_0_[11] ),
        .O(\zeta_cnt[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_5__1 
       (.I0(\zeta_cnt_reg_n_0_[9] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .O(\zeta_cnt[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[12]_i_6__1 
       (.I0(\zeta_cnt_reg_n_0_[8] ),
        .I1(\zeta_cnt_reg_n_0_[9] ),
        .O(\zeta_cnt[12]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[13]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[16]_i_2__0_n_7 ),
        .O(\zeta_cnt[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[14]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[16]_i_2__0_n_6 ),
        .O(\zeta_cnt[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[15]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[16]_i_2__0_n_5 ),
        .O(\zeta_cnt[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[16]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[16]_i_2__0_n_4 ),
        .O(\zeta_cnt[16]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[15] ),
        .I1(\zeta_cnt_reg_n_0_[16] ),
        .O(\zeta_cnt[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[14] ),
        .I1(\zeta_cnt_reg_n_0_[15] ),
        .O(\zeta_cnt[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_5__0 
       (.I0(\zeta_cnt_reg_n_0_[13] ),
        .I1(\zeta_cnt_reg_n_0_[14] ),
        .O(\zeta_cnt[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[16]_i_6__0 
       (.I0(\zeta_cnt_reg_n_0_[12] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .O(\zeta_cnt[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[17]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[20]_i_2__0_n_7 ),
        .O(\zeta_cnt[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[18]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[20]_i_2__0_n_6 ),
        .O(\zeta_cnt[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[19]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[20]_i_2__0_n_5 ),
        .O(\zeta_cnt[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[1]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[4]_i_2__2_n_7 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[20]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[20]_i_2__0_n_4 ),
        .O(\zeta_cnt[20]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[19] ),
        .I1(\zeta_cnt_reg_n_0_[20] ),
        .O(\zeta_cnt[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[18] ),
        .I1(\zeta_cnt_reg_n_0_[19] ),
        .O(\zeta_cnt[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_5__0 
       (.I0(\zeta_cnt_reg_n_0_[17] ),
        .I1(\zeta_cnt_reg_n_0_[18] ),
        .O(\zeta_cnt[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[20]_i_6__0 
       (.I0(\zeta_cnt_reg_n_0_[16] ),
        .I1(\zeta_cnt_reg_n_0_[17] ),
        .O(\zeta_cnt[20]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[21]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[24]_i_2__0_n_7 ),
        .O(\zeta_cnt[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[22]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[24]_i_2__0_n_6 ),
        .O(\zeta_cnt[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[23]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[24]_i_2__0_n_5 ),
        .O(\zeta_cnt[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[24]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[24]_i_2__0_n_4 ),
        .O(\zeta_cnt[24]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[23] ),
        .I1(\zeta_cnt_reg_n_0_[24] ),
        .O(\zeta_cnt[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[22] ),
        .I1(\zeta_cnt_reg_n_0_[23] ),
        .O(\zeta_cnt[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_5__0 
       (.I0(\zeta_cnt_reg_n_0_[21] ),
        .I1(\zeta_cnt_reg_n_0_[22] ),
        .O(\zeta_cnt[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[24]_i_6__0 
       (.I0(\zeta_cnt_reg_n_0_[20] ),
        .I1(\zeta_cnt_reg_n_0_[21] ),
        .O(\zeta_cnt[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[25]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[28]_i_2__0_n_7 ),
        .O(\zeta_cnt[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[26]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[28]_i_2__0_n_6 ),
        .O(\zeta_cnt[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[27]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[28]_i_2__0_n_5 ),
        .O(\zeta_cnt[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[28]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[28]_i_2__0_n_4 ),
        .O(\zeta_cnt[28]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_3__0 
       (.I0(\zeta_cnt_reg_n_0_[27] ),
        .I1(\zeta_cnt_reg_n_0_[28] ),
        .O(\zeta_cnt[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_4__0 
       (.I0(\zeta_cnt_reg_n_0_[26] ),
        .I1(\zeta_cnt_reg_n_0_[27] ),
        .O(\zeta_cnt[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_5__0 
       (.I0(\zeta_cnt_reg_n_0_[25] ),
        .I1(\zeta_cnt_reg_n_0_[26] ),
        .O(\zeta_cnt[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[28]_i_6__0 
       (.I0(\zeta_cnt_reg_n_0_[24] ),
        .I1(\zeta_cnt_reg_n_0_[25] ),
        .O(\zeta_cnt[28]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[29]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[32]_i_2_n_7 ),
        .O(\zeta_cnt[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[2]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[4]_i_2__2_n_6 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[30]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[32]_i_2_n_6 ),
        .O(\zeta_cnt[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[31]_i_1__0 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[32]_i_2_n_5 ),
        .O(\zeta_cnt[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[32]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[32]_i_2_n_4 ),
        .O(\zeta_cnt[32]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[32]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[31] ),
        .I1(\zeta_cnt_reg_n_0_[32] ),
        .O(\zeta_cnt[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[32]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[30] ),
        .I1(\zeta_cnt_reg_n_0_[31] ),
        .O(\zeta_cnt[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[32]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[29] ),
        .I1(\zeta_cnt_reg_n_0_[30] ),
        .O(\zeta_cnt[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[32]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[28] ),
        .I1(\zeta_cnt_reg_n_0_[29] ),
        .O(\zeta_cnt[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[33]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[36]_i_2_n_7 ),
        .O(\zeta_cnt[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[34]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[36]_i_2_n_6 ),
        .O(\zeta_cnt[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[35]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[36]_i_2_n_5 ),
        .O(\zeta_cnt[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[36]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[36]_i_2_n_4 ),
        .O(\zeta_cnt[36]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[36]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[35] ),
        .I1(\zeta_cnt_reg_n_0_[36] ),
        .O(\zeta_cnt[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[36]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[34] ),
        .I1(\zeta_cnt_reg_n_0_[35] ),
        .O(\zeta_cnt[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[36]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[33] ),
        .I1(\zeta_cnt_reg_n_0_[34] ),
        .O(\zeta_cnt[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[36]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[32] ),
        .I1(\zeta_cnt_reg_n_0_[33] ),
        .O(\zeta_cnt[36]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[37]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[40]_i_2_n_7 ),
        .O(\zeta_cnt[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[38]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[40]_i_2_n_6 ),
        .O(\zeta_cnt[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[39]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[40]_i_2_n_5 ),
        .O(\zeta_cnt[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[3]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[4]_i_2__2_n_5 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[40]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[40]_i_2_n_4 ),
        .O(\zeta_cnt[40]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[40]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[39] ),
        .I1(\zeta_cnt_reg_n_0_[40] ),
        .O(\zeta_cnt[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[40]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[38] ),
        .I1(\zeta_cnt_reg_n_0_[39] ),
        .O(\zeta_cnt[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[40]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[37] ),
        .I1(\zeta_cnt_reg_n_0_[38] ),
        .O(\zeta_cnt[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[40]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[36] ),
        .I1(\zeta_cnt_reg_n_0_[37] ),
        .O(\zeta_cnt[40]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[41]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[44]_i_2_n_7 ),
        .O(\zeta_cnt[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[42]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[44]_i_2_n_6 ),
        .O(\zeta_cnt[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[43]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[44]_i_2_n_5 ),
        .O(\zeta_cnt[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[44]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[44]_i_2_n_4 ),
        .O(\zeta_cnt[44]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[44]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[43] ),
        .I1(\zeta_cnt_reg_n_0_[44] ),
        .O(\zeta_cnt[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[44]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[42] ),
        .I1(\zeta_cnt_reg_n_0_[43] ),
        .O(\zeta_cnt[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[44]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[41] ),
        .I1(\zeta_cnt_reg_n_0_[42] ),
        .O(\zeta_cnt[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[44]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[40] ),
        .I1(\zeta_cnt_reg_n_0_[41] ),
        .O(\zeta_cnt[44]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[45]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[48]_i_2_n_7 ),
        .O(\zeta_cnt[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[46]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[48]_i_2_n_6 ),
        .O(\zeta_cnt[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[47]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[48]_i_2_n_5 ),
        .O(\zeta_cnt[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[48]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[48]_i_2_n_4 ),
        .O(\zeta_cnt[48]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[48]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[47] ),
        .I1(\zeta_cnt_reg_n_0_[48] ),
        .O(\zeta_cnt[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[48]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[46] ),
        .I1(\zeta_cnt_reg_n_0_[47] ),
        .O(\zeta_cnt[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[48]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[45] ),
        .I1(\zeta_cnt_reg_n_0_[46] ),
        .O(\zeta_cnt[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[48]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[44] ),
        .I1(\zeta_cnt_reg_n_0_[45] ),
        .O(\zeta_cnt[48]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[49]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[52]_i_2_n_7 ),
        .O(\zeta_cnt[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[4]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[4]_i_2__2_n_4 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[4]_i_3__2 
       (.I0(zeta_cnt_7[1]),
        .O(\zeta_cnt[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_4__2 
       (.I0(zeta_cnt_7[3]),
        .I1(zeta_cnt_7[4]),
        .O(\zeta_cnt[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_5__2 
       (.I0(zeta_cnt_7[2]),
        .I1(zeta_cnt_7[3]),
        .O(\zeta_cnt[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[4]_i_6__2 
       (.I0(zeta_cnt_7[1]),
        .I1(zeta_cnt_7[2]),
        .O(\zeta_cnt[4]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zeta_cnt[4]_i_7__2 
       (.I0(zeta_cnt_7[1]),
        .I1(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[4]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[50]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[52]_i_2_n_6 ),
        .O(\zeta_cnt[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[51]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[52]_i_2_n_5 ),
        .O(\zeta_cnt[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[52]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[52]_i_2_n_4 ),
        .O(\zeta_cnt[52]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[52]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[51] ),
        .I1(\zeta_cnt_reg_n_0_[52] ),
        .O(\zeta_cnt[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[52]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[50] ),
        .I1(\zeta_cnt_reg_n_0_[51] ),
        .O(\zeta_cnt[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[52]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[49] ),
        .I1(\zeta_cnt_reg_n_0_[50] ),
        .O(\zeta_cnt[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[52]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[48] ),
        .I1(\zeta_cnt_reg_n_0_[49] ),
        .O(\zeta_cnt[52]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[53]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[56]_i_2_n_7 ),
        .O(\zeta_cnt[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[54]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[56]_i_2_n_6 ),
        .O(\zeta_cnt[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[55]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[56]_i_2_n_5 ),
        .O(\zeta_cnt[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[56]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[56]_i_2_n_4 ),
        .O(\zeta_cnt[56]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[56]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[55] ),
        .I1(\zeta_cnt_reg_n_0_[56] ),
        .O(\zeta_cnt[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[56]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[54] ),
        .I1(\zeta_cnt_reg_n_0_[55] ),
        .O(\zeta_cnt[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[56]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[53] ),
        .I1(\zeta_cnt_reg_n_0_[54] ),
        .O(\zeta_cnt[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[56]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[52] ),
        .I1(\zeta_cnt_reg_n_0_[53] ),
        .O(\zeta_cnt[56]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[57]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[60]_i_2_n_7 ),
        .O(\zeta_cnt[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[58]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[60]_i_2_n_6 ),
        .O(\zeta_cnt[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[59]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[60]_i_2_n_5 ),
        .O(\zeta_cnt[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[5]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[8]_i_2__1_n_7 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[60]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[60]_i_2_n_4 ),
        .O(\zeta_cnt[60]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[60]_i_3 
       (.I0(\zeta_cnt_reg_n_0_[59] ),
        .I1(\zeta_cnt_reg_n_0_[60] ),
        .O(\zeta_cnt[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[60]_i_4 
       (.I0(\zeta_cnt_reg_n_0_[58] ),
        .I1(\zeta_cnt_reg_n_0_[59] ),
        .O(\zeta_cnt[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[60]_i_5 
       (.I0(\zeta_cnt_reg_n_0_[57] ),
        .I1(\zeta_cnt_reg_n_0_[58] ),
        .O(\zeta_cnt[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[60]_i_6 
       (.I0(\zeta_cnt_reg_n_0_[56] ),
        .I1(\zeta_cnt_reg_n_0_[57] ),
        .O(\zeta_cnt[60]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[61]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[63]_i_6_n_7 ),
        .O(\zeta_cnt[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[62]_i_1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[63]_i_6_n_6 ),
        .O(\zeta_cnt[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CC00C4800000000)) 
    \zeta_cnt[63]_i_1 
       (.I0(Q[0]),
        .I1(curr_state),
        .I2(Q[1]),
        .I3(\zeta_cnt_reg[0]_0 ),
        .I4(\zeta_cnt_reg[0]_1 ),
        .I5(reset_IBUF),
        .O(\zeta_cnt[63]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[63]_i_11 
       (.I0(\zeta_cnt_reg_n_0_[63] ),
        .O(\zeta_cnt[63]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_12 
       (.I0(\zeta_cnt_reg_n_0_[62] ),
        .I1(\zeta_cnt_reg_n_0_[61] ),
        .I2(\zeta_cnt_reg_n_0_[60] ),
        .O(\zeta_cnt[63]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[63]_i_13 
       (.I0(\zeta_cnt_reg_n_0_[62] ),
        .I1(\zeta_cnt_reg_n_0_[63] ),
        .O(\zeta_cnt[63]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[63]_i_14 
       (.I0(\zeta_cnt_reg_n_0_[61] ),
        .I1(\zeta_cnt_reg_n_0_[62] ),
        .O(\zeta_cnt[63]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[63]_i_15 
       (.I0(\zeta_cnt_reg_n_0_[60] ),
        .I1(\zeta_cnt_reg_n_0_[61] ),
        .O(\zeta_cnt[63]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_17 
       (.I0(\zeta_cnt_reg_n_0_[59] ),
        .I1(\zeta_cnt_reg_n_0_[58] ),
        .I2(\zeta_cnt_reg_n_0_[57] ),
        .O(\zeta_cnt[63]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_18 
       (.I0(\zeta_cnt_reg_n_0_[56] ),
        .I1(\zeta_cnt_reg_n_0_[55] ),
        .I2(\zeta_cnt_reg_n_0_[54] ),
        .O(\zeta_cnt[63]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_19 
       (.I0(\zeta_cnt_reg_n_0_[53] ),
        .I1(\zeta_cnt_reg_n_0_[52] ),
        .I2(\zeta_cnt_reg_n_0_[51] ),
        .O(\zeta_cnt[63]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[63]_i_2 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[63]_i_6_n_5 ),
        .O(\zeta_cnt[63]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_20 
       (.I0(\zeta_cnt_reg_n_0_[50] ),
        .I1(\zeta_cnt_reg_n_0_[49] ),
        .I2(\zeta_cnt_reg_n_0_[48] ),
        .O(\zeta_cnt[63]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_22 
       (.I0(\zeta_cnt_reg_n_0_[59] ),
        .I1(\zeta_cnt_reg_n_0_[58] ),
        .I2(\zeta_cnt_reg_n_0_[57] ),
        .O(\zeta_cnt[63]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_23 
       (.I0(\zeta_cnt_reg_n_0_[56] ),
        .I1(\zeta_cnt_reg_n_0_[55] ),
        .I2(\zeta_cnt_reg_n_0_[54] ),
        .O(\zeta_cnt[63]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_24 
       (.I0(\zeta_cnt_reg_n_0_[53] ),
        .I1(\zeta_cnt_reg_n_0_[52] ),
        .I2(\zeta_cnt_reg_n_0_[51] ),
        .O(\zeta_cnt[63]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_25 
       (.I0(\zeta_cnt_reg_n_0_[50] ),
        .I1(\zeta_cnt_reg_n_0_[49] ),
        .I2(\zeta_cnt_reg_n_0_[48] ),
        .O(\zeta_cnt[63]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_27 
       (.I0(\zeta_cnt_reg_n_0_[47] ),
        .I1(\zeta_cnt_reg_n_0_[46] ),
        .I2(\zeta_cnt_reg_n_0_[45] ),
        .O(\zeta_cnt[63]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_28 
       (.I0(\zeta_cnt_reg_n_0_[44] ),
        .I1(\zeta_cnt_reg_n_0_[43] ),
        .I2(\zeta_cnt_reg_n_0_[42] ),
        .O(\zeta_cnt[63]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_29 
       (.I0(\zeta_cnt_reg_n_0_[41] ),
        .I1(\zeta_cnt_reg_n_0_[40] ),
        .I2(\zeta_cnt_reg_n_0_[39] ),
        .O(\zeta_cnt[63]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_30 
       (.I0(\zeta_cnt_reg_n_0_[38] ),
        .I1(\zeta_cnt_reg_n_0_[37] ),
        .I2(\zeta_cnt_reg_n_0_[36] ),
        .O(\zeta_cnt[63]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_32 
       (.I0(\zeta_cnt_reg_n_0_[47] ),
        .I1(\zeta_cnt_reg_n_0_[46] ),
        .I2(\zeta_cnt_reg_n_0_[45] ),
        .O(\zeta_cnt[63]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_33 
       (.I0(\zeta_cnt_reg_n_0_[44] ),
        .I1(\zeta_cnt_reg_n_0_[43] ),
        .I2(\zeta_cnt_reg_n_0_[42] ),
        .O(\zeta_cnt[63]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_34 
       (.I0(\zeta_cnt_reg_n_0_[41] ),
        .I1(\zeta_cnt_reg_n_0_[40] ),
        .I2(\zeta_cnt_reg_n_0_[39] ),
        .O(\zeta_cnt[63]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_35 
       (.I0(\zeta_cnt_reg_n_0_[38] ),
        .I1(\zeta_cnt_reg_n_0_[37] ),
        .I2(\zeta_cnt_reg_n_0_[36] ),
        .O(\zeta_cnt[63]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_37 
       (.I0(\zeta_cnt_reg_n_0_[35] ),
        .I1(\zeta_cnt_reg_n_0_[34] ),
        .I2(\zeta_cnt_reg_n_0_[33] ),
        .O(\zeta_cnt[63]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_38 
       (.I0(\zeta_cnt_reg_n_0_[32] ),
        .I1(\zeta_cnt_reg_n_0_[31] ),
        .I2(\zeta_cnt_reg_n_0_[30] ),
        .O(\zeta_cnt[63]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_39 
       (.I0(\zeta_cnt_reg_n_0_[29] ),
        .I1(\zeta_cnt_reg_n_0_[28] ),
        .I2(\zeta_cnt_reg_n_0_[27] ),
        .O(\zeta_cnt[63]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_40 
       (.I0(\zeta_cnt_reg_n_0_[26] ),
        .I1(\zeta_cnt_reg_n_0_[25] ),
        .I2(\zeta_cnt_reg_n_0_[24] ),
        .O(\zeta_cnt[63]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_42 
       (.I0(\zeta_cnt_reg_n_0_[35] ),
        .I1(\zeta_cnt_reg_n_0_[34] ),
        .I2(\zeta_cnt_reg_n_0_[33] ),
        .O(\zeta_cnt[63]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_43 
       (.I0(\zeta_cnt_reg_n_0_[32] ),
        .I1(\zeta_cnt_reg_n_0_[31] ),
        .I2(\zeta_cnt_reg_n_0_[30] ),
        .O(\zeta_cnt[63]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_44 
       (.I0(\zeta_cnt_reg_n_0_[29] ),
        .I1(\zeta_cnt_reg_n_0_[28] ),
        .I2(\zeta_cnt_reg_n_0_[27] ),
        .O(\zeta_cnt[63]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_45 
       (.I0(\zeta_cnt_reg_n_0_[26] ),
        .I1(\zeta_cnt_reg_n_0_[25] ),
        .I2(\zeta_cnt_reg_n_0_[24] ),
        .O(\zeta_cnt[63]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_47 
       (.I0(\zeta_cnt_reg_n_0_[23] ),
        .I1(\zeta_cnt_reg_n_0_[22] ),
        .I2(\zeta_cnt_reg_n_0_[21] ),
        .O(\zeta_cnt[63]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_48 
       (.I0(\zeta_cnt_reg_n_0_[20] ),
        .I1(\zeta_cnt_reg_n_0_[19] ),
        .I2(\zeta_cnt_reg_n_0_[18] ),
        .O(\zeta_cnt[63]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_49 
       (.I0(\zeta_cnt_reg_n_0_[17] ),
        .I1(\zeta_cnt_reg_n_0_[16] ),
        .I2(\zeta_cnt_reg_n_0_[15] ),
        .O(\zeta_cnt[63]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_50 
       (.I0(\zeta_cnt_reg_n_0_[14] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .I2(\zeta_cnt_reg_n_0_[12] ),
        .O(\zeta_cnt[63]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_52 
       (.I0(\zeta_cnt_reg_n_0_[23] ),
        .I1(\zeta_cnt_reg_n_0_[22] ),
        .I2(\zeta_cnt_reg_n_0_[21] ),
        .O(\zeta_cnt[63]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_53 
       (.I0(\zeta_cnt_reg_n_0_[20] ),
        .I1(\zeta_cnt_reg_n_0_[19] ),
        .I2(\zeta_cnt_reg_n_0_[18] ),
        .O(\zeta_cnt[63]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_54 
       (.I0(\zeta_cnt_reg_n_0_[17] ),
        .I1(\zeta_cnt_reg_n_0_[16] ),
        .I2(\zeta_cnt_reg_n_0_[15] ),
        .O(\zeta_cnt[63]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_55 
       (.I0(\zeta_cnt_reg_n_0_[14] ),
        .I1(\zeta_cnt_reg_n_0_[13] ),
        .I2(\zeta_cnt_reg_n_0_[12] ),
        .O(\zeta_cnt[63]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_56 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .I2(\zeta_cnt_reg_n_0_[9] ),
        .O(\zeta_cnt[63]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_57 
       (.I0(\zeta_cnt_reg_n_0_[8] ),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .I2(zeta_cnt_7[6]),
        .O(\zeta_cnt[63]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_58 
       (.I0(zeta_cnt_7[5]),
        .I1(zeta_cnt_7[4]),
        .I2(zeta_cnt_7[3]),
        .O(\zeta_cnt[63]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_59 
       (.I0(zeta_cnt_7[2]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[0]),
        .O(\zeta_cnt[63]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_60 
       (.I0(\zeta_cnt_reg_n_0_[11] ),
        .I1(\zeta_cnt_reg_n_0_[10] ),
        .I2(\zeta_cnt_reg_n_0_[9] ),
        .O(\zeta_cnt[63]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \zeta_cnt[63]_i_61 
       (.I0(\zeta_cnt_reg_n_0_[8] ),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .I2(zeta_cnt_7[6]),
        .O(\zeta_cnt[63]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zeta_cnt[63]_i_62 
       (.I0(zeta_cnt_7[5]),
        .I1(zeta_cnt_7[4]),
        .I2(zeta_cnt_7[3]),
        .O(\zeta_cnt[63]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \zeta_cnt[63]_i_63 
       (.I0(zeta_cnt_7[2]),
        .I1(zeta_cnt_7[1]),
        .I2(zeta_cnt_7[0]),
        .O(\zeta_cnt[63]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zeta_cnt[63]_i_8 
       (.I0(\zeta_cnt_reg_n_0_[63] ),
        .O(\zeta_cnt[63]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \zeta_cnt[63]_i_9 
       (.I0(\zeta_cnt_reg_n_0_[62] ),
        .I1(\zeta_cnt_reg_n_0_[61] ),
        .I2(\zeta_cnt_reg_n_0_[60] ),
        .O(\zeta_cnt[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFC44)) 
    \zeta_cnt[6]_i_1__2 
       (.I0(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I1(\zeta_cnt_reg[8]_i_2__1_n_6 ),
        .I2(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I3(\zeta_cnt_reg[0]_0 ),
        .O(\zeta_cnt[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[7]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[8]_i_2__1_n_5 ),
        .O(\zeta_cnt[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[8]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[8]_i_2__1_n_4 ),
        .O(\zeta_cnt[8]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_3__1 
       (.I0(\zeta_cnt_reg_n_0_[7] ),
        .I1(\zeta_cnt_reg_n_0_[8] ),
        .O(\zeta_cnt[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_4__1 
       (.I0(zeta_cnt_7[6]),
        .I1(\zeta_cnt_reg_n_0_[7] ),
        .O(\zeta_cnt[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_5__1 
       (.I0(zeta_cnt_7[5]),
        .I1(zeta_cnt_7[6]),
        .O(\zeta_cnt[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zeta_cnt[8]_i_6__1 
       (.I0(zeta_cnt_7[4]),
        .I1(zeta_cnt_7[5]),
        .O(\zeta_cnt[8]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \zeta_cnt[9]_i_1__1 
       (.I0(\zeta_cnt_reg[63]_i_4_n_2 ),
        .I1(\zeta_cnt_reg[0]_0 ),
        .I2(\zeta_cnt_reg[63]_i_5_n_2 ),
        .I3(\zeta_cnt_reg[12]_i_2__1_n_7 ),
        .O(\zeta_cnt[9]_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[0]_i_1__3_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[0]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[10]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[11]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[12]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[12]_i_2__1 
       (.CI(\zeta_cnt_reg[8]_i_2__1_n_0 ),
        .CO({\zeta_cnt_reg[12]_i_2__1_n_0 ,\NLW_zeta_cnt_reg[12]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[11] ,\zeta_cnt_reg_n_0_[10] ,\zeta_cnt_reg_n_0_[9] ,\zeta_cnt_reg_n_0_[8] }),
        .O({\zeta_cnt_reg[12]_i_2__1_n_4 ,\zeta_cnt_reg[12]_i_2__1_n_5 ,\zeta_cnt_reg[12]_i_2__1_n_6 ,\zeta_cnt_reg[12]_i_2__1_n_7 }),
        .S({\zeta_cnt[12]_i_3__1_n_0 ,\zeta_cnt[12]_i_4__1_n_0 ,\zeta_cnt[12]_i_5__1_n_0 ,\zeta_cnt[12]_i_6__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[13]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[14]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[15]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[16]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[16]_i_2__0 
       (.CI(\zeta_cnt_reg[12]_i_2__1_n_0 ),
        .CO({\zeta_cnt_reg[16]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[16]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[15] ,\zeta_cnt_reg_n_0_[14] ,\zeta_cnt_reg_n_0_[13] ,\zeta_cnt_reg_n_0_[12] }),
        .O({\zeta_cnt_reg[16]_i_2__0_n_4 ,\zeta_cnt_reg[16]_i_2__0_n_5 ,\zeta_cnt_reg[16]_i_2__0_n_6 ,\zeta_cnt_reg[16]_i_2__0_n_7 }),
        .S({\zeta_cnt[16]_i_3__0_n_0 ,\zeta_cnt[16]_i_4__0_n_0 ,\zeta_cnt[16]_i_5__0_n_0 ,\zeta_cnt[16]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[17]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[18]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[19]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[19] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[1]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[1]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[20]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[20]_i_2__0 
       (.CI(\zeta_cnt_reg[16]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[20]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[20]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[19] ,\zeta_cnt_reg_n_0_[18] ,\zeta_cnt_reg_n_0_[17] ,\zeta_cnt_reg_n_0_[16] }),
        .O({\zeta_cnt_reg[20]_i_2__0_n_4 ,\zeta_cnt_reg[20]_i_2__0_n_5 ,\zeta_cnt_reg[20]_i_2__0_n_6 ,\zeta_cnt_reg[20]_i_2__0_n_7 }),
        .S({\zeta_cnt[20]_i_3__0_n_0 ,\zeta_cnt[20]_i_4__0_n_0 ,\zeta_cnt[20]_i_5__0_n_0 ,\zeta_cnt[20]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[21]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[22]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[23]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[24]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[24]_i_2__0 
       (.CI(\zeta_cnt_reg[20]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[24]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[24]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[23] ,\zeta_cnt_reg_n_0_[22] ,\zeta_cnt_reg_n_0_[21] ,\zeta_cnt_reg_n_0_[20] }),
        .O({\zeta_cnt_reg[24]_i_2__0_n_4 ,\zeta_cnt_reg[24]_i_2__0_n_5 ,\zeta_cnt_reg[24]_i_2__0_n_6 ,\zeta_cnt_reg[24]_i_2__0_n_7 }),
        .S({\zeta_cnt[24]_i_3__0_n_0 ,\zeta_cnt[24]_i_4__0_n_0 ,\zeta_cnt[24]_i_5__0_n_0 ,\zeta_cnt[24]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[25]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[26]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[27]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[28]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[28]_i_2__0 
       (.CI(\zeta_cnt_reg[24]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[28]_i_2__0_n_0 ,\NLW_zeta_cnt_reg[28]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[27] ,\zeta_cnt_reg_n_0_[26] ,\zeta_cnt_reg_n_0_[25] ,\zeta_cnt_reg_n_0_[24] }),
        .O({\zeta_cnt_reg[28]_i_2__0_n_4 ,\zeta_cnt_reg[28]_i_2__0_n_5 ,\zeta_cnt_reg[28]_i_2__0_n_6 ,\zeta_cnt_reg[28]_i_2__0_n_7 }),
        .S({\zeta_cnt[28]_i_3__0_n_0 ,\zeta_cnt[28]_i_4__0_n_0 ,\zeta_cnt[28]_i_5__0_n_0 ,\zeta_cnt[28]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[29]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[29] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[2]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[2]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[30]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[31]_i_1__0_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[32]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[32] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[32]_i_2 
       (.CI(\zeta_cnt_reg[28]_i_2__0_n_0 ),
        .CO({\zeta_cnt_reg[32]_i_2_n_0 ,\NLW_zeta_cnt_reg[32]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[31] ,\zeta_cnt_reg_n_0_[30] ,\zeta_cnt_reg_n_0_[29] ,\zeta_cnt_reg_n_0_[28] }),
        .O({\zeta_cnt_reg[32]_i_2_n_4 ,\zeta_cnt_reg[32]_i_2_n_5 ,\zeta_cnt_reg[32]_i_2_n_6 ,\zeta_cnt_reg[32]_i_2_n_7 }),
        .S({\zeta_cnt[32]_i_3_n_0 ,\zeta_cnt[32]_i_4_n_0 ,\zeta_cnt[32]_i_5_n_0 ,\zeta_cnt[32]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[33]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[34]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[35]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[36]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[36] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[36]_i_2 
       (.CI(\zeta_cnt_reg[32]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[36]_i_2_n_0 ,\NLW_zeta_cnt_reg[36]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[35] ,\zeta_cnt_reg_n_0_[34] ,\zeta_cnt_reg_n_0_[33] ,\zeta_cnt_reg_n_0_[32] }),
        .O({\zeta_cnt_reg[36]_i_2_n_4 ,\zeta_cnt_reg[36]_i_2_n_5 ,\zeta_cnt_reg[36]_i_2_n_6 ,\zeta_cnt_reg[36]_i_2_n_7 }),
        .S({\zeta_cnt[36]_i_3_n_0 ,\zeta_cnt[36]_i_4_n_0 ,\zeta_cnt[36]_i_5_n_0 ,\zeta_cnt[36]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[37]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[38]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[39]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[39] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[3]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[3]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[40]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[40] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[40]_i_2 
       (.CI(\zeta_cnt_reg[36]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[40]_i_2_n_0 ,\NLW_zeta_cnt_reg[40]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[39] ,\zeta_cnt_reg_n_0_[38] ,\zeta_cnt_reg_n_0_[37] ,\zeta_cnt_reg_n_0_[36] }),
        .O({\zeta_cnt_reg[40]_i_2_n_4 ,\zeta_cnt_reg[40]_i_2_n_5 ,\zeta_cnt_reg[40]_i_2_n_6 ,\zeta_cnt_reg[40]_i_2_n_7 }),
        .S({\zeta_cnt[40]_i_3_n_0 ,\zeta_cnt[40]_i_4_n_0 ,\zeta_cnt[40]_i_5_n_0 ,\zeta_cnt[40]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[41]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[42]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[43]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[44]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[44] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[44]_i_2 
       (.CI(\zeta_cnt_reg[40]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[44]_i_2_n_0 ,\NLW_zeta_cnt_reg[44]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[43] ,\zeta_cnt_reg_n_0_[42] ,\zeta_cnt_reg_n_0_[41] ,\zeta_cnt_reg_n_0_[40] }),
        .O({\zeta_cnt_reg[44]_i_2_n_4 ,\zeta_cnt_reg[44]_i_2_n_5 ,\zeta_cnt_reg[44]_i_2_n_6 ,\zeta_cnt_reg[44]_i_2_n_7 }),
        .S({\zeta_cnt[44]_i_3_n_0 ,\zeta_cnt[44]_i_4_n_0 ,\zeta_cnt[44]_i_5_n_0 ,\zeta_cnt[44]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[45]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[46]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[47]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[48]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[48] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[48]_i_2 
       (.CI(\zeta_cnt_reg[44]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[48]_i_2_n_0 ,\NLW_zeta_cnt_reg[48]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[47] ,\zeta_cnt_reg_n_0_[46] ,\zeta_cnt_reg_n_0_[45] ,\zeta_cnt_reg_n_0_[44] }),
        .O({\zeta_cnt_reg[48]_i_2_n_4 ,\zeta_cnt_reg[48]_i_2_n_5 ,\zeta_cnt_reg[48]_i_2_n_6 ,\zeta_cnt_reg[48]_i_2_n_7 }),
        .S({\zeta_cnt[48]_i_3_n_0 ,\zeta_cnt[48]_i_4_n_0 ,\zeta_cnt[48]_i_5_n_0 ,\zeta_cnt[48]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[49]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[49] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[4]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[4]_i_2__2_n_0 ,\NLW_zeta_cnt_reg[4]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(zeta_cnt_7[0]),
        .DI({zeta_cnt_7[3:1],\zeta_cnt[4]_i_3__2_n_0 }),
        .O({\zeta_cnt_reg[4]_i_2__2_n_4 ,\zeta_cnt_reg[4]_i_2__2_n_5 ,\zeta_cnt_reg[4]_i_2__2_n_6 ,\zeta_cnt_reg[4]_i_2__2_n_7 }),
        .S({\zeta_cnt[4]_i_4__2_n_0 ,\zeta_cnt[4]_i_5__2_n_0 ,\zeta_cnt[4]_i_6__2_n_0 ,\zeta_cnt[4]_i_7__2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[50]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[50] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[51]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[51] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[52]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[52] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[52]_i_2 
       (.CI(\zeta_cnt_reg[48]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[52]_i_2_n_0 ,\NLW_zeta_cnt_reg[52]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[51] ,\zeta_cnt_reg_n_0_[50] ,\zeta_cnt_reg_n_0_[49] ,\zeta_cnt_reg_n_0_[48] }),
        .O({\zeta_cnt_reg[52]_i_2_n_4 ,\zeta_cnt_reg[52]_i_2_n_5 ,\zeta_cnt_reg[52]_i_2_n_6 ,\zeta_cnt_reg[52]_i_2_n_7 }),
        .S({\zeta_cnt[52]_i_3_n_0 ,\zeta_cnt[52]_i_4_n_0 ,\zeta_cnt[52]_i_5_n_0 ,\zeta_cnt[52]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[53]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[53] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[54]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[54] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[55]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[55] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[56]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[56] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[56]_i_2 
       (.CI(\zeta_cnt_reg[52]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[56]_i_2_n_0 ,\NLW_zeta_cnt_reg[56]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[55] ,\zeta_cnt_reg_n_0_[54] ,\zeta_cnt_reg_n_0_[53] ,\zeta_cnt_reg_n_0_[52] }),
        .O({\zeta_cnt_reg[56]_i_2_n_4 ,\zeta_cnt_reg[56]_i_2_n_5 ,\zeta_cnt_reg[56]_i_2_n_6 ,\zeta_cnt_reg[56]_i_2_n_7 }),
        .S({\zeta_cnt[56]_i_3_n_0 ,\zeta_cnt[56]_i_4_n_0 ,\zeta_cnt[56]_i_5_n_0 ,\zeta_cnt[56]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[57]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[57] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[58]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[58] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[59]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[59] ));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[5]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[5]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[60]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[60] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[60]_i_2 
       (.CI(\zeta_cnt_reg[56]_i_2_n_0 ),
        .CO({\zeta_cnt_reg[60]_i_2_n_0 ,\NLW_zeta_cnt_reg[60]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[59] ,\zeta_cnt_reg_n_0_[58] ,\zeta_cnt_reg_n_0_[57] ,\zeta_cnt_reg_n_0_[56] }),
        .O({\zeta_cnt_reg[60]_i_2_n_4 ,\zeta_cnt_reg[60]_i_2_n_5 ,\zeta_cnt_reg[60]_i_2_n_6 ,\zeta_cnt_reg[60]_i_2_n_7 }),
        .S({\zeta_cnt[60]_i_3_n_0 ,\zeta_cnt[60]_i_4_n_0 ,\zeta_cnt[60]_i_5_n_0 ,\zeta_cnt[60]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[61]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[61] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[62]_i_1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[62] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[63]_i_2_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[63] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_10 
       (.CI(\zeta_cnt_reg[63]_i_21_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_10_n_0 ,\NLW_zeta_cnt_reg[63]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_10_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_22_n_0 ,\zeta_cnt[63]_i_23_n_0 ,\zeta_cnt[63]_i_24_n_0 ,\zeta_cnt[63]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_16 
       (.CI(\zeta_cnt_reg[63]_i_26_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_16_n_0 ,\NLW_zeta_cnt_reg[63]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_16_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_27_n_0 ,\zeta_cnt[63]_i_28_n_0 ,\zeta_cnt[63]_i_29_n_0 ,\zeta_cnt[63]_i_30_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_21 
       (.CI(\zeta_cnt_reg[63]_i_31_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_21_n_0 ,\NLW_zeta_cnt_reg[63]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_21_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_32_n_0 ,\zeta_cnt[63]_i_33_n_0 ,\zeta_cnt[63]_i_34_n_0 ,\zeta_cnt[63]_i_35_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_26 
       (.CI(\zeta_cnt_reg[63]_i_36_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_26_n_0 ,\NLW_zeta_cnt_reg[63]_i_26_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_26_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_37_n_0 ,\zeta_cnt[63]_i_38_n_0 ,\zeta_cnt[63]_i_39_n_0 ,\zeta_cnt[63]_i_40_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_31 
       (.CI(\zeta_cnt_reg[63]_i_41_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_31_n_0 ,\NLW_zeta_cnt_reg[63]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_31_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_42_n_0 ,\zeta_cnt[63]_i_43_n_0 ,\zeta_cnt[63]_i_44_n_0 ,\zeta_cnt[63]_i_45_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_36 
       (.CI(\zeta_cnt_reg[63]_i_46_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_36_n_0 ,\NLW_zeta_cnt_reg[63]_i_36_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_36_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_47_n_0 ,\zeta_cnt[63]_i_48_n_0 ,\zeta_cnt[63]_i_49_n_0 ,\zeta_cnt[63]_i_50_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_4 
       (.CI(\zeta_cnt_reg[63]_i_7_n_0 ),
        .CO({\NLW_zeta_cnt_reg[63]_i_4_CO_UNCONNECTED [3:2],\zeta_cnt_reg[63]_i_4_n_2 ,\NLW_zeta_cnt_reg[63]_i_4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\zeta_cnt[63]_i_8_n_0 ,\zeta_cnt[63]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_41 
       (.CI(\zeta_cnt_reg[63]_i_51_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_41_n_0 ,\NLW_zeta_cnt_reg[63]_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_41_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_52_n_0 ,\zeta_cnt[63]_i_53_n_0 ,\zeta_cnt[63]_i_54_n_0 ,\zeta_cnt[63]_i_55_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_46 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[63]_i_46_n_0 ,\NLW_zeta_cnt_reg[63]_i_46_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_46_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_56_n_0 ,\zeta_cnt[63]_i_57_n_0 ,\zeta_cnt[63]_i_58_n_0 ,\zeta_cnt[63]_i_59_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_5 
       (.CI(\zeta_cnt_reg[63]_i_10_n_0 ),
        .CO({\NLW_zeta_cnt_reg[63]_i_5_CO_UNCONNECTED [3:2],\zeta_cnt_reg[63]_i_5_n_2 ,\NLW_zeta_cnt_reg[63]_i_5_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\zeta_cnt[63]_i_11_n_0 ,\zeta_cnt[63]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_51 
       (.CI(1'b0),
        .CO({\zeta_cnt_reg[63]_i_51_n_0 ,\NLW_zeta_cnt_reg[63]_i_51_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_51_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_60_n_0 ,\zeta_cnt[63]_i_61_n_0 ,\zeta_cnt[63]_i_62_n_0 ,\zeta_cnt[63]_i_63_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_6 
       (.CI(\zeta_cnt_reg[60]_i_2_n_0 ),
        .CO(\NLW_zeta_cnt_reg[63]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\zeta_cnt_reg_n_0_[61] ,\zeta_cnt_reg_n_0_[60] }),
        .O({\NLW_zeta_cnt_reg[63]_i_6_O_UNCONNECTED [3],\zeta_cnt_reg[63]_i_6_n_5 ,\zeta_cnt_reg[63]_i_6_n_6 ,\zeta_cnt_reg[63]_i_6_n_7 }),
        .S({1'b0,\zeta_cnt[63]_i_13_n_0 ,\zeta_cnt[63]_i_14_n_0 ,\zeta_cnt[63]_i_15_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[63]_i_7 
       (.CI(\zeta_cnt_reg[63]_i_16_n_0 ),
        .CO({\zeta_cnt_reg[63]_i_7_n_0 ,\NLW_zeta_cnt_reg[63]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_zeta_cnt_reg[63]_i_7_O_UNCONNECTED [3:0]),
        .S({\zeta_cnt[63]_i_17_n_0 ,\zeta_cnt[63]_i_18_n_0 ,\zeta_cnt[63]_i_19_n_0 ,\zeta_cnt[63]_i_20_n_0 }));
  FDPE #(
    .INIT(1'b1)) 
    \zeta_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .D(\zeta_cnt[6]_i_1__2_n_0 ),
        .PRE(reset),
        .Q(zeta_cnt_7[6]));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[7]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[8]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \zeta_cnt_reg[8]_i_2__1 
       (.CI(\zeta_cnt_reg[4]_i_2__2_n_0 ),
        .CO({\zeta_cnt_reg[8]_i_2__1_n_0 ,\NLW_zeta_cnt_reg[8]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\zeta_cnt_reg_n_0_[7] ,zeta_cnt_7[6:4]}),
        .O({\zeta_cnt_reg[8]_i_2__1_n_4 ,\zeta_cnt_reg[8]_i_2__1_n_5 ,\zeta_cnt_reg[8]_i_2__1_n_6 ,\zeta_cnt_reg[8]_i_2__1_n_7 }),
        .S({\zeta_cnt[8]_i_3__1_n_0 ,\zeta_cnt[8]_i_4__1_n_0 ,\zeta_cnt[8]_i_5__1_n_0 ,\zeta_cnt[8]_i_6__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \zeta_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\zeta_cnt[63]_i_1_n_0 ),
        .CLR(reset),
        .D(\zeta_cnt[9]_i_1__1_n_0 ),
        .Q(\zeta_cnt_reg_n_0_[9] ));
endmodule

module Modular_Reduction
   (O,
    a_mul_b,
    a_mul_b_0,
    adder_4__23_carry_i_5__6_0,
    adder_4__23_carry__0_i_4__6_0,
    adder_4__23_carry__1_i_4__6_0,
    adder_4__23_carry__4_i_3__6_0,
    S,
    mode,
    out1_carry__1_i_19__6_0,
    mode_0,
    DI,
    \ram_reg[20] ,
    \ram_reg[18] ,
    \ram_reg[15] ,
    \ram_reg[15]_0 ,
    \ram_reg[14] ,
    mode_1,
    \ram_reg[10] ,
    \ram_reg[6] ,
    \ram_reg[7] ,
    \ram_reg[6]_0 ,
    mode_2,
    \ram_reg[1] ,
    out_d_7,
    \ram_reg[19] ,
    \ram_reg[15]_1 ,
    \ram_reg[10]_0 ,
    \ram_reg[6]_1 ,
    \ram_reg[1]_0 ,
    \ram_reg[13] ,
    \ram_reg[22] ,
    MEM_d_in_7,
    P,
    MEM_u_out_7,
    \ram_reg[22]_0 ,
    NTT_in_u_IBUF,
    in_d_7,
    in_u_7,
    CO,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__2 ,
    out1_carry__0_1,
    \_inferred__1/i___1_carry__1 ,
    out1_carry,
    \_inferred__1/i___1_carry__1_0 ,
    out1_carry_0,
    \_inferred__1/i___1_carry__0 ,
    out1_carry_1,
    adder_3__0_carry__0_0,
    sub_out,
    \_inferred__1/i___1_carry__0_0 ,
    out_d_6,
    \ram_reg[0] );
  output [1:0]O;
  output [3:0]a_mul_b;
  output [3:0]a_mul_b_0;
  output [2:0]adder_4__23_carry_i_5__6_0;
  output [3:0]adder_4__23_carry__0_i_4__6_0;
  output [2:0]adder_4__23_carry__1_i_4__6_0;
  output [0:0]adder_4__23_carry__4_i_3__6_0;
  output [1:0]S;
  output mode;
  output [3:0]out1_carry__1_i_19__6_0;
  output [11:0]mode_0;
  output [2:0]DI;
  output [1:0]\ram_reg[20] ;
  output [3:0]\ram_reg[18] ;
  output [3:0]\ram_reg[15] ;
  output [3:0]\ram_reg[15]_0 ;
  output [3:0]\ram_reg[14] ;
  output mode_1;
  output [3:0]\ram_reg[10] ;
  output [2:0]\ram_reg[6] ;
  output [3:0]\ram_reg[7] ;
  output [3:0]\ram_reg[6]_0 ;
  output mode_2;
  output [1:0]\ram_reg[1] ;
  output [21:0]out_d_7;
  output [2:0]\ram_reg[19] ;
  output [2:0]\ram_reg[15]_1 ;
  output [3:0]\ram_reg[10]_0 ;
  output [3:0]\ram_reg[6]_1 ;
  output [2:0]\ram_reg[1]_0 ;
  output [0:0]\ram_reg[13] ;
  output [0:0]\ram_reg[22] ;
  output [22:0]MEM_d_in_7;
  input [28:0]P;
  input [12:0]MEM_u_out_7;
  input [0:0]\ram_reg[22]_0 ;
  input [12:0]NTT_in_u_IBUF;
  input [12:0]in_d_7;
  input [21:0]in_u_7;
  input [0:0]CO;
  input out1_carry__0;
  input out1_carry__0_0;
  input [9:0]\_inferred__1/i___1_carry__2 ;
  input out1_carry__0_1;
  input \_inferred__1/i___1_carry__1 ;
  input out1_carry;
  input \_inferred__1/i___1_carry__1_0 ;
  input out1_carry_0;
  input \_inferred__1/i___1_carry__0 ;
  input out1_carry_1;
  input [16:0]adder_3__0_carry__0_0;
  input [21:0]sub_out;
  input \_inferred__1/i___1_carry__0_0 ;
  input [21:0]out_d_6;
  input [0:0]\ram_reg[0] ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [22:0]MEM_d_in_7;
  wire [12:0]MEM_u_out_7;
  wire [12:0]NTT_in_u_IBUF;
  wire [1:0]O;
  wire [28:0]P;
  wire [1:0]S;
  wire \_inferred__1/i___1_carry__0 ;
  wire \_inferred__1/i___1_carry__0_0 ;
  wire \_inferred__1/i___1_carry__1 ;
  wire \_inferred__1/i___1_carry__1_0 ;
  wire [9:0]\_inferred__1/i___1_carry__2 ;
  wire [3:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [13:13]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__6_n_0;
  wire adder_1__2_carry__0_i_2__6_n_0;
  wire adder_1__2_carry__0_i_3__6_n_0;
  wire adder_1__2_carry__0_i_4__6_n_0;
  wire adder_1__2_carry__0_i_5__6_n_0;
  wire adder_1__2_carry__0_i_6__6_n_0;
  wire adder_1__2_carry__0_i_7__6_n_0;
  wire adder_1__2_carry__0_i_8__6_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__6_n_0;
  wire adder_1__2_carry__1_i_2__6_n_0;
  wire adder_1__2_carry__1_i_3__6_n_0;
  wire adder_1__2_carry_i_1__6_n_0;
  wire adder_1__2_carry_i_2__6_n_0;
  wire adder_1__2_carry_i_3__6_n_0;
  wire adder_1__2_carry_i_4__6_n_0;
  wire adder_1__2_carry_i_5__6_n_0;
  wire adder_1__2_carry_i_6__6_n_0;
  wire adder_1__2_carry_i_7__6_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__6_n_0;
  wire adder_1__31_carry__0_i_2__6_n_0;
  wire adder_1__31_carry__0_i_3__6_n_0;
  wire adder_1__31_carry__0_i_4__6_n_0;
  wire adder_1__31_carry__0_i_5__6_n_0;
  wire adder_1__31_carry__0_i_6__6_n_0;
  wire adder_1__31_carry__0_i_7__6_n_0;
  wire adder_1__31_carry__0_i_8__6_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__6_n_0;
  wire adder_1__31_carry__1_i_2__6_n_0;
  wire adder_1__31_carry__1_i_3__6_n_0;
  wire adder_1__31_carry__1_i_4__6_n_0;
  wire adder_1__31_carry__1_i_5__6_n_0;
  wire adder_1__31_carry__1_i_6__6_n_0;
  wire adder_1__31_carry__1_i_7__6_n_0;
  wire adder_1__31_carry__1_i_8__6_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__6_n_0;
  wire adder_1__31_carry__2_i_2__6_n_0;
  wire adder_1__31_carry__2_i_3__6_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__6_n_0;
  wire adder_1__31_carry_i_2__6_n_0;
  wire adder_1__31_carry_i_3__6_n_0;
  wire adder_1__31_carry_i_4__6_n_0;
  wire adder_1__31_carry_i_5__6_n_0;
  wire adder_1__31_carry_i_6__6_n_0;
  wire adder_1__31_carry_i_7__6_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__6_n_0;
  wire adder_3__0_carry__0_i_2__6_n_0;
  wire adder_3__0_carry__0_i_3__6_n_0;
  wire adder_3__0_carry__0_i_4__6_n_0;
  wire adder_3__0_carry__0_i_5__6_n_0;
  wire adder_3__0_carry__0_i_6__6_n_0;
  wire adder_3__0_carry__0_i_7__6_n_0;
  wire adder_3__0_carry__0_i_8__6_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__6_n_0;
  wire adder_3__0_carry__1_i_2__6_n_0;
  wire adder_3__0_carry__1_i_3__6_n_0;
  wire adder_3__0_carry__1_i_4__6_n_0;
  wire adder_3__0_carry__1_i_5__6_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__6_n_0;
  wire adder_3__0_carry_i_2__6_n_0;
  wire adder_3__0_carry_i_3__6_n_0;
  wire adder_3__0_carry_i_4__6_n_0;
  wire adder_3__0_carry_i_5__6_n_0;
  wire adder_3__0_carry_i_6__6_n_0;
  wire adder_3__0_carry_i_7__6_n_0;
  wire adder_3__0_carry_i_8__6_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__6_n_0;
  wire adder_3__32_carry__0_i_2__6_n_0;
  wire adder_3__32_carry__0_i_3__6_n_0;
  wire adder_3__32_carry__0_i_4__6_n_0;
  wire adder_3__32_carry__0_i_5__6_n_0;
  wire adder_3__32_carry__0_i_6__6_n_0;
  wire adder_3__32_carry__0_i_7__6_n_0;
  wire adder_3__32_carry__0_i_8__6_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__1_i_1__6_n_0;
  wire adder_3__32_carry__1_i_2__6_n_0;
  wire adder_3__32_carry__1_i_3__6_n_0;
  wire adder_3__32_carry__1_i_4__6_n_0;
  wire adder_3__32_carry__1_i_5__6_n_0;
  wire adder_3__32_carry__1_i_6__6_n_0;
  wire adder_3__32_carry__1_i_7__6_n_0;
  wire adder_3__32_carry__1_i_8__6_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__2_i_1__6_n_0;
  wire adder_3__32_carry__2_i_2__6_n_0;
  wire adder_3__32_carry__2_i_3__6_n_0;
  wire adder_3__32_carry__2_i_4__6_n_0;
  wire adder_3__32_carry__2_i_5__6_n_0;
  wire adder_3__32_carry__2_i_6__6_n_0;
  wire adder_3__32_carry__2_i_7__6_n_0;
  wire adder_3__32_carry__2_i_8__6_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__6_n_0;
  wire adder_3__32_carry__3_i_2__6_n_0;
  wire adder_3__32_carry__3_i_3__6_n_0;
  wire adder_3__32_carry__3_i_4__6_n_0;
  wire adder_3__32_carry__3_i_5__6_n_0;
  wire adder_3__32_carry__3_i_6__6_n_0;
  wire adder_3__32_carry__3_i_7__6_n_0;
  wire adder_3__32_carry__3_i_8__6_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__6_n_0;
  wire adder_3__32_carry__4_i_2__6_n_0;
  wire adder_3__32_carry__4_i_3__6_n_0;
  wire adder_3__32_carry__4_i_4__6_n_0;
  wire adder_3__32_carry__4_i_5__6_n_0;
  wire adder_3__32_carry__4_i_6__6_n_0;
  wire adder_3__32_carry__4_i_7__6_n_0;
  wire adder_3__32_carry__4_i_8__6_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__6_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__6_n_0;
  wire adder_3__32_carry_i_2__6_n_0;
  wire adder_3__32_carry_i_3__6_n_0;
  wire adder_3__32_carry_i_4__6_n_0;
  wire adder_3__32_carry_i_5__6_n_0;
  wire adder_3__32_carry_i_6__6_n_0;
  wire adder_3__32_carry_i_7__6_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__6_n_0;
  wire adder_4__23_carry__0_i_2__6_n_0;
  wire adder_4__23_carry__0_i_3__6_n_0;
  wire [3:0]adder_4__23_carry__0_i_4__6_0;
  wire adder_4__23_carry__0_i_4__6_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__6_n_0;
  wire adder_4__23_carry__1_i_2__6_n_0;
  wire adder_4__23_carry__1_i_3__6_n_0;
  wire [2:0]adder_4__23_carry__1_i_4__6_0;
  wire adder_4__23_carry__1_i_4__6_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__6_n_0;
  wire adder_4__23_carry__2_i_2__6_n_0;
  wire adder_4__23_carry__2_i_3__6_n_0;
  wire adder_4__23_carry__2_i_4__6_n_0;
  wire adder_4__23_carry__2_i_5__6_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__6_n_0;
  wire adder_4__23_carry__3_i_2__6_n_0;
  wire adder_4__23_carry__3_i_3__6_n_0;
  wire adder_4__23_carry__3_i_4__6_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__6_n_0;
  wire adder_4__23_carry__4_i_2__6_n_0;
  wire [0:0]adder_4__23_carry__4_i_3__6_0;
  wire adder_4__23_carry__4_i_3__6_n_0;
  wire adder_4__23_carry_i_10__6_n_0;
  wire adder_4__23_carry_i_2__6_n_0;
  wire adder_4__23_carry_i_3__6_n_0;
  wire adder_4__23_carry_i_4__6_n_0;
  wire [2:0]adder_4__23_carry_i_5__6_0;
  wire adder_4__23_carry_i_5__6_n_0;
  wire adder_4__23_carry_i_6__6_n_0;
  wire adder_4__23_carry_i_7__6_n_0;
  wire adder_4__23_carry_i_8__6_n_0;
  wire adder_4__23_carry_i_9__6_n_0;
  wire adder_4__23_carry_n_0;
  wire [22:1]adder_4__91;
  wire i___1_carry__3_i_10__0_n_0;
  wire i___1_carry__3_i_11__0_n_0;
  wire i___1_carry__3_i_9__0_n_0;
  wire i___1_carry__4_i_6__0_n_0;
  wire i___1_carry__4_i_7__0_n_0;
  wire [12:0]in_d_7;
  wire [21:0]in_u_7;
  wire mode;
  wire [11:0]mode_0;
  wire mode_1;
  wire mode_2;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_i_12__6_n_0;
  wire out1_carry__0_i_14__6_n_0;
  wire out1_carry__0_i_20__6_n_0;
  wire out1_carry__0_i_23__0_n_0;
  wire [3:0]out1_carry__1_i_19__6_0;
  wire out1_carry_i_12__6_n_0;
  wire out1_carry_i_15__6_n_0;
  wire out1_carry_i_18__0_n_0;
  wire out1_carry_i_9__6_n_0;
  wire [21:0]out_d_6;
  wire [21:0]out_d_7;
  wire [0:0]\ram_reg[0] ;
  wire [3:0]\ram_reg[10] ;
  wire [3:0]\ram_reg[10]_0 ;
  wire [0:0]\ram_reg[13] ;
  wire [3:0]\ram_reg[14] ;
  wire [3:0]\ram_reg[15] ;
  wire [3:0]\ram_reg[15]_0 ;
  wire [2:0]\ram_reg[15]_1 ;
  wire [3:0]\ram_reg[18] ;
  wire [2:0]\ram_reg[19] ;
  wire [1:0]\ram_reg[1] ;
  wire [2:0]\ram_reg[1]_0 ;
  wire [1:0]\ram_reg[20] ;
  wire [0:0]\ram_reg[22] ;
  wire [0:0]\ram_reg[22]_0 ;
  wire [2:0]\ram_reg[6] ;
  wire [3:0]\ram_reg[6]_0 ;
  wire [3:0]\ram_reg[6]_1 ;
  wire [3:0]\ram_reg[7] ;
  wire sel;
  wire [21:0]sub_out;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[10]_inst_i_2 
       (.I0(sub_out[9]),
        .I1(adder_4__23_carry__1_i_4__6_0[1]),
        .I2(a_mul_b_0[2]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[9]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[11]_inst_i_2 
       (.I0(sub_out[10]),
        .I1(adder_4__23_carry__1_i_4__6_0[2]),
        .I2(a_mul_b_0[3]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[12]_inst_i_2 
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[13]_inst_i_2 
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[14]_inst_i_2 
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[15]_inst_i_2 
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[16]_inst_i_2 
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[17]_inst_i_2 
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[18]_inst_i_2 
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[19]_inst_i_2 
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[1]_inst_i_2 
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[20]_inst_i_2 
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[21]_inst_i_2 
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[22]_inst_i_2 
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[2]_inst_i_2 
       (.I0(sub_out[1]),
        .I1(adder_4__23_carry_i_5__6_0[0]),
        .I2(O[0]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[3]_inst_i_2 
       (.I0(sub_out[2]),
        .I1(adder_4__23_carry_i_5__6_0[1]),
        .I2(O[1]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[4]_inst_i_2 
       (.I0(sub_out[3]),
        .I1(adder_4__23_carry_i_5__6_0[2]),
        .I2(a_mul_b[0]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[5]_inst_i_2 
       (.I0(sub_out[4]),
        .I1(adder_4__23_carry__0_i_4__6_0[0]),
        .I2(a_mul_b[1]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[6]_inst_i_2 
       (.I0(sub_out[5]),
        .I1(adder_4__23_carry__0_i_4__6_0[1]),
        .I2(a_mul_b[2]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[7]_inst_i_2 
       (.I0(sub_out[6]),
        .I1(adder_4__23_carry__0_i_4__6_0[2]),
        .I2(a_mul_b[3]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[8]_inst_i_2 
       (.I0(sub_out[7]),
        .I1(adder_4__23_carry__0_i_4__6_0[3]),
        .I2(a_mul_b_0[0]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \NTT_out_d_OBUF[9]_inst_i_2 
       (.I0(sub_out[8]),
        .I1(adder_4__23_carry__1_i_4__6_0[0]),
        .I2(a_mul_b_0[1]),
        .I3(\ram_reg[22]_0 ),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .O(out_d_7[8]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__1_i_11__0
       (.I0(in_u_7[12]),
        .I1(in_d_7[3]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__2_n_6),
        .I4(adder_4__91[13]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[13] ));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__3_i_5__6
       (.I0(in_u_7[21]),
        .I1(in_d_7[12]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__4_n_5),
        .I4(adder_4__91[22]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[22] ));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__6_n_0,adder_1__2_carry_i_2__6_n_0,adder_1__2_carry_i_3__6_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__6_n_0,adder_1__2_carry_i_5__6_n_0,adder_1__2_carry_i_6__6_n_0,adder_1__2_carry_i_7__6_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__6_n_0,adder_1__2_carry__0_i_2__6_n_0,adder_1__2_carry__0_i_3__6_n_0,adder_1__2_carry__0_i_4__6_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__6_n_0,adder_1__2_carry__0_i_6__6_n_0,adder_1__2_carry__0_i_7__6_n_0,adder_1__2_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__6
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__6
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__6
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__6
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__6
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__6
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__6_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__6_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__6_n_0,adder_1__2_carry__1_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__6
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__6
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__6
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__6
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__6
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__6_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__6
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__6
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__6
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__6
       (.I0(adder_1__2_carry_i_3__6_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__6
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__6_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__6_n_0,adder_1__31_carry_i_2__6_n_0,adder_1__31_carry_i_3__6_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__6_n_0,adder_1__31_carry_i_5__6_n_0,adder_1__31_carry_i_6__6_n_0,adder_1__31_carry_i_7__6_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__6_n_0,adder_1__31_carry__0_i_2__6_n_0,adder_1__31_carry__0_i_3__6_n_0,adder_1__31_carry__0_i_4__6_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__6_n_0,adder_1__31_carry__0_i_6__6_n_0,adder_1__31_carry__0_i_7__6_n_0,adder_1__31_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__6
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__6
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__6
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__6
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__6
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__6
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__6_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__6_n_0,adder_1__31_carry__1_i_2__6_n_0,adder_1__31_carry__1_i_3__6_n_0,adder_1__31_carry__1_i_4__6_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__6_n_0,adder_1__31_carry__1_i_6__6_n_0,adder_1__31_carry__1_i_7__6_n_0,adder_1__31_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__6
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__6
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__6
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__6
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__6
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__6
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__6
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__6
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__6_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__6_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__6_n_0,adder_1__31_carry__2_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__6
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__6
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__6
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__6_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__6
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__6
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__6
       (.I0(adder_1__31_carry_i_2__6_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__6_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__6
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__6_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__6_n_0,adder_3__0_carry_i_2__6_n_0,adder_3__0_carry_i_3__6_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__6_n_0,adder_3__0_carry_i_5__6_n_0,adder_3__0_carry_i_6__6_n_0,adder_3__0_carry_i_7__6_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__6_n_0,adder_3__0_carry__0_i_2__6_n_0,adder_3__0_carry__0_i_3__6_n_0,adder_3__0_carry__0_i_4__6_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__6_n_0,adder_3__0_carry__0_i_6__6_n_0,adder_3__0_carry__0_i_7__6_n_0,adder_3__0_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__6
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__6
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__6
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__6
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__6
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__6
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__6
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__6
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__6_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__6_n_0,adder_3__0_carry__1_i_2__6_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__6_n_0,adder_3__0_carry__1_i_4__6_n_0,adder_3__0_carry__1_i_5__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__6
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__6
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__6
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__6
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__6
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__6
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__6
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__6_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__6
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__6
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__6
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__6_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__6
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__6_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__6_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__6
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__6
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__6_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__6_n_0,adder_3__32_carry_i_2__6_n_0,adder_3__32_carry_i_3__6_n_0,1'b1}),
        .O({O,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__6_n_0,adder_3__32_carry_i_5__6_n_0,adder_3__32_carry_i_6__6_n_0,adder_3__32_carry_i_7__6_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__6_n_0,adder_3__32_carry__0_i_2__6_n_0,adder_3__32_carry__0_i_3__6_n_0,adder_3__32_carry__0_i_4__6_n_0}),
        .O(a_mul_b),
        .S({adder_3__32_carry__0_i_5__6_n_0,adder_3__32_carry__0_i_6__6_n_0,adder_3__32_carry__0_i_7__6_n_0,adder_3__32_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__6
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__6
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__6
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__6
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__6
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__6
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__6
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__6
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__6_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__6_n_0,adder_3__32_carry__1_i_2__6_n_0,adder_3__32_carry__1_i_3__6_n_0,adder_3__32_carry__1_i_4__6_n_0}),
        .O(a_mul_b_0),
        .S({adder_3__32_carry__1_i_5__6_n_0,adder_3__32_carry__1_i_6__6_n_0,adder_3__32_carry__1_i_7__6_n_0,adder_3__32_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__6
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__6
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__6
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__6
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__6
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__6
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__6
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__6
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__6_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__6_n_0,adder_3__32_carry__2_i_2__6_n_0,adder_3__32_carry__2_i_3__6_n_0,adder_3__32_carry__2_i_4__6_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__6_n_0,adder_3__32_carry__2_i_6__6_n_0,adder_3__32_carry__2_i_7__6_n_0,adder_3__32_carry__2_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__6
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__6
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__6
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__6
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__6
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__6
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__6
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__6
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__6_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__6_n_0,adder_3__32_carry__3_i_2__6_n_0,adder_3__32_carry__3_i_3__6_n_0,adder_3__32_carry__3_i_4__6_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__6_n_0,adder_3__32_carry__3_i_6__6_n_0,adder_3__32_carry__3_i_7__6_n_0,adder_3__32_carry__3_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__6
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__6
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__6
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__6
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__6
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__6
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__6
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__6
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__6_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__6_n_0,adder_3__32_carry__4_i_2__6_n_0,adder_3__32_carry__4_i_3__6_n_0,adder_3__32_carry__4_i_4__6_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__6_n_0,adder_3__32_carry__4_i_6__6_n_0,adder_3__32_carry__4_i_7__6_n_0,adder_3__32_carry__4_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__6
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__6
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__6
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__6
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__6
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__6
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__6
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__6
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__6_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__6_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__6
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__6
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__6
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__6_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__6
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__6
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__6
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__6
       (.I0(adder_3__32_carry_i_3__6_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__6
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({O,sel,adder_3__32_carry_n_6}),
        .O({adder_4__23_carry_i_5__6_0,adder_4__91[1]}),
        .S({adder_4__23_carry_i_2__6_n_0,adder_4__23_carry_i_3__6_n_0,adder_4__23_carry_i_4__6_n_0,adder_4__23_carry_i_5__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b),
        .O(adder_4__23_carry__0_i_4__6_0),
        .S({adder_4__23_carry__0_i_1__6_n_0,adder_4__23_carry__0_i_2__6_n_0,adder_4__23_carry__0_i_3__6_n_0,adder_4__23_carry__0_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__6
       (.I0(a_mul_b[3]),
        .I1(a_mul_b_0[0]),
        .O(adder_4__23_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__6
       (.I0(a_mul_b[2]),
        .I1(a_mul_b[3]),
        .O(adder_4__23_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__6
       (.I0(a_mul_b[1]),
        .I1(a_mul_b[2]),
        .O(adder_4__23_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__6
       (.I0(a_mul_b[0]),
        .I1(a_mul_b[1]),
        .O(adder_4__23_carry__0_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_0),
        .O({adder_4__91[12],adder_4__23_carry__1_i_4__6_0}),
        .S({adder_4__23_carry__1_i_1__6_n_0,adder_4__23_carry__1_i_2__6_n_0,adder_4__23_carry__1_i_3__6_n_0,adder_4__23_carry__1_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__6
       (.I0(a_mul_b_0[3]),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__6
       (.I0(a_mul_b_0[2]),
        .I1(a_mul_b_0[3]),
        .O(adder_4__23_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__6
       (.I0(a_mul_b_0[1]),
        .I1(a_mul_b_0[2]),
        .O(adder_4__23_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__6
       (.I0(a_mul_b_0[0]),
        .I1(a_mul_b_0[1]),
        .O(adder_4__23_carry__1_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__6_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__6_n_0,adder_4__23_carry__2_i_3__6_n_0,adder_4__23_carry__2_i_4__6_n_0,adder_4__23_carry__2_i_5__6_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__6
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__6_n_0),
        .I3(adder_4__23_carry_i_7__6_n_0),
        .O(adder_4__23_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__6
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__6
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__6_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__6
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__6_n_0),
        .I3(adder_4__23_carry_i_7__6_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__6
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__6_n_0,adder_4__23_carry__3_i_2__6_n_0,adder_4__23_carry__3_i_3__6_n_0,adder_4__23_carry__3_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__6
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__6
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__6
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__6
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__23_carry__4_i_3__6_0,adder_4__91[22:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__6_n_0,adder_4__23_carry__4_i_2__6_n_0,adder_4__23_carry__4_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__6
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__6
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__6
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__6
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__6_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__6
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__6_n_0),
        .I3(adder_4__23_carry_i_7__6_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__6
       (.I0(O[1]),
        .I1(a_mul_b[0]),
        .O(adder_4__23_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__6
       (.I0(O[0]),
        .I1(O[1]),
        .O(adder_4__23_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__6
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__6_n_0),
        .I3(adder_4__23_carry_i_7__6_n_0),
        .I4(O[0]),
        .O(adder_4__23_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__6
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__6_n_0),
        .I3(adder_4__23_carry_i_7__6_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__6
       (.I0(adder_4__23_carry_i_8__6_n_0),
        .I1(a_mul_b_0[1]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(a_mul_b[3]),
        .I4(a_mul_b_0[2]),
        .I5(adder_4__23_carry_i_9__6_n_0),
        .O(adder_4__23_carry_i_6__6_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__6
       (.I0(adder_4__23_carry_i_10__6_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__6
       (.I0(O[0]),
        .I1(a_mul_b_0[0]),
        .I2(a_mul_b[2]),
        .I3(a_mul_b[1]),
        .O(adder_4__23_carry_i_8__6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__6
       (.I0(adder_3__32_carry__2_n_6),
        .I1(O[1]),
        .I2(a_mul_b[0]),
        .I3(a_mul_b_0[3]),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__6_n_0));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_1__6
       (.I0(in_u_7[5]),
        .I1(\_inferred__1/i___1_carry__2 [4]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b[2]),
        .I4(adder_4__23_carry__0_i_4__6_0[1]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_2__6
       (.I0(in_u_7[4]),
        .I1(\_inferred__1/i___1_carry__2 [3]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b[1]),
        .I4(adder_4__23_carry__0_i_4__6_0[0]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_3__6
       (.I0(in_u_7[3]),
        .I1(\_inferred__1/i___1_carry__2 [2]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b[0]),
        .I4(adder_4__23_carry_i_5__6_0[2]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_4__6
       (.I0(in_u_7[2]),
        .I1(\_inferred__1/i___1_carry__2 [1]),
        .I2(\ram_reg[22]_0 ),
        .I3(O[1]),
        .I4(adder_4__23_carry_i_5__6_0[1]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_5__6
       (.I0(out1_carry_i_9__6_n_0),
        .I1(out1_carry),
        .I2(in_u_7[5]),
        .I3(in_u_7[6]),
        .I4(\_inferred__1/i___1_carry__1_0 ),
        .I5(out1_carry_i_12__6_n_0),
        .O(\ram_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_6__6
       (.I0(out1_carry_i_18__0_n_0),
        .I1(\_inferred__1/i___1_carry__0 ),
        .I2(in_u_7[4]),
        .I3(in_u_7[5]),
        .I4(out1_carry),
        .I5(out1_carry_i_9__6_n_0),
        .O(\ram_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_7__6
       (.I0(out1_carry_i_15__6_n_0),
        .I1(out1_carry_0),
        .I2(in_u_7[3]),
        .I3(in_u_7[4]),
        .I4(\_inferred__1/i___1_carry__0 ),
        .I5(out1_carry_i_18__0_n_0),
        .O(\ram_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_8__6
       (.I0(mode_2),
        .I1(\_inferred__1/i___1_carry__0_0 ),
        .I2(in_u_7[2]),
        .I3(in_u_7[3]),
        .I4(out1_carry_0),
        .I5(out1_carry_i_15__6_n_0),
        .O(\ram_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_1__6
       (.I0(in_u_7[9]),
        .I1(\_inferred__1/i___1_carry__2 [8]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b_0[2]),
        .I4(adder_4__23_carry__1_i_4__6_0[1]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[10] [3]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_2__6
       (.I0(in_u_7[8]),
        .I1(\_inferred__1/i___1_carry__2 [7]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b_0[1]),
        .I4(adder_4__23_carry__1_i_4__6_0[0]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[10] [2]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_3__6
       (.I0(in_u_7[7]),
        .I1(\_inferred__1/i___1_carry__2 [6]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b_0[0]),
        .I4(adder_4__23_carry__0_i_4__6_0[3]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[10] [1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_4__6
       (.I0(in_u_7[6]),
        .I1(\_inferred__1/i___1_carry__2 [5]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b[3]),
        .I4(adder_4__23_carry__0_i_4__6_0[2]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[10] [0]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_5__6
       (.I0(out1_carry__0_i_14__6_n_0),
        .I1(out1_carry__0),
        .I2(in_u_7[9]),
        .I3(in_u_7[10]),
        .I4(out1_carry__0_0),
        .I5(mode_1),
        .O(\ram_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_6__6
       (.I0(out1_carry__0_i_23__0_n_0),
        .I1(\_inferred__1/i___1_carry__1 ),
        .I2(in_u_7[8]),
        .I3(in_u_7[9]),
        .I4(out1_carry__0),
        .I5(out1_carry__0_i_14__6_n_0),
        .O(\ram_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_7__6
       (.I0(out1_carry__0_i_20__6_n_0),
        .I1(out1_carry__0_1),
        .I2(in_u_7[7]),
        .I3(in_u_7[8]),
        .I4(\_inferred__1/i___1_carry__1 ),
        .I5(out1_carry__0_i_23__0_n_0),
        .O(\ram_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_8__6
       (.I0(out1_carry_i_12__6_n_0),
        .I1(\_inferred__1/i___1_carry__1_0 ),
        .I2(in_u_7[6]),
        .I3(in_u_7[7]),
        .I4(out1_carry__0_1),
        .I5(out1_carry__0_i_20__6_n_0),
        .O(\ram_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__6
       (.I0(mode_0[4]),
        .I1(NTT_in_u_IBUF[5]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[5]),
        .I4(CO),
        .I5(out1_carry__0_i_12__6_n_0),
        .O(\ram_reg[14] [3]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__6
       (.I0(out1_carry__0_i_12__6_n_0),
        .I1(CO),
        .I2(MEM_u_out_7[5]),
        .I3(\ram_reg[22]_0 ),
        .I4(NTT_in_u_IBUF[5]),
        .I5(mode_0[4]),
        .O(\ram_reg[14] [2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    i___1_carry__2_i_3__6
       (.I0(in_u_7[12]),
        .I1(in_d_7[3]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__2_n_6),
        .I4(adder_4__91[13]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[14] [1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__2_i_4__6
       (.I0(in_u_7[10]),
        .I1(\_inferred__1/i___1_carry__2 [9]),
        .I2(\ram_reg[22]_0 ),
        .I3(a_mul_b_0[3]),
        .I4(adder_4__23_carry__1_i_4__6_0[2]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(\ram_reg[14] [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__6
       (.I0(out1_carry__0_i_12__6_n_0),
        .I1(CO),
        .I2(mode_0[5]),
        .I3(in_u_7[14]),
        .I4(in_u_7[13]),
        .I5(mode_0[4]),
        .O(\ram_reg[15]_1 [2]));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__6
       (.I0(mode_0[4]),
        .I1(in_u_7[13]),
        .I2(CO),
        .I3(out1_carry__0_i_12__6_n_0),
        .I4(add_in_1),
        .I5(in_u_7[12]),
        .O(\ram_reg[15]_1 [1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7__6
       (.I0(\ram_reg[14] [1]),
        .I1(CO),
        .I2(out1_carry__0_i_12__6_n_0),
        .O(\ram_reg[15]_1 [0]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_10__0
       (.I0(in_u_7[14]),
        .I1(in_d_7[5]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__2_n_4),
        .I4(adder_4__91[15]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(i___1_carry__3_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_11__0
       (.I0(in_u_7[13]),
        .I1(in_d_7[4]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_4__91[14]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(i___1_carry__3_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_1__6
       (.I0(i___1_carry__3_i_9__0_n_0),
        .I1(MEM_u_out_7[9]),
        .I2(\ram_reg[22]_0 ),
        .I3(NTT_in_u_IBUF[9]),
        .I4(mode_0[8]),
        .O(\ram_reg[18] [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__6
       (.I0(mode_0[6]),
        .I1(in_u_7[15]),
        .I2(MEM_u_out_7[8]),
        .I3(\ram_reg[22]_0 ),
        .I4(NTT_in_u_IBUF[8]),
        .I5(mode_0[7]),
        .O(\ram_reg[18] [2]));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_3__6
       (.I0(i___1_carry__3_i_10__0_n_0),
        .I1(MEM_u_out_7[7]),
        .I2(\ram_reg[22]_0 ),
        .I3(NTT_in_u_IBUF[7]),
        .I4(mode_0[6]),
        .O(\ram_reg[18] [1]));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_4__6
       (.I0(i___1_carry__3_i_11__0_n_0),
        .I1(MEM_u_out_7[6]),
        .I2(\ram_reg[22]_0 ),
        .I3(NTT_in_u_IBUF[6]),
        .I4(mode_0[5]),
        .O(\ram_reg[18] [0]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_5__6
       (.I0(i___1_carry__3_i_9__0_n_0),
        .I1(mode_0[9]),
        .I2(in_u_7[18]),
        .I3(in_u_7[17]),
        .I4(mode_0[8]),
        .O(\ram_reg[19] [2]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_7__6
       (.I0(i___1_carry__3_i_10__0_n_0),
        .I1(mode_0[7]),
        .I2(in_u_7[16]),
        .I3(in_u_7[15]),
        .I4(mode_0[6]),
        .O(\ram_reg[19] [1]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_8__6
       (.I0(i___1_carry__3_i_11__0_n_0),
        .I1(mode_0[6]),
        .I2(in_u_7[15]),
        .I3(in_u_7[14]),
        .I4(mode_0[5]),
        .O(\ram_reg[19] [0]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_9__0
       (.I0(in_u_7[16]),
        .I1(in_d_7[7]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__3_n_6),
        .I4(adder_4__91[17]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(i___1_carry__3_i_9__0_n_0));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__4_i_1__6
       (.I0(i___1_carry__4_i_6__0_n_0),
        .I1(MEM_u_out_7[11]),
        .I2(\ram_reg[22]_0 ),
        .I3(NTT_in_u_IBUF[11]),
        .I4(mode_0[10]),
        .O(\ram_reg[20] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__6
       (.I0(mode_0[8]),
        .I1(in_u_7[17]),
        .I2(MEM_u_out_7[10]),
        .I3(\ram_reg[22]_0 ),
        .I4(NTT_in_u_IBUF[10]),
        .I5(mode_0[9]),
        .O(\ram_reg[20] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCCC999C9666CCC6C)) 
    i___1_carry__4_i_3__6
       (.I0(i___1_carry__4_i_7__0_n_0),
        .I1(out1_carry__1_i_19__6_0[3]),
        .I2(MEM_u_out_7[12]),
        .I3(\ram_reg[22]_0 ),
        .I4(NTT_in_u_IBUF[12]),
        .I5(mode),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__4_i_4__6
       (.I0(i___1_carry__4_i_6__0_n_0),
        .I1(mode),
        .I2(in_u_7[20]),
        .I3(in_u_7[19]),
        .I4(mode_0[10]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__4_i_6__0
       (.I0(in_u_7[18]),
        .I1(in_d_7[9]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__3_n_4),
        .I4(adder_4__91[19]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(i___1_carry__4_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__4_i_7__0
       (.I0(in_u_7[19]),
        .I1(in_d_7[10]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__4_n_7),
        .I4(adder_4__91[20]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(i___1_carry__4_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__6
       (.I0(CO),
        .I1(mode_0[1]),
        .I2(NTT_in_u_IBUF[1]),
        .I3(\ram_reg[22]_0 ),
        .I4(MEM_u_out_7[1]),
        .O(\ram_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__6
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(NTT_in_u_IBUF[0]),
        .I3(\ram_reg[22]_0 ),
        .I4(MEM_u_out_7[0]),
        .O(\ram_reg[1] [0]));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5__6
       (.I0(MEM_u_out_7[1]),
        .I1(\ram_reg[22]_0 ),
        .I2(NTT_in_u_IBUF[1]),
        .I3(mode_0[1]),
        .I4(CO),
        .I5(out1_carry_1),
        .O(\ram_reg[1]_0 [2]));
  LUT5 #(
    .INIT(32'h42BDBD42)) 
    i___1_carry_i_6__0
       (.I0(in_u_7[0]),
        .I1(mode_0[0]),
        .I2(CO),
        .I3(mode_0[1]),
        .I4(in_u_7[1]),
        .O(\ram_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry_i_7__0
       (.I0(CO),
        .I1(MEM_u_out_7[0]),
        .I2(\ram_reg[22]_0 ),
        .I3(NTT_in_u_IBUF[0]),
        .I4(mode_0[0]),
        .O(\ram_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[5]),
        .O(mode_0[5]));
  LUT6 #(
    .INIT(64'hB8B8BB88FFFFFFFF)) 
    out1_carry__0_i_12__6
       (.I0(in_d_7[2]),
        .I1(\ram_reg[22]_0 ),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_4__91[12]),
        .I4(adder_4__23_carry__4_i_3__6_0),
        .I5(in_u_7[11]),
        .O(out1_carry__0_i_12__6_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[3]),
        .O(add_in_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_14__6
       (.I0(a_mul_b_0[2]),
        .I1(adder_4__23_carry__1_i_4__6_0[1]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry__0_i_14__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_17__6
       (.I0(a_mul_b_0[3]),
        .I1(adder_4__23_carry__1_i_4__6_0[2]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__6
       (.I0(mode_0[4]),
        .I1(in_u_7[13]),
        .I2(mode_0[5]),
        .I3(NTT_in_u_IBUF[6]),
        .I4(\ram_reg[22]_0 ),
        .I5(MEM_u_out_7[6]),
        .O(\ram_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_20__6
       (.I0(a_mul_b_0[0]),
        .I1(adder_4__23_carry__0_i_4__6_0[3]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry__0_i_20__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_23__0
       (.I0(a_mul_b_0[1]),
        .I1(adder_4__23_carry__1_i_4__6_0[0]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry__0_i_23__0_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_26__1
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[2]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__6
       (.I0(out1_carry__0_i_12__6_n_0),
        .I1(add_in_1),
        .I2(NTT_in_u_IBUF[4]),
        .I3(\ram_reg[22]_0 ),
        .I4(MEM_u_out_7[4]),
        .O(\ram_reg[15] [2]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry__0_i_3__6
       (.I0(out1_carry__0_i_14__6_n_0),
        .I1(out1_carry__0),
        .I2(in_u_7[9]),
        .I3(mode_1),
        .I4(out1_carry__0_0),
        .I5(in_u_7[10]),
        .O(\ram_reg[15] [1]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry__0_i_4__6
       (.I0(out1_carry__0_i_20__6_n_0),
        .I1(out1_carry__0_1),
        .I2(in_u_7[7]),
        .I3(out1_carry__0_i_23__0_n_0),
        .I4(\_inferred__1/i___1_carry__1 ),
        .I5(in_u_7[8]),
        .O(\ram_reg[15] [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__6
       (.I0(mode_0[5]),
        .I1(NTT_in_u_IBUF[6]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[6]),
        .I4(mode_0[4]),
        .I5(in_u_7[13]),
        .O(\ram_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_6__0
       (.I0(\ram_reg[14] [1]),
        .I1(mode_0[3]),
        .I2(NTT_in_u_IBUF[3]),
        .I3(\ram_reg[22]_0 ),
        .I4(MEM_u_out_7[3]),
        .O(\ram_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry__0_i_7__6
       (.I0(mode_1),
        .I1(out1_carry__0_0),
        .I2(in_u_7[10]),
        .I3(out1_carry__0_i_14__6_n_0),
        .I4(out1_carry__0),
        .I5(in_u_7[9]),
        .O(\ram_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry__0_i_8__6
       (.I0(out1_carry__0_i_23__0_n_0),
        .I1(\_inferred__1/i___1_carry__1 ),
        .I2(in_u_7[8]),
        .I3(out1_carry__0_i_20__6_n_0),
        .I4(out1_carry__0_1),
        .I5(in_u_7[7]),
        .O(\ram_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[4]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[10]),
        .O(mode_0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[11]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[8]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[9]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[6]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[7]),
        .O(mode_0[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h9A959A959A9A9595)) 
    out1_carry__1_i_19__6
       (.I0(in_u_7[21]),
        .I1(in_d_7[12]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_3__32_carry__4_n_5),
        .I4(adder_4__91[22]),
        .I5(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry__1_i_19__6_0[3]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__6
       (.I0(mode_0[10]),
        .I1(in_u_7[19]),
        .I2(mode),
        .I3(NTT_in_u_IBUF[12]),
        .I4(\ram_reg[22]_0 ),
        .I5(MEM_u_out_7[12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__6
       (.I0(mode_0[8]),
        .I1(in_u_7[17]),
        .I2(mode_0[9]),
        .I3(NTT_in_u_IBUF[10]),
        .I4(\ram_reg[22]_0 ),
        .I5(MEM_u_out_7[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__6
       (.I0(mode_0[6]),
        .I1(in_u_7[15]),
        .I2(mode_0[7]),
        .I3(NTT_in_u_IBUF[8]),
        .I4(\ram_reg[22]_0 ),
        .I5(MEM_u_out_7[8]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__6
       (.I0(mode),
        .I1(NTT_in_u_IBUF[12]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[12]),
        .I4(mode_0[10]),
        .I5(in_u_7[19]),
        .O(out1_carry__1_i_19__6_0[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__6
       (.I0(mode_0[9]),
        .I1(NTT_in_u_IBUF[10]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[10]),
        .I4(mode_0[8]),
        .I5(in_u_7[17]),
        .O(out1_carry__1_i_19__6_0[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__6
       (.I0(mode_0[7]),
        .I1(NTT_in_u_IBUF[8]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[8]),
        .I4(mode_0[6]),
        .I5(in_u_7[15]),
        .O(out1_carry__1_i_19__6_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[12]),
        .O(mode_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_12__6
       (.I0(a_mul_b[3]),
        .I1(adder_4__23_carry__0_i_4__6_0[2]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry_i_12__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_15__6
       (.I0(a_mul_b[0]),
        .I1(adder_4__23_carry_i_5__6_0[2]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry_i_15__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_18__0
       (.I0(a_mul_b[1]),
        .I1(adder_4__23_carry__0_i_4__6_0[0]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry_i_1__6
       (.I0(out1_carry_i_9__6_n_0),
        .I1(out1_carry),
        .I2(in_u_7[5]),
        .I3(out1_carry_i_12__6_n_0),
        .I4(\_inferred__1/i___1_carry__1_0 ),
        .I5(in_u_7[6]),
        .O(\ram_reg[6] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_21__0
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__23_carry_i_5__6_0[0]),
        .I2(O[0]),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[1]),
        .O(mode_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_23__0
       (.I0(O[1]),
        .I1(adder_4__23_carry_i_5__6_0[1]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(mode_2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    out1_carry_i_26__6
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_3__32_carry_n_7),
        .I2(\ram_reg[22]_0 ),
        .I3(\_inferred__1/i___1_carry__2 [0]),
        .O(mode_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_28__1
       (.I0(adder_4__23_carry__4_i_3__6_0),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ram_reg[22]_0 ),
        .I4(in_d_7[0]),
        .O(mode_0[1]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry_i_2__6
       (.I0(out1_carry_i_15__6_n_0),
        .I1(out1_carry_0),
        .I2(in_u_7[3]),
        .I3(out1_carry_i_18__0_n_0),
        .I4(\_inferred__1/i___1_carry__0 ),
        .I5(in_u_7[4]),
        .O(\ram_reg[6] [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__6
       (.I0(mode_0[0]),
        .I1(in_u_7[0]),
        .I2(mode_0[1]),
        .I3(NTT_in_u_IBUF[1]),
        .I4(\ram_reg[22]_0 ),
        .I5(MEM_u_out_7[1]),
        .O(\ram_reg[6] [0]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry_i_5__6
       (.I0(out1_carry_i_12__6_n_0),
        .I1(\_inferred__1/i___1_carry__1_0 ),
        .I2(in_u_7[6]),
        .I3(out1_carry_i_9__6_n_0),
        .I4(out1_carry),
        .I5(in_u_7[5]),
        .O(\ram_reg[7] [3]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry_i_6__6
       (.I0(out1_carry_i_18__0_n_0),
        .I1(\_inferred__1/i___1_carry__0 ),
        .I2(in_u_7[4]),
        .I3(out1_carry_i_15__6_n_0),
        .I4(out1_carry_0),
        .I5(in_u_7[3]),
        .O(\ram_reg[7] [2]));
  LUT6 #(
    .INIT(64'h00000000EA26D915)) 
    out1_carry_i_7__6
       (.I0(mode_2),
        .I1(\ram_reg[22]_0 ),
        .I2(\_inferred__1/i___1_carry__2 [1]),
        .I3(NTT_in_u_IBUF[2]),
        .I4(MEM_u_out_7[2]),
        .I5(out1_carry_1),
        .O(\ram_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry_i_8__0
       (.I0(mode_0[1]),
        .I1(NTT_in_u_IBUF[1]),
        .I2(\ram_reg[22]_0 ),
        .I3(MEM_u_out_7[1]),
        .I4(mode_0[0]),
        .I5(in_u_7[0]),
        .O(\ram_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_9__6
       (.I0(a_mul_b[2]),
        .I1(adder_4__23_carry__0_i_4__6_0[1]),
        .I2(\ram_reg[22]_0 ),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(out1_carry_i_9__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \ram[0]_i_1__0 
       (.I0(\ram_reg[0] ),
        .I1(\ram_reg[22]_0 ),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__23_carry__4_i_3__6_0),
        .O(MEM_d_in_7[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[10]_i_1__0 
       (.I0(adder_4__23_carry__1_i_4__6_0[1]),
        .I1(a_mul_b_0[2]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[9]),
        .O(MEM_d_in_7[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[11]_i_1__0 
       (.I0(adder_4__23_carry__1_i_4__6_0[2]),
        .I1(a_mul_b_0[3]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[10]),
        .O(MEM_d_in_7[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[12]_i_1__0 
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[11]),
        .O(MEM_d_in_7[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[13]_i_1__0 
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[12]),
        .O(MEM_d_in_7[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[14]_i_1__0 
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[13]),
        .O(MEM_d_in_7[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[15]_i_1__0 
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[14]),
        .O(MEM_d_in_7[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[16]_i_1__0 
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[15]),
        .O(MEM_d_in_7[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[17]_i_1__0 
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[16]),
        .O(MEM_d_in_7[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[18]_i_1__0 
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[17]),
        .O(MEM_d_in_7[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[19]_i_1__0 
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[18]),
        .O(MEM_d_in_7[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[1]_i_1__0 
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[0]),
        .O(MEM_d_in_7[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[20]_i_1__0 
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[19]),
        .O(MEM_d_in_7[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[21]_i_1__0 
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[20]),
        .O(MEM_d_in_7[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[22]_i_1__0 
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[21]),
        .O(MEM_d_in_7[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[2]_i_1__0 
       (.I0(adder_4__23_carry_i_5__6_0[0]),
        .I1(O[0]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[1]),
        .O(MEM_d_in_7[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[3]_i_1__0 
       (.I0(adder_4__23_carry_i_5__6_0[1]),
        .I1(O[1]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[2]),
        .O(MEM_d_in_7[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[4]_i_1__0 
       (.I0(adder_4__23_carry_i_5__6_0[2]),
        .I1(a_mul_b[0]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[3]),
        .O(MEM_d_in_7[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[5]_i_1__0 
       (.I0(adder_4__23_carry__0_i_4__6_0[0]),
        .I1(a_mul_b[1]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[4]),
        .O(MEM_d_in_7[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[6]_i_1__0 
       (.I0(adder_4__23_carry__0_i_4__6_0[1]),
        .I1(a_mul_b[2]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[5]),
        .O(MEM_d_in_7[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[7]_i_1__0 
       (.I0(adder_4__23_carry__0_i_4__6_0[2]),
        .I1(a_mul_b[3]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[6]),
        .O(MEM_d_in_7[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[8]_i_1__0 
       (.I0(adder_4__23_carry__0_i_4__6_0[3]),
        .I1(a_mul_b_0[0]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[7]),
        .O(MEM_d_in_7[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ram[9]_i_1__0 
       (.I0(adder_4__23_carry__1_i_4__6_0[0]),
        .I1(a_mul_b_0[1]),
        .I2(adder_4__23_carry__4_i_3__6_0),
        .I3(\ram_reg[22]_0 ),
        .I4(out_d_6[8]),
        .O(MEM_d_in_7[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_17
   (DI,
    mode,
    mode_0,
    S,
    \ram_reg[19] ,
    \ram_reg[17] ,
    \ram_reg[15] ,
    \ram_reg[15]_0 ,
    \ram_reg[14] ,
    \ram_reg[7] ,
    \ram_reg[1] ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_6,
    \ram_reg[14]_0 ,
    in_d,
    \ram_reg[0] ,
    P,
    in_u_6,
    MEM_u_out_7,
    \ram_reg[1]_0 ,
    out1_carry__1,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    sub_out_0,
    \ram_reg[22] ,
    MEM_d_out_7,
    out_d_5,
    sub_out,
    \_inferred__1/i___1_carry ,
    switch_7,
    ram,
    \ma/a_plus_b_minus_q_carry_i_14__5 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\ram_reg[19] ;
  output [3:0]\ram_reg[17] ;
  output [2:0]\ram_reg[15] ;
  output [0:0]\ram_reg[15]_0 ;
  output [0:0]\ram_reg[14] ;
  output [3:0]\ram_reg[7] ;
  output [1:0]\ram_reg[1] ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_6;
  output [0:0]\ram_reg[14]_0 ;
  output [22:0]in_d;
  output [1:0]\ram_reg[0] ;
  input [28:0]P;
  input [10:0]in_u_6;
  input [11:0]MEM_u_out_7;
  input [0:0]\ram_reg[1]_0 ;
  input [11:0]out1_carry__1;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [20:0]sub_out_0;
  input [0:0]\ram_reg[22] ;
  input [20:0]MEM_d_out_7;
  input [21:0]out_d_5;
  input [0:0]sub_out;
  input \_inferred__1/i___1_carry ;
  input switch_7;
  input [0:0]ram;
  input \ma/a_plus_b_minus_q_carry_i_14__5 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [20:0]MEM_d_out_7;
  wire [11:0]MEM_u_out_7;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__5_n_0;
  wire adder_1__2_carry__0_i_2__5_n_0;
  wire adder_1__2_carry__0_i_3__5_n_0;
  wire adder_1__2_carry__0_i_4__5_n_0;
  wire adder_1__2_carry__0_i_5__5_n_0;
  wire adder_1__2_carry__0_i_6__5_n_0;
  wire adder_1__2_carry__0_i_7__5_n_0;
  wire adder_1__2_carry__0_i_8__5_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__5_n_0;
  wire adder_1__2_carry__1_i_2__5_n_0;
  wire adder_1__2_carry__1_i_3__5_n_0;
  wire adder_1__2_carry_i_1__5_n_0;
  wire adder_1__2_carry_i_2__5_n_0;
  wire adder_1__2_carry_i_3__5_n_0;
  wire adder_1__2_carry_i_4__5_n_0;
  wire adder_1__2_carry_i_5__5_n_0;
  wire adder_1__2_carry_i_6__5_n_0;
  wire adder_1__2_carry_i_7__5_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__5_n_0;
  wire adder_1__31_carry__0_i_2__5_n_0;
  wire adder_1__31_carry__0_i_3__5_n_0;
  wire adder_1__31_carry__0_i_4__5_n_0;
  wire adder_1__31_carry__0_i_5__5_n_0;
  wire adder_1__31_carry__0_i_6__5_n_0;
  wire adder_1__31_carry__0_i_7__5_n_0;
  wire adder_1__31_carry__0_i_8__5_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__5_n_0;
  wire adder_1__31_carry__1_i_2__5_n_0;
  wire adder_1__31_carry__1_i_3__5_n_0;
  wire adder_1__31_carry__1_i_4__5_n_0;
  wire adder_1__31_carry__1_i_5__5_n_0;
  wire adder_1__31_carry__1_i_6__5_n_0;
  wire adder_1__31_carry__1_i_7__5_n_0;
  wire adder_1__31_carry__1_i_8__5_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__5_n_0;
  wire adder_1__31_carry__2_i_2__5_n_0;
  wire adder_1__31_carry__2_i_3__5_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__5_n_0;
  wire adder_1__31_carry_i_2__5_n_0;
  wire adder_1__31_carry_i_3__5_n_0;
  wire adder_1__31_carry_i_4__5_n_0;
  wire adder_1__31_carry_i_5__5_n_0;
  wire adder_1__31_carry_i_6__5_n_0;
  wire adder_1__31_carry_i_7__5_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__5_n_0;
  wire adder_3__0_carry__0_i_2__5_n_0;
  wire adder_3__0_carry__0_i_3__5_n_0;
  wire adder_3__0_carry__0_i_4__5_n_0;
  wire adder_3__0_carry__0_i_5__5_n_0;
  wire adder_3__0_carry__0_i_6__5_n_0;
  wire adder_3__0_carry__0_i_7__5_n_0;
  wire adder_3__0_carry__0_i_8__5_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__5_n_0;
  wire adder_3__0_carry__1_i_2__5_n_0;
  wire adder_3__0_carry__1_i_3__5_n_0;
  wire adder_3__0_carry__1_i_4__5_n_0;
  wire adder_3__0_carry__1_i_5__5_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__5_n_0;
  wire adder_3__0_carry_i_2__5_n_0;
  wire adder_3__0_carry_i_3__5_n_0;
  wire adder_3__0_carry_i_4__5_n_0;
  wire adder_3__0_carry_i_5__5_n_0;
  wire adder_3__0_carry_i_6__5_n_0;
  wire adder_3__0_carry_i_7__5_n_0;
  wire adder_3__0_carry_i_8__5_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__5_n_0;
  wire adder_3__32_carry__0_i_2__5_n_0;
  wire adder_3__32_carry__0_i_3__5_n_0;
  wire adder_3__32_carry__0_i_4__5_n_0;
  wire adder_3__32_carry__0_i_5__5_n_0;
  wire adder_3__32_carry__0_i_6__5_n_0;
  wire adder_3__32_carry__0_i_7__5_n_0;
  wire adder_3__32_carry__0_i_8__5_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__5_n_0;
  wire adder_3__32_carry__1_i_2__5_n_0;
  wire adder_3__32_carry__1_i_3__5_n_0;
  wire adder_3__32_carry__1_i_4__5_n_0;
  wire adder_3__32_carry__1_i_5__5_n_0;
  wire adder_3__32_carry__1_i_6__5_n_0;
  wire adder_3__32_carry__1_i_7__5_n_0;
  wire adder_3__32_carry__1_i_8__5_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__5_n_0;
  wire adder_3__32_carry__2_i_2__5_n_0;
  wire adder_3__32_carry__2_i_3__5_n_0;
  wire adder_3__32_carry__2_i_4__5_n_0;
  wire adder_3__32_carry__2_i_5__5_n_0;
  wire adder_3__32_carry__2_i_6__5_n_0;
  wire adder_3__32_carry__2_i_7__5_n_0;
  wire adder_3__32_carry__2_i_8__5_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__5_n_0;
  wire adder_3__32_carry__3_i_2__5_n_0;
  wire adder_3__32_carry__3_i_3__5_n_0;
  wire adder_3__32_carry__3_i_4__5_n_0;
  wire adder_3__32_carry__3_i_5__5_n_0;
  wire adder_3__32_carry__3_i_6__5_n_0;
  wire adder_3__32_carry__3_i_7__5_n_0;
  wire adder_3__32_carry__3_i_8__5_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__5_n_0;
  wire adder_3__32_carry__4_i_2__5_n_0;
  wire adder_3__32_carry__4_i_3__5_n_0;
  wire adder_3__32_carry__4_i_4__5_n_0;
  wire adder_3__32_carry__4_i_5__5_n_0;
  wire adder_3__32_carry__4_i_6__5_n_0;
  wire adder_3__32_carry__4_i_7__5_n_0;
  wire adder_3__32_carry__4_i_8__5_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__5_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__5_n_0;
  wire adder_3__32_carry_i_2__5_n_0;
  wire adder_3__32_carry_i_3__5_n_0;
  wire adder_3__32_carry_i_4__5_n_0;
  wire adder_3__32_carry_i_5__5_n_0;
  wire adder_3__32_carry_i_6__5_n_0;
  wire adder_3__32_carry_i_7__5_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__5_n_0;
  wire adder_4__23_carry__0_i_2__5_n_0;
  wire adder_4__23_carry__0_i_3__5_n_0;
  wire adder_4__23_carry__0_i_4__5_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__5_n_0;
  wire adder_4__23_carry__1_i_2__5_n_0;
  wire adder_4__23_carry__1_i_3__5_n_0;
  wire adder_4__23_carry__1_i_4__5_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__5_n_0;
  wire adder_4__23_carry__2_i_2__5_n_0;
  wire adder_4__23_carry__2_i_3__5_n_0;
  wire adder_4__23_carry__2_i_4__5_n_0;
  wire adder_4__23_carry__2_i_5__5_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__5_n_0;
  wire adder_4__23_carry__3_i_2__5_n_0;
  wire adder_4__23_carry__3_i_3__5_n_0;
  wire adder_4__23_carry__3_i_4__5_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__5_n_0;
  wire adder_4__23_carry__4_i_2__5_n_0;
  wire adder_4__23_carry__4_i_3__5_n_0;
  wire adder_4__23_carry_i_10__5_n_0;
  wire adder_4__23_carry_i_2__5_n_0;
  wire adder_4__23_carry_i_3__5_n_0;
  wire adder_4__23_carry_i_4__5_n_0;
  wire adder_4__23_carry_i_5__5_n_0;
  wire adder_4__23_carry_i_6__5_n_0;
  wire adder_4__23_carry_i_7__5_n_0;
  wire adder_4__23_carry_i_8__5_n_0;
  wire adder_4__23_carry_i_9__5_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [22:0]in_d;
  wire [10:0]in_u_6;
  wire \ma/a_plus_b_minus_q_carry_i_14__5 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [11:0]out1_carry__1;
  wire [21:0]out_d_5;
  wire [21:0]out_d_6;
  wire [0:0]ram;
  wire [1:0]\ram_reg[0] ;
  wire [0:0]\ram_reg[14] ;
  wire [0:0]\ram_reg[14]_0 ;
  wire [2:0]\ram_reg[15] ;
  wire [0:0]\ram_reg[15]_0 ;
  wire [3:0]\ram_reg[17] ;
  wire [1:0]\ram_reg[19] ;
  wire [1:0]\ram_reg[1] ;
  wire [0:0]\ram_reg[1]_0 ;
  wire [0:0]\ram_reg[22] ;
  wire [3:0]\ram_reg[7] ;
  wire sel;
  wire [0:0]sub_out;
  wire [20:0]sub_out_0;
  wire switch_7;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__5_n_0,adder_1__2_carry_i_2__5_n_0,adder_1__2_carry_i_3__5_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__5_n_0,adder_1__2_carry_i_5__5_n_0,adder_1__2_carry_i_6__5_n_0,adder_1__2_carry_i_7__5_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__5_n_0,adder_1__2_carry__0_i_2__5_n_0,adder_1__2_carry__0_i_3__5_n_0,adder_1__2_carry__0_i_4__5_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__5_n_0,adder_1__2_carry__0_i_6__5_n_0,adder_1__2_carry__0_i_7__5_n_0,adder_1__2_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__5
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__5
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__5
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__5
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__5
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__5
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__5_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__5_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__5_n_0,adder_1__2_carry__1_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__5
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__5
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__5
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__5
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__5
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__5_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__5
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__5
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__5
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__5
       (.I0(adder_1__2_carry_i_3__5_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__5
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__5_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__5_n_0,adder_1__31_carry_i_2__5_n_0,adder_1__31_carry_i_3__5_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__5_n_0,adder_1__31_carry_i_5__5_n_0,adder_1__31_carry_i_6__5_n_0,adder_1__31_carry_i_7__5_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__5_n_0,adder_1__31_carry__0_i_2__5_n_0,adder_1__31_carry__0_i_3__5_n_0,adder_1__31_carry__0_i_4__5_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__5_n_0,adder_1__31_carry__0_i_6__5_n_0,adder_1__31_carry__0_i_7__5_n_0,adder_1__31_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__5
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__5
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__5
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__5
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__5
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__5
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__5
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__5_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__5_n_0,adder_1__31_carry__1_i_2__5_n_0,adder_1__31_carry__1_i_3__5_n_0,adder_1__31_carry__1_i_4__5_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__5_n_0,adder_1__31_carry__1_i_6__5_n_0,adder_1__31_carry__1_i_7__5_n_0,adder_1__31_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__5
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__5
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__5
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__5
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__5
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__5
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__5
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__5_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__5_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__5_n_0,adder_1__31_carry__2_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__5
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__5
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__5
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__5_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__5
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__5
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__5
       (.I0(adder_1__31_carry_i_2__5_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__5_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__5
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__5
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__5_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__5_n_0,adder_3__0_carry_i_2__5_n_0,adder_3__0_carry_i_3__5_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__5_n_0,adder_3__0_carry_i_5__5_n_0,adder_3__0_carry_i_6__5_n_0,adder_3__0_carry_i_7__5_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__5_n_0,adder_3__0_carry__0_i_2__5_n_0,adder_3__0_carry__0_i_3__5_n_0,adder_3__0_carry__0_i_4__5_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__5_n_0,adder_3__0_carry__0_i_6__5_n_0,adder_3__0_carry__0_i_7__5_n_0,adder_3__0_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__5
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__5
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__5
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__5
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__5
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__5
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__5
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__5
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__5_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__5_n_0,adder_3__0_carry__1_i_2__5_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__5_n_0,adder_3__0_carry__1_i_4__5_n_0,adder_3__0_carry__1_i_5__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__5
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__5
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__5
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__5
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__5
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__5
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__5
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__5_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__5
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__5
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__5
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__5_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__5
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__5_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__5_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__5
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__5
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__5_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__5_n_0,adder_3__32_carry_i_2__5_n_0,adder_3__32_carry_i_3__5_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__5_n_0,adder_3__32_carry_i_5__5_n_0,adder_3__32_carry_i_6__5_n_0,adder_3__32_carry_i_7__5_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__5_n_0,adder_3__32_carry__0_i_2__5_n_0,adder_3__32_carry__0_i_3__5_n_0,adder_3__32_carry__0_i_4__5_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__5_n_0,adder_3__32_carry__0_i_6__5_n_0,adder_3__32_carry__0_i_7__5_n_0,adder_3__32_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__5
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__5
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__5
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__5
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__5
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__5
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__5
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__5
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__5_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__5_n_0,adder_3__32_carry__1_i_2__5_n_0,adder_3__32_carry__1_i_3__5_n_0,adder_3__32_carry__1_i_4__5_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__5_n_0,adder_3__32_carry__1_i_6__5_n_0,adder_3__32_carry__1_i_7__5_n_0,adder_3__32_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__5
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__5
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__5
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__5
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__5
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__5
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__5
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__5
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__5_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__5_n_0,adder_3__32_carry__2_i_2__5_n_0,adder_3__32_carry__2_i_3__5_n_0,adder_3__32_carry__2_i_4__5_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__5_n_0,adder_3__32_carry__2_i_6__5_n_0,adder_3__32_carry__2_i_7__5_n_0,adder_3__32_carry__2_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__5
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__5
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__5
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__5
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__5
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__5
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__5
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__5
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__5_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__5_n_0,adder_3__32_carry__3_i_2__5_n_0,adder_3__32_carry__3_i_3__5_n_0,adder_3__32_carry__3_i_4__5_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__5_n_0,adder_3__32_carry__3_i_6__5_n_0,adder_3__32_carry__3_i_7__5_n_0,adder_3__32_carry__3_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__5
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__5
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__5
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__5
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__5
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__5
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__5
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__5
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__5_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__5_n_0,adder_3__32_carry__4_i_2__5_n_0,adder_3__32_carry__4_i_3__5_n_0,adder_3__32_carry__4_i_4__5_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__5_n_0,adder_3__32_carry__4_i_6__5_n_0,adder_3__32_carry__4_i_7__5_n_0,adder_3__32_carry__4_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__5
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__5
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__5
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__5
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__5
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__5
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__5
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__5
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__5_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__5_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__5
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__5
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__5
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__5_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__5
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__5
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__5
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__5
       (.I0(adder_3__32_carry_i_3__5_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__5
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__5_n_0,adder_4__23_carry_i_3__5_n_0,adder_4__23_carry_i_4__5_n_0,adder_4__23_carry_i_5__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__5_n_0,adder_4__23_carry__0_i_2__5_n_0,adder_4__23_carry__0_i_3__5_n_0,adder_4__23_carry__0_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__5
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__5
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__5
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__5
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__5_n_0,adder_4__23_carry__1_i_2__5_n_0,adder_4__23_carry__1_i_3__5_n_0,adder_4__23_carry__1_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__5
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__5
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__5
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__5
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__5_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__5_n_0,adder_4__23_carry__2_i_3__5_n_0,adder_4__23_carry__2_i_4__5_n_0,adder_4__23_carry__2_i_5__5_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__5_n_0),
        .I3(adder_4__23_carry_i_7__5_n_0),
        .O(adder_4__23_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__5
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__5
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__5_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__5_n_0),
        .I3(adder_4__23_carry_i_7__5_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__5
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__5_n_0,adder_4__23_carry__3_i_2__5_n_0,adder_4__23_carry__3_i_3__5_n_0,adder_4__23_carry__3_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__5
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__5
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__5
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__5
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__5_n_0,adder_4__23_carry__4_i_2__5_n_0,adder_4__23_carry__4_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__5
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__5
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__5
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__5
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__5_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__5_n_0),
        .I3(adder_4__23_carry_i_7__5_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__5
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__5
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__5_n_0),
        .I3(adder_4__23_carry_i_7__5_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__5_n_0),
        .I3(adder_4__23_carry_i_7__5_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__5
       (.I0(adder_4__23_carry_i_8__5_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__5_n_0),
        .O(adder_4__23_carry_i_6__5_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__5
       (.I0(adder_4__23_carry_i_10__5_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__5
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__5
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10__4
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__5
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10__4
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12__4
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10__4
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12__4
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__5
       (.I0(mode_0[8]),
        .I1(MEM_u_out_7[7]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\ram_reg[14] ));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__5
       (.I0(mode_0[8]),
        .I1(in_u_6[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_0[7]),
        .I5(in_u_6[6]),
        .O(\ram_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__5
       (.I0(mode_0[11]),
        .I1(MEM_u_out_7[9]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[9]),
        .I4(in_u_6[9]),
        .I5(mode_0[12]),
        .O(\ram_reg[17] [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__5
       (.I0(mode_0[10]),
        .I1(in_u_6[8]),
        .I2(out1_carry__1[9]),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_u_out_7[9]),
        .I5(mode_0[11]),
        .O(\ram_reg[17] [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__5
       (.I0(mode_0[9]),
        .I1(MEM_u_out_7[8]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[8]),
        .I4(in_u_6[8]),
        .I5(mode_0[10]),
        .O(\ram_reg[17] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__5
       (.I0(mode_0[8]),
        .I1(in_u_6[7]),
        .I2(out1_carry__1[8]),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_u_out_7[8]),
        .I5(mode_0[9]),
        .O(\ram_reg[17] [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__5
       (.I0(mode_0[13]),
        .I1(MEM_u_out_7[10]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[10]),
        .I4(in_u_6[10]),
        .I5(mode),
        .O(\ram_reg[19] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__5
       (.I0(mode_0[12]),
        .I1(in_u_6[9]),
        .I2(out1_carry__1[10]),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_u_out_7[10]),
        .I5(mode_0[13]),
        .O(\ram_reg[19] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__5
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(MEM_u_out_7[1]),
        .I3(\ram_reg[1]_0 ),
        .I4(out1_carry__1[1]),
        .O(\ram_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__5
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(MEM_u_out_7[0]),
        .I3(\ram_reg[1]_0 ),
        .I4(out1_carry__1[0]),
        .O(\ram_reg[1] [0]));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__6
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(MEM_u_out_7[0]),
        .I3(\ram_reg[1]_0 ),
        .I4(out1_carry__1[0]),
        .I5(\_inferred__1/i___1_carry ),
        .O(\ram_reg[0] [1]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__6
       (.I0(out1_carry__1[0]),
        .I1(\ram_reg[1]_0 ),
        .I2(MEM_u_out_7[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\ram_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9__4
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[13]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[11]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[9]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[10]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[7]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[8]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__5
       (.I0(mode_0[8]),
        .I1(in_u_6[7]),
        .I2(mode_0[9]),
        .I3(MEM_u_out_7[8]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[8]),
        .O(\ram_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__5
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__5
       (.I0(mode_0[6]),
        .I1(in_u_6[5]),
        .I2(add_in_1[11]),
        .I3(MEM_u_out_7[6]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[6]),
        .O(\ram_reg[15] [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__5
       (.I0(mode_0[5]),
        .I1(in_u_6[4]),
        .I2(add_in_1[9]),
        .I3(MEM_u_out_7[5]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[5]),
        .O(\ram_reg[15] [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__5
       (.I0(mode_0[9]),
        .I1(MEM_u_out_7[8]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[8]),
        .I4(mode_0[8]),
        .I5(in_u_6[7]),
        .O(\ram_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[12]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[18]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[19]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[16]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[17]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[14]),
        .O(mode_0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[15]),
        .O(mode_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_27
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__5
       (.I0(mode),
        .I1(in_u_6[10]),
        .I2(mode_0[14]),
        .I3(MEM_u_out_7[11]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__5
       (.I0(mode_0[12]),
        .I1(in_u_6[9]),
        .I2(mode_0[13]),
        .I3(MEM_u_out_7[10]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__5
       (.I0(mode_0[10]),
        .I1(in_u_6[8]),
        .I2(mode_0[11]),
        .I3(MEM_u_out_7[9]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__5
       (.I0(mode_0[14]),
        .I1(MEM_u_out_7[11]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[11]),
        .I4(mode),
        .I5(in_u_6[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__5
       (.I0(mode_0[13]),
        .I1(MEM_u_out_7[10]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[10]),
        .I4(mode_0[12]),
        .I5(in_u_6[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__5
       (.I0(mode_0[11]),
        .I1(MEM_u_out_7[9]),
        .I2(\ram_reg[1]_0 ),
        .I3(out1_carry__1[9]),
        .I4(mode_0[10]),
        .I5(in_u_6[8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[20]),
        .O(mode_0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[6]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[3]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[4]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__6
       (.I0(switch_7),
        .I1(ram),
        .I2(adder_3__32_carry_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__5 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__5
       (.I0(mode_0[4]),
        .I1(in_u_6[3]),
        .I2(add_in_1[7]),
        .I3(MEM_u_out_7[4]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[4]),
        .O(\ram_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[0]),
        .O(mode_0[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__5
       (.I0(mode_0[3]),
        .I1(in_u_6[2]),
        .I2(add_in_1[5]),
        .I3(MEM_u_out_7[3]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[3]),
        .O(\ram_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_30
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(\ram_reg[1]_0 ),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__5
       (.I0(mode_0[2]),
        .I1(in_u_6[1]),
        .I2(add_in_1[3]),
        .I3(MEM_u_out_7[2]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[2]),
        .O(\ram_reg[7] [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__5
       (.I0(mode_0[0]),
        .I1(in_u_6[0]),
        .I2(mode_0[1]),
        .I3(MEM_u_out_7[1]),
        .I4(\ram_reg[1]_0 ),
        .I5(out1_carry__1[1]),
        .O(\ram_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__5
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(MEM_d_out_7[5]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[10]_i_2 
       (.I0(sub_out_0[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[11]_i_2 
       (.I0(sub_out_0[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[12]_i_2 
       (.I0(sub_out_0[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[13]_i_2 
       (.I0(sub_out_0[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[14]_i_2 
       (.I0(sub_out_0[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[15]_i_2 
       (.I0(sub_out_0[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[16]_i_2 
       (.I0(sub_out_0[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[17]_i_2 
       (.I0(sub_out_0[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[18]_i_2 
       (.I0(sub_out_0[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[19]_i_2 
       (.I0(sub_out_0[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[18]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[1]_i_2 
       (.I0(sub_out_0[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[20]_i_2 
       (.I0(sub_out_0[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[21]_i_2 
       (.I0(sub_out_0[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[20]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[22]_i_2 
       (.I0(\ram_reg[22] ),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[2]_i_2 
       (.I0(sub_out_0[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[3]_i_2 
       (.I0(sub_out_0[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[4]_i_2 
       (.I0(sub_out_0[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[5]_i_2 
       (.I0(sub_out_0[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[6]_i_2 
       (.I0(sub_out_0[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[7]_i_2 
       (.I0(sub_out_0[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[8]_i_2 
       (.I0(sub_out_0[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \ram[9]_i_2 
       (.I0(sub_out_0[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ram_reg[1]_0 ),
        .I4(adder_4__91[23]),
        .O(out_d_6[8]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(sub_out),
        .I1(\ram_reg[1]_0 ),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_1_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(\ram_reg[1]_0 ),
        .I4(out_d_5[8]),
        .O(in_d[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_21
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_5,
    mode_11,
    out1_carry__0_i_9__4_0,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    P,
    in_u_5,
    dout,
    \ma/a_plus_b_minus_q_carry_i_14__4 ,
    out_u,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    sub_out,
    MEM_d_out_6,
    out1_carry__0_i_2__4,
    out_d_4,
    sub_out_0,
    switch_6,
    \ma/a_plus_b_minus_q_carry_i_14__4_0 ,
    \ma/a_plus_b_minus_q_carry_i_14__4_1 );
  output [2:0]DI;
  output mode;
  output [14:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_5;
  output [0:0]mode_11;
  output [1:0]out1_carry__0_i_9__4_0;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [28:0]P;
  input [11:0]in_u_5;
  input [11:0]dout;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__4 ;
  input [11:0]out_u;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [21:0]sub_out;
  input [12:0]MEM_d_out_6;
  input [7:0]out1_carry__0_i_2__4;
  input [21:0]out_d_4;
  input [0:0]sub_out_0;
  input switch_6;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__4_1 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [12:0]MEM_d_out_6;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__4_n_0;
  wire adder_1__2_carry__0_i_2__4_n_0;
  wire adder_1__2_carry__0_i_3__4_n_0;
  wire adder_1__2_carry__0_i_4__4_n_0;
  wire adder_1__2_carry__0_i_5__4_n_0;
  wire adder_1__2_carry__0_i_6__4_n_0;
  wire adder_1__2_carry__0_i_7__4_n_0;
  wire adder_1__2_carry__0_i_8__4_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__4_n_0;
  wire adder_1__2_carry__1_i_2__4_n_0;
  wire adder_1__2_carry__1_i_3__4_n_0;
  wire adder_1__2_carry_i_1__4_n_0;
  wire adder_1__2_carry_i_2__4_n_0;
  wire adder_1__2_carry_i_3__4_n_0;
  wire adder_1__2_carry_i_4__4_n_0;
  wire adder_1__2_carry_i_5__4_n_0;
  wire adder_1__2_carry_i_6__4_n_0;
  wire adder_1__2_carry_i_7__4_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__4_n_0;
  wire adder_1__31_carry__0_i_2__4_n_0;
  wire adder_1__31_carry__0_i_3__4_n_0;
  wire adder_1__31_carry__0_i_4__4_n_0;
  wire adder_1__31_carry__0_i_5__4_n_0;
  wire adder_1__31_carry__0_i_6__4_n_0;
  wire adder_1__31_carry__0_i_7__4_n_0;
  wire adder_1__31_carry__0_i_8__4_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__4_n_0;
  wire adder_1__31_carry__1_i_2__4_n_0;
  wire adder_1__31_carry__1_i_3__4_n_0;
  wire adder_1__31_carry__1_i_4__4_n_0;
  wire adder_1__31_carry__1_i_5__4_n_0;
  wire adder_1__31_carry__1_i_6__4_n_0;
  wire adder_1__31_carry__1_i_7__4_n_0;
  wire adder_1__31_carry__1_i_8__4_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__4_n_0;
  wire adder_1__31_carry__2_i_2__4_n_0;
  wire adder_1__31_carry__2_i_3__4_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__4_n_0;
  wire adder_1__31_carry_i_2__4_n_0;
  wire adder_1__31_carry_i_3__4_n_0;
  wire adder_1__31_carry_i_4__4_n_0;
  wire adder_1__31_carry_i_5__4_n_0;
  wire adder_1__31_carry_i_6__4_n_0;
  wire adder_1__31_carry_i_7__4_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__4_n_0;
  wire adder_3__0_carry__0_i_2__4_n_0;
  wire adder_3__0_carry__0_i_3__4_n_0;
  wire adder_3__0_carry__0_i_4__4_n_0;
  wire adder_3__0_carry__0_i_5__4_n_0;
  wire adder_3__0_carry__0_i_6__4_n_0;
  wire adder_3__0_carry__0_i_7__4_n_0;
  wire adder_3__0_carry__0_i_8__4_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__4_n_0;
  wire adder_3__0_carry__1_i_2__4_n_0;
  wire adder_3__0_carry__1_i_3__4_n_0;
  wire adder_3__0_carry__1_i_4__4_n_0;
  wire adder_3__0_carry__1_i_5__4_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__4_n_0;
  wire adder_3__0_carry_i_2__4_n_0;
  wire adder_3__0_carry_i_3__4_n_0;
  wire adder_3__0_carry_i_4__4_n_0;
  wire adder_3__0_carry_i_5__4_n_0;
  wire adder_3__0_carry_i_6__4_n_0;
  wire adder_3__0_carry_i_7__4_n_0;
  wire adder_3__0_carry_i_8__4_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__4_n_0;
  wire adder_3__32_carry__0_i_2__4_n_0;
  wire adder_3__32_carry__0_i_3__4_n_0;
  wire adder_3__32_carry__0_i_4__4_n_0;
  wire adder_3__32_carry__0_i_5__4_n_0;
  wire adder_3__32_carry__0_i_6__4_n_0;
  wire adder_3__32_carry__0_i_7__4_n_0;
  wire adder_3__32_carry__0_i_8__4_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__4_n_0;
  wire adder_3__32_carry__1_i_2__4_n_0;
  wire adder_3__32_carry__1_i_3__4_n_0;
  wire adder_3__32_carry__1_i_4__4_n_0;
  wire adder_3__32_carry__1_i_5__4_n_0;
  wire adder_3__32_carry__1_i_6__4_n_0;
  wire adder_3__32_carry__1_i_7__4_n_0;
  wire adder_3__32_carry__1_i_8__4_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__4_n_0;
  wire adder_3__32_carry__2_i_2__4_n_0;
  wire adder_3__32_carry__2_i_3__4_n_0;
  wire adder_3__32_carry__2_i_4__4_n_0;
  wire adder_3__32_carry__2_i_5__4_n_0;
  wire adder_3__32_carry__2_i_6__4_n_0;
  wire adder_3__32_carry__2_i_7__4_n_0;
  wire adder_3__32_carry__2_i_8__4_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__4_n_0;
  wire adder_3__32_carry__3_i_2__4_n_0;
  wire adder_3__32_carry__3_i_3__4_n_0;
  wire adder_3__32_carry__3_i_4__4_n_0;
  wire adder_3__32_carry__3_i_5__4_n_0;
  wire adder_3__32_carry__3_i_6__4_n_0;
  wire adder_3__32_carry__3_i_7__4_n_0;
  wire adder_3__32_carry__3_i_8__4_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__4_n_0;
  wire adder_3__32_carry__4_i_2__4_n_0;
  wire adder_3__32_carry__4_i_3__4_n_0;
  wire adder_3__32_carry__4_i_4__4_n_0;
  wire adder_3__32_carry__4_i_5__4_n_0;
  wire adder_3__32_carry__4_i_6__4_n_0;
  wire adder_3__32_carry__4_i_7__4_n_0;
  wire adder_3__32_carry__4_i_8__4_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__4_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__4_n_0;
  wire adder_3__32_carry_i_2__4_n_0;
  wire adder_3__32_carry_i_3__4_n_0;
  wire adder_3__32_carry_i_4__4_n_0;
  wire adder_3__32_carry_i_5__4_n_0;
  wire adder_3__32_carry_i_6__4_n_0;
  wire adder_3__32_carry_i_7__4_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__4_n_0;
  wire adder_4__23_carry__0_i_2__4_n_0;
  wire adder_4__23_carry__0_i_3__4_n_0;
  wire adder_4__23_carry__0_i_4__4_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__4_n_0;
  wire adder_4__23_carry__1_i_2__4_n_0;
  wire adder_4__23_carry__1_i_3__4_n_0;
  wire adder_4__23_carry__1_i_4__4_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__4_n_0;
  wire adder_4__23_carry__2_i_2__4_n_0;
  wire adder_4__23_carry__2_i_3__4_n_0;
  wire adder_4__23_carry__2_i_4__4_n_0;
  wire adder_4__23_carry__2_i_5__4_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__4_n_0;
  wire adder_4__23_carry__3_i_2__4_n_0;
  wire adder_4__23_carry__3_i_3__4_n_0;
  wire adder_4__23_carry__3_i_4__4_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__4_n_0;
  wire adder_4__23_carry__4_i_2__4_n_0;
  wire adder_4__23_carry__4_i_3__4_n_0;
  wire adder_4__23_carry_i_10__4_n_0;
  wire adder_4__23_carry_i_2__4_n_0;
  wire adder_4__23_carry_i_3__4_n_0;
  wire adder_4__23_carry_i_4__4_n_0;
  wire adder_4__23_carry_i_5__4_n_0;
  wire adder_4__23_carry_i_6__4_n_0;
  wire adder_4__23_carry_i_7__4_n_0;
  wire adder_4__23_carry_i_8__4_n_0;
  wire adder_4__23_carry_i_9__4_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [11:0]dout;
  wire [22:0]in_d;
  wire [11:0]in_u_5;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__4 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__4_1 ;
  wire mode;
  wire [14:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire [0:0]mode_11;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [7:0]out1_carry__0_i_2__4;
  wire [1:0]out1_carry__0_i_9__4_0;
  wire [21:0]out_d_4;
  wire [21:0]out_d_5;
  wire [11:0]out_u;
  wire sel;
  wire [21:0]sub_out;
  wire [0:0]sub_out_0;
  wire switch_6;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__4_n_0,adder_1__2_carry_i_2__4_n_0,adder_1__2_carry_i_3__4_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__4_n_0,adder_1__2_carry_i_5__4_n_0,adder_1__2_carry_i_6__4_n_0,adder_1__2_carry_i_7__4_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__4_n_0,adder_1__2_carry__0_i_2__4_n_0,adder_1__2_carry__0_i_3__4_n_0,adder_1__2_carry__0_i_4__4_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__4_n_0,adder_1__2_carry__0_i_6__4_n_0,adder_1__2_carry__0_i_7__4_n_0,adder_1__2_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__4
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__4
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__4
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__4
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__4
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__4
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__4_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__4_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__4_n_0,adder_1__2_carry__1_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__4
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__4
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__4
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__4
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__4
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__4
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__4
       (.I0(adder_1__2_carry_i_3__4_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__4
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__4_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__4_n_0,adder_1__31_carry_i_2__4_n_0,adder_1__31_carry_i_3__4_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__4_n_0,adder_1__31_carry_i_5__4_n_0,adder_1__31_carry_i_6__4_n_0,adder_1__31_carry_i_7__4_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__4_n_0,adder_1__31_carry__0_i_2__4_n_0,adder_1__31_carry__0_i_3__4_n_0,adder_1__31_carry__0_i_4__4_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__4_n_0,adder_1__31_carry__0_i_6__4_n_0,adder_1__31_carry__0_i_7__4_n_0,adder_1__31_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__4
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__4
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__4
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__4
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__4
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__4_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__4_n_0,adder_1__31_carry__1_i_2__4_n_0,adder_1__31_carry__1_i_3__4_n_0,adder_1__31_carry__1_i_4__4_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__4_n_0,adder_1__31_carry__1_i_6__4_n_0,adder_1__31_carry__1_i_7__4_n_0,adder_1__31_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__4
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__4
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__4
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__4
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__4
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__4
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__4
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__4_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__4_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__4_n_0,adder_1__31_carry__2_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__4
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__4
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__4
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__4_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__4
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__4_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__4
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__4
       (.I0(adder_1__31_carry_i_2__4_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__4_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__4
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__4
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__4_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__4_n_0,adder_3__0_carry_i_2__4_n_0,adder_3__0_carry_i_3__4_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__4_n_0,adder_3__0_carry_i_5__4_n_0,adder_3__0_carry_i_6__4_n_0,adder_3__0_carry_i_7__4_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__4_n_0,adder_3__0_carry__0_i_2__4_n_0,adder_3__0_carry__0_i_3__4_n_0,adder_3__0_carry__0_i_4__4_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__4_n_0,adder_3__0_carry__0_i_6__4_n_0,adder_3__0_carry__0_i_7__4_n_0,adder_3__0_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__4
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__4
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__4
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__4
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__4
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__4
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__4
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__4
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__4_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__4_n_0,adder_3__0_carry__1_i_2__4_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__4_n_0,adder_3__0_carry__1_i_4__4_n_0,adder_3__0_carry__1_i_5__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__4
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__4
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__4
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__4
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__4
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__4
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__4
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__4_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__4
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__4
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__4
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__4_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__4
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__4_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__4
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__4
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__4_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__4_n_0,adder_3__32_carry_i_2__4_n_0,adder_3__32_carry_i_3__4_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__4_n_0,adder_3__32_carry_i_5__4_n_0,adder_3__32_carry_i_6__4_n_0,adder_3__32_carry_i_7__4_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__4_n_0,adder_3__32_carry__0_i_2__4_n_0,adder_3__32_carry__0_i_3__4_n_0,adder_3__32_carry__0_i_4__4_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__4_n_0,adder_3__32_carry__0_i_6__4_n_0,adder_3__32_carry__0_i_7__4_n_0,adder_3__32_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__4
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__4
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__4
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__4
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__4
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__4
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__4
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__4
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__4_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__4_n_0,adder_3__32_carry__1_i_2__4_n_0,adder_3__32_carry__1_i_3__4_n_0,adder_3__32_carry__1_i_4__4_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__4_n_0,adder_3__32_carry__1_i_6__4_n_0,adder_3__32_carry__1_i_7__4_n_0,adder_3__32_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__4
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__4
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__4
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__4
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__4
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__4
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__4
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__4
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__4_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__4_n_0,adder_3__32_carry__2_i_2__4_n_0,adder_3__32_carry__2_i_3__4_n_0,adder_3__32_carry__2_i_4__4_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__4_n_0,adder_3__32_carry__2_i_6__4_n_0,adder_3__32_carry__2_i_7__4_n_0,adder_3__32_carry__2_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__4
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__4
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__4
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__4
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__4
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__4
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__4
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__4
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__4_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__4_n_0,adder_3__32_carry__3_i_2__4_n_0,adder_3__32_carry__3_i_3__4_n_0,adder_3__32_carry__3_i_4__4_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__4_n_0,adder_3__32_carry__3_i_6__4_n_0,adder_3__32_carry__3_i_7__4_n_0,adder_3__32_carry__3_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__4
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__4
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__4
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__4
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__4
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__4
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__4
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__4
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__4_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__4_n_0,adder_3__32_carry__4_i_2__4_n_0,adder_3__32_carry__4_i_3__4_n_0,adder_3__32_carry__4_i_4__4_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__4_n_0,adder_3__32_carry__4_i_6__4_n_0,adder_3__32_carry__4_i_7__4_n_0,adder_3__32_carry__4_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__4
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__4
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__4
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__4
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__4
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__4
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__4
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__4
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__4_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__4_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__4
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__4
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__4_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__4
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__4_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__4
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__4
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__4
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__4
       (.I0(adder_3__32_carry_i_3__4_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__4_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__4
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__4_n_0,adder_4__23_carry_i_3__4_n_0,adder_4__23_carry_i_4__4_n_0,adder_4__23_carry_i_5__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__4_n_0,adder_4__23_carry__0_i_2__4_n_0,adder_4__23_carry__0_i_3__4_n_0,adder_4__23_carry__0_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__4
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__4
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__4
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__4
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__4_n_0,adder_4__23_carry__1_i_2__4_n_0,adder_4__23_carry__1_i_3__4_n_0,adder_4__23_carry__1_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__4
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__4
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__4
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__4
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__4_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__4_n_0,adder_4__23_carry__2_i_3__4_n_0,adder_4__23_carry__2_i_4__4_n_0,adder_4__23_carry__2_i_5__4_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__4_n_0),
        .I3(adder_4__23_carry_i_7__4_n_0),
        .O(adder_4__23_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__4
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__4
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__4_n_0),
        .I3(adder_4__23_carry_i_7__4_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__4
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__4_n_0,adder_4__23_carry__3_i_2__4_n_0,adder_4__23_carry__3_i_3__4_n_0,adder_4__23_carry__3_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__4
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__4
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__4
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__4
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__4_n_0,adder_4__23_carry__4_i_2__4_n_0,adder_4__23_carry__4_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__4
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__4
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__4
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__4
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__4_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__4_n_0),
        .I3(adder_4__23_carry_i_7__4_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__4
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__4
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__4_n_0),
        .I3(adder_4__23_carry_i_7__4_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__4_n_0),
        .I3(adder_4__23_carry_i_7__4_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__4
       (.I0(adder_4__23_carry_i_8__4_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__4_n_0),
        .O(adder_4__23_carry_i_6__4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__4
       (.I0(adder_4__23_carry_i_10__4_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__4
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__4
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10__3
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__4
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10__3
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12__3
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10__3
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12__3
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__4
       (.I0(mode_0[7]),
        .I1(dout[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__4
       (.I0(\_inferred__1/i___1_carry__2 ),
        .I1(CO),
        .I2(out_u[7]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(dout[7]),
        .I5(mode_0[7]),
        .O(\MEM_cnt_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__4
       (.I0(\_inferred__1/i___1_carry__2 ),
        .I1(CO),
        .I2(mode_0[8]),
        .I3(in_u_5[8]),
        .I4(in_u_5[7]),
        .I5(mode_0[7]),
        .O(out1_carry__0_i_9__4_0[1]));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__4
       (.I0(mode_0[7]),
        .I1(in_u_5[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_11),
        .I5(in_u_5[6]),
        .O(out1_carry__0_i_9__4_0[0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__4
       (.I0(mode_0[10]),
        .I1(dout[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[9]),
        .I4(in_u_5[10]),
        .I5(mode_0[11]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__4
       (.I0(mode_0[9]),
        .I1(in_u_5[9]),
        .I2(out_u[9]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(dout[9]),
        .I5(mode_0[10]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__4
       (.I0(mode_0[8]),
        .I1(dout[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[8]),
        .I4(in_u_5[9]),
        .I5(mode_0[9]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__4
       (.I0(mode_0[7]),
        .I1(in_u_5[7]),
        .I2(out_u[8]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(dout[8]),
        .I5(mode_0[8]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__4
       (.I0(mode_0[12]),
        .I1(dout[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[10]),
        .I4(in_u_5[11]),
        .I5(mode),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__4
       (.I0(mode_0[11]),
        .I1(in_u_5[10]),
        .I2(out_u[10]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(dout[10]),
        .I5(mode_0[12]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__4
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(dout[1]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_u[1]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__4
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(dout[0]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_u[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__5
       (.I0(out_u[0]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I2(dout[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\MEM_cnt_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9__3
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[5]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[7]),
        .O(mode_11));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[3]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[6]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[2]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[5]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__4
       (.I0(mode_0[7]),
        .I1(in_u_5[7]),
        .I2(mode_0[8]),
        .I3(dout[8]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__4
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__4
       (.I0(mode_0[6]),
        .I1(in_u_5[5]),
        .I2(add_in_1[11]),
        .I3(dout[6]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[6]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__4
       (.I0(mode_0[5]),
        .I1(in_u_5[4]),
        .I2(add_in_1[9]),
        .I3(dout[5]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[5]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__4
       (.I0(mode_0[8]),
        .I1(dout[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[8]),
        .I4(mode_0[7]),
        .I5(in_u_5[7]),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[4]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[10]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[11]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[8]),
        .O(mode_0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[9]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[6]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[7]),
        .O(mode_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_20__3
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__4
       (.I0(mode),
        .I1(in_u_5[11]),
        .I2(mode_0[13]),
        .I3(dout[11]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__4
       (.I0(mode_0[11]),
        .I1(in_u_5[10]),
        .I2(mode_0[12]),
        .I3(dout[10]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__4
       (.I0(mode_0[9]),
        .I1(in_u_5[9]),
        .I2(mode_0[10]),
        .I3(dout[9]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__4
       (.I0(mode_0[13]),
        .I1(dout[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[11]),
        .I4(mode),
        .I5(in_u_5[11]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__4
       (.I0(mode_0[12]),
        .I1(dout[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[10]),
        .I4(mode_0[11]),
        .I5(in_u_5[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__4
       (.I0(mode_0[10]),
        .I1(dout[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(out_u[9]),
        .I4(mode_0[9]),
        .I5(in_u_5[9]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[12]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[4]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[0]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[3]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__5
       (.I0(switch_6),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__4_0 ),
        .I2(adder_3__32_carry_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__4_1 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__4
       (.I0(mode_0[4]),
        .I1(in_u_5[3]),
        .I2(add_in_1[7]),
        .I3(dout[4]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out1_carry__0_i_2__4[0]),
        .O(mode_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_26__4
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__4
       (.I0(mode_0[3]),
        .I1(in_u_5[2]),
        .I2(add_in_1[5]),
        .I3(dout[3]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[3]),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__4
       (.I0(mode_0[2]),
        .I1(in_u_5[1]),
        .I2(add_in_1[3]),
        .I3(dout[2]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[2]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__4
       (.I0(mode_0[0]),
        .I1(in_u_5[0]),
        .I2(mode_0[1]),
        .I3(dout[1]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I5(out_u[1]),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__4
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(MEM_d_out_6[1]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_10_10_i_2
       (.I0(sub_out[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[9]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_11_11_i_2
       (.I0(sub_out[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_12_12_i_2
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[11]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_13_13_i_2
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_14_14_i_2
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_15_15_i_2
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_16_16_i_2
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_17_17_i_2
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_18_18_i_2
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_19_19_i_2
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_1_1_i_2
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_20_20_i_2
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_21_21_i_2
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_22_22_i_2
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_2_2_i_2
       (.I0(sub_out[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_3_3_i_2
       (.I0(sub_out[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_4_4_i_2
       (.I0(sub_out[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_5_5_i_2
       (.I0(sub_out[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_6_6_i_2
       (.I0(sub_out[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_7_7_i_2
       (.I0(sub_out[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_8_8_i_2
       (.I0(sub_out[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_1_9_9_i_2
       (.I0(sub_out[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(adder_4__91[23]),
        .O(out_d_5[8]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_3_0_0_i_1__0
       (.I0(sub_out_0),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_3_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .I4(out_d_4[8]),
        .O(in_d[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_25
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_4,
    i___1_carry__2_i_14__4,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    P,
    in_u_4,
    out_u,
    \ma/a_plus_b_minus_q_carry_i_14__3 ,
    out1_carry__1,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    sub_out,
    MEM_d_out_5,
    out_d_3,
    ram_reg_0_7_0_0,
    switch_5,
    dout,
    \ma/a_plus_b_minus_q_carry_i_14__3_0 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_4;
  output [0:0]i___1_carry__2_i_14__4;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [28:0]P;
  input [10:0]in_u_4;
  input [11:0]out_u;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  input [11:0]out1_carry__1;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [21:0]sub_out;
  input [20:0]MEM_d_out_5;
  input [21:0]out_d_3;
  input [0:0]ram_reg_0_7_0_0;
  input switch_5;
  input [0:0]dout;
  input \ma/a_plus_b_minus_q_carry_i_14__3_0 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [20:0]MEM_d_out_5;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__3_n_0;
  wire adder_1__2_carry__0_i_2__3_n_0;
  wire adder_1__2_carry__0_i_3__3_n_0;
  wire adder_1__2_carry__0_i_4__3_n_0;
  wire adder_1__2_carry__0_i_5__3_n_0;
  wire adder_1__2_carry__0_i_6__3_n_0;
  wire adder_1__2_carry__0_i_7__3_n_0;
  wire adder_1__2_carry__0_i_8__3_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__3_n_0;
  wire adder_1__2_carry__1_i_2__3_n_0;
  wire adder_1__2_carry__1_i_3__3_n_0;
  wire adder_1__2_carry_i_1__3_n_0;
  wire adder_1__2_carry_i_2__3_n_0;
  wire adder_1__2_carry_i_3__3_n_0;
  wire adder_1__2_carry_i_4__3_n_0;
  wire adder_1__2_carry_i_5__3_n_0;
  wire adder_1__2_carry_i_6__3_n_0;
  wire adder_1__2_carry_i_7__3_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__3_n_0;
  wire adder_1__31_carry__0_i_2__3_n_0;
  wire adder_1__31_carry__0_i_3__3_n_0;
  wire adder_1__31_carry__0_i_4__3_n_0;
  wire adder_1__31_carry__0_i_5__3_n_0;
  wire adder_1__31_carry__0_i_6__3_n_0;
  wire adder_1__31_carry__0_i_7__3_n_0;
  wire adder_1__31_carry__0_i_8__3_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__3_n_0;
  wire adder_1__31_carry__1_i_2__3_n_0;
  wire adder_1__31_carry__1_i_3__3_n_0;
  wire adder_1__31_carry__1_i_4__3_n_0;
  wire adder_1__31_carry__1_i_5__3_n_0;
  wire adder_1__31_carry__1_i_6__3_n_0;
  wire adder_1__31_carry__1_i_7__3_n_0;
  wire adder_1__31_carry__1_i_8__3_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__3_n_0;
  wire adder_1__31_carry__2_i_2__3_n_0;
  wire adder_1__31_carry__2_i_3__3_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__3_n_0;
  wire adder_1__31_carry_i_2__3_n_0;
  wire adder_1__31_carry_i_3__3_n_0;
  wire adder_1__31_carry_i_4__3_n_0;
  wire adder_1__31_carry_i_5__3_n_0;
  wire adder_1__31_carry_i_6__3_n_0;
  wire adder_1__31_carry_i_7__3_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__3_n_0;
  wire adder_3__0_carry__0_i_2__3_n_0;
  wire adder_3__0_carry__0_i_3__3_n_0;
  wire adder_3__0_carry__0_i_4__3_n_0;
  wire adder_3__0_carry__0_i_5__3_n_0;
  wire adder_3__0_carry__0_i_6__3_n_0;
  wire adder_3__0_carry__0_i_7__3_n_0;
  wire adder_3__0_carry__0_i_8__3_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__3_n_0;
  wire adder_3__0_carry__1_i_2__3_n_0;
  wire adder_3__0_carry__1_i_3__3_n_0;
  wire adder_3__0_carry__1_i_4__3_n_0;
  wire adder_3__0_carry__1_i_5__3_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__3_n_0;
  wire adder_3__0_carry_i_2__3_n_0;
  wire adder_3__0_carry_i_3__3_n_0;
  wire adder_3__0_carry_i_4__3_n_0;
  wire adder_3__0_carry_i_5__3_n_0;
  wire adder_3__0_carry_i_6__3_n_0;
  wire adder_3__0_carry_i_7__3_n_0;
  wire adder_3__0_carry_i_8__3_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__3_n_0;
  wire adder_3__32_carry__0_i_2__3_n_0;
  wire adder_3__32_carry__0_i_3__3_n_0;
  wire adder_3__32_carry__0_i_4__3_n_0;
  wire adder_3__32_carry__0_i_5__3_n_0;
  wire adder_3__32_carry__0_i_6__3_n_0;
  wire adder_3__32_carry__0_i_7__3_n_0;
  wire adder_3__32_carry__0_i_8__3_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__3_n_0;
  wire adder_3__32_carry__1_i_2__3_n_0;
  wire adder_3__32_carry__1_i_3__3_n_0;
  wire adder_3__32_carry__1_i_4__3_n_0;
  wire adder_3__32_carry__1_i_5__3_n_0;
  wire adder_3__32_carry__1_i_6__3_n_0;
  wire adder_3__32_carry__1_i_7__3_n_0;
  wire adder_3__32_carry__1_i_8__3_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__3_n_0;
  wire adder_3__32_carry__2_i_2__3_n_0;
  wire adder_3__32_carry__2_i_3__3_n_0;
  wire adder_3__32_carry__2_i_4__3_n_0;
  wire adder_3__32_carry__2_i_5__3_n_0;
  wire adder_3__32_carry__2_i_6__3_n_0;
  wire adder_3__32_carry__2_i_7__3_n_0;
  wire adder_3__32_carry__2_i_8__3_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__3_n_0;
  wire adder_3__32_carry__3_i_2__3_n_0;
  wire adder_3__32_carry__3_i_3__3_n_0;
  wire adder_3__32_carry__3_i_4__3_n_0;
  wire adder_3__32_carry__3_i_5__3_n_0;
  wire adder_3__32_carry__3_i_6__3_n_0;
  wire adder_3__32_carry__3_i_7__3_n_0;
  wire adder_3__32_carry__3_i_8__3_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__3_n_0;
  wire adder_3__32_carry__4_i_2__3_n_0;
  wire adder_3__32_carry__4_i_3__3_n_0;
  wire adder_3__32_carry__4_i_4__3_n_0;
  wire adder_3__32_carry__4_i_5__3_n_0;
  wire adder_3__32_carry__4_i_6__3_n_0;
  wire adder_3__32_carry__4_i_7__3_n_0;
  wire adder_3__32_carry__4_i_8__3_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__3_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__3_n_0;
  wire adder_3__32_carry_i_2__3_n_0;
  wire adder_3__32_carry_i_3__3_n_0;
  wire adder_3__32_carry_i_4__3_n_0;
  wire adder_3__32_carry_i_5__3_n_0;
  wire adder_3__32_carry_i_6__3_n_0;
  wire adder_3__32_carry_i_7__3_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__3_n_0;
  wire adder_4__23_carry__0_i_2__3_n_0;
  wire adder_4__23_carry__0_i_3__3_n_0;
  wire adder_4__23_carry__0_i_4__3_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__3_n_0;
  wire adder_4__23_carry__1_i_2__3_n_0;
  wire adder_4__23_carry__1_i_3__3_n_0;
  wire adder_4__23_carry__1_i_4__3_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__3_n_0;
  wire adder_4__23_carry__2_i_2__3_n_0;
  wire adder_4__23_carry__2_i_3__3_n_0;
  wire adder_4__23_carry__2_i_4__3_n_0;
  wire adder_4__23_carry__2_i_5__3_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__3_n_0;
  wire adder_4__23_carry__3_i_2__3_n_0;
  wire adder_4__23_carry__3_i_3__3_n_0;
  wire adder_4__23_carry__3_i_4__3_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__3_n_0;
  wire adder_4__23_carry__4_i_2__3_n_0;
  wire adder_4__23_carry__4_i_3__3_n_0;
  wire adder_4__23_carry_i_10__3_n_0;
  wire adder_4__23_carry_i_2__3_n_0;
  wire adder_4__23_carry_i_3__3_n_0;
  wire adder_4__23_carry_i_4__3_n_0;
  wire adder_4__23_carry_i_5__3_n_0;
  wire adder_4__23_carry_i_6__3_n_0;
  wire adder_4__23_carry_i_7__3_n_0;
  wire adder_4__23_carry_i_8__3_n_0;
  wire adder_4__23_carry_i_9__3_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [0:0]dout;
  wire [0:0]i___1_carry__2_i_14__4;
  wire [22:0]in_d;
  wire [10:0]in_u_4;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__3_0 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [11:0]out1_carry__1;
  wire [21:0]out_d_3;
  wire [21:0]out_d_4;
  wire [11:0]out_u;
  wire [0:0]ram_reg_0_7_0_0;
  wire sel;
  wire [21:0]sub_out;
  wire switch_5;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__3_n_0,adder_1__2_carry_i_2__3_n_0,adder_1__2_carry_i_3__3_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__3_n_0,adder_1__2_carry_i_5__3_n_0,adder_1__2_carry_i_6__3_n_0,adder_1__2_carry_i_7__3_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__3_n_0,adder_1__2_carry__0_i_2__3_n_0,adder_1__2_carry__0_i_3__3_n_0,adder_1__2_carry__0_i_4__3_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__3_n_0,adder_1__2_carry__0_i_6__3_n_0,adder_1__2_carry__0_i_7__3_n_0,adder_1__2_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__3
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__3
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__3
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__3
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__3
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__3
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__3_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__3_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__3_n_0,adder_1__2_carry__1_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__3
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__3
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__3
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__3_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__3
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__3
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__3
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__3
       (.I0(adder_1__2_carry_i_3__3_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__3
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__3_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__3_n_0,adder_1__31_carry_i_2__3_n_0,adder_1__31_carry_i_3__3_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__3_n_0,adder_1__31_carry_i_5__3_n_0,adder_1__31_carry_i_6__3_n_0,adder_1__31_carry_i_7__3_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__3_n_0,adder_1__31_carry__0_i_2__3_n_0,adder_1__31_carry__0_i_3__3_n_0,adder_1__31_carry__0_i_4__3_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__3_n_0,adder_1__31_carry__0_i_6__3_n_0,adder_1__31_carry__0_i_7__3_n_0,adder_1__31_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__3
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__3
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__3
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__3
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__3
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__3
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__3_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__3_n_0,adder_1__31_carry__1_i_2__3_n_0,adder_1__31_carry__1_i_3__3_n_0,adder_1__31_carry__1_i_4__3_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__3_n_0,adder_1__31_carry__1_i_6__3_n_0,adder_1__31_carry__1_i_7__3_n_0,adder_1__31_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__3
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__3
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__3
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__3
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__3
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__3
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__3_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__3_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__3_n_0,adder_1__31_carry__2_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__3
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__3
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__3
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__3_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__3
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__3_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__3
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__3
       (.I0(adder_1__31_carry_i_2__3_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__3_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__3
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__3_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__3_n_0,adder_3__0_carry_i_2__3_n_0,adder_3__0_carry_i_3__3_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__3_n_0,adder_3__0_carry_i_5__3_n_0,adder_3__0_carry_i_6__3_n_0,adder_3__0_carry_i_7__3_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__3_n_0,adder_3__0_carry__0_i_2__3_n_0,adder_3__0_carry__0_i_3__3_n_0,adder_3__0_carry__0_i_4__3_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__3_n_0,adder_3__0_carry__0_i_6__3_n_0,adder_3__0_carry__0_i_7__3_n_0,adder_3__0_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__3
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__3
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__3
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__3
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__3
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__3
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__3
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__3
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__3_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__3_n_0,adder_3__0_carry__1_i_2__3_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__3_n_0,adder_3__0_carry__1_i_4__3_n_0,adder_3__0_carry__1_i_5__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__3
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__3
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__3
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__3
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__3
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__3
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__3
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__3_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__3
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__3
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__3
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__3
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__3_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__3
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__3
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__3_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__3_n_0,adder_3__32_carry_i_2__3_n_0,adder_3__32_carry_i_3__3_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__3_n_0,adder_3__32_carry_i_5__3_n_0,adder_3__32_carry_i_6__3_n_0,adder_3__32_carry_i_7__3_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__3_n_0,adder_3__32_carry__0_i_2__3_n_0,adder_3__32_carry__0_i_3__3_n_0,adder_3__32_carry__0_i_4__3_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__3_n_0,adder_3__32_carry__0_i_6__3_n_0,adder_3__32_carry__0_i_7__3_n_0,adder_3__32_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__3
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__3
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__3
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__3
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__3
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__3
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__3
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__3
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__3_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__3_n_0,adder_3__32_carry__1_i_2__3_n_0,adder_3__32_carry__1_i_3__3_n_0,adder_3__32_carry__1_i_4__3_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__3_n_0,adder_3__32_carry__1_i_6__3_n_0,adder_3__32_carry__1_i_7__3_n_0,adder_3__32_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__3
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__3
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__3
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__3
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__3
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__3
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__3
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__3
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__3_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__3_n_0,adder_3__32_carry__2_i_2__3_n_0,adder_3__32_carry__2_i_3__3_n_0,adder_3__32_carry__2_i_4__3_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__3_n_0,adder_3__32_carry__2_i_6__3_n_0,adder_3__32_carry__2_i_7__3_n_0,adder_3__32_carry__2_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__3
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__3
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__3
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__3
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__3
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__3
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__3
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__3
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__3_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__3_n_0,adder_3__32_carry__3_i_2__3_n_0,adder_3__32_carry__3_i_3__3_n_0,adder_3__32_carry__3_i_4__3_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__3_n_0,adder_3__32_carry__3_i_6__3_n_0,adder_3__32_carry__3_i_7__3_n_0,adder_3__32_carry__3_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__3
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__3
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__3
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__3
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__3
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__3
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__3
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__3
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__3_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__3_n_0,adder_3__32_carry__4_i_2__3_n_0,adder_3__32_carry__4_i_3__3_n_0,adder_3__32_carry__4_i_4__3_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__3_n_0,adder_3__32_carry__4_i_6__3_n_0,adder_3__32_carry__4_i_7__3_n_0,adder_3__32_carry__4_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__3
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__3
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__3
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__3
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__3
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__3
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__3
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__3
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__3_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__3_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__3
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__3
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__3
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__3_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__3
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__3
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__3
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__3
       (.I0(adder_3__32_carry_i_3__3_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__3_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__3
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__3_n_0,adder_4__23_carry_i_3__3_n_0,adder_4__23_carry_i_4__3_n_0,adder_4__23_carry_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__3_n_0,adder_4__23_carry__0_i_2__3_n_0,adder_4__23_carry__0_i_3__3_n_0,adder_4__23_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__3
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__3
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__3
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__3
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__3_n_0,adder_4__23_carry__1_i_2__3_n_0,adder_4__23_carry__1_i_3__3_n_0,adder_4__23_carry__1_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__3
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__3
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__3
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__3
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__3_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__3_n_0,adder_4__23_carry__2_i_3__3_n_0,adder_4__23_carry__2_i_4__3_n_0,adder_4__23_carry__2_i_5__3_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__3
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__3_n_0),
        .I3(adder_4__23_carry_i_7__3_n_0),
        .O(adder_4__23_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__3
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__3
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__3
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__3_n_0),
        .I3(adder_4__23_carry_i_7__3_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__3
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__3_n_0,adder_4__23_carry__3_i_2__3_n_0,adder_4__23_carry__3_i_3__3_n_0,adder_4__23_carry__3_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__3
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__3
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__3
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__3
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__3_n_0,adder_4__23_carry__4_i_2__3_n_0,adder_4__23_carry__4_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__3
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__3
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__3
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__3
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__3_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__3
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__3_n_0),
        .I3(adder_4__23_carry_i_7__3_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__3
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__3
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__3
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__3_n_0),
        .I3(adder_4__23_carry_i_7__3_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__3
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__3_n_0),
        .I3(adder_4__23_carry_i_7__3_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__3
       (.I0(adder_4__23_carry_i_8__3_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__3_n_0),
        .O(adder_4__23_carry_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__3
       (.I0(adder_4__23_carry_i_10__3_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__3
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__3
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10__2
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__3
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10__2
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12__2
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10__2
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12__2
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__3
       (.I0(mode_0[8]),
        .I1(out_u[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__3
       (.I0(mode_0[8]),
        .I1(in_u_4[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_0[7]),
        .I5(in_u_4[6]),
        .O(i___1_carry__2_i_14__4));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__3
       (.I0(mode_0[11]),
        .I1(out_u[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[9]),
        .I4(in_u_4[9]),
        .I5(mode_0[12]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__3
       (.I0(mode_0[10]),
        .I1(in_u_4[8]),
        .I2(out1_carry__1[9]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_u[9]),
        .I5(mode_0[11]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__3
       (.I0(mode_0[9]),
        .I1(out_u[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[8]),
        .I4(in_u_4[8]),
        .I5(mode_0[10]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__3
       (.I0(mode_0[8]),
        .I1(in_u_4[7]),
        .I2(out1_carry__1[8]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_u[8]),
        .I5(mode_0[9]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__3
       (.I0(mode_0[13]),
        .I1(out_u[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[10]),
        .I4(in_u_4[10]),
        .I5(mode),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__3
       (.I0(mode_0[12]),
        .I1(in_u_4[9]),
        .I2(out1_carry__1[10]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_u[10]),
        .I5(mode_0[13]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__3
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(out_u[1]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out1_carry__1[1]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__3
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(out_u[0]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out1_carry__1[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__4
       (.I0(out1_carry__1[0]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I2(out_u[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\MEM_cnt_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9__2
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[13]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[11]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[9]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[10]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[7]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[8]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__3
       (.I0(mode_0[8]),
        .I1(in_u_4[7]),
        .I2(mode_0[9]),
        .I3(out_u[8]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__3
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__3
       (.I0(mode_0[6]),
        .I1(in_u_4[5]),
        .I2(add_in_1[11]),
        .I3(out_u[6]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[6]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__3
       (.I0(mode_0[5]),
        .I1(in_u_4[4]),
        .I2(add_in_1[9]),
        .I3(out_u[5]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[5]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__3
       (.I0(mode_0[9]),
        .I1(out_u[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[8]),
        .I4(mode_0[8]),
        .I5(in_u_4[7]),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[12]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[18]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[19]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[16]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[17]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[14]),
        .O(mode_0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[15]),
        .O(mode_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_20__2
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__3
       (.I0(mode),
        .I1(in_u_4[10]),
        .I2(mode_0[14]),
        .I3(out_u[11]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__3
       (.I0(mode_0[12]),
        .I1(in_u_4[9]),
        .I2(mode_0[13]),
        .I3(out_u[10]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__3
       (.I0(mode_0[10]),
        .I1(in_u_4[8]),
        .I2(mode_0[11]),
        .I3(out_u[9]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__3
       (.I0(mode_0[14]),
        .I1(out_u[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[11]),
        .I4(mode),
        .I5(in_u_4[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__3
       (.I0(mode_0[13]),
        .I1(out_u[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[10]),
        .I4(mode_0[12]),
        .I5(in_u_4[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__3
       (.I0(mode_0[11]),
        .I1(out_u[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(out1_carry__1[9]),
        .I4(mode_0[10]),
        .I5(in_u_4[8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[20]),
        .O(mode_0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[6]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[3]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[4]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__4
       (.I0(switch_5),
        .I1(dout),
        .I2(adder_3__32_carry_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__3_0 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__3
       (.I0(mode_0[4]),
        .I1(in_u_4[3]),
        .I2(add_in_1[7]),
        .I3(out_u[4]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[0]),
        .O(mode_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_26__3
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__3
       (.I0(mode_0[3]),
        .I1(in_u_4[2]),
        .I2(add_in_1[5]),
        .I3(out_u[3]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[3]),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__3
       (.I0(mode_0[2]),
        .I1(in_u_4[1]),
        .I2(add_in_1[3]),
        .I3(out_u[2]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[2]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__3
       (.I0(mode_0[0]),
        .I1(in_u_4[0]),
        .I2(mode_0[1]),
        .I3(out_u[1]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I5(out1_carry__1[1]),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__3
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(MEM_d_out_5[5]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_10_10_i_2
       (.I0(sub_out[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[9]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_11_11_i_2
       (.I0(sub_out[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_12_12_i_2
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_13_13_i_2
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_14_14_i_2
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_15_15_i_2
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_16_16_i_2
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_17_17_i_2
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_18_18_i_2
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_19_19_i_2
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_1_1_i_2
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_20_20_i_2
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_21_21_i_2
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_22_22_i_2
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[21]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_2_2_i_2
       (.I0(sub_out[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_3_3_i_2
       (.I0(sub_out[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_4_4_i_2
       (.I0(sub_out[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_5_5_i_2
       (.I0(sub_out[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_6_6_i_2
       (.I0(sub_out[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_7_7_i_2
       (.I0(sub_out[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_8_8_i_2
       (.I0(sub_out[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_3_9_9_i_2
       (.I0(sub_out[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(adder_4__91[23]),
        .O(out_d_4[8]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_7_0_0_i_1__0
       (.I0(ram_reg_0_7_0_0),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_7_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .I4(out_d_3[8]),
        .O(in_d[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_29
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_3,
    i___1_carry__2_i_14__5,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    P,
    in_u_3,
    out_u,
    \ma/a_plus_b_minus_q_carry_i_14__2 ,
    dout,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    ram_reg_0_7_21_21_i_1__0,
    ram_reg_0_7_22_22_i_1__0,
    MEM_d_out_4,
    out_d_2,
    ram_reg_0_15_0_0,
    switch_4,
    \ma/a_plus_b_minus_q_carry_i_14__2_0 ,
    \ma/a_plus_b_minus_q_carry_i_14__2_1 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_3;
  output [0:0]i___1_carry__2_i_14__5;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [28:0]P;
  input [10:0]in_u_3;
  input [11:0]out_u;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  input [11:0]dout;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [20:0]ram_reg_0_7_21_21_i_1__0;
  input [0:0]ram_reg_0_7_22_22_i_1__0;
  input [20:0]MEM_d_out_4;
  input [21:0]out_d_2;
  input [0:0]ram_reg_0_15_0_0;
  input switch_4;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__2_1 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [20:0]MEM_d_out_4;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__2_n_0;
  wire adder_1__2_carry__0_i_2__2_n_0;
  wire adder_1__2_carry__0_i_3__2_n_0;
  wire adder_1__2_carry__0_i_4__2_n_0;
  wire adder_1__2_carry__0_i_5__2_n_0;
  wire adder_1__2_carry__0_i_6__2_n_0;
  wire adder_1__2_carry__0_i_7__2_n_0;
  wire adder_1__2_carry__0_i_8__2_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__2_n_0;
  wire adder_1__2_carry__1_i_2__2_n_0;
  wire adder_1__2_carry__1_i_3__2_n_0;
  wire adder_1__2_carry_i_1__2_n_0;
  wire adder_1__2_carry_i_2__2_n_0;
  wire adder_1__2_carry_i_3__2_n_0;
  wire adder_1__2_carry_i_4__2_n_0;
  wire adder_1__2_carry_i_5__2_n_0;
  wire adder_1__2_carry_i_6__2_n_0;
  wire adder_1__2_carry_i_7__2_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__2_n_0;
  wire adder_1__31_carry__0_i_2__2_n_0;
  wire adder_1__31_carry__0_i_3__2_n_0;
  wire adder_1__31_carry__0_i_4__2_n_0;
  wire adder_1__31_carry__0_i_5__2_n_0;
  wire adder_1__31_carry__0_i_6__2_n_0;
  wire adder_1__31_carry__0_i_7__2_n_0;
  wire adder_1__31_carry__0_i_8__2_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__2_n_0;
  wire adder_1__31_carry__1_i_2__2_n_0;
  wire adder_1__31_carry__1_i_3__2_n_0;
  wire adder_1__31_carry__1_i_4__2_n_0;
  wire adder_1__31_carry__1_i_5__2_n_0;
  wire adder_1__31_carry__1_i_6__2_n_0;
  wire adder_1__31_carry__1_i_7__2_n_0;
  wire adder_1__31_carry__1_i_8__2_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__2_n_0;
  wire adder_1__31_carry__2_i_2__2_n_0;
  wire adder_1__31_carry__2_i_3__2_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__2_n_0;
  wire adder_1__31_carry_i_2__2_n_0;
  wire adder_1__31_carry_i_3__2_n_0;
  wire adder_1__31_carry_i_4__2_n_0;
  wire adder_1__31_carry_i_5__2_n_0;
  wire adder_1__31_carry_i_6__2_n_0;
  wire adder_1__31_carry_i_7__2_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__2_n_0;
  wire adder_3__0_carry__0_i_2__2_n_0;
  wire adder_3__0_carry__0_i_3__2_n_0;
  wire adder_3__0_carry__0_i_4__2_n_0;
  wire adder_3__0_carry__0_i_5__2_n_0;
  wire adder_3__0_carry__0_i_6__2_n_0;
  wire adder_3__0_carry__0_i_7__2_n_0;
  wire adder_3__0_carry__0_i_8__2_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__2_n_0;
  wire adder_3__0_carry__1_i_2__2_n_0;
  wire adder_3__0_carry__1_i_3__2_n_0;
  wire adder_3__0_carry__1_i_4__2_n_0;
  wire adder_3__0_carry__1_i_5__2_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__2_n_0;
  wire adder_3__0_carry_i_2__2_n_0;
  wire adder_3__0_carry_i_3__2_n_0;
  wire adder_3__0_carry_i_4__2_n_0;
  wire adder_3__0_carry_i_5__2_n_0;
  wire adder_3__0_carry_i_6__2_n_0;
  wire adder_3__0_carry_i_7__2_n_0;
  wire adder_3__0_carry_i_8__2_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__2_n_0;
  wire adder_3__32_carry__0_i_2__2_n_0;
  wire adder_3__32_carry__0_i_3__2_n_0;
  wire adder_3__32_carry__0_i_4__2_n_0;
  wire adder_3__32_carry__0_i_5__2_n_0;
  wire adder_3__32_carry__0_i_6__2_n_0;
  wire adder_3__32_carry__0_i_7__2_n_0;
  wire adder_3__32_carry__0_i_8__2_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__2_n_0;
  wire adder_3__32_carry__1_i_2__2_n_0;
  wire adder_3__32_carry__1_i_3__2_n_0;
  wire adder_3__32_carry__1_i_4__2_n_0;
  wire adder_3__32_carry__1_i_5__2_n_0;
  wire adder_3__32_carry__1_i_6__2_n_0;
  wire adder_3__32_carry__1_i_7__2_n_0;
  wire adder_3__32_carry__1_i_8__2_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__2_n_0;
  wire adder_3__32_carry__2_i_2__2_n_0;
  wire adder_3__32_carry__2_i_3__2_n_0;
  wire adder_3__32_carry__2_i_4__2_n_0;
  wire adder_3__32_carry__2_i_5__2_n_0;
  wire adder_3__32_carry__2_i_6__2_n_0;
  wire adder_3__32_carry__2_i_7__2_n_0;
  wire adder_3__32_carry__2_i_8__2_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__2_n_0;
  wire adder_3__32_carry__3_i_2__2_n_0;
  wire adder_3__32_carry__3_i_3__2_n_0;
  wire adder_3__32_carry__3_i_4__2_n_0;
  wire adder_3__32_carry__3_i_5__2_n_0;
  wire adder_3__32_carry__3_i_6__2_n_0;
  wire adder_3__32_carry__3_i_7__2_n_0;
  wire adder_3__32_carry__3_i_8__2_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__2_n_0;
  wire adder_3__32_carry__4_i_2__2_n_0;
  wire adder_3__32_carry__4_i_3__2_n_0;
  wire adder_3__32_carry__4_i_4__2_n_0;
  wire adder_3__32_carry__4_i_5__2_n_0;
  wire adder_3__32_carry__4_i_6__2_n_0;
  wire adder_3__32_carry__4_i_7__2_n_0;
  wire adder_3__32_carry__4_i_8__2_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__2_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__2_n_0;
  wire adder_3__32_carry_i_2__2_n_0;
  wire adder_3__32_carry_i_3__2_n_0;
  wire adder_3__32_carry_i_4__2_n_0;
  wire adder_3__32_carry_i_5__2_n_0;
  wire adder_3__32_carry_i_6__2_n_0;
  wire adder_3__32_carry_i_7__2_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__2_n_0;
  wire adder_4__23_carry__0_i_2__2_n_0;
  wire adder_4__23_carry__0_i_3__2_n_0;
  wire adder_4__23_carry__0_i_4__2_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__2_n_0;
  wire adder_4__23_carry__1_i_2__2_n_0;
  wire adder_4__23_carry__1_i_3__2_n_0;
  wire adder_4__23_carry__1_i_4__2_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__2_n_0;
  wire adder_4__23_carry__2_i_2__2_n_0;
  wire adder_4__23_carry__2_i_3__2_n_0;
  wire adder_4__23_carry__2_i_4__2_n_0;
  wire adder_4__23_carry__2_i_5__2_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__2_n_0;
  wire adder_4__23_carry__3_i_2__2_n_0;
  wire adder_4__23_carry__3_i_3__2_n_0;
  wire adder_4__23_carry__3_i_4__2_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__2_n_0;
  wire adder_4__23_carry__4_i_2__2_n_0;
  wire adder_4__23_carry__4_i_3__2_n_0;
  wire adder_4__23_carry_i_10__2_n_0;
  wire adder_4__23_carry_i_2__2_n_0;
  wire adder_4__23_carry_i_3__2_n_0;
  wire adder_4__23_carry_i_4__2_n_0;
  wire adder_4__23_carry_i_5__2_n_0;
  wire adder_4__23_carry_i_6__2_n_0;
  wire adder_4__23_carry_i_7__2_n_0;
  wire adder_4__23_carry_i_8__2_n_0;
  wire adder_4__23_carry_i_9__2_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [11:0]dout;
  wire [0:0]i___1_carry__2_i_14__5;
  wire [22:0]in_d;
  wire [10:0]in_u_3;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__2_1 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [21:0]out_d_2;
  wire [21:0]out_d_3;
  wire [11:0]out_u;
  wire [0:0]ram_reg_0_15_0_0;
  wire [20:0]ram_reg_0_7_21_21_i_1__0;
  wire [0:0]ram_reg_0_7_22_22_i_1__0;
  wire sel;
  wire switch_4;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__2_n_0,adder_1__2_carry_i_2__2_n_0,adder_1__2_carry_i_3__2_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__2_n_0,adder_1__2_carry_i_5__2_n_0,adder_1__2_carry_i_6__2_n_0,adder_1__2_carry_i_7__2_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__2_n_0,adder_1__2_carry__0_i_2__2_n_0,adder_1__2_carry__0_i_3__2_n_0,adder_1__2_carry__0_i_4__2_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__2_n_0,adder_1__2_carry__0_i_6__2_n_0,adder_1__2_carry__0_i_7__2_n_0,adder_1__2_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__2
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__2
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__2
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__2
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__2
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__2
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__2_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__2_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__2_n_0,adder_1__2_carry__1_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__2
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__2
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__2
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__2_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__2
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__2
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__2
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__2
       (.I0(adder_1__2_carry_i_3__2_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__2
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__2_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__2_n_0,adder_1__31_carry_i_2__2_n_0,adder_1__31_carry_i_3__2_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__2_n_0,adder_1__31_carry_i_5__2_n_0,adder_1__31_carry_i_6__2_n_0,adder_1__31_carry_i_7__2_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__2_n_0,adder_1__31_carry__0_i_2__2_n_0,adder_1__31_carry__0_i_3__2_n_0,adder_1__31_carry__0_i_4__2_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__2_n_0,adder_1__31_carry__0_i_6__2_n_0,adder_1__31_carry__0_i_7__2_n_0,adder_1__31_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__2
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__2
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__2
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__2
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__2
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__2
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__2_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__2_n_0,adder_1__31_carry__1_i_2__2_n_0,adder_1__31_carry__1_i_3__2_n_0,adder_1__31_carry__1_i_4__2_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__2_n_0,adder_1__31_carry__1_i_6__2_n_0,adder_1__31_carry__1_i_7__2_n_0,adder_1__31_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__2
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__2
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__2
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__2
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__2
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__2
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__2
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__2
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__2_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__2_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__2_n_0,adder_1__31_carry__2_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__2
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__2
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__2_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__2_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__2
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__2
       (.I0(adder_1__31_carry_i_2__2_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__2_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__2
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__2_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__2_n_0,adder_3__0_carry_i_2__2_n_0,adder_3__0_carry_i_3__2_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__2_n_0,adder_3__0_carry_i_5__2_n_0,adder_3__0_carry_i_6__2_n_0,adder_3__0_carry_i_7__2_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__2_n_0,adder_3__0_carry__0_i_2__2_n_0,adder_3__0_carry__0_i_3__2_n_0,adder_3__0_carry__0_i_4__2_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__2_n_0,adder_3__0_carry__0_i_6__2_n_0,adder_3__0_carry__0_i_7__2_n_0,adder_3__0_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__2
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__2
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__2
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__2
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__2
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__2
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__2
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__2
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__2_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__2_n_0,adder_3__0_carry__1_i_2__2_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__2_n_0,adder_3__0_carry__1_i_4__2_n_0,adder_3__0_carry__1_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__2
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__2
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__2
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__2
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__2
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__2
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__2
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__2_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__2
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__2
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__2
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__2
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__2_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__2
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__2
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__2_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__2_n_0,adder_3__32_carry_i_2__2_n_0,adder_3__32_carry_i_3__2_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__2_n_0,adder_3__32_carry_i_5__2_n_0,adder_3__32_carry_i_6__2_n_0,adder_3__32_carry_i_7__2_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__2_n_0,adder_3__32_carry__0_i_2__2_n_0,adder_3__32_carry__0_i_3__2_n_0,adder_3__32_carry__0_i_4__2_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__2_n_0,adder_3__32_carry__0_i_6__2_n_0,adder_3__32_carry__0_i_7__2_n_0,adder_3__32_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__2
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__2
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__2
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__2
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__2
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__2
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__2
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__2
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__2_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__2_n_0,adder_3__32_carry__1_i_2__2_n_0,adder_3__32_carry__1_i_3__2_n_0,adder_3__32_carry__1_i_4__2_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__2_n_0,adder_3__32_carry__1_i_6__2_n_0,adder_3__32_carry__1_i_7__2_n_0,adder_3__32_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__2
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__2
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__2
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__2
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__2
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__2
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__2
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__2
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__2_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__2_n_0,adder_3__32_carry__2_i_2__2_n_0,adder_3__32_carry__2_i_3__2_n_0,adder_3__32_carry__2_i_4__2_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__2_n_0,adder_3__32_carry__2_i_6__2_n_0,adder_3__32_carry__2_i_7__2_n_0,adder_3__32_carry__2_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__2
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__2
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__2
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__2
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__2
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__2
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__2
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__2
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__2_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__2_n_0,adder_3__32_carry__3_i_2__2_n_0,adder_3__32_carry__3_i_3__2_n_0,adder_3__32_carry__3_i_4__2_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__2_n_0,adder_3__32_carry__3_i_6__2_n_0,adder_3__32_carry__3_i_7__2_n_0,adder_3__32_carry__3_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__2
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__2
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__2
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__2
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__2
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__2
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__2
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__2
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__2_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__2_n_0,adder_3__32_carry__4_i_2__2_n_0,adder_3__32_carry__4_i_3__2_n_0,adder_3__32_carry__4_i_4__2_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__2_n_0,adder_3__32_carry__4_i_6__2_n_0,adder_3__32_carry__4_i_7__2_n_0,adder_3__32_carry__4_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__2
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__2
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__2
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__2
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__2
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__2
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__2
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__2
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__2_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__2_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__2
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__2
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__2
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__2_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__2
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__2
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__2
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__2
       (.I0(adder_3__32_carry_i_3__2_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__2_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__2
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__2_n_0,adder_4__23_carry_i_3__2_n_0,adder_4__23_carry_i_4__2_n_0,adder_4__23_carry_i_5__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__2_n_0,adder_4__23_carry__0_i_2__2_n_0,adder_4__23_carry__0_i_3__2_n_0,adder_4__23_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__2
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__2
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__2
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__2
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__2_n_0,adder_4__23_carry__1_i_2__2_n_0,adder_4__23_carry__1_i_3__2_n_0,adder_4__23_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__2
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__2
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__2
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__2
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__2_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__2_n_0,adder_4__23_carry__2_i_3__2_n_0,adder_4__23_carry__2_i_4__2_n_0,adder_4__23_carry__2_i_5__2_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__2
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__2_n_0),
        .I3(adder_4__23_carry_i_7__2_n_0),
        .O(adder_4__23_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__2
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__2
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__2
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__2_n_0),
        .I3(adder_4__23_carry_i_7__2_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__2
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__2_n_0,adder_4__23_carry__3_i_2__2_n_0,adder_4__23_carry__3_i_3__2_n_0,adder_4__23_carry__3_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__2
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__2
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__2
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__2
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__2_n_0,adder_4__23_carry__4_i_2__2_n_0,adder_4__23_carry__4_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__2
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__2
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__2
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__2
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__2
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__2_n_0),
        .I3(adder_4__23_carry_i_7__2_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__2
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__2
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__2
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__2_n_0),
        .I3(adder_4__23_carry_i_7__2_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__2
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__2_n_0),
        .I3(adder_4__23_carry_i_7__2_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__2
       (.I0(adder_4__23_carry_i_8__2_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__2_n_0),
        .O(adder_4__23_carry_i_6__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__2
       (.I0(adder_4__23_carry_i_10__2_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__2
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__2
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10__1
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__2
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10__1
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12__1
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10__1
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12__1
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__2
       (.I0(mode_0[8]),
        .I1(out_u[7]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__2
       (.I0(mode_0[8]),
        .I1(in_u_3[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_0[7]),
        .I5(in_u_3[6]),
        .O(i___1_carry__2_i_14__5));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__2
       (.I0(mode_0[11]),
        .I1(out_u[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[9]),
        .I4(in_u_3[9]),
        .I5(mode_0[12]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__2
       (.I0(mode_0[10]),
        .I1(in_u_3[8]),
        .I2(dout[9]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_u[9]),
        .I5(mode_0[11]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__2
       (.I0(mode_0[9]),
        .I1(out_u[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[8]),
        .I4(in_u_3[8]),
        .I5(mode_0[10]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__2
       (.I0(mode_0[8]),
        .I1(in_u_3[7]),
        .I2(dout[8]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_u[8]),
        .I5(mode_0[9]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__2
       (.I0(mode_0[13]),
        .I1(out_u[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[10]),
        .I4(in_u_3[10]),
        .I5(mode),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__2
       (.I0(mode_0[12]),
        .I1(in_u_3[9]),
        .I2(dout[10]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_u[10]),
        .I5(mode_0[13]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__2
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(out_u[1]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(dout[1]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__2
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(out_u[0]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(dout[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__3
       (.I0(dout[0]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I2(out_u[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\MEM_cnt_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9__1
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[13]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[11]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[9]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[10]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[7]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[8]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__2
       (.I0(mode_0[8]),
        .I1(in_u_3[7]),
        .I2(mode_0[9]),
        .I3(out_u[8]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__2
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__2
       (.I0(mode_0[6]),
        .I1(in_u_3[5]),
        .I2(add_in_1[11]),
        .I3(out_u[6]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[6]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__2
       (.I0(mode_0[5]),
        .I1(in_u_3[4]),
        .I2(add_in_1[9]),
        .I3(out_u[5]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[5]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__2
       (.I0(mode_0[9]),
        .I1(out_u[8]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[8]),
        .I4(mode_0[8]),
        .I5(in_u_3[7]),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[12]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[18]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[19]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[16]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[17]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[14]),
        .O(mode_0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[15]),
        .O(mode_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_20__1
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__2
       (.I0(mode),
        .I1(in_u_3[10]),
        .I2(mode_0[14]),
        .I3(out_u[11]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__2
       (.I0(mode_0[12]),
        .I1(in_u_3[9]),
        .I2(mode_0[13]),
        .I3(out_u[10]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__2
       (.I0(mode_0[10]),
        .I1(in_u_3[8]),
        .I2(mode_0[11]),
        .I3(out_u[9]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__2
       (.I0(mode_0[14]),
        .I1(out_u[11]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[11]),
        .I4(mode),
        .I5(in_u_3[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__2
       (.I0(mode_0[13]),
        .I1(out_u[10]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[10]),
        .I4(mode_0[12]),
        .I5(in_u_3[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__2
       (.I0(mode_0[11]),
        .I1(out_u[9]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(dout[9]),
        .I4(mode_0[10]),
        .I5(in_u_3[8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[20]),
        .O(mode_0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[6]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[3]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[4]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__3
       (.I0(switch_4),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__2_0 ),
        .I2(adder_3__32_carry_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__2_1 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__2
       (.I0(mode_0[4]),
        .I1(in_u_3[3]),
        .I2(add_in_1[7]),
        .I3(out_u[4]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[0]),
        .O(mode_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_26__2
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__2
       (.I0(mode_0[3]),
        .I1(in_u_3[2]),
        .I2(add_in_1[5]),
        .I3(out_u[3]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[3]),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__2
       (.I0(mode_0[2]),
        .I1(in_u_3[1]),
        .I2(add_in_1[3]),
        .I3(out_u[2]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[2]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__2
       (.I0(mode_0[0]),
        .I1(in_u_3[0]),
        .I2(mode_0[1]),
        .I3(out_u[1]),
        .I4(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I5(dout[1]),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__2
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(MEM_d_out_4[5]),
        .O(mode_0[4]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(out_d_2[8]),
        .O(in_d[9]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_10_10_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_11_11_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_12_12_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_13_13_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_14_14_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_15_15_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_16_16_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_17_17_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_18_18_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_19_19_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_1_1_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_20_20_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_21_21_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_22_22_i_2
       (.I0(ram_reg_0_7_22_22_i_1__0),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_2_2_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_3_3_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_4_4_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_5_5_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_6_6_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_7_7_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_8_8_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_7_9_9_i_2
       (.I0(ram_reg_0_7_21_21_i_1__0[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .I4(adder_4__91[23]),
        .O(out_d_3[8]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_33
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_2,
    i___1_carry__2_i_14__3,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    P,
    in_u_2,
    out1_carry__1,
    A,
    out1_carry__1_0,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    sub_out,
    MEM_d_out_3,
    out1_carry__1_i_1__1,
    out_d_1,
    ram_reg_0_31_0_0,
    switch_3,
    \ma/a_plus_b_minus_q_carry_i_14__1 ,
    \ma/a_plus_b_minus_q_carry_i_14__1_0 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [0:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_2;
  output [0:0]i___1_carry__2_i_14__3;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [28:0]P;
  input [10:0]in_u_2;
  input [11:0]out1_carry__1;
  input [0:0]A;
  input [11:0]out1_carry__1_0;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [21:0]sub_out;
  input [19:0]MEM_d_out_3;
  input [0:0]out1_carry__1_i_1__1;
  input [21:0]out_d_1;
  input [0:0]ram_reg_0_31_0_0;
  input switch_3;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  input \ma/a_plus_b_minus_q_carry_i_14__1_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [0:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [19:0]MEM_d_out_3;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__1_n_0;
  wire adder_1__2_carry__0_i_2__1_n_0;
  wire adder_1__2_carry__0_i_3__1_n_0;
  wire adder_1__2_carry__0_i_4__1_n_0;
  wire adder_1__2_carry__0_i_5__1_n_0;
  wire adder_1__2_carry__0_i_6__1_n_0;
  wire adder_1__2_carry__0_i_7__1_n_0;
  wire adder_1__2_carry__0_i_8__1_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__1_n_0;
  wire adder_1__2_carry__1_i_2__1_n_0;
  wire adder_1__2_carry__1_i_3__1_n_0;
  wire adder_1__2_carry_i_1__1_n_0;
  wire adder_1__2_carry_i_2__1_n_0;
  wire adder_1__2_carry_i_3__1_n_0;
  wire adder_1__2_carry_i_4__1_n_0;
  wire adder_1__2_carry_i_5__1_n_0;
  wire adder_1__2_carry_i_6__1_n_0;
  wire adder_1__2_carry_i_7__1_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__1_n_0;
  wire adder_1__31_carry__0_i_2__1_n_0;
  wire adder_1__31_carry__0_i_3__1_n_0;
  wire adder_1__31_carry__0_i_4__1_n_0;
  wire adder_1__31_carry__0_i_5__1_n_0;
  wire adder_1__31_carry__0_i_6__1_n_0;
  wire adder_1__31_carry__0_i_7__1_n_0;
  wire adder_1__31_carry__0_i_8__1_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__1_n_0;
  wire adder_1__31_carry__1_i_2__1_n_0;
  wire adder_1__31_carry__1_i_3__1_n_0;
  wire adder_1__31_carry__1_i_4__1_n_0;
  wire adder_1__31_carry__1_i_5__1_n_0;
  wire adder_1__31_carry__1_i_6__1_n_0;
  wire adder_1__31_carry__1_i_7__1_n_0;
  wire adder_1__31_carry__1_i_8__1_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__1_n_0;
  wire adder_1__31_carry__2_i_2__1_n_0;
  wire adder_1__31_carry__2_i_3__1_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__1_n_0;
  wire adder_1__31_carry_i_2__1_n_0;
  wire adder_1__31_carry_i_3__1_n_0;
  wire adder_1__31_carry_i_4__1_n_0;
  wire adder_1__31_carry_i_5__1_n_0;
  wire adder_1__31_carry_i_6__1_n_0;
  wire adder_1__31_carry_i_7__1_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__1_n_0;
  wire adder_3__0_carry__0_i_2__1_n_0;
  wire adder_3__0_carry__0_i_3__1_n_0;
  wire adder_3__0_carry__0_i_4__1_n_0;
  wire adder_3__0_carry__0_i_5__1_n_0;
  wire adder_3__0_carry__0_i_6__1_n_0;
  wire adder_3__0_carry__0_i_7__1_n_0;
  wire adder_3__0_carry__0_i_8__1_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__1_n_0;
  wire adder_3__0_carry__1_i_2__1_n_0;
  wire adder_3__0_carry__1_i_3__1_n_0;
  wire adder_3__0_carry__1_i_4__1_n_0;
  wire adder_3__0_carry__1_i_5__1_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__1_n_0;
  wire adder_3__0_carry_i_2__1_n_0;
  wire adder_3__0_carry_i_3__1_n_0;
  wire adder_3__0_carry_i_4__1_n_0;
  wire adder_3__0_carry_i_5__1_n_0;
  wire adder_3__0_carry_i_6__1_n_0;
  wire adder_3__0_carry_i_7__1_n_0;
  wire adder_3__0_carry_i_8__1_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__1_n_0;
  wire adder_3__32_carry__0_i_2__1_n_0;
  wire adder_3__32_carry__0_i_3__1_n_0;
  wire adder_3__32_carry__0_i_4__1_n_0;
  wire adder_3__32_carry__0_i_5__1_n_0;
  wire adder_3__32_carry__0_i_6__1_n_0;
  wire adder_3__32_carry__0_i_7__1_n_0;
  wire adder_3__32_carry__0_i_8__1_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__1_n_0;
  wire adder_3__32_carry__1_i_2__1_n_0;
  wire adder_3__32_carry__1_i_3__1_n_0;
  wire adder_3__32_carry__1_i_4__1_n_0;
  wire adder_3__32_carry__1_i_5__1_n_0;
  wire adder_3__32_carry__1_i_6__1_n_0;
  wire adder_3__32_carry__1_i_7__1_n_0;
  wire adder_3__32_carry__1_i_8__1_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__1_n_0;
  wire adder_3__32_carry__2_i_2__1_n_0;
  wire adder_3__32_carry__2_i_3__1_n_0;
  wire adder_3__32_carry__2_i_4__1_n_0;
  wire adder_3__32_carry__2_i_5__1_n_0;
  wire adder_3__32_carry__2_i_6__1_n_0;
  wire adder_3__32_carry__2_i_7__1_n_0;
  wire adder_3__32_carry__2_i_8__1_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__1_n_0;
  wire adder_3__32_carry__3_i_2__1_n_0;
  wire adder_3__32_carry__3_i_3__1_n_0;
  wire adder_3__32_carry__3_i_4__1_n_0;
  wire adder_3__32_carry__3_i_5__1_n_0;
  wire adder_3__32_carry__3_i_6__1_n_0;
  wire adder_3__32_carry__3_i_7__1_n_0;
  wire adder_3__32_carry__3_i_8__1_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__1_n_0;
  wire adder_3__32_carry__4_i_2__1_n_0;
  wire adder_3__32_carry__4_i_3__1_n_0;
  wire adder_3__32_carry__4_i_4__1_n_0;
  wire adder_3__32_carry__4_i_5__1_n_0;
  wire adder_3__32_carry__4_i_6__1_n_0;
  wire adder_3__32_carry__4_i_7__1_n_0;
  wire adder_3__32_carry__4_i_8__1_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__1_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__1_n_0;
  wire adder_3__32_carry_i_2__1_n_0;
  wire adder_3__32_carry_i_3__1_n_0;
  wire adder_3__32_carry_i_4__1_n_0;
  wire adder_3__32_carry_i_5__1_n_0;
  wire adder_3__32_carry_i_6__1_n_0;
  wire adder_3__32_carry_i_7__1_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__1_n_0;
  wire adder_4__23_carry__0_i_2__1_n_0;
  wire adder_4__23_carry__0_i_3__1_n_0;
  wire adder_4__23_carry__0_i_4__1_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__1_n_0;
  wire adder_4__23_carry__1_i_2__1_n_0;
  wire adder_4__23_carry__1_i_3__1_n_0;
  wire adder_4__23_carry__1_i_4__1_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__1_n_0;
  wire adder_4__23_carry__2_i_2__1_n_0;
  wire adder_4__23_carry__2_i_3__1_n_0;
  wire adder_4__23_carry__2_i_4__1_n_0;
  wire adder_4__23_carry__2_i_5__1_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__1_n_0;
  wire adder_4__23_carry__3_i_2__1_n_0;
  wire adder_4__23_carry__3_i_3__1_n_0;
  wire adder_4__23_carry__3_i_4__1_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__1_n_0;
  wire adder_4__23_carry__4_i_2__1_n_0;
  wire adder_4__23_carry__4_i_3__1_n_0;
  wire adder_4__23_carry_i_10__1_n_0;
  wire adder_4__23_carry_i_2__1_n_0;
  wire adder_4__23_carry_i_3__1_n_0;
  wire adder_4__23_carry_i_4__1_n_0;
  wire adder_4__23_carry_i_5__1_n_0;
  wire adder_4__23_carry_i_6__1_n_0;
  wire adder_4__23_carry_i_7__1_n_0;
  wire adder_4__23_carry_i_8__1_n_0;
  wire adder_4__23_carry_i_9__1_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [0:0]i___1_carry__2_i_14__3;
  wire [22:0]in_d;
  wire [10:0]in_u_2;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__1_0 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [11:0]out1_carry__1;
  wire [11:0]out1_carry__1_0;
  wire [0:0]out1_carry__1_i_1__1;
  wire [21:0]out_d_1;
  wire [21:0]out_d_2;
  wire [0:0]ram_reg_0_31_0_0;
  wire sel;
  wire [21:0]sub_out;
  wire switch_3;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__1_n_0,adder_1__2_carry_i_2__1_n_0,adder_1__2_carry_i_3__1_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__1_n_0,adder_1__2_carry_i_5__1_n_0,adder_1__2_carry_i_6__1_n_0,adder_1__2_carry_i_7__1_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__1_n_0,adder_1__2_carry__0_i_2__1_n_0,adder_1__2_carry__0_i_3__1_n_0,adder_1__2_carry__0_i_4__1_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__1_n_0,adder_1__2_carry__0_i_6__1_n_0,adder_1__2_carry__0_i_7__1_n_0,adder_1__2_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__1
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__1
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__1
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__1
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__1
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__1
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__1_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__1_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__1_n_0,adder_1__2_carry__1_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__1
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__1
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__1
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__1
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__1
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__1
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__1
       (.I0(adder_1__2_carry_i_3__1_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__1
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__1_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__1_n_0,adder_1__31_carry_i_2__1_n_0,adder_1__31_carry_i_3__1_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__1_n_0,adder_1__31_carry_i_5__1_n_0,adder_1__31_carry_i_6__1_n_0,adder_1__31_carry_i_7__1_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__1_n_0,adder_1__31_carry__0_i_2__1_n_0,adder_1__31_carry__0_i_3__1_n_0,adder_1__31_carry__0_i_4__1_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__1_n_0,adder_1__31_carry__0_i_6__1_n_0,adder_1__31_carry__0_i_7__1_n_0,adder_1__31_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__1
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__1
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__1
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__1
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__1
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__1
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__1_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__1_n_0,adder_1__31_carry__1_i_2__1_n_0,adder_1__31_carry__1_i_3__1_n_0,adder_1__31_carry__1_i_4__1_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__1_n_0,adder_1__31_carry__1_i_6__1_n_0,adder_1__31_carry__1_i_7__1_n_0,adder_1__31_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__1
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__1
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__1
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__1
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__1
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__1
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__1_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__1_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__1_n_0,adder_1__31_carry__2_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__1
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__1
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__1
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__1_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__1
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__1_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__1
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__1
       (.I0(adder_1__31_carry_i_2__1_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__1_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__1
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__1
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__1_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__1_n_0,adder_3__0_carry_i_2__1_n_0,adder_3__0_carry_i_3__1_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__1_n_0,adder_3__0_carry_i_5__1_n_0,adder_3__0_carry_i_6__1_n_0,adder_3__0_carry_i_7__1_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__1_n_0,adder_3__0_carry__0_i_2__1_n_0,adder_3__0_carry__0_i_3__1_n_0,adder_3__0_carry__0_i_4__1_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__1_n_0,adder_3__0_carry__0_i_6__1_n_0,adder_3__0_carry__0_i_7__1_n_0,adder_3__0_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__1
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__1
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__1
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__1
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__1
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__1
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__1
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__1
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__1_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__1_n_0,adder_3__0_carry__1_i_2__1_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__1_n_0,adder_3__0_carry__1_i_4__1_n_0,adder_3__0_carry__1_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__1
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__1
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__1
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__1
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__1
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__1
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__1
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__1
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__1
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__1
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__1
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__1_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__1
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__1
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__1_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__1_n_0,adder_3__32_carry_i_2__1_n_0,adder_3__32_carry_i_3__1_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__1_n_0,adder_3__32_carry_i_5__1_n_0,adder_3__32_carry_i_6__1_n_0,adder_3__32_carry_i_7__1_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__1_n_0,adder_3__32_carry__0_i_2__1_n_0,adder_3__32_carry__0_i_3__1_n_0,adder_3__32_carry__0_i_4__1_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__1_n_0,adder_3__32_carry__0_i_6__1_n_0,adder_3__32_carry__0_i_7__1_n_0,adder_3__32_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__1
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__1
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__1
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__1
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__1
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__1
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__1
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__1
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__1_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__1_n_0,adder_3__32_carry__1_i_2__1_n_0,adder_3__32_carry__1_i_3__1_n_0,adder_3__32_carry__1_i_4__1_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__1_n_0,adder_3__32_carry__1_i_6__1_n_0,adder_3__32_carry__1_i_7__1_n_0,adder_3__32_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__1
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__1
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__1
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__1
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__1
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__1
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__1
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__1
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__1_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__1_n_0,adder_3__32_carry__2_i_2__1_n_0,adder_3__32_carry__2_i_3__1_n_0,adder_3__32_carry__2_i_4__1_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__1_n_0,adder_3__32_carry__2_i_6__1_n_0,adder_3__32_carry__2_i_7__1_n_0,adder_3__32_carry__2_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__1
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__1
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__1
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__1
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__1
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__1
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__1
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__1
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__1_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__1_n_0,adder_3__32_carry__3_i_2__1_n_0,adder_3__32_carry__3_i_3__1_n_0,adder_3__32_carry__3_i_4__1_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__1_n_0,adder_3__32_carry__3_i_6__1_n_0,adder_3__32_carry__3_i_7__1_n_0,adder_3__32_carry__3_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__1
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__1
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__1
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__1
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__1
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__1
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__1
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__1
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__1_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__1_n_0,adder_3__32_carry__4_i_2__1_n_0,adder_3__32_carry__4_i_3__1_n_0,adder_3__32_carry__4_i_4__1_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__1_n_0,adder_3__32_carry__4_i_6__1_n_0,adder_3__32_carry__4_i_7__1_n_0,adder_3__32_carry__4_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__1
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__1
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__1
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__1
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__1
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__1
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__1
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__1
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__1_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__1_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__1
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__1
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__1
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__1
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__1
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__1
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__1
       (.I0(adder_3__32_carry_i_3__1_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__1
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__1_n_0,adder_4__23_carry_i_3__1_n_0,adder_4__23_carry_i_4__1_n_0,adder_4__23_carry_i_5__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__1_n_0,adder_4__23_carry__0_i_2__1_n_0,adder_4__23_carry__0_i_3__1_n_0,adder_4__23_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__1
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__1
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__1
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__1
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__1_n_0,adder_4__23_carry__1_i_2__1_n_0,adder_4__23_carry__1_i_3__1_n_0,adder_4__23_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__1
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__1
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__1
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__1
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__1_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__1_n_0,adder_4__23_carry__2_i_3__1_n_0,adder_4__23_carry__2_i_4__1_n_0,adder_4__23_carry__2_i_5__1_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__1_n_0),
        .I3(adder_4__23_carry_i_7__1_n_0),
        .O(adder_4__23_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__1
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__1
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__1_n_0),
        .I3(adder_4__23_carry_i_7__1_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__1
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__1_n_0,adder_4__23_carry__3_i_2__1_n_0,adder_4__23_carry__3_i_3__1_n_0,adder_4__23_carry__3_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__1
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__1
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__1
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__1
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__1_n_0,adder_4__23_carry__4_i_2__1_n_0,adder_4__23_carry__4_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__1
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__1
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__1
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__1
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__1_n_0),
        .I3(adder_4__23_carry_i_7__1_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__1
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__1
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__1_n_0),
        .I3(adder_4__23_carry_i_7__1_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__1_n_0),
        .I3(adder_4__23_carry_i_7__1_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__1
       (.I0(adder_4__23_carry_i_8__1_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__1_n_0),
        .O(adder_4__23_carry_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__1
       (.I0(adder_4__23_carry_i_10__1_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__1
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__1
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10__0
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__1
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10__0
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12__0
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10__0
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12__0
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__1
       (.I0(mode_0[8]),
        .I1(out1_carry__1[7]),
        .I2(A),
        .I3(out1_carry__1_0[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__1
       (.I0(mode_0[8]),
        .I1(in_u_2[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_0[7]),
        .I5(in_u_2[6]),
        .O(i___1_carry__2_i_14__3));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__1
       (.I0(mode_0[11]),
        .I1(out1_carry__1[9]),
        .I2(A),
        .I3(out1_carry__1_0[9]),
        .I4(in_u_2[9]),
        .I5(mode_0[12]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__1
       (.I0(mode_0[10]),
        .I1(in_u_2[8]),
        .I2(out1_carry__1_0[9]),
        .I3(A),
        .I4(out1_carry__1[9]),
        .I5(mode_0[11]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__1
       (.I0(mode_0[9]),
        .I1(out1_carry__1[8]),
        .I2(A),
        .I3(out1_carry__1_0[8]),
        .I4(in_u_2[8]),
        .I5(mode_0[10]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__1
       (.I0(mode_0[8]),
        .I1(in_u_2[7]),
        .I2(out1_carry__1_0[8]),
        .I3(A),
        .I4(out1_carry__1[8]),
        .I5(mode_0[9]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__1
       (.I0(mode_0[13]),
        .I1(out1_carry__1[10]),
        .I2(A),
        .I3(out1_carry__1_0[10]),
        .I4(in_u_2[10]),
        .I5(mode),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__1
       (.I0(mode_0[12]),
        .I1(in_u_2[9]),
        .I2(out1_carry__1_0[10]),
        .I3(A),
        .I4(out1_carry__1[10]),
        .I5(mode_0[13]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__1
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(out1_carry__1[1]),
        .I3(A),
        .I4(out1_carry__1_0[1]),
        .O(\MEM_cnt_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__2
       (.I0(out1_carry__1_0[0]),
        .I1(A),
        .I2(out1_carry__1[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\MEM_cnt_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9__0
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(MEM_d_out_3[13]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(MEM_d_out_3[11]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(A),
        .I4(MEM_d_out_3[9]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(A),
        .I4(MEM_d_out_3[10]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(A),
        .I4(MEM_d_out_3[7]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(A),
        .I4(MEM_d_out_3[8]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__1
       (.I0(mode_0[8]),
        .I1(in_u_2[7]),
        .I2(mode_0[9]),
        .I3(out1_carry__1[8]),
        .I4(A),
        .I5(out1_carry__1_0[8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__1
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__1
       (.I0(mode_0[6]),
        .I1(in_u_2[5]),
        .I2(add_in_1[11]),
        .I3(out1_carry__1[6]),
        .I4(A),
        .I5(out1_carry__1_0[6]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__1
       (.I0(mode_0[5]),
        .I1(in_u_2[4]),
        .I2(add_in_1[9]),
        .I3(out1_carry__1[5]),
        .I4(A),
        .I5(out1_carry__1_0[5]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__1
       (.I0(mode_0[9]),
        .I1(out1_carry__1[8]),
        .I2(A),
        .I3(out1_carry__1_0[8]),
        .I4(mode_0[8]),
        .I5(in_u_2[7]),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(MEM_d_out_3[12]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(MEM_d_out_3[18]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(MEM_d_out_3[19]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(MEM_d_out_3[16]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(MEM_d_out_3[17]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(MEM_d_out_3[14]),
        .O(mode_0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(MEM_d_out_3[15]),
        .O(mode_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_20__0
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__1
       (.I0(mode),
        .I1(in_u_2[10]),
        .I2(mode_0[14]),
        .I3(out1_carry__1[11]),
        .I4(A),
        .I5(out1_carry__1_0[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__1
       (.I0(mode_0[12]),
        .I1(in_u_2[9]),
        .I2(mode_0[13]),
        .I3(out1_carry__1[10]),
        .I4(A),
        .I5(out1_carry__1_0[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__1
       (.I0(mode_0[10]),
        .I1(in_u_2[8]),
        .I2(mode_0[11]),
        .I3(out1_carry__1[9]),
        .I4(A),
        .I5(out1_carry__1_0[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__1
       (.I0(mode_0[14]),
        .I1(out1_carry__1[11]),
        .I2(A),
        .I3(out1_carry__1_0[11]),
        .I4(mode),
        .I5(in_u_2[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__1
       (.I0(mode_0[13]),
        .I1(out1_carry__1[10]),
        .I2(A),
        .I3(out1_carry__1_0[10]),
        .I4(mode_0[12]),
        .I5(in_u_2[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__1
       (.I0(mode_0[11]),
        .I1(out1_carry__1[9]),
        .I2(A),
        .I3(out1_carry__1_0[9]),
        .I4(mode_0[10]),
        .I5(in_u_2[8]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(out1_carry__1_i_1__1),
        .O(mode_0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(A),
        .I4(MEM_d_out_3[6]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(A),
        .I4(MEM_d_out_3[3]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(A),
        .I4(MEM_d_out_3[4]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(A),
        .I4(MEM_d_out_3[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(A),
        .I4(MEM_d_out_3[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__2
       (.I0(switch_3),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__1 ),
        .I2(adder_3__32_carry_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__1_0 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__1
       (.I0(mode_0[4]),
        .I1(in_u_2[3]),
        .I2(add_in_1[7]),
        .I3(out1_carry__1[4]),
        .I4(A),
        .I5(out1_carry__1_0[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(MEM_d_out_3[0]),
        .O(mode_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_26__1
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__1
       (.I0(mode_0[3]),
        .I1(in_u_2[2]),
        .I2(add_in_1[5]),
        .I3(out1_carry__1[3]),
        .I4(A),
        .I5(out1_carry__1_0[3]),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__1
       (.I0(mode_0[2]),
        .I1(in_u_2[1]),
        .I2(add_in_1[3]),
        .I3(out1_carry__1[2]),
        .I4(A),
        .I5(out1_carry__1_0[2]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__1
       (.I0(mode_0[0]),
        .I1(in_u_2[0]),
        .I2(mode_0[1]),
        .I3(out1_carry__1[1]),
        .I4(A),
        .I5(out1_carry__1_0[1]),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__1
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(A),
        .I4(MEM_d_out_3[5]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_10_10_i_2
       (.I0(sub_out[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_11_11_i_2
       (.I0(sub_out[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_12_12_i_2
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_13_13_i_2
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_14_14_i_2
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_15_15_i_2
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_16_16_i_2
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_17_17_i_2
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_18_18_i_2
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_19_19_i_2
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_1_1_i_2
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_20_20_i_2
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_21_21_i_2
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_22_22_i_2
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_2_2_i_2
       (.I0(sub_out[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_3_3_i_2
       (.I0(sub_out[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_4_4_i_2
       (.I0(sub_out[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_5_5_i_2
       (.I0(sub_out[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_6_6_i_2
       (.I0(sub_out[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_7_7_i_2
       (.I0(sub_out[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_8_8_i_2
       (.I0(sub_out[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_15_9_9_i_2
       (.I0(sub_out[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_2[8]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(ram_reg_0_31_0_0),
        .I1(A),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_31_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_1[8]),
        .O(in_d[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_37
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_1,
    mode_11,
    out1_carry__0_i_9__0_0,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    P,
    in_u_1,
    dout,
    A,
    out_u,
    CO,
    \_inferred__1/i___1_carry__2 ,
    adder_3__0_carry__0_0,
    sub_out,
    MEM_d_out_2,
    out1_carry__1_i_1__0,
    out_d_0,
    ram_reg_0_63_0_0,
    switch_2,
    \ma/a_plus_b_minus_q_carry_i_14__0 ,
    \ma/a_plus_b_minus_q_carry_i_14__0_0 );
  output [2:0]DI;
  output mode;
  output [14:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_1;
  output [0:0]mode_11;
  output [1:0]out1_carry__0_i_9__0_0;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [28:0]P;
  input [11:0]in_u_1;
  input [11:0]dout;
  input [0:0]A;
  input [11:0]out_u;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [16:0]adder_3__0_carry__0_0;
  input [21:0]sub_out;
  input [11:0]MEM_d_out_2;
  input [8:0]out1_carry__1_i_1__0;
  input [21:0]out_d_0;
  input [0:0]ram_reg_0_63_0_0;
  input switch_2;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__0_0 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [11:0]MEM_d_out_2;
  wire [28:0]P;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [11:3]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1__0_n_0;
  wire adder_1__2_carry__0_i_2__0_n_0;
  wire adder_1__2_carry__0_i_3__0_n_0;
  wire adder_1__2_carry__0_i_4__0_n_0;
  wire adder_1__2_carry__0_i_5__0_n_0;
  wire adder_1__2_carry__0_i_6__0_n_0;
  wire adder_1__2_carry__0_i_7__0_n_0;
  wire adder_1__2_carry__0_i_8__0_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1__0_n_0;
  wire adder_1__2_carry__1_i_2__0_n_0;
  wire adder_1__2_carry__1_i_3__0_n_0;
  wire adder_1__2_carry_i_1__0_n_0;
  wire adder_1__2_carry_i_2__0_n_0;
  wire adder_1__2_carry_i_3__0_n_0;
  wire adder_1__2_carry_i_4__0_n_0;
  wire adder_1__2_carry_i_5__0_n_0;
  wire adder_1__2_carry_i_6__0_n_0;
  wire adder_1__2_carry_i_7__0_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1__0_n_0;
  wire adder_1__31_carry__0_i_2__0_n_0;
  wire adder_1__31_carry__0_i_3__0_n_0;
  wire adder_1__31_carry__0_i_4__0_n_0;
  wire adder_1__31_carry__0_i_5__0_n_0;
  wire adder_1__31_carry__0_i_6__0_n_0;
  wire adder_1__31_carry__0_i_7__0_n_0;
  wire adder_1__31_carry__0_i_8__0_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1__0_n_0;
  wire adder_1__31_carry__1_i_2__0_n_0;
  wire adder_1__31_carry__1_i_3__0_n_0;
  wire adder_1__31_carry__1_i_4__0_n_0;
  wire adder_1__31_carry__1_i_5__0_n_0;
  wire adder_1__31_carry__1_i_6__0_n_0;
  wire adder_1__31_carry__1_i_7__0_n_0;
  wire adder_1__31_carry__1_i_8__0_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1__0_n_0;
  wire adder_1__31_carry__2_i_2__0_n_0;
  wire adder_1__31_carry__2_i_3__0_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1__0_n_0;
  wire adder_1__31_carry_i_2__0_n_0;
  wire adder_1__31_carry_i_3__0_n_0;
  wire adder_1__31_carry_i_4__0_n_0;
  wire adder_1__31_carry_i_5__0_n_0;
  wire adder_1__31_carry_i_6__0_n_0;
  wire adder_1__31_carry_i_7__0_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1__0_n_0;
  wire adder_3__0_carry__0_i_2__0_n_0;
  wire adder_3__0_carry__0_i_3__0_n_0;
  wire adder_3__0_carry__0_i_4__0_n_0;
  wire adder_3__0_carry__0_i_5__0_n_0;
  wire adder_3__0_carry__0_i_6__0_n_0;
  wire adder_3__0_carry__0_i_7__0_n_0;
  wire adder_3__0_carry__0_i_8__0_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1__0_n_0;
  wire adder_3__0_carry__1_i_2__0_n_0;
  wire adder_3__0_carry__1_i_3__0_n_0;
  wire adder_3__0_carry__1_i_4__0_n_0;
  wire adder_3__0_carry__1_i_5__0_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1__0_n_0;
  wire adder_3__0_carry_i_2__0_n_0;
  wire adder_3__0_carry_i_3__0_n_0;
  wire adder_3__0_carry_i_4__0_n_0;
  wire adder_3__0_carry_i_5__0_n_0;
  wire adder_3__0_carry_i_6__0_n_0;
  wire adder_3__0_carry_i_7__0_n_0;
  wire adder_3__0_carry_i_8__0_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1__0_n_0;
  wire adder_3__32_carry__0_i_2__0_n_0;
  wire adder_3__32_carry__0_i_3__0_n_0;
  wire adder_3__32_carry__0_i_4__0_n_0;
  wire adder_3__32_carry__0_i_5__0_n_0;
  wire adder_3__32_carry__0_i_6__0_n_0;
  wire adder_3__32_carry__0_i_7__0_n_0;
  wire adder_3__32_carry__0_i_8__0_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__0_n_4;
  wire adder_3__32_carry__0_n_5;
  wire adder_3__32_carry__0_n_6;
  wire adder_3__32_carry__0_n_7;
  wire adder_3__32_carry__1_i_1__0_n_0;
  wire adder_3__32_carry__1_i_2__0_n_0;
  wire adder_3__32_carry__1_i_3__0_n_0;
  wire adder_3__32_carry__1_i_4__0_n_0;
  wire adder_3__32_carry__1_i_5__0_n_0;
  wire adder_3__32_carry__1_i_6__0_n_0;
  wire adder_3__32_carry__1_i_7__0_n_0;
  wire adder_3__32_carry__1_i_8__0_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__1_n_4;
  wire adder_3__32_carry__1_n_5;
  wire adder_3__32_carry__1_n_6;
  wire adder_3__32_carry__1_n_7;
  wire adder_3__32_carry__2_i_1__0_n_0;
  wire adder_3__32_carry__2_i_2__0_n_0;
  wire adder_3__32_carry__2_i_3__0_n_0;
  wire adder_3__32_carry__2_i_4__0_n_0;
  wire adder_3__32_carry__2_i_5__0_n_0;
  wire adder_3__32_carry__2_i_6__0_n_0;
  wire adder_3__32_carry__2_i_7__0_n_0;
  wire adder_3__32_carry__2_i_8__0_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1__0_n_0;
  wire adder_3__32_carry__3_i_2__0_n_0;
  wire adder_3__32_carry__3_i_3__0_n_0;
  wire adder_3__32_carry__3_i_4__0_n_0;
  wire adder_3__32_carry__3_i_5__0_n_0;
  wire adder_3__32_carry__3_i_6__0_n_0;
  wire adder_3__32_carry__3_i_7__0_n_0;
  wire adder_3__32_carry__3_i_8__0_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1__0_n_0;
  wire adder_3__32_carry__4_i_2__0_n_0;
  wire adder_3__32_carry__4_i_3__0_n_0;
  wire adder_3__32_carry__4_i_4__0_n_0;
  wire adder_3__32_carry__4_i_5__0_n_0;
  wire adder_3__32_carry__4_i_6__0_n_0;
  wire adder_3__32_carry__4_i_7__0_n_0;
  wire adder_3__32_carry__4_i_8__0_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1__0_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1__0_n_0;
  wire adder_3__32_carry_i_2__0_n_0;
  wire adder_3__32_carry_i_3__0_n_0;
  wire adder_3__32_carry_i_4__0_n_0;
  wire adder_3__32_carry_i_5__0_n_0;
  wire adder_3__32_carry_i_6__0_n_0;
  wire adder_3__32_carry_i_7__0_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_4;
  wire adder_3__32_carry_n_5;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1__0_n_0;
  wire adder_4__23_carry__0_i_2__0_n_0;
  wire adder_4__23_carry__0_i_3__0_n_0;
  wire adder_4__23_carry__0_i_4__0_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1__0_n_0;
  wire adder_4__23_carry__1_i_2__0_n_0;
  wire adder_4__23_carry__1_i_3__0_n_0;
  wire adder_4__23_carry__1_i_4__0_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1__0_n_0;
  wire adder_4__23_carry__2_i_2__0_n_0;
  wire adder_4__23_carry__2_i_3__0_n_0;
  wire adder_4__23_carry__2_i_4__0_n_0;
  wire adder_4__23_carry__2_i_5__0_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1__0_n_0;
  wire adder_4__23_carry__3_i_2__0_n_0;
  wire adder_4__23_carry__3_i_3__0_n_0;
  wire adder_4__23_carry__3_i_4__0_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1__0_n_0;
  wire adder_4__23_carry__4_i_2__0_n_0;
  wire adder_4__23_carry__4_i_3__0_n_0;
  wire adder_4__23_carry_i_10__0_n_0;
  wire adder_4__23_carry_i_2__0_n_0;
  wire adder_4__23_carry_i_3__0_n_0;
  wire adder_4__23_carry_i_4__0_n_0;
  wire adder_4__23_carry_i_5__0_n_0;
  wire adder_4__23_carry_i_6__0_n_0;
  wire adder_4__23_carry_i_7__0_n_0;
  wire adder_4__23_carry_i_8__0_n_0;
  wire adder_4__23_carry_i_9__0_n_0;
  wire adder_4__23_carry_n_0;
  wire [23:1]adder_4__91;
  wire [11:0]dout;
  wire [22:0]in_d;
  wire [11:0]in_u_1;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__0_0 ;
  wire mode;
  wire [14:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire [0:0]mode_11;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [1:0]out1_carry__0_i_9__0_0;
  wire [8:0]out1_carry__1_i_1__0;
  wire [21:0]out_d_0;
  wire [21:0]out_d_1;
  wire [11:0]out_u;
  wire [0:0]ram_reg_0_63_0_0;
  wire sel;
  wire [21:0]sub_out;
  wire switch_2;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1__0_n_0,adder_1__2_carry_i_2__0_n_0,adder_1__2_carry_i_3__0_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4__0_n_0,adder_1__2_carry_i_5__0_n_0,adder_1__2_carry_i_6__0_n_0,adder_1__2_carry_i_7__0_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1__0_n_0,adder_1__2_carry__0_i_2__0_n_0,adder_1__2_carry__0_i_3__0_n_0,adder_1__2_carry__0_i_4__0_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5__0_n_0,adder_1__2_carry__0_i_6__0_n_0,adder_1__2_carry__0_i_7__0_n_0,adder_1__2_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1__0
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2__0
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3__0
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4__0
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5__0
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6__0
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7__0
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8__0
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8__0_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1__0_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2__0_n_0,adder_1__2_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1__0
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2__0
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3__0
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1__0
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2__0
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3__0
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4__0
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5__0
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6__0
       (.I0(adder_1__2_carry_i_3__0_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7__0
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7__0_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1__0_n_0,adder_1__31_carry_i_2__0_n_0,adder_1__31_carry_i_3__0_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4__0_n_0,adder_1__31_carry_i_5__0_n_0,adder_1__31_carry_i_6__0_n_0,adder_1__31_carry_i_7__0_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1__0_n_0,adder_1__31_carry__0_i_2__0_n_0,adder_1__31_carry__0_i_3__0_n_0,adder_1__31_carry__0_i_4__0_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5__0_n_0,adder_1__31_carry__0_i_6__0_n_0,adder_1__31_carry__0_i_7__0_n_0,adder_1__31_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1__0
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2__0
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3__0
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4__0
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5__0
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6__0
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7__0
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8__0
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8__0_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1__0_n_0,adder_1__31_carry__1_i_2__0_n_0,adder_1__31_carry__1_i_3__0_n_0,adder_1__31_carry__1_i_4__0_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5__0_n_0,adder_1__31_carry__1_i_6__0_n_0,adder_1__31_carry__1_i_7__0_n_0,adder_1__31_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1__0
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2__0
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3__0
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4__0
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5__0
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6__0
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7__0
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8__0
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8__0_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1__0_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2__0_n_0,adder_1__31_carry__2_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1__0
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2__0
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3__0
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3__0_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1__0
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1__0_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4__0
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5__0
       (.I0(adder_1__31_carry_i_2__0_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6__0
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7__0
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7__0_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1__0_n_0,adder_3__0_carry_i_2__0_n_0,adder_3__0_carry_i_3__0_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4__0_n_0,adder_3__0_carry_i_5__0_n_0,adder_3__0_carry_i_6__0_n_0,adder_3__0_carry_i_7__0_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1__0_n_0,adder_3__0_carry__0_i_2__0_n_0,adder_3__0_carry__0_i_3__0_n_0,adder_3__0_carry__0_i_4__0_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5__0_n_0,adder_3__0_carry__0_i_6__0_n_0,adder_3__0_carry__0_i_7__0_n_0,adder_3__0_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1__0
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2__0
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3__0
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4__0
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5__0
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6__0
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7__0
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8__0
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8__0_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1__0_n_0,adder_3__0_carry__1_i_2__0_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3__0_n_0,adder_3__0_carry__1_i_4__0_n_0,adder_3__0_carry__1_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1__0
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2__0
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3__0
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4__0
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5__0
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1__0
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2__0
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3__0
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4__0
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5__0
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6__0
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8__0_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7__0
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8__0
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8__0_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1__0_n_0,adder_3__32_carry_i_2__0_n_0,adder_3__32_carry_i_3__0_n_0,1'b1}),
        .O({adder_3__32_carry_n_4,adder_3__32_carry_n_5,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4__0_n_0,adder_3__32_carry_i_5__0_n_0,adder_3__32_carry_i_6__0_n_0,adder_3__32_carry_i_7__0_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1__0_n_0,adder_3__32_carry__0_i_2__0_n_0,adder_3__32_carry__0_i_3__0_n_0,adder_3__32_carry__0_i_4__0_n_0}),
        .O({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .S({adder_3__32_carry__0_i_5__0_n_0,adder_3__32_carry__0_i_6__0_n_0,adder_3__32_carry__0_i_7__0_n_0,adder_3__32_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1__0
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2__0
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3__0
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4__0
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5__0
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6__0
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7__0
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8__0
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8__0_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1__0_n_0,adder_3__32_carry__1_i_2__0_n_0,adder_3__32_carry__1_i_3__0_n_0,adder_3__32_carry__1_i_4__0_n_0}),
        .O({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .S({adder_3__32_carry__1_i_5__0_n_0,adder_3__32_carry__1_i_6__0_n_0,adder_3__32_carry__1_i_7__0_n_0,adder_3__32_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1__0
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2__0
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3__0
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4__0
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5__0
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6__0
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7__0
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8__0
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8__0_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1__0_n_0,adder_3__32_carry__2_i_2__0_n_0,adder_3__32_carry__2_i_3__0_n_0,adder_3__32_carry__2_i_4__0_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5__0_n_0,adder_3__32_carry__2_i_6__0_n_0,adder_3__32_carry__2_i_7__0_n_0,adder_3__32_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1__0
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2__0
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3__0
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4__0
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5__0
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6__0
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7__0
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8__0
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8__0_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1__0_n_0,adder_3__32_carry__3_i_2__0_n_0,adder_3__32_carry__3_i_3__0_n_0,adder_3__32_carry__3_i_4__0_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5__0_n_0,adder_3__32_carry__3_i_6__0_n_0,adder_3__32_carry__3_i_7__0_n_0,adder_3__32_carry__3_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1__0
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2__0
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3__0
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4__0
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5__0
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6__0
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7__0
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8__0
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8__0_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1__0_n_0,adder_3__32_carry__4_i_2__0_n_0,adder_3__32_carry__4_i_3__0_n_0,adder_3__32_carry__4_i_4__0_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5__0_n_0,adder_3__32_carry__4_i_6__0_n_0,adder_3__32_carry__4_i_7__0_n_0,adder_3__32_carry__4_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1__0
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2__0
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3__0
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4__0
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5__0
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6__0
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7__0
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8__0
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8__0_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1__0_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1__0
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1__0
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2__0
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3__0
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4__0
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5__0
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6__0
       (.I0(adder_3__32_carry_i_3__0_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6__0_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7__0
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({adder_3__32_carry_n_4,adder_3__32_carry_n_5,sel,adder_3__32_carry_n_6}),
        .O(adder_4__91[4:1]),
        .S({adder_4__23_carry_i_2__0_n_0,adder_4__23_carry_i_3__0_n_0,adder_4__23_carry_i_4__0_n_0,adder_4__23_carry_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_n_4,adder_3__32_carry__0_n_5,adder_3__32_carry__0_n_6,adder_3__32_carry__0_n_7}),
        .O(adder_4__91[8:5]),
        .S({adder_4__23_carry__0_i_1__0_n_0,adder_4__23_carry__0_i_2__0_n_0,adder_4__23_carry__0_i_3__0_n_0,adder_4__23_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1__0
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_3__32_carry__1_n_7),
        .O(adder_4__23_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2__0
       (.I0(adder_3__32_carry__0_n_5),
        .I1(adder_3__32_carry__0_n_4),
        .O(adder_4__23_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3__0
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_3__32_carry__0_n_5),
        .O(adder_4__23_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4__0
       (.I0(adder_3__32_carry__0_n_7),
        .I1(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_n_4,adder_3__32_carry__1_n_5,adder_3__32_carry__1_n_6,adder_3__32_carry__1_n_7}),
        .O(adder_4__91[12:9]),
        .S({adder_4__23_carry__1_i_1__0_n_0,adder_4__23_carry__1_i_2__0_n_0,adder_4__23_carry__1_i_3__0_n_0,adder_4__23_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1__0
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2__0
       (.I0(adder_3__32_carry__1_n_5),
        .I1(adder_3__32_carry__1_n_4),
        .O(adder_4__23_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3__0
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_3__32_carry__1_n_5),
        .O(adder_4__23_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4__0
       (.I0(adder_3__32_carry__1_n_7),
        .I1(adder_3__32_carry__1_n_6),
        .O(adder_4__23_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1__0_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2__0_n_0,adder_4__23_carry__2_i_3__0_n_0,adder_4__23_carry__2_i_4__0_n_0,adder_4__23_carry__2_i_5__0_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1__0
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__0_n_0),
        .I3(adder_4__23_carry_i_7__0_n_0),
        .O(adder_4__23_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2__0
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3__0
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4__0
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__0_n_0),
        .I3(adder_4__23_carry_i_7__0_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5__0
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1__0_n_0,adder_4__23_carry__3_i_2__0_n_0,adder_4__23_carry__3_i_3__0_n_0,adder_4__23_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1__0
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2__0
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3__0
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4__0
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__91[23:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1__0_n_0,adder_4__23_carry__4_i_2__0_n_0,adder_4__23_carry__4_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1__0
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2__0
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3__0
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10__0
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1__0
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__0_n_0),
        .I3(adder_4__23_carry_i_7__0_n_0),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2__0
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_3__32_carry__0_n_7),
        .O(adder_4__23_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3__0
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry_n_4),
        .O(adder_4__23_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4__0
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__0_n_0),
        .I3(adder_4__23_carry_i_7__0_n_0),
        .I4(adder_3__32_carry_n_5),
        .O(adder_4__23_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5__0
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6__0_n_0),
        .I3(adder_4__23_carry_i_7__0_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6__0
       (.I0(adder_4__23_carry_i_8__0_n_0),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_3__32_carry__0_n_4),
        .I4(adder_3__32_carry__1_n_5),
        .I5(adder_4__23_carry_i_9__0_n_0),
        .O(adder_4__23_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7__0
       (.I0(adder_4__23_carry_i_10__0_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8__0
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_3__32_carry__0_n_5),
        .I3(adder_3__32_carry__0_n_6),
        .O(adder_4__23_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9__0
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_3__32_carry__0_n_7),
        .I3(adder_3__32_carry__1_n_4),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_10
       (.I0(adder_3__32_carry__0_n_6),
        .I1(adder_4__91[5]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_7));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__0_i_12__0
       (.I0(adder_3__32_carry_n_4),
        .I1(adder_4__91[3]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_9));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_10
       (.I0(adder_3__32_carry__1_n_6),
        .I1(adder_4__91[9]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__1_i_12
       (.I0(adder_3__32_carry__0_n_4),
        .I1(adder_4__91[7]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_6));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_10
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_4__91[13]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_3));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry__2_i_12
       (.I0(adder_3__32_carry__1_n_4),
        .I1(adder_4__91[11]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_4));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1__0
       (.I0(mode_0[7]),
        .I1(dout[7]),
        .I2(A),
        .I3(out_u[7]),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry__2 ),
        .O(\MEM_cnt_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2__0
       (.I0(\_inferred__1/i___1_carry__2 ),
        .I1(CO),
        .I2(out_u[7]),
        .I3(A),
        .I4(dout[7]),
        .I5(mode_0[7]),
        .O(\MEM_cnt_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5__0
       (.I0(\_inferred__1/i___1_carry__2 ),
        .I1(CO),
        .I2(mode_0[8]),
        .I3(in_u_1[8]),
        .I4(in_u_1[7]),
        .I5(mode_0[7]),
        .O(out1_carry__0_i_9__0_0[1]));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6__0
       (.I0(mode_0[7]),
        .I1(in_u_1[7]),
        .I2(CO),
        .I3(\_inferred__1/i___1_carry__2 ),
        .I4(mode_11),
        .I5(in_u_1[6]),
        .O(out1_carry__0_i_9__0_0[0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_1__0
       (.I0(mode_0[10]),
        .I1(dout[9]),
        .I2(A),
        .I3(out_u[9]),
        .I4(in_u_1[10]),
        .I5(mode_0[11]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2__0
       (.I0(mode_0[9]),
        .I1(in_u_1[9]),
        .I2(out_u[9]),
        .I3(A),
        .I4(dout[9]),
        .I5(mode_0[10]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__3_i_3__0
       (.I0(mode_0[8]),
        .I1(dout[8]),
        .I2(A),
        .I3(out_u[8]),
        .I4(in_u_1[9]),
        .I5(mode_0[9]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_4__0
       (.I0(mode_0[7]),
        .I1(in_u_1[7]),
        .I2(out_u[8]),
        .I3(A),
        .I4(dout[8]),
        .I5(mode_0[8]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000DFD5DFD50000)) 
    i___1_carry__4_i_1__0
       (.I0(mode_0[12]),
        .I1(dout[10]),
        .I2(A),
        .I3(out_u[10]),
        .I4(in_u_1[11]),
        .I5(mode),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2__0
       (.I0(mode_0[11]),
        .I1(in_u_1[10]),
        .I2(out_u[10]),
        .I3(A),
        .I4(dout[10]),
        .I5(mode_0[12]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2__0
       (.I0(mode_0[1]),
        .I1(CO),
        .I2(dout[1]),
        .I3(A),
        .I4(out_u[1]),
        .O(\MEM_cnt_reg[0]_5 [1]));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__0
       (.I0(CO),
        .I1(mode_0[0]),
        .I2(dout[0]),
        .I3(A),
        .I4(out_u[0]),
        .O(\MEM_cnt_reg[0]_5 [0]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    i___1_carry_i_7__1
       (.I0(out_u[0]),
        .I1(A),
        .I2(dout[0]),
        .I3(mode_0[0]),
        .I4(CO),
        .O(\MEM_cnt_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    i___1_carry_i_9
       (.I0(adder_3__32_carry_n_5),
        .I1(adder_4__91[2]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_8));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(MEM_d_out_2[5]),
        .O(mode_0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(out1_carry__1_i_1__0[7]),
        .O(mode_11));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_14__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(A),
        .I4(MEM_d_out_2[3]),
        .O(mode_0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_16
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(A),
        .I4(out1_carry__1_i_1__0[6]),
        .O(add_in_1[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_17__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(A),
        .I4(MEM_d_out_2[2]),
        .O(mode_0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_19
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(A),
        .I4(out1_carry__1_i_1__0[5]),
        .O(add_in_1[9]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1__0
       (.I0(mode_0[7]),
        .I1(in_u_1[7]),
        .I2(mode_0[8]),
        .I3(dout[8]),
        .I4(A),
        .I5(out_u[8]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_21__0
       (.I0(adder_3__32_carry__2_n_7),
        .I1(adder_4__91[12]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_2));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_3__0
       (.I0(mode_0[6]),
        .I1(in_u_1[5]),
        .I2(add_in_1[11]),
        .I3(dout[6]),
        .I4(A),
        .I5(out_u[6]),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_4__0
       (.I0(mode_0[5]),
        .I1(in_u_1[4]),
        .I2(add_in_1[9]),
        .I3(dout[5]),
        .I4(A),
        .I5(out_u[5]),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5__0
       (.I0(mode_0[8]),
        .I1(dout[8]),
        .I2(A),
        .I3(out_u[8]),
        .I4(mode_0[7]),
        .I5(in_u_1[7]),
        .O(\MEM_cnt_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(MEM_d_out_2[4]),
        .O(mode_0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(MEM_d_out_2[10]),
        .O(mode));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(MEM_d_out_2[11]),
        .O(mode_0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(MEM_d_out_2[8]),
        .O(mode_0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(MEM_d_out_2[9]),
        .O(mode_0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(MEM_d_out_2[6]),
        .O(mode_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(MEM_d_out_2[7]),
        .O(mode_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__1_i_20
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_4__91[22]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_1));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2__0
       (.I0(mode),
        .I1(in_u_1[11]),
        .I2(mode_0[13]),
        .I3(dout[11]),
        .I4(A),
        .I5(out_u[11]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3__0
       (.I0(mode_0[11]),
        .I1(in_u_1[10]),
        .I2(mode_0[12]),
        .I3(dout[10]),
        .I4(A),
        .I5(out_u[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4__0
       (.I0(mode_0[9]),
        .I1(in_u_1[9]),
        .I2(mode_0[10]),
        .I3(dout[9]),
        .I4(A),
        .I5(out_u[9]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6__0
       (.I0(mode_0[13]),
        .I1(dout[11]),
        .I2(A),
        .I3(out_u[11]),
        .I4(mode),
        .I5(in_u_1[11]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7__0
       (.I0(mode_0[12]),
        .I1(dout[10]),
        .I2(A),
        .I3(out_u[10]),
        .I4(mode_0[11]),
        .I5(in_u_1[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8__0
       (.I0(mode_0[10]),
        .I1(dout[9]),
        .I2(A),
        .I3(out_u[9]),
        .I4(mode_0[9]),
        .I5(in_u_1[9]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(out1_carry__1_i_1__0[8]),
        .O(mode_0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_11
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(A),
        .I4(out1_carry__1_i_1__0[4]),
        .O(add_in_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_12__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(A),
        .I4(MEM_d_out_2[0]),
        .O(mode_0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_14
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(A),
        .I4(out1_carry__1_i_1__0[3]),
        .O(add_in_1[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_15__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(A),
        .I4(out1_carry__1_i_1__0[1]),
        .O(mode_0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_17
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(A),
        .I4(out1_carry__1_i_1__0[2]),
        .O(add_in_1[3]));
  LUT6 #(
    .INIT(64'h44F0440FFFF0FF0F)) 
    out1_carry_i_18__1
       (.I0(switch_2),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__0 ),
        .I2(adder_3__32_carry_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .I5(\ma/a_plus_b_minus_q_carry_i_14__0_0 ),
        .O(mode_0[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_1__0
       (.I0(mode_0[4]),
        .I1(in_u_1[3]),
        .I2(add_in_1[7]),
        .I3(dout[4]),
        .I4(A),
        .I5(out_u[4]),
        .O(\MEM_cnt_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_20
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(out1_carry__1_i_1__0[0]),
        .O(mode_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_26__0
       (.I0(adder_3__32_carry_n_6),
        .I1(adder_4__91[1]),
        .I2(A),
        .I3(adder_4__91[23]),
        .O(mode_10));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_2__0
       (.I0(mode_0[3]),
        .I1(in_u_1[2]),
        .I2(add_in_1[5]),
        .I3(dout[3]),
        .I4(A),
        .I5(out_u[3]),
        .O(\MEM_cnt_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_3__0
       (.I0(mode_0[2]),
        .I1(in_u_1[1]),
        .I2(add_in_1[3]),
        .I3(dout[2]),
        .I4(A),
        .I5(out_u[2]),
        .O(\MEM_cnt_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4__0
       (.I0(mode_0[0]),
        .I1(in_u_1[0]),
        .I2(mode_0[1]),
        .I3(dout[1]),
        .I4(A),
        .I5(out_u[1]),
        .O(\MEM_cnt_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_9__0
       (.I0(adder_4__91[23]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(A),
        .I4(MEM_d_out_2[1]),
        .O(mode_0[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_10_10_i_2
       (.I0(sub_out[9]),
        .I1(adder_4__91[10]),
        .I2(adder_3__32_carry__1_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_11_11_i_2
       (.I0(sub_out[10]),
        .I1(adder_4__91[11]),
        .I2(adder_3__32_carry__1_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_12_12_i_2
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_13_13_i_2
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_14_14_i_2
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_15_15_i_2
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_16_16_i_2
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_17_17_i_2
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_18_18_i_2
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_19_19_i_2
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_1_1_i_2
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_20_20_i_2
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_21_21_i_2
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_22_22_i_2
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_2_2_i_2
       (.I0(sub_out[1]),
        .I1(adder_4__91[2]),
        .I2(adder_3__32_carry_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_3_3_i_2
       (.I0(sub_out[2]),
        .I1(adder_4__91[3]),
        .I2(adder_3__32_carry_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_4_4_i_2
       (.I0(sub_out[3]),
        .I1(adder_4__91[4]),
        .I2(adder_3__32_carry__0_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_5_5_i_2
       (.I0(sub_out[4]),
        .I1(adder_4__91[5]),
        .I2(adder_3__32_carry__0_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[4]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_6_6_i_2
       (.I0(sub_out[5]),
        .I1(adder_4__91[6]),
        .I2(adder_3__32_carry__0_n_5),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_7_7_i_2
       (.I0(sub_out[6]),
        .I1(adder_4__91[7]),
        .I2(adder_3__32_carry__0_n_4),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[6]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_8_8_i_2
       (.I0(sub_out[7]),
        .I1(adder_4__91[8]),
        .I2(adder_3__32_carry__1_n_7),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_31_9_9_i_2
       (.I0(sub_out[8]),
        .I1(adder_4__91[9]),
        .I2(adder_3__32_carry__1_n_6),
        .I3(A),
        .I4(adder_4__91[23]),
        .O(out_d_1[8]));
  LUT4 #(
    .INIT(16'hE22E)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(ram_reg_0_63_0_0),
        .I1(A),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__91[23]),
        .O(in_d[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_10_10_i_1__0
       (.I0(adder_4__91[10]),
        .I1(adder_3__32_carry__1_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[9]),
        .O(in_d[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_11_11_i_1__0
       (.I0(adder_4__91[11]),
        .I1(adder_3__32_carry__1_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[10]),
        .O(in_d[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_12_12_i_1__0
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[11]),
        .O(in_d[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_13_13_i_1__0
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[12]),
        .O(in_d[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_14_14_i_1__0
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[13]),
        .O(in_d[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_15_15_i_1__0
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[14]),
        .O(in_d[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_16_16_i_1__0
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[15]),
        .O(in_d[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_17_17_i_1__0
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[16]),
        .O(in_d[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_18_18_i_1__0
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[17]),
        .O(in_d[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_19_19_i_1__0
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[18]),
        .O(in_d[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_1_1_i_1__0
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[0]),
        .O(in_d[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_20_20_i_1__0
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[19]),
        .O(in_d[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_21_21_i_1__0
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[20]),
        .O(in_d[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_22_22_i_1__0
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[21]),
        .O(in_d[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_2_2_i_1__0
       (.I0(adder_4__91[2]),
        .I1(adder_3__32_carry_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[1]),
        .O(in_d[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_3_3_i_1__0
       (.I0(adder_4__91[3]),
        .I1(adder_3__32_carry_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[2]),
        .O(in_d[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_4_4_i_1__0
       (.I0(adder_4__91[4]),
        .I1(adder_3__32_carry__0_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[3]),
        .O(in_d[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_5_5_i_1__0
       (.I0(adder_4__91[5]),
        .I1(adder_3__32_carry__0_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[4]),
        .O(in_d[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_6_6_i_1__0
       (.I0(adder_4__91[6]),
        .I1(adder_3__32_carry__0_n_5),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[5]),
        .O(in_d[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_7_7_i_1__0
       (.I0(adder_4__91[7]),
        .I1(adder_3__32_carry__0_n_4),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[6]),
        .O(in_d[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_8_8_i_1__0
       (.I0(adder_4__91[8]),
        .I1(adder_3__32_carry__1_n_7),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[7]),
        .O(in_d[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ram_reg_0_63_9_9_i_1__0
       (.I0(adder_4__91[9]),
        .I1(adder_3__32_carry__1_n_6),
        .I2(adder_4__91[23]),
        .I3(A),
        .I4(out_d_0[8]),
        .O(in_d[9]));
endmodule

(* ORIG_REF_NAME = "Modular_Reduction" *) 
module Modular_Reduction_41
   (O,
    a_mul_b,
    a_mul_b_0,
    adder_4__23_carry_i_5_0,
    adder_4__23_carry__0_i_4_0,
    adder_4__23_carry__1_i_4_0,
    adder_4__23_carry__4_i_3_0,
    S,
    mode,
    mode_0,
    DI,
    mode_1,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    mode_2,
    \MEM_cnt_reg[0]_1 ,
    out1_carry__1_i_19_0,
    \MEM_cnt_reg[0]_2 ,
    \NTT_in_u[21] ,
    \NTT_in_u[20] ,
    \NTT_in_u[18] ,
    switch_reg,
    switch_reg_0,
    out_d_0,
    out1_carry__0_i_9_0,
    switch_reg_1,
    switch_reg_2,
    switch_reg_3,
    out1_carry__1_i_13_0,
    switch_reg_4,
    switch_reg_5,
    NTT_out_d_OBUF,
    P,
    out_u,
    A,
    NTT_in_u_IBUF,
    in_u_0,
    in_d_0,
    \_inferred__1/i___1_carry ,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry__0,
    out1_carry__0_0,
    out1_carry__0_1,
    out1_carry__0_2,
    adder_3__0_carry__0_0,
    CO,
    i___1_carry__2_i_8,
    sub_out,
    \_inferred__1/i___1_carry__0 ,
    out_d_7,
    \NTT_out_d[0] );
  output [1:0]O;
  output [3:0]a_mul_b;
  output [3:0]a_mul_b_0;
  output [2:0]adder_4__23_carry_i_5_0;
  output [3:0]adder_4__23_carry__0_i_4_0;
  output [2:0]adder_4__23_carry__1_i_4_0;
  output [0:0]adder_4__23_carry__4_i_3_0;
  output [3:0]S;
  output mode;
  output mode_0;
  output [3:0]DI;
  output [10:0]mode_1;
  output [3:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output mode_2;
  output [3:0]\MEM_cnt_reg[0]_1 ;
  output [3:0]out1_carry__1_i_19_0;
  output [2:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\NTT_in_u[21] ;
  output [1:0]\NTT_in_u[20] ;
  output [3:0]\NTT_in_u[18] ;
  output [3:0]switch_reg;
  output [3:0]switch_reg_0;
  output [21:0]out_d_0;
  output [2:0]out1_carry__0_i_9_0;
  output [2:0]switch_reg_1;
  output [3:0]switch_reg_2;
  output [3:0]switch_reg_3;
  output [2:0]out1_carry__1_i_13_0;
  output [0:0]switch_reg_4;
  output [0:0]switch_reg_5;
  output [22:0]NTT_out_d_OBUF;
  input [28:0]P;
  input [11:0]out_u;
  input [0:0]A;
  input [11:0]NTT_in_u_IBUF;
  input [22:0]in_u_0;
  input [20:0]in_d_0;
  input \_inferred__1/i___1_carry ;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry__0;
  input out1_carry__0_0;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [16:0]adder_3__0_carry__0_0;
  input [0:0]CO;
  input [1:0]i___1_carry__2_i_8;
  input [21:0]sub_out;
  input \_inferred__1/i___1_carry__0 ;
  input [21:0]out_d_7;
  input [0:0]\NTT_out_d[0] ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [3:0]\MEM_cnt_reg[0]_1 ;
  wire [2:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\NTT_in_u[18] ;
  wire [1:0]\NTT_in_u[20] ;
  wire [1:0]\NTT_in_u[21] ;
  wire [11:0]NTT_in_u_IBUF;
  wire [0:0]\NTT_out_d[0] ;
  wire [22:0]NTT_out_d_OBUF;
  wire [1:0]O;
  wire [28:0]P;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__0 ;
  wire [3:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [13:13]add_in_1;
  wire [34:0]adder_1;
  wire adder_1__2_carry__0_i_1_n_0;
  wire adder_1__2_carry__0_i_2_n_0;
  wire adder_1__2_carry__0_i_3_n_0;
  wire adder_1__2_carry__0_i_4_n_0;
  wire adder_1__2_carry__0_i_5_n_0;
  wire adder_1__2_carry__0_i_6_n_0;
  wire adder_1__2_carry__0_i_7_n_0;
  wire adder_1__2_carry__0_i_8_n_0;
  wire adder_1__2_carry__0_n_0;
  wire adder_1__2_carry__1_i_1_n_0;
  wire adder_1__2_carry__1_i_2_n_0;
  wire adder_1__2_carry__1_i_3_n_0;
  wire adder_1__2_carry_i_1_n_0;
  wire adder_1__2_carry_i_2_n_0;
  wire adder_1__2_carry_i_3_n_0;
  wire adder_1__2_carry_i_4_n_0;
  wire adder_1__2_carry_i_5_n_0;
  wire adder_1__2_carry_i_6_n_0;
  wire adder_1__2_carry_i_7_n_0;
  wire adder_1__2_carry_n_0;
  wire adder_1__31_carry__0_i_1_n_0;
  wire adder_1__31_carry__0_i_2_n_0;
  wire adder_1__31_carry__0_i_3_n_0;
  wire adder_1__31_carry__0_i_4_n_0;
  wire adder_1__31_carry__0_i_5_n_0;
  wire adder_1__31_carry__0_i_6_n_0;
  wire adder_1__31_carry__0_i_7_n_0;
  wire adder_1__31_carry__0_i_8_n_0;
  wire adder_1__31_carry__0_n_0;
  wire adder_1__31_carry__1_i_1_n_0;
  wire adder_1__31_carry__1_i_2_n_0;
  wire adder_1__31_carry__1_i_3_n_0;
  wire adder_1__31_carry__1_i_4_n_0;
  wire adder_1__31_carry__1_i_5_n_0;
  wire adder_1__31_carry__1_i_6_n_0;
  wire adder_1__31_carry__1_i_7_n_0;
  wire adder_1__31_carry__1_i_8_n_0;
  wire adder_1__31_carry__1_n_0;
  wire adder_1__31_carry__2_i_1_n_0;
  wire adder_1__31_carry__2_i_2_n_0;
  wire adder_1__31_carry__2_i_3_n_0;
  wire adder_1__31_carry__2_n_0;
  wire adder_1__31_carry__3_n_0;
  wire adder_1__31_carry_i_1_n_0;
  wire adder_1__31_carry_i_2_n_0;
  wire adder_1__31_carry_i_3_n_0;
  wire adder_1__31_carry_i_4_n_0;
  wire adder_1__31_carry_i_5_n_0;
  wire adder_1__31_carry_i_6_n_0;
  wire adder_1__31_carry_i_7_n_0;
  wire adder_1__31_carry_n_0;
  wire [16:0]adder_3__0_carry__0_0;
  wire adder_3__0_carry__0_i_1_n_0;
  wire adder_3__0_carry__0_i_2_n_0;
  wire adder_3__0_carry__0_i_3_n_0;
  wire adder_3__0_carry__0_i_4_n_0;
  wire adder_3__0_carry__0_i_5_n_0;
  wire adder_3__0_carry__0_i_6_n_0;
  wire adder_3__0_carry__0_i_7_n_0;
  wire adder_3__0_carry__0_i_8_n_0;
  wire adder_3__0_carry__0_n_0;
  wire adder_3__0_carry__0_n_4;
  wire adder_3__0_carry__0_n_5;
  wire adder_3__0_carry__0_n_6;
  wire adder_3__0_carry__0_n_7;
  wire adder_3__0_carry__1_i_1_n_0;
  wire adder_3__0_carry__1_i_2_n_0;
  wire adder_3__0_carry__1_i_3_n_0;
  wire adder_3__0_carry__1_i_4_n_0;
  wire adder_3__0_carry__1_i_5_n_0;
  wire adder_3__0_carry__1_n_0;
  wire adder_3__0_carry__1_n_5;
  wire adder_3__0_carry__1_n_6;
  wire adder_3__0_carry__1_n_7;
  wire adder_3__0_carry_i_1_n_0;
  wire adder_3__0_carry_i_2_n_0;
  wire adder_3__0_carry_i_3_n_0;
  wire adder_3__0_carry_i_4_n_0;
  wire adder_3__0_carry_i_5_n_0;
  wire adder_3__0_carry_i_6_n_0;
  wire adder_3__0_carry_i_7_n_0;
  wire adder_3__0_carry_i_8_n_0;
  wire adder_3__0_carry_n_0;
  wire adder_3__0_carry_n_4;
  wire adder_3__0_carry_n_5;
  wire adder_3__0_carry_n_6;
  wire adder_3__0_carry_n_7;
  wire adder_3__32_carry__0_i_1_n_0;
  wire adder_3__32_carry__0_i_2_n_0;
  wire adder_3__32_carry__0_i_3_n_0;
  wire adder_3__32_carry__0_i_4_n_0;
  wire adder_3__32_carry__0_i_5_n_0;
  wire adder_3__32_carry__0_i_6_n_0;
  wire adder_3__32_carry__0_i_7_n_0;
  wire adder_3__32_carry__0_i_8_n_0;
  wire adder_3__32_carry__0_n_0;
  wire adder_3__32_carry__1_i_1_n_0;
  wire adder_3__32_carry__1_i_2_n_0;
  wire adder_3__32_carry__1_i_3_n_0;
  wire adder_3__32_carry__1_i_4_n_0;
  wire adder_3__32_carry__1_i_5_n_0;
  wire adder_3__32_carry__1_i_6_n_0;
  wire adder_3__32_carry__1_i_7_n_0;
  wire adder_3__32_carry__1_i_8_n_0;
  wire adder_3__32_carry__1_n_0;
  wire adder_3__32_carry__2_i_1_n_0;
  wire adder_3__32_carry__2_i_2_n_0;
  wire adder_3__32_carry__2_i_3_n_0;
  wire adder_3__32_carry__2_i_4_n_0;
  wire adder_3__32_carry__2_i_5_n_0;
  wire adder_3__32_carry__2_i_6_n_0;
  wire adder_3__32_carry__2_i_7_n_0;
  wire adder_3__32_carry__2_i_8_n_0;
  wire adder_3__32_carry__2_n_0;
  wire adder_3__32_carry__2_n_4;
  wire adder_3__32_carry__2_n_5;
  wire adder_3__32_carry__2_n_6;
  wire adder_3__32_carry__2_n_7;
  wire adder_3__32_carry__3_i_1_n_0;
  wire adder_3__32_carry__3_i_2_n_0;
  wire adder_3__32_carry__3_i_3_n_0;
  wire adder_3__32_carry__3_i_4_n_0;
  wire adder_3__32_carry__3_i_5_n_0;
  wire adder_3__32_carry__3_i_6_n_0;
  wire adder_3__32_carry__3_i_7_n_0;
  wire adder_3__32_carry__3_i_8_n_0;
  wire adder_3__32_carry__3_n_0;
  wire adder_3__32_carry__3_n_4;
  wire adder_3__32_carry__3_n_5;
  wire adder_3__32_carry__3_n_6;
  wire adder_3__32_carry__3_n_7;
  wire adder_3__32_carry__4_i_1_n_0;
  wire adder_3__32_carry__4_i_2_n_0;
  wire adder_3__32_carry__4_i_3_n_0;
  wire adder_3__32_carry__4_i_4_n_0;
  wire adder_3__32_carry__4_i_5_n_0;
  wire adder_3__32_carry__4_i_6_n_0;
  wire adder_3__32_carry__4_i_7_n_0;
  wire adder_3__32_carry__4_i_8_n_0;
  wire adder_3__32_carry__4_n_0;
  wire adder_3__32_carry__4_n_4;
  wire adder_3__32_carry__4_n_5;
  wire adder_3__32_carry__4_n_6;
  wire adder_3__32_carry__4_n_7;
  wire adder_3__32_carry__5_i_1_n_0;
  wire adder_3__32_carry__5_n_2;
  wire adder_3__32_carry__5_n_7;
  wire adder_3__32_carry_i_1_n_0;
  wire adder_3__32_carry_i_2_n_0;
  wire adder_3__32_carry_i_3_n_0;
  wire adder_3__32_carry_i_4_n_0;
  wire adder_3__32_carry_i_5_n_0;
  wire adder_3__32_carry_i_6_n_0;
  wire adder_3__32_carry_i_7_n_0;
  wire adder_3__32_carry_n_0;
  wire adder_3__32_carry_n_6;
  wire adder_3__32_carry_n_7;
  wire adder_4__23_carry__0_i_1_n_0;
  wire adder_4__23_carry__0_i_2_n_0;
  wire adder_4__23_carry__0_i_3_n_0;
  wire [3:0]adder_4__23_carry__0_i_4_0;
  wire adder_4__23_carry__0_i_4_n_0;
  wire adder_4__23_carry__0_n_0;
  wire adder_4__23_carry__1_i_1_n_0;
  wire adder_4__23_carry__1_i_2_n_0;
  wire adder_4__23_carry__1_i_3_n_0;
  wire [2:0]adder_4__23_carry__1_i_4_0;
  wire adder_4__23_carry__1_i_4_n_0;
  wire adder_4__23_carry__1_n_0;
  wire adder_4__23_carry__2_i_1_n_0;
  wire adder_4__23_carry__2_i_2_n_0;
  wire adder_4__23_carry__2_i_3_n_0;
  wire adder_4__23_carry__2_i_4_n_0;
  wire adder_4__23_carry__2_i_5_n_0;
  wire adder_4__23_carry__2_n_0;
  wire adder_4__23_carry__3_i_1_n_0;
  wire adder_4__23_carry__3_i_2_n_0;
  wire adder_4__23_carry__3_i_3_n_0;
  wire adder_4__23_carry__3_i_4_n_0;
  wire adder_4__23_carry__3_n_0;
  wire adder_4__23_carry__4_i_1_n_0;
  wire adder_4__23_carry__4_i_2_n_0;
  wire [0:0]adder_4__23_carry__4_i_3_0;
  wire adder_4__23_carry__4_i_3_n_0;
  wire adder_4__23_carry_i_10_n_0;
  wire adder_4__23_carry_i_2_n_0;
  wire adder_4__23_carry_i_3_n_0;
  wire adder_4__23_carry_i_4_n_0;
  wire [2:0]adder_4__23_carry_i_5_0;
  wire adder_4__23_carry_i_5_n_0;
  wire adder_4__23_carry_i_6_n_0;
  wire adder_4__23_carry_i_7_n_0;
  wire adder_4__23_carry_i_8_n_0;
  wire adder_4__23_carry_i_9_n_0;
  wire adder_4__23_carry_n_0;
  wire [22:1]adder_4__91;
  wire [1:0]i___1_carry__2_i_8;
  wire i___1_carry__3_i_10_n_0;
  wire i___1_carry__3_i_11_n_0;
  wire i___1_carry__3_i_9_n_0;
  wire i___1_carry__4_i_6_n_0;
  wire i___1_carry__4_i_7_n_0;
  wire [20:0]in_d_0;
  wire [22:0]in_u_0;
  wire mode;
  wire mode_0;
  wire [10:0]mode_1;
  wire mode_2;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire out1_carry__0_i_12_n_0;
  wire out1_carry__0_i_14_n_0;
  wire out1_carry__0_i_20_n_0;
  wire out1_carry__0_i_23_n_0;
  wire [2:0]out1_carry__0_i_9_0;
  wire [2:0]out1_carry__1_i_13_0;
  wire [3:0]out1_carry__1_i_19_0;
  wire out1_carry_i_12_n_0;
  wire out1_carry_i_15_n_0;
  wire out1_carry_i_18_n_0;
  wire out1_carry_i_23_n_0;
  wire out1_carry_i_9_n_0;
  wire [21:0]out_d_0;
  wire [21:0]out_d_7;
  wire [11:0]out_u;
  wire sel;
  wire [21:0]sub_out;
  wire [3:0]switch_reg;
  wire [3:0]switch_reg_0;
  wire [2:0]switch_reg_1;
  wire [3:0]switch_reg_2;
  wire [3:0]switch_reg_3;
  wire [0:0]switch_reg_4;
  wire [0:0]switch_reg_5;
  wire [2:0]NLW_adder_1__2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_adder_1__2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_adder_1__2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_1__31_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_1__31_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_adder_3__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_adder_3__32_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_adder_3__32_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_adder_3__32_carry__5_O_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_adder_4__23_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_adder_4__23_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_adder_4__23_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \NTT_out_d_OBUF[0]_inst_i_1 
       (.I0(\NTT_out_d[0] ),
        .I1(A),
        .I2(adder_3__32_carry_n_7),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(NTT_out_d_OBUF[0]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[10]_inst_i_1 
       (.I0(adder_4__23_carry__1_i_4_0[1]),
        .I1(a_mul_b_0[2]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[9]),
        .O(NTT_out_d_OBUF[10]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[11]_inst_i_1 
       (.I0(adder_4__23_carry__1_i_4_0[2]),
        .I1(a_mul_b_0[3]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[10]),
        .O(NTT_out_d_OBUF[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[12]_inst_i_1 
       (.I0(adder_4__91[12]),
        .I1(adder_3__32_carry__2_n_7),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[11]),
        .O(NTT_out_d_OBUF[12]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[13]_inst_i_1 
       (.I0(adder_4__91[13]),
        .I1(adder_3__32_carry__2_n_6),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[12]),
        .O(NTT_out_d_OBUF[13]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[14]_inst_i_1 
       (.I0(adder_4__91[14]),
        .I1(adder_3__32_carry__2_n_5),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[13]),
        .O(NTT_out_d_OBUF[14]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[15]_inst_i_1 
       (.I0(adder_4__91[15]),
        .I1(adder_3__32_carry__2_n_4),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[14]),
        .O(NTT_out_d_OBUF[15]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[16]_inst_i_1 
       (.I0(adder_4__91[16]),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[15]),
        .O(NTT_out_d_OBUF[16]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[17]_inst_i_1 
       (.I0(adder_4__91[17]),
        .I1(adder_3__32_carry__3_n_6),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[16]),
        .O(NTT_out_d_OBUF[17]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[18]_inst_i_1 
       (.I0(adder_4__91[18]),
        .I1(adder_3__32_carry__3_n_5),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[17]),
        .O(NTT_out_d_OBUF[18]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[19]_inst_i_1 
       (.I0(adder_4__91[19]),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[18]),
        .O(NTT_out_d_OBUF[19]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[1]_inst_i_1 
       (.I0(adder_4__91[1]),
        .I1(adder_3__32_carry_n_6),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[0]),
        .O(NTT_out_d_OBUF[1]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[20]_inst_i_1 
       (.I0(adder_4__91[20]),
        .I1(adder_3__32_carry__4_n_7),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[19]),
        .O(NTT_out_d_OBUF[20]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[21]_inst_i_1 
       (.I0(adder_4__91[21]),
        .I1(adder_3__32_carry__4_n_6),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[20]),
        .O(NTT_out_d_OBUF[21]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[22]_inst_i_1 
       (.I0(adder_4__91[22]),
        .I1(adder_3__32_carry__4_n_5),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[21]),
        .O(NTT_out_d_OBUF[22]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[2]_inst_i_1 
       (.I0(adder_4__23_carry_i_5_0[0]),
        .I1(O[0]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[1]),
        .O(NTT_out_d_OBUF[2]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[3]_inst_i_1 
       (.I0(adder_4__23_carry_i_5_0[1]),
        .I1(O[1]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[2]),
        .O(NTT_out_d_OBUF[3]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[4]_inst_i_1 
       (.I0(adder_4__23_carry_i_5_0[2]),
        .I1(a_mul_b[0]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[3]),
        .O(NTT_out_d_OBUF[4]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[5]_inst_i_1 
       (.I0(adder_4__23_carry__0_i_4_0[0]),
        .I1(a_mul_b[1]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[4]),
        .O(NTT_out_d_OBUF[5]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[6]_inst_i_1 
       (.I0(adder_4__23_carry__0_i_4_0[1]),
        .I1(a_mul_b[2]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[5]),
        .O(NTT_out_d_OBUF[6]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[7]_inst_i_1 
       (.I0(adder_4__23_carry__0_i_4_0[2]),
        .I1(a_mul_b[3]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[6]),
        .O(NTT_out_d_OBUF[7]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[8]_inst_i_1 
       (.I0(adder_4__23_carry__0_i_4_0[3]),
        .I1(a_mul_b_0[0]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[7]),
        .O(NTT_out_d_OBUF[8]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \NTT_out_d_OBUF[9]_inst_i_1 
       (.I0(adder_4__23_carry__1_i_4_0[0]),
        .I1(a_mul_b_0[1]),
        .I2(adder_4__23_carry__4_i_3_0),
        .I3(A),
        .I4(out_d_7[8]),
        .O(NTT_out_d_OBUF[9]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__1_i_11
       (.I0(in_u_0[13]),
        .I1(in_d_0[11]),
        .I2(A),
        .I3(adder_3__32_carry__2_n_6),
        .I4(adder_4__91[13]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_4));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__3_i_5
       (.I0(in_u_0[22]),
        .I1(in_d_0[20]),
        .I2(A),
        .I3(adder_3__32_carry__4_n_5),
        .I4(adder_4__91[22]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_5));
  CARRY4 adder_1__2_carry
       (.CI(1'b0),
        .CO({adder_1__2_carry_n_0,NLW_adder_1__2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry_i_1_n_0,adder_1__2_carry_i_2_n_0,adder_1__2_carry_i_3_n_0,P[27]}),
        .O(adder_1[3:0]),
        .S({adder_1__2_carry_i_4_n_0,adder_1__2_carry_i_5_n_0,adder_1__2_carry_i_6_n_0,adder_1__2_carry_i_7_n_0}));
  CARRY4 adder_1__2_carry__0
       (.CI(adder_1__2_carry_n_0),
        .CO({adder_1__2_carry__0_n_0,NLW_adder_1__2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__2_carry__0_i_1_n_0,adder_1__2_carry__0_i_2_n_0,adder_1__2_carry__0_i_3_n_0,adder_1__2_carry__0_i_4_n_0}),
        .O(adder_1[7:4]),
        .S({adder_1__2_carry__0_i_5_n_0,adder_1__2_carry__0_i_6_n_0,adder_1__2_carry__0_i_7_n_0,adder_1__2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_1
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_2
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_3
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__0_i_4
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_5
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_6
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_7
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__0_i_8
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__2_carry__0_i_8_n_0));
  CARRY4 adder_1__2_carry__1
       (.CI(adder_1__2_carry__0_n_0),
        .CO({NLW_adder_1__2_carry__1_CO_UNCONNECTED[3],adder_1[10],NLW_adder_1__2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_1__2_carry__1_i_1_n_0}),
        .O({NLW_adder_1__2_carry__1_O_UNCONNECTED[3:2],adder_1[9:8]}),
        .S({1'b0,1'b1,adder_1__2_carry__1_i_2_n_0,adder_1__2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_1
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry__1_i_2
       (.I0(P[25]),
        .I1(P[15]),
        .O(adder_1__2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry__1_i_3
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__2_carry_i_1
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__2_carry_i_2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    adder_1__2_carry_i_3
       (.I0(P[6]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[17]),
        .I4(P[7]),
        .O(adder_1__2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__2_carry_i_4
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__2_carry_i_5
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__2_carry_i_6
       (.I0(adder_1__2_carry_i_3_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    adder_1__2_carry_i_7
       (.I0(P[7]),
        .I1(P[17]),
        .I2(P[6]),
        .I3(P[16]),
        .I4(P[26]),
        .I5(P[27]),
        .O(adder_1__2_carry_i_7_n_0));
  CARRY4 adder_1__31_carry
       (.CI(1'b0),
        .CO({adder_1__31_carry_n_0,NLW_adder_1__31_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry_i_1_n_0,adder_1__31_carry_i_2_n_0,adder_1__31_carry_i_3_n_0,P[26]}),
        .O(adder_1[14:11]),
        .S({adder_1__31_carry_i_4_n_0,adder_1__31_carry_i_5_n_0,adder_1__31_carry_i_6_n_0,adder_1__31_carry_i_7_n_0}));
  CARRY4 adder_1__31_carry__0
       (.CI(adder_1__31_carry_n_0),
        .CO({adder_1__31_carry__0_n_0,NLW_adder_1__31_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__0_i_1_n_0,adder_1__31_carry__0_i_2_n_0,adder_1__31_carry__0_i_3_n_0,adder_1__31_carry__0_i_4_n_0}),
        .O(adder_1[18:15]),
        .S({adder_1__31_carry__0_i_5_n_0,adder_1__31_carry__0_i_6_n_0,adder_1__31_carry__0_i_7_n_0,adder_1__31_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_1
       (.I0(P[22]),
        .I1(P[12]),
        .O(adder_1__31_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_2
       (.I0(P[21]),
        .I1(P[11]),
        .O(adder_1__31_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_3
       (.I0(P[20]),
        .I1(P[10]),
        .O(adder_1__31_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__0_i_4
       (.I0(P[19]),
        .I1(P[9]),
        .O(adder_1__31_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_5
       (.I0(P[12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(P[13]),
        .O(adder_1__31_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_6
       (.I0(P[11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(P[12]),
        .O(adder_1__31_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_7
       (.I0(P[10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(P[11]),
        .O(adder_1__31_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__0_i_8
       (.I0(P[9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(P[10]),
        .O(adder_1__31_carry__0_i_8_n_0));
  CARRY4 adder_1__31_carry__1
       (.CI(adder_1__31_carry__0_n_0),
        .CO({adder_1__31_carry__1_n_0,NLW_adder_1__31_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_1__31_carry__1_i_1_n_0,adder_1__31_carry__1_i_2_n_0,adder_1__31_carry__1_i_3_n_0,adder_1__31_carry__1_i_4_n_0}),
        .O(adder_1[22:19]),
        .S({adder_1__31_carry__1_i_5_n_0,adder_1__31_carry__1_i_6_n_0,adder_1__31_carry__1_i_7_n_0,adder_1__31_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_1
       (.I0(P[16]),
        .I1(P[26]),
        .O(adder_1__31_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__1_i_2
       (.I0(P[26]),
        .I1(P[16]),
        .O(adder_1__31_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_3
       (.I0(P[24]),
        .I1(P[14]),
        .O(adder_1__31_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_1__31_carry__1_i_4
       (.I0(P[23]),
        .I1(P[13]),
        .O(adder_1__31_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_5
       (.I0(P[26]),
        .I1(P[16]),
        .I2(P[27]),
        .I3(P[17]),
        .O(adder_1__31_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_6
       (.I0(P[15]),
        .I1(P[25]),
        .I2(P[16]),
        .I3(P[26]),
        .O(adder_1__31_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_7
       (.I0(P[14]),
        .I1(P[24]),
        .I2(P[25]),
        .I3(P[15]),
        .O(adder_1__31_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__1_i_8
       (.I0(P[13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(P[14]),
        .O(adder_1__31_carry__1_i_8_n_0));
  CARRY4 adder_1__31_carry__2
       (.CI(adder_1__31_carry__1_n_0),
        .CO({adder_1__31_carry__2_n_0,NLW_adder_1__31_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[19],adder_1__31_carry__2_i_1_n_0}),
        .O(adder_1[26:23]),
        .S({P[21:20],adder_1__31_carry__2_i_2_n_0,adder_1__31_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_1__31_carry__2_i_1
       (.I0(P[28]),
        .I1(P[18]),
        .O(adder_1__31_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    adder_1__31_carry__2_i_2
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[19]),
        .O(adder_1__31_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_1__31_carry__2_i_3
       (.I0(P[17]),
        .I1(P[27]),
        .I2(P[18]),
        .I3(P[28]),
        .O(adder_1__31_carry__2_i_3_n_0));
  CARRY4 adder_1__31_carry__3
       (.CI(adder_1__31_carry__2_n_0),
        .CO({adder_1__31_carry__3_n_0,NLW_adder_1__31_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adder_1[30:27]),
        .S(P[25:22]));
  CARRY4 adder_1__31_carry__4
       (.CI(adder_1__31_carry__3_n_0),
        .CO({adder_1[34],NLW_adder_1__31_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_adder_1__31_carry__4_O_UNCONNECTED[3],adder_1[33:31]}),
        .S({1'b1,P[28:26]}));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_1
       (.I0(P[28]),
        .I1(P[18]),
        .I2(P[8]),
        .O(adder_1__31_carry_i_1_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    adder_1__31_carry_i_2
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_3
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .O(adder_1__31_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_1__31_carry_i_4
       (.I0(P[8]),
        .I1(P[18]),
        .I2(P[28]),
        .I3(P[19]),
        .I4(P[9]),
        .O(adder_1__31_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_1__31_carry_i_5
       (.I0(adder_1__31_carry_i_2_n_0),
        .I1(P[8]),
        .I2(P[28]),
        .I3(P[18]),
        .O(adder_1__31_carry_i_5_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    adder_1__31_carry_i_6
       (.I0(P[27]),
        .I1(P[17]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(P[16]),
        .O(adder_1__31_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_1__31_carry_i_7
       (.I0(P[16]),
        .I1(P[6]),
        .I2(P[26]),
        .O(adder_1__31_carry_i_7_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__0_carry
       (.CI(1'b0),
        .CO({adder_3__0_carry_n_0,NLW_adder_3__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry_i_1_n_0,adder_3__0_carry_i_2_n_0,adder_3__0_carry_i_3_n_0,1'b0}),
        .O({adder_3__0_carry_n_4,adder_3__0_carry_n_5,adder_3__0_carry_n_6,adder_3__0_carry_n_7}),
        .S({adder_3__0_carry_i_4_n_0,adder_3__0_carry_i_5_n_0,adder_3__0_carry_i_6_n_0,adder_3__0_carry_i_7_n_0}));
  CARRY4 adder_3__0_carry__0
       (.CI(adder_3__0_carry_n_0),
        .CO({adder_3__0_carry__0_n_0,NLW_adder_3__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__0_carry__0_i_1_n_0,adder_3__0_carry__0_i_2_n_0,adder_3__0_carry__0_i_3_n_0,adder_3__0_carry__0_i_4_n_0}),
        .O({adder_3__0_carry__0_n_4,adder_3__0_carry__0_n_5,adder_3__0_carry__0_n_6,adder_3__0_carry__0_n_7}),
        .S({adder_3__0_carry__0_i_5_n_0,adder_3__0_carry__0_i_6_n_0,adder_3__0_carry__0_i_7_n_0,adder_3__0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_1
       (.I0(adder_1[5]),
        .I1(P[2]),
        .O(adder_3__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_2
       (.I0(adder_1[4]),
        .I1(P[1]),
        .O(adder_3__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_3
       (.I0(adder_1[3]),
        .I1(P[0]),
        .O(adder_3__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__0_i_4
       (.I0(adder_1[2]),
        .I1(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_5
       (.I0(P[2]),
        .I1(adder_1[5]),
        .I2(adder_1[6]),
        .I3(P[3]),
        .O(adder_3__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_6
       (.I0(P[1]),
        .I1(adder_1[4]),
        .I2(adder_1[5]),
        .I3(P[2]),
        .O(adder_3__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_7
       (.I0(P[0]),
        .I1(adder_1[3]),
        .I2(adder_1[4]),
        .I3(P[1]),
        .O(adder_3__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__0_i_8
       (.I0(adder_3__0_carry__0_0[16]),
        .I1(adder_1[2]),
        .I2(adder_1[3]),
        .I3(P[0]),
        .O(adder_3__0_carry__0_i_8_n_0));
  CARRY4 adder_3__0_carry__1
       (.CI(adder_3__0_carry__0_n_0),
        .CO({adder_3__0_carry__1_n_0,NLW_adder_3__0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__0_carry__1_i_1_n_0,adder_3__0_carry__1_i_2_n_0}),
        .O({NLW_adder_3__0_carry__1_O_UNCONNECTED[3],adder_3__0_carry__1_n_5,adder_3__0_carry__1_n_6,adder_3__0_carry__1_n_7}),
        .S({1'b1,adder_3__0_carry__1_i_3_n_0,adder_3__0_carry__1_i_4_n_0,adder_3__0_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_1
       (.I0(adder_1[7]),
        .I1(P[4]),
        .O(adder_3__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_2
       (.I0(adder_1[6]),
        .I1(P[3]),
        .O(adder_3__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry__1_i_3
       (.I0(adder_1[8]),
        .I1(P[5]),
        .O(adder_3__0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_4
       (.I0(P[4]),
        .I1(adder_1[7]),
        .I2(adder_1[8]),
        .I3(P[5]),
        .O(adder_3__0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry__1_i_5
       (.I0(P[3]),
        .I1(adder_1[6]),
        .I2(adder_1[7]),
        .I3(P[4]),
        .O(adder_3__0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    adder_3__0_carry_i_1
       (.I0(adder_1[1]),
        .I1(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    adder_3__0_carry_i_2
       (.I0(adder_3__0_carry__0_0[14]),
        .I1(adder_1[0]),
        .I2(adder_1[10]),
        .O(adder_3__0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    adder_3__0_carry_i_3
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    adder_3__0_carry_i_4
       (.I0(adder_3__0_carry__0_0[15]),
        .I1(adder_1[1]),
        .I2(adder_1[2]),
        .I3(adder_3__0_carry__0_0[16]),
        .O(adder_3__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    adder_3__0_carry_i_5
       (.I0(adder_1[10]),
        .I1(adder_1[0]),
        .I2(adder_3__0_carry__0_0[14]),
        .I3(adder_1[1]),
        .I4(adder_3__0_carry__0_0[15]),
        .O(adder_3__0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    adder_3__0_carry_i_6
       (.I0(adder_1[9]),
        .I1(adder_3__0_carry_i_8_n_0),
        .I2(adder_3__0_carry__0_0[13]),
        .I3(adder_3__0_carry__0_0[14]),
        .I4(adder_1[10]),
        .I5(adder_1[0]),
        .O(adder_3__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    adder_3__0_carry_i_7
       (.I0(adder_3__0_carry__0_0[13]),
        .I1(P[16]),
        .I2(P[26]),
        .I3(P[6]),
        .I4(adder_1[9]),
        .O(adder_3__0_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    adder_3__0_carry_i_8
       (.I0(P[16]),
        .I1(P[26]),
        .I2(P[6]),
        .O(adder_3__0_carry_i_8_n_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 adder_3__32_carry
       (.CI(1'b0),
        .CO({adder_3__32_carry_n_0,NLW_adder_3__32_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({adder_3__32_carry_i_1_n_0,adder_3__32_carry_i_2_n_0,adder_3__32_carry_i_3_n_0,1'b1}),
        .O({O,adder_3__32_carry_n_6,adder_3__32_carry_n_7}),
        .S({adder_3__32_carry_i_4_n_0,adder_3__32_carry_i_5_n_0,adder_3__32_carry_i_6_n_0,adder_3__32_carry_i_7_n_0}));
  CARRY4 adder_3__32_carry__0
       (.CI(adder_3__32_carry_n_0),
        .CO({adder_3__32_carry__0_n_0,NLW_adder_3__32_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__0_i_1_n_0,adder_3__32_carry__0_i_2_n_0,adder_3__32_carry__0_i_3_n_0,adder_3__32_carry__0_i_4_n_0}),
        .O(a_mul_b),
        .S({adder_3__32_carry__0_i_5_n_0,adder_3__32_carry__0_i_6_n_0,adder_3__32_carry__0_i_7_n_0,adder_3__32_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_1
       (.I0(adder_3__0_carry__0_0[6]),
        .I1(adder_1[17]),
        .O(adder_3__32_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_2
       (.I0(adder_3__0_carry__0_0[5]),
        .I1(adder_1[16]),
        .O(adder_3__32_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_3
       (.I0(adder_3__0_carry__0_0[4]),
        .I1(adder_1[15]),
        .O(adder_3__32_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__0_i_4
       (.I0(adder_3__0_carry__0_0[3]),
        .I1(adder_1[14]),
        .O(adder_3__32_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_5
       (.I0(adder_1[17]),
        .I1(adder_3__0_carry__0_0[6]),
        .I2(adder_1[18]),
        .I3(adder_3__0_carry__0_0[7]),
        .O(adder_3__32_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_6
       (.I0(adder_1[16]),
        .I1(adder_3__0_carry__0_0[5]),
        .I2(adder_1[17]),
        .I3(adder_3__0_carry__0_0[6]),
        .O(adder_3__32_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_7
       (.I0(adder_1[15]),
        .I1(adder_3__0_carry__0_0[4]),
        .I2(adder_1[16]),
        .I3(adder_3__0_carry__0_0[5]),
        .O(adder_3__32_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__0_i_8
       (.I0(adder_1[14]),
        .I1(adder_3__0_carry__0_0[3]),
        .I2(adder_1[15]),
        .I3(adder_3__0_carry__0_0[4]),
        .O(adder_3__32_carry__0_i_8_n_0));
  CARRY4 adder_3__32_carry__1
       (.CI(adder_3__32_carry__0_n_0),
        .CO({adder_3__32_carry__1_n_0,NLW_adder_3__32_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__1_i_1_n_0,adder_3__32_carry__1_i_2_n_0,adder_3__32_carry__1_i_3_n_0,adder_3__32_carry__1_i_4_n_0}),
        .O(a_mul_b_0),
        .S({adder_3__32_carry__1_i_5_n_0,adder_3__32_carry__1_i_6_n_0,adder_3__32_carry__1_i_7_n_0,adder_3__32_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_1
       (.I0(adder_3__0_carry__0_0[10]),
        .I1(adder_1[21]),
        .O(adder_3__32_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_2
       (.I0(adder_3__0_carry__0_0[9]),
        .I1(adder_1[20]),
        .O(adder_3__32_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_3
       (.I0(adder_3__0_carry__0_0[8]),
        .I1(adder_1[19]),
        .O(adder_3__32_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__1_i_4
       (.I0(adder_3__0_carry__0_0[7]),
        .I1(adder_1[18]),
        .O(adder_3__32_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_5
       (.I0(adder_1[21]),
        .I1(adder_3__0_carry__0_0[10]),
        .I2(adder_1[22]),
        .I3(adder_3__0_carry__0_0[11]),
        .O(adder_3__32_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_6
       (.I0(adder_1[20]),
        .I1(adder_3__0_carry__0_0[9]),
        .I2(adder_1[21]),
        .I3(adder_3__0_carry__0_0[10]),
        .O(adder_3__32_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_7
       (.I0(adder_1[19]),
        .I1(adder_3__0_carry__0_0[8]),
        .I2(adder_1[20]),
        .I3(adder_3__0_carry__0_0[9]),
        .O(adder_3__32_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__1_i_8
       (.I0(adder_1[18]),
        .I1(adder_3__0_carry__0_0[7]),
        .I2(adder_1[19]),
        .I3(adder_3__0_carry__0_0[8]),
        .O(adder_3__32_carry__1_i_8_n_0));
  CARRY4 adder_3__32_carry__2
       (.CI(adder_3__32_carry__1_n_0),
        .CO({adder_3__32_carry__2_n_0,NLW_adder_3__32_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_i_1_n_0,adder_3__32_carry__2_i_2_n_0,adder_3__32_carry__2_i_3_n_0,adder_3__32_carry__2_i_4_n_0}),
        .O({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_3__32_carry__2_n_6,adder_3__32_carry__2_n_7}),
        .S({adder_3__32_carry__2_i_5_n_0,adder_3__32_carry__2_i_6_n_0,adder_3__32_carry__2_i_7_n_0,adder_3__32_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_1
       (.I0(adder_3__0_carry_n_6),
        .I1(adder_1[25]),
        .O(adder_3__32_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_2
       (.I0(adder_3__0_carry_n_7),
        .I1(adder_1[24]),
        .O(adder_3__32_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_3
       (.I0(adder_3__0_carry__0_0[12]),
        .I1(adder_1[23]),
        .O(adder_3__32_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__2_i_4
       (.I0(adder_3__0_carry__0_0[11]),
        .I1(adder_1[22]),
        .O(adder_3__32_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_5
       (.I0(adder_1[25]),
        .I1(adder_3__0_carry_n_6),
        .I2(adder_1[26]),
        .I3(adder_3__0_carry_n_5),
        .O(adder_3__32_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_6
       (.I0(adder_1[24]),
        .I1(adder_3__0_carry_n_7),
        .I2(adder_1[25]),
        .I3(adder_3__0_carry_n_6),
        .O(adder_3__32_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_7
       (.I0(adder_1[23]),
        .I1(adder_3__0_carry__0_0[12]),
        .I2(adder_1[24]),
        .I3(adder_3__0_carry_n_7),
        .O(adder_3__32_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__2_i_8
       (.I0(adder_1[22]),
        .I1(adder_3__0_carry__0_0[11]),
        .I2(adder_1[23]),
        .I3(adder_3__0_carry__0_0[12]),
        .O(adder_3__32_carry__2_i_8_n_0));
  CARRY4 adder_3__32_carry__3
       (.CI(adder_3__32_carry__2_n_0),
        .CO({adder_3__32_carry__3_n_0,NLW_adder_3__32_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_i_1_n_0,adder_3__32_carry__3_i_2_n_0,adder_3__32_carry__3_i_3_n_0,adder_3__32_carry__3_i_4_n_0}),
        .O({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .S({adder_3__32_carry__3_i_5_n_0,adder_3__32_carry__3_i_6_n_0,adder_3__32_carry__3_i_7_n_0,adder_3__32_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_1
       (.I0(adder_3__0_carry__0_n_6),
        .I1(adder_1[29]),
        .O(adder_3__32_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_2
       (.I0(adder_3__0_carry__0_n_7),
        .I1(adder_1[28]),
        .O(adder_3__32_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_3
       (.I0(adder_3__0_carry_n_4),
        .I1(adder_1[27]),
        .O(adder_3__32_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__3_i_4
       (.I0(adder_3__0_carry_n_5),
        .I1(adder_1[26]),
        .O(adder_3__32_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_5
       (.I0(adder_1[29]),
        .I1(adder_3__0_carry__0_n_6),
        .I2(adder_1[30]),
        .I3(adder_3__0_carry__0_n_5),
        .O(adder_3__32_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_6
       (.I0(adder_1[28]),
        .I1(adder_3__0_carry__0_n_7),
        .I2(adder_1[29]),
        .I3(adder_3__0_carry__0_n_6),
        .O(adder_3__32_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_7
       (.I0(adder_1[27]),
        .I1(adder_3__0_carry_n_4),
        .I2(adder_1[28]),
        .I3(adder_3__0_carry__0_n_7),
        .O(adder_3__32_carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__3_i_8
       (.I0(adder_1[26]),
        .I1(adder_3__0_carry_n_5),
        .I2(adder_1[27]),
        .I3(adder_3__0_carry_n_4),
        .O(adder_3__32_carry__3_i_8_n_0));
  CARRY4 adder_3__32_carry__4
       (.CI(adder_3__32_carry__3_n_0),
        .CO({adder_3__32_carry__4_n_0,NLW_adder_3__32_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__4_i_1_n_0,adder_3__32_carry__4_i_2_n_0,adder_3__32_carry__4_i_3_n_0,adder_3__32_carry__4_i_4_n_0}),
        .O({adder_3__32_carry__4_n_4,adder_3__32_carry__4_n_5,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .S({adder_3__32_carry__4_i_5_n_0,adder_3__32_carry__4_i_6_n_0,adder_3__32_carry__4_i_7_n_0,adder_3__32_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_1
       (.I0(adder_3__0_carry__1_n_6),
        .I1(adder_1[33]),
        .O(adder_3__32_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_2
       (.I0(adder_3__0_carry__1_n_7),
        .I1(adder_1[32]),
        .O(adder_3__32_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_3
       (.I0(adder_3__0_carry__0_n_4),
        .I1(adder_1[31]),
        .O(adder_3__32_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry__4_i_4
       (.I0(adder_3__0_carry__0_n_5),
        .I1(adder_1[30]),
        .O(adder_3__32_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_5
       (.I0(adder_1[33]),
        .I1(adder_3__0_carry__1_n_6),
        .I2(adder_1[34]),
        .I3(adder_3__0_carry__1_n_5),
        .O(adder_3__32_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_6
       (.I0(adder_1[32]),
        .I1(adder_3__0_carry__1_n_7),
        .I2(adder_1[33]),
        .I3(adder_3__0_carry__1_n_6),
        .O(adder_3__32_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_7
       (.I0(adder_1[31]),
        .I1(adder_3__0_carry__0_n_4),
        .I2(adder_1[32]),
        .I3(adder_3__0_carry__1_n_7),
        .O(adder_3__32_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry__4_i_8
       (.I0(adder_1[30]),
        .I1(adder_3__0_carry__0_n_5),
        .I2(adder_1[31]),
        .I3(adder_3__0_carry__0_n_4),
        .O(adder_3__32_carry__4_i_8_n_0));
  CARRY4 adder_3__32_carry__5
       (.CI(adder_3__32_carry__4_n_0),
        .CO({NLW_adder_3__32_carry__5_CO_UNCONNECTED[3:2],adder_3__32_carry__5_n_2,NLW_adder_3__32_carry__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,adder_3__0_carry__1_n_0}),
        .O({NLW_adder_3__32_carry__5_O_UNCONNECTED[3:1],adder_3__32_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,adder_3__32_carry__5_i_1_n_0}));
  LUT3 #(
    .INIT(8'h2D)) 
    adder_3__32_carry__5_i_1
       (.I0(adder_1[34]),
        .I1(adder_3__0_carry__1_n_5),
        .I2(adder_3__0_carry__1_n_0),
        .O(adder_3__32_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    adder_3__32_carry_i_1
       (.I0(adder_3__0_carry__0_0[2]),
        .I1(adder_1[13]),
        .O(adder_3__32_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_2
       (.I0(adder_1[10]),
        .I1(adder_1[12]),
        .I2(adder_3__0_carry__0_0[1]),
        .O(adder_3__32_carry_i_2_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h71)) 
    adder_3__32_carry_i_3
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    adder_3__32_carry_i_4
       (.I0(adder_1[13]),
        .I1(adder_3__0_carry__0_0[2]),
        .I2(adder_1[14]),
        .I3(adder_3__0_carry__0_0[3]),
        .O(adder_3__32_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    adder_3__32_carry_i_5
       (.I0(adder_3__0_carry__0_0[1]),
        .I1(adder_1[12]),
        .I2(adder_1[10]),
        .I3(adder_1[13]),
        .I4(adder_3__0_carry__0_0[2]),
        .O(adder_3__32_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    adder_3__32_carry_i_6
       (.I0(adder_3__32_carry_i_3_n_0),
        .I1(adder_3__0_carry__0_0[1]),
        .I2(adder_1[12]),
        .I3(adder_1[10]),
        .O(adder_3__32_carry_i_6_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h69)) 
    adder_3__32_carry_i_7
       (.I0(adder_1[9]),
        .I1(adder_1[11]),
        .I2(adder_3__0_carry__0_0[0]),
        .O(adder_3__32_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry
       (.CI(1'b0),
        .CO({adder_4__23_carry_n_0,NLW_adder_4__23_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(adder_3__32_carry_n_7),
        .DI({O,sel,adder_3__32_carry_n_6}),
        .O({adder_4__23_carry_i_5_0,adder_4__91[1]}),
        .S({adder_4__23_carry_i_2_n_0,adder_4__23_carry_i_3_n_0,adder_4__23_carry_i_4_n_0,adder_4__23_carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__0
       (.CI(adder_4__23_carry_n_0),
        .CO({adder_4__23_carry__0_n_0,NLW_adder_4__23_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b),
        .O(adder_4__23_carry__0_i_4_0),
        .S({adder_4__23_carry__0_i_1_n_0,adder_4__23_carry__0_i_2_n_0,adder_4__23_carry__0_i_3_n_0,adder_4__23_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_1
       (.I0(a_mul_b[3]),
        .I1(a_mul_b_0[0]),
        .O(adder_4__23_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_2
       (.I0(a_mul_b[2]),
        .I1(a_mul_b[3]),
        .O(adder_4__23_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_3
       (.I0(a_mul_b[1]),
        .I1(a_mul_b[2]),
        .O(adder_4__23_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__0_i_4
       (.I0(a_mul_b[0]),
        .I1(a_mul_b[1]),
        .O(adder_4__23_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__1
       (.CI(adder_4__23_carry__0_n_0),
        .CO({adder_4__23_carry__1_n_0,NLW_adder_4__23_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_0),
        .O({adder_4__91[12],adder_4__23_carry__1_i_4_0}),
        .S({adder_4__23_carry__1_i_1_n_0,adder_4__23_carry__1_i_2_n_0,adder_4__23_carry__1_i_3_n_0,adder_4__23_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_1
       (.I0(a_mul_b_0[3]),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_2
       (.I0(a_mul_b_0[2]),
        .I1(a_mul_b_0[3]),
        .O(adder_4__23_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_3
       (.I0(a_mul_b_0[1]),
        .I1(a_mul_b_0[2]),
        .O(adder_4__23_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__1_i_4
       (.I0(a_mul_b_0[0]),
        .I1(a_mul_b_0[1]),
        .O(adder_4__23_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__2
       (.CI(adder_4__23_carry__1_n_0),
        .CO({adder_4__23_carry__2_n_0,NLW_adder_4__23_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__2_n_4,adder_3__32_carry__2_n_5,adder_4__23_carry__2_i_1_n_0,adder_3__32_carry__2_n_6}),
        .O(adder_4__91[16:13]),
        .S({adder_4__23_carry__2_i_2_n_0,adder_4__23_carry__2_i_3_n_0,adder_4__23_carry__2_i_4_n_0,adder_4__23_carry__2_i_5_n_0}));
  LUT4 #(
    .INIT(16'h0222)) 
    adder_4__23_carry__2_i_1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6_n_0),
        .I3(adder_4__23_carry_i_7_n_0),
        .O(adder_4__23_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_2
       (.I0(adder_3__32_carry__2_n_4),
        .I1(adder_3__32_carry__3_n_7),
        .O(adder_4__23_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__2_i_3
       (.I0(adder_3__32_carry__2_n_5),
        .I1(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h0222FDDD)) 
    adder_4__23_carry__2_i_4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6_n_0),
        .I3(adder_4__23_carry_i_7_n_0),
        .I4(adder_3__32_carry__2_n_5),
        .O(adder_4__23_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__2_i_5
       (.I0(adder_3__32_carry__2_n_6),
        .I1(adder_3__32_carry__2_n_7),
        .O(adder_4__23_carry__2_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__3
       (.CI(adder_4__23_carry__2_n_0),
        .CO({adder_4__23_carry__3_n_0,NLW_adder_4__23_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({adder_3__32_carry__3_n_4,adder_3__32_carry__3_n_5,adder_3__32_carry__3_n_6,adder_3__32_carry__3_n_7}),
        .O(adder_4__91[20:17]),
        .S({adder_4__23_carry__3_i_1_n_0,adder_4__23_carry__3_i_2_n_0,adder_4__23_carry__3_i_3_n_0,adder_4__23_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_1
       (.I0(adder_3__32_carry__3_n_4),
        .I1(adder_3__32_carry__4_n_7),
        .O(adder_4__23_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_2
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .O(adder_4__23_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_3
       (.I0(adder_3__32_carry__3_n_6),
        .I1(adder_3__32_carry__3_n_5),
        .O(adder_4__23_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__3_i_4
       (.I0(adder_3__32_carry__3_n_7),
        .I1(adder_3__32_carry__3_n_6),
        .O(adder_4__23_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 adder_4__23_carry__4
       (.CI(adder_4__23_carry__3_n_0),
        .CO(NLW_adder_4__23_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,adder_3__32_carry__4_n_6,adder_3__32_carry__4_n_7}),
        .O({NLW_adder_4__23_carry__4_O_UNCONNECTED[3],adder_4__23_carry__4_i_3_0,adder_4__91[22:21]}),
        .S({1'b0,adder_4__23_carry__4_i_1_n_0,adder_4__23_carry__4_i_2_n_0,adder_4__23_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    adder_4__23_carry__4_i_1
       (.I0(adder_3__32_carry__4_n_5),
        .I1(adder_3__32_carry__4_n_4),
        .O(adder_4__23_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_2
       (.I0(adder_3__32_carry__4_n_6),
        .I1(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry__4_i_3
       (.I0(adder_3__32_carry__4_n_7),
        .I1(adder_3__32_carry__4_n_6),
        .O(adder_4__23_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hFDDD)) 
    adder_4__23_carry_i_1
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6_n_0),
        .I3(adder_4__23_carry_i_7_n_0),
        .O(sel));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    adder_4__23_carry_i_10
       (.I0(adder_3__32_carry__3_n_5),
        .I1(adder_3__32_carry__3_n_4),
        .I2(adder_3__32_carry__4_n_7),
        .I3(adder_3__32_carry__4_n_6),
        .I4(adder_3__32_carry__4_n_4),
        .I5(adder_3__32_carry__4_n_5),
        .O(adder_4__23_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_2
       (.I0(O[1]),
        .I1(a_mul_b[0]),
        .O(adder_4__23_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    adder_4__23_carry_i_3
       (.I0(O[0]),
        .I1(O[1]),
        .O(adder_4__23_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_4
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6_n_0),
        .I3(adder_4__23_carry_i_7_n_0),
        .I4(O[0]),
        .O(adder_4__23_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFDDD0222)) 
    adder_4__23_carry_i_5
       (.I0(adder_3__32_carry__5_n_2),
        .I1(adder_3__32_carry__5_n_7),
        .I2(adder_4__23_carry_i_6_n_0),
        .I3(adder_4__23_carry_i_7_n_0),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    adder_4__23_carry_i_6
       (.I0(adder_4__23_carry_i_8_n_0),
        .I1(a_mul_b_0[1]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(a_mul_b[3]),
        .I4(a_mul_b_0[2]),
        .I5(adder_4__23_carry_i_9_n_0),
        .O(adder_4__23_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    adder_4__23_carry_i_7
       (.I0(adder_4__23_carry_i_10_n_0),
        .I1(adder_3__32_carry__3_n_7),
        .I2(adder_3__32_carry__3_n_6),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_3__32_carry__2_n_4),
        .O(adder_4__23_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    adder_4__23_carry_i_8
       (.I0(O[0]),
        .I1(a_mul_b_0[0]),
        .I2(a_mul_b[2]),
        .I3(a_mul_b[1]),
        .O(adder_4__23_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    adder_4__23_carry_i_9
       (.I0(adder_3__32_carry__2_n_6),
        .I1(O[1]),
        .I2(a_mul_b[0]),
        .I3(a_mul_b_0[3]),
        .I4(adder_3__32_carry_n_6),
        .O(adder_4__23_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_1
       (.I0(in_u_0[6]),
        .I1(in_d_0[6]),
        .I2(A),
        .I3(a_mul_b[2]),
        .I4(adder_4__23_carry__0_i_4_0[1]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_0[3]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_2
       (.I0(in_u_0[5]),
        .I1(in_d_0[5]),
        .I2(A),
        .I3(a_mul_b[1]),
        .I4(adder_4__23_carry__0_i_4_0[0]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_0[2]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_3
       (.I0(in_u_0[4]),
        .I1(in_d_0[4]),
        .I2(A),
        .I3(a_mul_b[0]),
        .I4(adder_4__23_carry_i_5_0[2]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_0[1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__0_i_4
       (.I0(in_u_0[3]),
        .I1(in_d_0[3]),
        .I2(A),
        .I3(O[1]),
        .I4(adder_4__23_carry_i_5_0[1]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg_0[0]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_5
       (.I0(out1_carry_i_9_n_0),
        .I1(out1_carry_2),
        .I2(in_u_0[6]),
        .I3(in_u_0[7]),
        .I4(out1_carry_1),
        .I5(out1_carry_i_12_n_0),
        .O(switch_reg_2[3]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_6
       (.I0(out1_carry_i_18_n_0),
        .I1(out1_carry),
        .I2(in_u_0[5]),
        .I3(in_u_0[6]),
        .I4(out1_carry_2),
        .I5(out1_carry_i_9_n_0),
        .O(switch_reg_2[2]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_7
       (.I0(out1_carry_i_15_n_0),
        .I1(out1_carry_0),
        .I2(in_u_0[4]),
        .I3(in_u_0[5]),
        .I4(out1_carry),
        .I5(out1_carry_i_18_n_0),
        .O(switch_reg_2[1]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__0_i_8
       (.I0(out1_carry_i_23_n_0),
        .I1(\_inferred__1/i___1_carry__0 ),
        .I2(in_u_0[3]),
        .I3(in_u_0[4]),
        .I4(out1_carry_0),
        .I5(out1_carry_i_15_n_0),
        .O(switch_reg_2[0]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_1
       (.I0(in_u_0[10]),
        .I1(in_d_0[10]),
        .I2(A),
        .I3(a_mul_b_0[2]),
        .I4(adder_4__23_carry__1_i_4_0[1]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg[3]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_2
       (.I0(in_u_0[9]),
        .I1(in_d_0[9]),
        .I2(A),
        .I3(a_mul_b_0[1]),
        .I4(adder_4__23_carry__1_i_4_0[0]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg[2]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_3
       (.I0(in_u_0[8]),
        .I1(in_d_0[8]),
        .I2(A),
        .I3(a_mul_b_0[0]),
        .I4(adder_4__23_carry__0_i_4_0[3]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg[1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__1_i_4
       (.I0(in_u_0[7]),
        .I1(in_d_0[7]),
        .I2(A),
        .I3(a_mul_b[3]),
        .I4(adder_4__23_carry__0_i_4_0[2]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(switch_reg[0]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_5
       (.I0(out1_carry__0_i_14_n_0),
        .I1(out1_carry__0_2),
        .I2(in_u_0[10]),
        .I3(in_u_0[11]),
        .I4(out1_carry__0_1),
        .I5(mode_2),
        .O(switch_reg_3[3]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_6
       (.I0(out1_carry__0_i_23_n_0),
        .I1(out1_carry__0),
        .I2(in_u_0[9]),
        .I3(in_u_0[10]),
        .I4(out1_carry__0_2),
        .I5(out1_carry__0_i_14_n_0),
        .O(switch_reg_3[2]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_7
       (.I0(out1_carry__0_i_20_n_0),
        .I1(out1_carry__0_0),
        .I2(in_u_0[8]),
        .I3(in_u_0[9]),
        .I4(out1_carry__0),
        .I5(out1_carry__0_i_23_n_0),
        .O(switch_reg_3[1]));
  LUT6 #(
    .INIT(64'hEF10EF10EF1010EF)) 
    i___1_carry__1_i_8
       (.I0(out1_carry_i_12_n_0),
        .I1(out1_carry_1),
        .I2(in_u_0[7]),
        .I3(in_u_0[8]),
        .I4(out1_carry__0_0),
        .I5(out1_carry__0_i_20_n_0),
        .O(switch_reg_3[0]));
  LUT6 #(
    .INIT(64'h00000000656A0000)) 
    i___1_carry__2_i_1
       (.I0(mode_1[2]),
        .I1(out_u[4]),
        .I2(A),
        .I3(NTT_in_u_IBUF[4]),
        .I4(CO),
        .I5(out1_carry__0_i_12_n_0),
        .O(\MEM_cnt_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'h444BBB4BBBB444B4)) 
    i___1_carry__2_i_2
       (.I0(out1_carry__0_i_12_n_0),
        .I1(CO),
        .I2(NTT_in_u_IBUF[4]),
        .I3(A),
        .I4(out_u[4]),
        .I5(mode_1[2]),
        .O(\MEM_cnt_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    i___1_carry__2_i_3
       (.I0(in_u_0[13]),
        .I1(in_d_0[11]),
        .I2(A),
        .I3(adder_3__32_carry__2_n_6),
        .I4(adder_4__91[13]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(\MEM_cnt_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    i___1_carry__2_i_4
       (.I0(in_u_0[11]),
        .I1(i___1_carry__2_i_8[0]),
        .I2(A),
        .I3(a_mul_b_0[3]),
        .I4(adder_4__23_carry__1_i_4_0[2]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(\MEM_cnt_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hF00F4BB4B44BF00F)) 
    i___1_carry__2_i_5
       (.I0(out1_carry__0_i_12_n_0),
        .I1(CO),
        .I2(mode_1[3]),
        .I3(in_u_0[15]),
        .I4(in_u_0[14]),
        .I5(mode_1[2]),
        .O(out1_carry__0_i_9_0[2]));
  LUT6 #(
    .INIT(64'h9969996966969969)) 
    i___1_carry__2_i_6
       (.I0(mode_1[2]),
        .I1(in_u_0[14]),
        .I2(CO),
        .I3(out1_carry__0_i_12_n_0),
        .I4(add_in_1),
        .I5(in_u_0[13]),
        .O(out1_carry__0_i_9_0[1]));
  LUT3 #(
    .INIT(8'h69)) 
    i___1_carry__2_i_7
       (.I0(\MEM_cnt_reg[0]_1 [1]),
        .I1(CO),
        .I2(out1_carry__0_i_12_n_0),
        .O(out1_carry__0_i_9_0[0]));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_1
       (.I0(i___1_carry__3_i_9_n_0),
        .I1(NTT_in_u_IBUF[8]),
        .I2(A),
        .I3(out_u[8]),
        .I4(mode_1[6]),
        .O(\NTT_in_u[18] [3]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_10
       (.I0(in_u_0[15]),
        .I1(in_d_0[13]),
        .I2(A),
        .I3(adder_3__32_carry__2_n_4),
        .I4(adder_4__91[15]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(i___1_carry__3_i_10_n_0));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_11
       (.I0(in_u_0[14]),
        .I1(in_d_0[12]),
        .I2(A),
        .I3(adder_3__32_carry__2_n_5),
        .I4(adder_4__91[14]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(i___1_carry__3_i_11_n_0));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__3_i_2
       (.I0(mode_1[4]),
        .I1(in_u_0[16]),
        .I2(NTT_in_u_IBUF[7]),
        .I3(A),
        .I4(out_u[7]),
        .I5(mode_1[5]),
        .O(\NTT_in_u[18] [2]));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_3
       (.I0(i___1_carry__3_i_10_n_0),
        .I1(NTT_in_u_IBUF[6]),
        .I2(A),
        .I3(out_u[6]),
        .I4(mode_1[4]),
        .O(\NTT_in_u[18] [1]));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__3_i_4
       (.I0(i___1_carry__3_i_11_n_0),
        .I1(NTT_in_u_IBUF[5]),
        .I2(A),
        .I3(out_u[5]),
        .I4(mode_1[3]),
        .O(\NTT_in_u[18] [0]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_5
       (.I0(i___1_carry__3_i_9_n_0),
        .I1(mode_1[7]),
        .I2(in_u_0[19]),
        .I3(in_u_0[18]),
        .I4(mode_1[6]),
        .O(out1_carry__1_i_13_0[2]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_7
       (.I0(i___1_carry__3_i_10_n_0),
        .I1(mode_1[5]),
        .I2(in_u_0[17]),
        .I3(in_u_0[16]),
        .I4(mode_1[4]),
        .O(out1_carry__1_i_13_0[1]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__3_i_8
       (.I0(i___1_carry__3_i_11_n_0),
        .I1(mode_1[4]),
        .I2(in_u_0[16]),
        .I3(in_u_0[15]),
        .I4(mode_1[3]),
        .O(out1_carry__1_i_13_0[0]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__3_i_9
       (.I0(in_u_0[17]),
        .I1(in_d_0[15]),
        .I2(A),
        .I3(adder_3__32_carry__3_n_6),
        .I4(adder_4__91[17]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(i___1_carry__3_i_9_n_0));
  LUT5 #(
    .INIT(32'h02A2A808)) 
    i___1_carry__4_i_1
       (.I0(i___1_carry__4_i_6_n_0),
        .I1(NTT_in_u_IBUF[10]),
        .I2(A),
        .I3(out_u[10]),
        .I4(mode_1[8]),
        .O(\NTT_in_u[20] [1]));
  LUT6 #(
    .INIT(64'h000DDD0DDDD000D0)) 
    i___1_carry__4_i_2
       (.I0(mode_1[6]),
        .I1(in_u_0[18]),
        .I2(NTT_in_u_IBUF[9]),
        .I3(A),
        .I4(out_u[9]),
        .I5(mode_1[7]),
        .O(\NTT_in_u[20] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hCCC999C9666CCC6C)) 
    i___1_carry__4_i_3
       (.I0(i___1_carry__4_i_7_n_0),
        .I1(out1_carry__1_i_19_0[3]),
        .I2(NTT_in_u_IBUF[11]),
        .I3(A),
        .I4(out_u[11]),
        .I5(mode_1[9]),
        .O(\NTT_in_u[21] [1]));
  LUT5 #(
    .INIT(32'hC39669C3)) 
    i___1_carry__4_i_4
       (.I0(i___1_carry__4_i_6_n_0),
        .I1(mode_1[9]),
        .I2(in_u_0[21]),
        .I3(in_u_0[20]),
        .I4(mode_1[8]),
        .O(\NTT_in_u[21] [0]));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__4_i_6
       (.I0(in_u_0[19]),
        .I1(in_d_0[17]),
        .I2(A),
        .I3(adder_3__32_carry__3_n_4),
        .I4(adder_4__91[19]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(i___1_carry__4_i_6_n_0));
  LUT6 #(
    .INIT(64'hBABFBABFBABABFBF)) 
    i___1_carry__4_i_7
       (.I0(in_u_0[20]),
        .I1(in_d_0[18]),
        .I2(A),
        .I3(adder_3__32_carry__4_n_7),
        .I4(adder_4__91[20]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(i___1_carry__4_i_7_n_0));
  LUT6 #(
    .INIT(64'hB4B4B4B4B44B4B4B)) 
    i___1_carry_i_4
       (.I0(mode_1[0]),
        .I1(in_u_0[2]),
        .I2(in_u_0[3]),
        .I3(in_d_0[3]),
        .I4(A),
        .I5(out1_carry_i_23_n_0),
        .O(switch_reg_1[2]));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    i___1_carry_i_5
       (.I0(NTT_in_u_IBUF[0]),
        .I1(A),
        .I2(out_u[0]),
        .I3(mode),
        .I4(CO),
        .I5(\_inferred__1/i___1_carry ),
        .O(switch_reg_1[1]));
  LUT5 #(
    .INIT(32'h42BDBD42)) 
    i___1_carry_i_6
       (.I0(in_u_0[0]),
        .I1(mode_0),
        .I2(CO),
        .I3(mode),
        .I4(in_u_0[1]),
        .O(switch_reg_1[0]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__0_i_1
       (.I0(mode_1[2]),
        .I1(in_u_0[14]),
        .I2(mode_1[3]),
        .I3(out_u[5]),
        .I4(A),
        .I5(NTT_in_u_IBUF[5]),
        .O(\MEM_cnt_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_11
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(in_d_0[13]),
        .O(mode_1[3]));
  LUT6 #(
    .INIT(64'hB8B8BB88FFFFFFFF)) 
    out1_carry__0_i_12
       (.I0(i___1_carry__2_i_8[1]),
        .I1(A),
        .I2(adder_3__32_carry__2_n_7),
        .I3(adder_4__91[12]),
        .I4(adder_4__23_carry__4_i_3_0),
        .I5(in_u_0[12]),
        .O(out1_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_13
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(in_d_0[11]),
        .O(add_in_1));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_14
       (.I0(a_mul_b_0[2]),
        .I1(adder_4__23_carry__1_i_4_0[1]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_17
       (.I0(a_mul_b_0[3]),
        .I1(adder_4__23_carry__1_i_4_0[2]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(mode_2));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2
       (.I0(out1_carry__0_i_12_n_0),
        .I1(add_in_1),
        .I2(out_u[3]),
        .I3(A),
        .I4(NTT_in_u_IBUF[3]),
        .O(\MEM_cnt_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_20
       (.I0(a_mul_b_0[0]),
        .I1(adder_4__23_carry__0_i_4_0[3]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry__0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry__0_i_23
       (.I0(a_mul_b_0[1]),
        .I1(adder_4__23_carry__1_i_4_0[0]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry__0_i_23_n_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_26
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(A),
        .I4(i___1_carry__2_i_8[1]),
        .O(mode_1[1]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry__0_i_3
       (.I0(out1_carry__0_i_14_n_0),
        .I1(out1_carry__0_2),
        .I2(in_u_0[10]),
        .I3(mode_2),
        .I4(out1_carry__0_1),
        .I5(in_u_0[11]),
        .O(\MEM_cnt_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry__0_i_4
       (.I0(out1_carry__0_i_20_n_0),
        .I1(out1_carry__0_0),
        .I2(in_u_0[8]),
        .I3(out1_carry__0_i_23_n_0),
        .I4(out1_carry__0),
        .I5(in_u_0[9]),
        .O(\MEM_cnt_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__0_i_5
       (.I0(mode_1[3]),
        .I1(out_u[5]),
        .I2(A),
        .I3(NTT_in_u_IBUF[5]),
        .I4(mode_1[2]),
        .I5(in_u_0[14]),
        .O(\MEM_cnt_reg[0] [3]));
  LUT5 #(
    .INIT(32'h41444111)) 
    out1_carry__0_i_6
       (.I0(\MEM_cnt_reg[0]_1 [1]),
        .I1(mode_1[1]),
        .I2(out_u[2]),
        .I3(A),
        .I4(NTT_in_u_IBUF[2]),
        .O(\MEM_cnt_reg[0] [2]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry__0_i_7
       (.I0(mode_2),
        .I1(out1_carry__0_1),
        .I2(in_u_0[11]),
        .I3(out1_carry__0_i_14_n_0),
        .I4(out1_carry__0_2),
        .I5(in_u_0[10]),
        .O(\MEM_cnt_reg[0] [1]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry__0_i_8
       (.I0(out1_carry__0_i_23_n_0),
        .I1(out1_carry__0),
        .I2(in_u_0[9]),
        .I3(out1_carry__0_i_20_n_0),
        .I4(out1_carry__0_0),
        .I5(in_u_0[8]),
        .O(\MEM_cnt_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__0_i_9
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(in_d_0[12]),
        .O(mode_1[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_10
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(in_d_0[18]),
        .O(mode_1[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_12
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(in_d_0[19]),
        .O(mode_1[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_13
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(in_d_0[16]),
        .O(mode_1[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_15
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(in_d_0[17]),
        .O(mode_1[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_16
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(in_d_0[14]),
        .O(mode_1[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_18
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(in_d_0[15]),
        .O(mode_1[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h9A959A959A9A9595)) 
    out1_carry__1_i_19
       (.I0(in_u_0[22]),
        .I1(in_d_0[20]),
        .I2(A),
        .I3(adder_3__32_carry__4_n_5),
        .I4(adder_4__91[22]),
        .I5(adder_4__23_carry__4_i_3_0),
        .O(out1_carry__1_i_19_0[3]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_2
       (.I0(mode_1[8]),
        .I1(in_u_0[20]),
        .I2(mode_1[9]),
        .I3(out_u[11]),
        .I4(A),
        .I5(NTT_in_u_IBUF[11]),
        .O(\MEM_cnt_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_3
       (.I0(mode_1[6]),
        .I1(in_u_0[18]),
        .I2(mode_1[7]),
        .I3(out_u[9]),
        .I4(A),
        .I5(NTT_in_u_IBUF[9]),
        .O(\MEM_cnt_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry__1_i_4
       (.I0(mode_1[4]),
        .I1(in_u_0[16]),
        .I2(mode_1[5]),
        .I3(out_u[7]),
        .I4(A),
        .I5(NTT_in_u_IBUF[7]),
        .O(\MEM_cnt_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_6
       (.I0(mode_1[9]),
        .I1(out_u[11]),
        .I2(A),
        .I3(NTT_in_u_IBUF[11]),
        .I4(mode_1[8]),
        .I5(in_u_0[20]),
        .O(out1_carry__1_i_19_0[2]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_7
       (.I0(mode_1[7]),
        .I1(out_u[9]),
        .I2(A),
        .I3(NTT_in_u_IBUF[9]),
        .I4(mode_1[6]),
        .I5(in_u_0[18]),
        .O(out1_carry__1_i_19_0[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry__1_i_8
       (.I0(mode_1[5]),
        .I1(out_u[7]),
        .I2(A),
        .I3(NTT_in_u_IBUF[7]),
        .I4(mode_1[4]),
        .I5(in_u_0[16]),
        .O(out1_carry__1_i_19_0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry__1_i_9
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(in_d_0[20]),
        .O(mode_1[10]));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry_i_1
       (.I0(out1_carry_i_9_n_0),
        .I1(out1_carry_2),
        .I2(in_u_0[6]),
        .I3(out1_carry_i_12_n_0),
        .I4(out1_carry_1),
        .I5(in_u_0[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_12
       (.I0(a_mul_b[3]),
        .I1(adder_4__23_carry__0_i_4_0[2]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_15
       (.I0(a_mul_b[0]),
        .I1(adder_4__23_carry_i_5_0[2]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_18
       (.I0(a_mul_b[1]),
        .I1(adder_4__23_carry__0_i_4_0[0]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    out1_carry_i_2
       (.I0(out1_carry_i_15_n_0),
        .I1(out1_carry_0),
        .I2(in_u_0[4]),
        .I3(out1_carry_i_18_n_0),
        .I4(out1_carry),
        .I5(in_u_0[5]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_21
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__23_carry_i_5_0[0]),
        .I2(O[0]),
        .I3(A),
        .I4(in_d_0[2]),
        .O(mode_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_23
       (.I0(O[1]),
        .I1(adder_4__23_carry_i_5_0[1]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    out1_carry_i_26
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_3__32_carry_n_7),
        .I2(A),
        .I3(in_d_0[0]),
        .O(mode_0));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    out1_carry_i_28
       (.I0(adder_4__23_carry__4_i_3_0),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(in_d_0[1]),
        .O(mode));
  LUT6 #(
    .INIT(64'h444F4F4F00040404)) 
    out1_carry_i_3
       (.I0(mode_1[0]),
        .I1(in_u_0[2]),
        .I2(out1_carry_i_23_n_0),
        .I3(A),
        .I4(in_d_0[3]),
        .I5(in_u_0[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    out1_carry_i_4
       (.I0(mode_0),
        .I1(in_u_0[0]),
        .I2(mode),
        .I3(out_u[0]),
        .I4(A),
        .I5(NTT_in_u_IBUF[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry_i_5
       (.I0(out1_carry_i_12_n_0),
        .I1(out1_carry_1),
        .I2(in_u_0[7]),
        .I3(out1_carry_i_9_n_0),
        .I4(out1_carry_2),
        .I5(in_u_0[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hE1E1E100000000E1)) 
    out1_carry_i_6
       (.I0(out1_carry_i_18_n_0),
        .I1(out1_carry),
        .I2(in_u_0[5]),
        .I3(out1_carry_i_15_n_0),
        .I4(out1_carry_0),
        .I5(in_u_0[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h00000000EA26D915)) 
    out1_carry_i_7
       (.I0(out1_carry_i_23_n_0),
        .I1(A),
        .I2(in_d_0[3]),
        .I3(out_u[1]),
        .I4(NTT_in_u_IBUF[1]),
        .I5(\_inferred__1/i___1_carry ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    out1_carry_i_8
       (.I0(mode),
        .I1(out_u[0]),
        .I2(A),
        .I3(NTT_in_u_IBUF[0]),
        .I4(mode_0),
        .I5(in_u_0[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    out1_carry_i_9
       (.I0(a_mul_b[2]),
        .I1(adder_4__23_carry__0_i_4_0[1]),
        .I2(A),
        .I3(adder_4__23_carry__4_i_3_0),
        .O(out1_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_10_10_i_2
       (.I0(sub_out[9]),
        .I1(adder_4__23_carry__1_i_4_0[1]),
        .I2(a_mul_b_0[2]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_11_11_i_2
       (.I0(sub_out[10]),
        .I1(adder_4__23_carry__1_i_4_0[2]),
        .I2(a_mul_b_0[3]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[10]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_12_12_i_2
       (.I0(sub_out[11]),
        .I1(adder_4__91[12]),
        .I2(adder_3__32_carry__2_n_7),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[11]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_13_13_i_2
       (.I0(sub_out[12]),
        .I1(adder_4__91[13]),
        .I2(adder_3__32_carry__2_n_6),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[12]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_14_14_i_2
       (.I0(sub_out[13]),
        .I1(adder_4__91[14]),
        .I2(adder_3__32_carry__2_n_5),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[13]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_15_15_i_2
       (.I0(sub_out[14]),
        .I1(adder_4__91[15]),
        .I2(adder_3__32_carry__2_n_4),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[14]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_16_16_i_2
       (.I0(sub_out[15]),
        .I1(adder_4__91[16]),
        .I2(adder_3__32_carry__3_n_7),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[15]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_17_17_i_2
       (.I0(sub_out[16]),
        .I1(adder_4__91[17]),
        .I2(adder_3__32_carry__3_n_6),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[16]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_18_18_i_2
       (.I0(sub_out[17]),
        .I1(adder_4__91[18]),
        .I2(adder_3__32_carry__3_n_5),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[17]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_19_19_i_2
       (.I0(sub_out[18]),
        .I1(adder_4__91[19]),
        .I2(adder_3__32_carry__3_n_4),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[18]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_1_1_i_2
       (.I0(sub_out[0]),
        .I1(adder_4__91[1]),
        .I2(adder_3__32_carry_n_6),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[0]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_20_20_i_2
       (.I0(sub_out[19]),
        .I1(adder_4__91[20]),
        .I2(adder_3__32_carry__4_n_7),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_21_21_i_2
       (.I0(sub_out[20]),
        .I1(adder_4__91[21]),
        .I2(adder_3__32_carry__4_n_6),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[20]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_22_22_i_2
       (.I0(sub_out[21]),
        .I1(adder_4__91[22]),
        .I2(adder_3__32_carry__4_n_5),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[21]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_2_2_i_2
       (.I0(sub_out[1]),
        .I1(adder_4__23_carry_i_5_0[0]),
        .I2(O[0]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_3_3_i_2
       (.I0(sub_out[2]),
        .I1(adder_4__23_carry_i_5_0[1]),
        .I2(O[1]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_4_4_i_2
       (.I0(sub_out[3]),
        .I1(adder_4__23_carry_i_5_0[2]),
        .I2(a_mul_b[0]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_5_5_i_2
       (.I0(sub_out[4]),
        .I1(adder_4__23_carry__0_i_4_0[0]),
        .I2(a_mul_b[1]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_6_6_i_2
       (.I0(sub_out[5]),
        .I1(adder_4__23_carry__0_i_4_0[1]),
        .I2(a_mul_b[2]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_7_7_i_2
       (.I0(sub_out[6]),
        .I1(adder_4__23_carry__0_i_4_0[2]),
        .I2(a_mul_b[3]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_8_8_i_2
       (.I0(sub_out[7]),
        .I1(adder_4__23_carry__0_i_4_0[3]),
        .I2(a_mul_b_0[0]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    ram_reg_0_63_9_9_i_2
       (.I0(sub_out[8]),
        .I1(adder_4__23_carry__1_i_4_0[0]),
        .I2(a_mul_b_0[1]),
        .I3(A),
        .I4(adder_4__23_carry__4_i_3_0),
        .O(out_d_0[8]));
endmodule

(* BIT_LEN = "23" *) (* ECO_CHECKSUM = "b27ae25b" *) (* IDLE = "1'b0" *) 
(* INTT_mode = "1'b1" *) (* NTT_mode = "1'b0" *) (* PROCESS = "1'b1" *) 
(* depth_1 = "64" *) (* depth_2 = "32" *) (* depth_3 = "16" *) 
(* depth_4 = "8" *) (* depth_5 = "4" *) (* depth_6 = "2" *) 
(* depth_7 = "1" *) 
(* NotValidForBitStream *)
(* \DesignAttr:ENABLE_NOC_NETLIST_VIEW  *) 
(* \DesignAttr:ENABLE_AIE_NETLIST_VIEW  *) 
module NTT
   (clk,
    reset,
    mode,
    in_ready,
    NTT_in_u,
    NTT_in_d,
    done,
    out_ready,
    NTT_out_u,
    NTT_out_d,
    NTT_addr_u,
    NTT_addr_d);
  input clk;
  input reset;
  input mode;
  input in_ready;
  input [22:0]NTT_in_u;
  input [22:0]NTT_in_d;
  output done;
  output out_ready;
  output [22:0]NTT_out_u;
  output [22:0]NTT_out_d;
  output [7:0]NTT_addr_u;
  output [7:0]NTT_addr_d;

  wire BU_0_n_114;
  wire BU_0_n_115;
  wire BU_0_n_116;
  wire BU_0_n_117;
  wire BU_0_n_118;
  wire BU_0_n_119;
  wire BU_0_n_120;
  wire BU_0_n_121;
  wire BU_0_n_122;
  wire BU_0_n_123;
  wire BU_0_n_24;
  wire BU_0_n_25;
  wire BU_0_n_26;
  wire BU_0_n_27;
  wire BU_0_n_41;
  wire BU_0_n_64;
  wire BU_0_n_65;
  wire BU_0_n_78;
  wire BU_0_n_79;
  wire BU_0_n_80;
  wire BU_0_n_81;
  wire BU_1_n_47;
  wire BU_1_n_48;
  wire BU_1_n_49;
  wire BU_1_n_50;
  wire BU_1_n_67;
  wire BU_1_n_68;
  wire BU_1_n_69;
  wire BU_1_n_70;
  wire BU_1_n_71;
  wire BU_1_n_72;
  wire BU_1_n_73;
  wire BU_1_n_74;
  wire BU_1_n_75;
  wire BU_1_n_76;
  wire BU_1_n_77;
  wire BU_2_n_114;
  wire BU_2_n_24;
  wire BU_2_n_25;
  wire BU_2_n_26;
  wire BU_2_n_27;
  wire BU_2_n_28;
  wire BU_2_n_29;
  wire BU_2_n_30;
  wire BU_2_n_31;
  wire BU_2_n_32;
  wire BU_2_n_33;
  wire BU_2_n_34;
  wire BU_2_n_35;
  wire BU_2_n_36;
  wire BU_2_n_37;
  wire BU_2_n_38;
  wire BU_2_n_39;
  wire BU_2_n_81;
  wire BU_2_n_82;
  wire BU_2_n_83;
  wire BU_2_n_84;
  wire BU_2_n_85;
  wire BU_2_n_86;
  wire BU_2_n_87;
  wire BU_2_n_88;
  wire BU_2_n_89;
  wire BU_2_n_90;
  wire BU_3_n_66;
  wire BU_3_n_67;
  wire BU_3_n_68;
  wire BU_3_n_69;
  wire BU_3_n_70;
  wire BU_3_n_71;
  wire BU_3_n_72;
  wire BU_3_n_73;
  wire BU_3_n_74;
  wire BU_3_n_75;
  wire BU_4_n_64;
  wire BU_4_n_65;
  wire BU_4_n_66;
  wire BU_4_n_67;
  wire BU_4_n_68;
  wire BU_4_n_69;
  wire BU_4_n_70;
  wire BU_4_n_71;
  wire BU_4_n_72;
  wire BU_4_n_73;
  wire BU_5_n_63;
  wire BU_5_n_64;
  wire BU_5_n_65;
  wire BU_5_n_66;
  wire BU_5_n_67;
  wire BU_5_n_68;
  wire BU_5_n_69;
  wire BU_5_n_70;
  wire BU_5_n_71;
  wire BU_5_n_72;
  wire BU_5_n_73;
  wire BU_6_n_106;
  wire BU_6_n_26;
  wire BU_6_n_27;
  wire BU_6_n_28;
  wire BU_6_n_29;
  wire BU_6_n_30;
  wire BU_6_n_31;
  wire BU_6_n_32;
  wire BU_6_n_33;
  wire BU_6_n_34;
  wire BU_6_n_35;
  wire BU_6_n_36;
  wire BU_6_n_37;
  wire BU_6_n_74;
  wire BU_6_n_75;
  wire BU_6_n_76;
  wire BU_6_n_77;
  wire BU_6_n_78;
  wire BU_6_n_79;
  wire BU_6_n_80;
  wire BU_6_n_81;
  wire BU_6_n_82;
  wire BU_6_n_83;
  wire BU_7_n_123;
  wire BU_7_n_124;
  wire BU_7_n_125;
  wire BU_7_n_126;
  wire BU_7_n_127;
  wire BU_7_n_128;
  wire BU_7_n_129;
  wire BU_7_n_130;
  wire BU_7_n_131;
  wire BU_7_n_132;
  wire BU_7_n_74;
  wire BU_7_n_75;
  wire BU_7_n_98;
  wire BU_7_n_99;
  wire CONTR_1_n_1;
  wire CONTR_1_n_10;
  wire CONTR_1_n_16;
  wire CONTR_1_n_2;
  wire CONTR_1_n_3;
  wire CONTR_1_n_4;
  wire CONTR_1_n_5;
  wire CONTR_1_n_6;
  wire CONTR_1_n_7;
  wire CONTR_1_n_8;
  wire CONTR_1_n_9;
  wire CONTR_2_n_14;
  wire CONTR_2_n_8;
  wire CONTR_3_n_28;
  wire CONTR_3_n_29;
  wire CONTR_3_n_30;
  wire CONTR_4_n_24;
  wire CONTR_5_n_23;
  wire CONTR_5_n_24;
  wire CONTR_7_n_0;
  wire [5:0]MEM_cnt_1;
  wire [4:0]MEM_cnt_2;
  wire [3:0]MEM_cnt_3;
  wire [2:0]MEM_cnt_4;
  wire [1:0]MEM_cnt_5;
  wire MEM_cnt_6;
  wire [22:0]MEM_d_in_1;
  wire [22:0]MEM_d_in_2;
  wire [22:0]MEM_d_in_3;
  wire [22:0]MEM_d_in_4;
  wire [22:0]MEM_d_in_5;
  wire [22:0]MEM_d_in_6;
  wire [22:0]MEM_d_in_7;
  wire [22:1]MEM_d_out_2;
  wire [22:1]MEM_d_out_3;
  wire [22:1]MEM_d_out_4;
  wire [22:1]MEM_d_out_5;
  wire [22:1]MEM_d_out_6;
  wire [22:1]MEM_d_out_7;
  wire [20:0]MEM_u_in_1;
  wire [20:0]MEM_u_in_2;
  wire [0:0]MEM_u_in_6;
  wire [22:0]MEM_u_out_1;
  wire [22:0]MEM_u_out_2;
  wire [22:0]MEM_u_out_3;
  wire [22:0]MEM_u_out_4;
  wire [22:0]MEM_u_out_5;
  wire [22:0]MEM_u_out_6;
  wire [22:0]MEM_u_out_7;
  wire [7:0]NTT_addr_d;
  wire [7:0]NTT_addr_d_OBUF;
  wire [7:0]NTT_addr_u;
  wire [7:0]NTT_addr_u_OBUF;
  wire [22:0]NTT_in_d;
  wire [22:0]NTT_in_d_IBUF;
  wire [22:0]NTT_in_u;
  wire [22:0]NTT_in_u_IBUF;
  wire [22:0]NTT_out_d;
  wire [22:0]NTT_out_d_OBUF;
  wire [22:0]NTT_out_u;
  wire [22:0]NTT_out_u_OBUF;
  wire RU_1_n_0;
  wire RU_1_n_116;
  wire RU_1_n_117;
  wire RU_1_n_118;
  wire RU_1_n_119;
  wire RU_1_n_120;
  wire RU_1_n_121;
  wire RU_1_n_122;
  wire RU_1_n_123;
  wire RU_1_n_124;
  wire RU_1_n_125;
  wire RU_1_n_126;
  wire RU_1_n_127;
  wire RU_1_n_128;
  wire RU_1_n_129;
  wire RU_1_n_130;
  wire RU_1_n_131;
  wire RU_1_n_132;
  wire RU_1_n_133;
  wire RU_1_n_134;
  wire RU_1_n_135;
  wire RU_1_n_136;
  wire RU_1_n_137;
  wire RU_1_n_138;
  wire RU_1_n_139;
  wire RU_1_n_140;
  wire RU_1_n_141;
  wire RU_1_n_142;
  wire RU_1_n_143;
  wire RU_1_n_144;
  wire RU_1_n_145;
  wire RU_1_n_146;
  wire RU_1_n_147;
  wire RU_1_n_148;
  wire RU_1_n_149;
  wire RU_1_n_150;
  wire RU_1_n_151;
  wire RU_1_n_152;
  wire RU_1_n_153;
  wire RU_1_n_154;
  wire RU_1_n_24;
  wire RU_1_n_25;
  wire RU_1_n_51;
  wire RU_1_n_52;
  wire RU_1_n_53;
  wire RU_1_n_54;
  wire RU_1_n_55;
  wire RU_1_n_56;
  wire RU_1_n_57;
  wire RU_1_n_58;
  wire RU_1_n_59;
  wire RU_1_n_60;
  wire RU_1_n_61;
  wire RU_1_n_62;
  wire RU_1_n_63;
  wire RU_1_n_64;
  wire RU_1_n_65;
  wire RU_1_n_66;
  wire RU_1_n_67;
  wire RU_1_n_68;
  wire RU_1_n_69;
  wire RU_1_n_70;
  wire RU_1_n_71;
  wire RU_1_n_72;
  wire RU_1_n_73;
  wire RU_1_n_74;
  wire RU_1_n_75;
  wire RU_1_n_76;
  wire RU_1_n_77;
  wire RU_1_n_78;
  wire RU_1_n_79;
  wire RU_1_n_80;
  wire RU_1_n_81;
  wire RU_1_n_82;
  wire RU_1_n_83;
  wire RU_1_n_84;
  wire RU_1_n_85;
  wire RU_1_n_86;
  wire RU_1_n_87;
  wire RU_1_n_88;
  wire RU_1_n_89;
  wire RU_1_n_90;
  wire RU_1_n_91;
  wire RU_1_n_92;
  wire RU_2_n_0;
  wire RU_2_n_1;
  wire RU_2_n_2;
  wire RU_2_n_31;
  wire RU_2_n_32;
  wire RU_2_n_33;
  wire RU_2_n_34;
  wire RU_2_n_35;
  wire RU_2_n_59;
  wire RU_2_n_60;
  wire RU_2_n_61;
  wire RU_2_n_62;
  wire RU_2_n_63;
  wire RU_2_n_64;
  wire RU_2_n_65;
  wire RU_2_n_66;
  wire RU_2_n_67;
  wire RU_2_n_68;
  wire RU_2_n_69;
  wire RU_2_n_70;
  wire RU_2_n_71;
  wire RU_2_n_72;
  wire RU_2_n_73;
  wire RU_2_n_74;
  wire RU_2_n_75;
  wire RU_2_n_76;
  wire RU_2_n_77;
  wire RU_2_n_78;
  wire RU_2_n_79;
  wire RU_2_n_80;
  wire RU_2_n_81;
  wire RU_2_n_82;
  wire RU_2_n_83;
  wire RU_2_n_84;
  wire RU_2_n_85;
  wire RU_2_n_86;
  wire RU_2_n_87;
  wire RU_2_n_88;
  wire RU_2_n_89;
  wire RU_2_n_90;
  wire RU_2_n_91;
  wire RU_2_n_92;
  wire RU_2_n_93;
  wire RU_2_n_94;
  wire RU_2_n_95;
  wire RU_3_n_0;
  wire RU_3_n_1;
  wire RU_3_n_100;
  wire RU_3_n_101;
  wire RU_3_n_102;
  wire RU_3_n_103;
  wire RU_3_n_104;
  wire RU_3_n_105;
  wire RU_3_n_130;
  wire RU_3_n_131;
  wire RU_3_n_132;
  wire RU_3_n_133;
  wire RU_3_n_134;
  wire RU_3_n_135;
  wire RU_3_n_136;
  wire RU_3_n_137;
  wire RU_3_n_138;
  wire RU_3_n_139;
  wire RU_3_n_140;
  wire RU_3_n_141;
  wire RU_3_n_142;
  wire RU_3_n_143;
  wire RU_3_n_144;
  wire RU_3_n_145;
  wire RU_3_n_146;
  wire RU_3_n_147;
  wire RU_3_n_148;
  wire RU_3_n_149;
  wire RU_3_n_150;
  wire RU_3_n_151;
  wire RU_3_n_152;
  wire RU_3_n_153;
  wire RU_3_n_154;
  wire RU_3_n_155;
  wire RU_3_n_156;
  wire RU_3_n_157;
  wire RU_3_n_158;
  wire RU_3_n_159;
  wire RU_3_n_160;
  wire RU_3_n_161;
  wire RU_3_n_162;
  wire RU_3_n_163;
  wire RU_3_n_164;
  wire RU_3_n_165;
  wire RU_3_n_166;
  wire RU_3_n_167;
  wire RU_3_n_168;
  wire RU_3_n_169;
  wire RU_3_n_170;
  wire RU_3_n_171;
  wire RU_3_n_172;
  wire RU_3_n_173;
  wire RU_3_n_174;
  wire RU_3_n_175;
  wire RU_3_n_178;
  wire RU_3_n_179;
  wire RU_3_n_180;
  wire RU_3_n_181;
  wire RU_3_n_182;
  wire RU_3_n_183;
  wire RU_3_n_184;
  wire RU_3_n_185;
  wire RU_3_n_186;
  wire RU_3_n_187;
  wire RU_3_n_188;
  wire RU_3_n_189;
  wire RU_3_n_190;
  wire RU_3_n_191;
  wire RU_3_n_192;
  wire RU_3_n_193;
  wire RU_3_n_194;
  wire RU_3_n_195;
  wire RU_3_n_196;
  wire RU_3_n_197;
  wire RU_3_n_2;
  wire RU_3_n_22;
  wire RU_3_n_220;
  wire RU_3_n_223;
  wire RU_3_n_224;
  wire RU_3_n_225;
  wire RU_3_n_226;
  wire RU_3_n_227;
  wire RU_3_n_228;
  wire RU_3_n_229;
  wire RU_3_n_23;
  wire RU_3_n_47;
  wire RU_3_n_48;
  wire RU_3_n_49;
  wire RU_3_n_50;
  wire RU_3_n_51;
  wire RU_3_n_52;
  wire RU_3_n_53;
  wire RU_3_n_80;
  wire RU_3_n_81;
  wire RU_3_n_82;
  wire RU_3_n_83;
  wire RU_3_n_84;
  wire RU_3_n_85;
  wire RU_3_n_86;
  wire RU_3_n_87;
  wire RU_3_n_88;
  wire RU_3_n_89;
  wire RU_3_n_90;
  wire RU_3_n_91;
  wire RU_3_n_92;
  wire RU_3_n_93;
  wire RU_3_n_94;
  wire RU_3_n_95;
  wire RU_3_n_96;
  wire RU_3_n_97;
  wire RU_3_n_98;
  wire RU_3_n_99;
  wire RU_4_n_0;
  wire RU_4_n_1;
  wire RU_4_n_119;
  wire RU_4_n_120;
  wire RU_4_n_121;
  wire RU_4_n_122;
  wire RU_4_n_123;
  wire RU_4_n_124;
  wire RU_4_n_125;
  wire RU_4_n_126;
  wire RU_4_n_127;
  wire RU_4_n_128;
  wire RU_4_n_129;
  wire RU_4_n_130;
  wire RU_4_n_131;
  wire RU_4_n_132;
  wire RU_4_n_133;
  wire RU_4_n_134;
  wire RU_4_n_135;
  wire RU_4_n_136;
  wire RU_4_n_137;
  wire RU_4_n_138;
  wire RU_4_n_139;
  wire RU_4_n_140;
  wire RU_4_n_141;
  wire RU_4_n_142;
  wire RU_4_n_143;
  wire RU_4_n_144;
  wire RU_4_n_145;
  wire RU_4_n_146;
  wire RU_4_n_147;
  wire RU_4_n_148;
  wire RU_4_n_149;
  wire RU_4_n_150;
  wire RU_4_n_151;
  wire RU_4_n_152;
  wire RU_4_n_153;
  wire RU_4_n_154;
  wire RU_4_n_155;
  wire RU_4_n_156;
  wire RU_4_n_157;
  wire RU_4_n_158;
  wire RU_4_n_159;
  wire RU_4_n_160;
  wire RU_4_n_161;
  wire RU_4_n_162;
  wire RU_4_n_163;
  wire RU_4_n_164;
  wire RU_4_n_165;
  wire RU_4_n_166;
  wire RU_4_n_167;
  wire RU_4_n_168;
  wire RU_4_n_169;
  wire RU_4_n_170;
  wire RU_4_n_171;
  wire RU_4_n_172;
  wire RU_4_n_173;
  wire RU_4_n_174;
  wire RU_4_n_175;
  wire RU_4_n_176;
  wire RU_4_n_177;
  wire RU_4_n_199;
  wire RU_4_n_2;
  wire RU_4_n_200;
  wire RU_4_n_201;
  wire RU_4_n_202;
  wire RU_4_n_203;
  wire RU_4_n_22;
  wire RU_4_n_23;
  wire RU_4_n_24;
  wire RU_4_n_48;
  wire RU_4_n_49;
  wire RU_4_n_50;
  wire RU_4_n_51;
  wire RU_4_n_52;
  wire RU_4_n_73;
  wire RU_4_n_74;
  wire RU_4_n_75;
  wire RU_4_n_76;
  wire RU_4_n_77;
  wire RU_4_n_78;
  wire RU_4_n_79;
  wire RU_4_n_80;
  wire RU_4_n_81;
  wire RU_4_n_82;
  wire RU_4_n_83;
  wire RU_4_n_84;
  wire RU_4_n_85;
  wire RU_4_n_86;
  wire RU_4_n_87;
  wire RU_4_n_88;
  wire RU_4_n_89;
  wire RU_4_n_90;
  wire RU_4_n_91;
  wire RU_4_n_92;
  wire RU_4_n_93;
  wire RU_5_n_0;
  wire RU_5_n_1;
  wire RU_5_n_100;
  wire RU_5_n_101;
  wire RU_5_n_102;
  wire RU_5_n_126;
  wire RU_5_n_127;
  wire RU_5_n_128;
  wire RU_5_n_129;
  wire RU_5_n_130;
  wire RU_5_n_131;
  wire RU_5_n_132;
  wire RU_5_n_133;
  wire RU_5_n_134;
  wire RU_5_n_135;
  wire RU_5_n_136;
  wire RU_5_n_137;
  wire RU_5_n_138;
  wire RU_5_n_139;
  wire RU_5_n_140;
  wire RU_5_n_141;
  wire RU_5_n_142;
  wire RU_5_n_143;
  wire RU_5_n_144;
  wire RU_5_n_145;
  wire RU_5_n_146;
  wire RU_5_n_147;
  wire RU_5_n_148;
  wire RU_5_n_149;
  wire RU_5_n_150;
  wire RU_5_n_151;
  wire RU_5_n_152;
  wire RU_5_n_153;
  wire RU_5_n_154;
  wire RU_5_n_155;
  wire RU_5_n_156;
  wire RU_5_n_157;
  wire RU_5_n_158;
  wire RU_5_n_159;
  wire RU_5_n_160;
  wire RU_5_n_161;
  wire RU_5_n_162;
  wire RU_5_n_163;
  wire RU_5_n_164;
  wire RU_5_n_165;
  wire RU_5_n_166;
  wire RU_5_n_167;
  wire RU_5_n_168;
  wire RU_5_n_169;
  wire RU_5_n_170;
  wire RU_5_n_171;
  wire RU_5_n_172;
  wire RU_5_n_173;
  wire RU_5_n_174;
  wire RU_5_n_175;
  wire RU_5_n_176;
  wire RU_5_n_177;
  wire RU_5_n_178;
  wire RU_5_n_179;
  wire RU_5_n_180;
  wire RU_5_n_181;
  wire RU_5_n_182;
  wire RU_5_n_183;
  wire RU_5_n_184;
  wire RU_5_n_185;
  wire RU_5_n_186;
  wire RU_5_n_187;
  wire RU_5_n_188;
  wire RU_5_n_189;
  wire RU_5_n_190;
  wire RU_5_n_191;
  wire RU_5_n_192;
  wire RU_5_n_193;
  wire RU_5_n_194;
  wire RU_5_n_195;
  wire RU_5_n_196;
  wire RU_5_n_197;
  wire RU_5_n_198;
  wire RU_5_n_199;
  wire RU_5_n_2;
  wire RU_5_n_200;
  wire RU_5_n_201;
  wire RU_5_n_202;
  wire RU_5_n_203;
  wire RU_5_n_204;
  wire RU_5_n_205;
  wire RU_5_n_206;
  wire RU_5_n_207;
  wire RU_5_n_208;
  wire RU_5_n_209;
  wire RU_5_n_22;
  wire RU_5_n_23;
  wire RU_5_n_233;
  wire RU_5_n_234;
  wire RU_5_n_235;
  wire RU_5_n_236;
  wire RU_5_n_237;
  wire RU_5_n_238;
  wire RU_5_n_239;
  wire RU_5_n_24;
  wire RU_5_n_48;
  wire RU_5_n_49;
  wire RU_5_n_50;
  wire RU_5_n_51;
  wire RU_5_n_52;
  wire RU_5_n_53;
  wire RU_5_n_54;
  wire RU_5_n_76;
  wire RU_5_n_77;
  wire RU_5_n_78;
  wire RU_5_n_79;
  wire RU_5_n_80;
  wire RU_5_n_81;
  wire RU_5_n_82;
  wire RU_5_n_83;
  wire RU_5_n_84;
  wire RU_5_n_85;
  wire RU_5_n_86;
  wire RU_5_n_87;
  wire RU_5_n_88;
  wire RU_5_n_89;
  wire RU_5_n_90;
  wire RU_5_n_91;
  wire RU_5_n_92;
  wire RU_5_n_93;
  wire RU_5_n_94;
  wire RU_5_n_95;
  wire RU_5_n_96;
  wire RU_5_n_97;
  wire RU_5_n_98;
  wire RU_5_n_99;
  wire RU_6_n_0;
  wire RU_6_n_1;
  wire RU_6_n_100;
  wire RU_6_n_101;
  wire RU_6_n_102;
  wire RU_6_n_103;
  wire RU_6_n_104;
  wire RU_6_n_105;
  wire RU_6_n_106;
  wire RU_6_n_107;
  wire RU_6_n_109;
  wire RU_6_n_110;
  wire RU_6_n_111;
  wire RU_6_n_112;
  wire RU_6_n_113;
  wire RU_6_n_2;
  wire RU_6_n_23;
  wire RU_6_n_24;
  wire RU_6_n_25;
  wire RU_6_n_26;
  wire RU_6_n_27;
  wire RU_6_n_52;
  wire RU_6_n_75;
  wire RU_6_n_76;
  wire RU_6_n_77;
  wire RU_6_n_78;
  wire RU_6_n_79;
  wire RU_6_n_80;
  wire RU_6_n_81;
  wire RU_6_n_82;
  wire RU_6_n_83;
  wire RU_6_n_84;
  wire RU_6_n_85;
  wire RU_6_n_86;
  wire RU_6_n_87;
  wire RU_6_n_88;
  wire RU_6_n_89;
  wire RU_6_n_90;
  wire RU_6_n_91;
  wire RU_6_n_92;
  wire RU_6_n_93;
  wire RU_6_n_94;
  wire RU_6_n_95;
  wire RU_6_n_96;
  wire RU_6_n_97;
  wire RU_6_n_98;
  wire RU_6_n_99;
  wire RU_7_n_0;
  wire RU_7_n_1;
  wire RU_7_n_100;
  wire RU_7_n_101;
  wire RU_7_n_102;
  wire RU_7_n_139;
  wire RU_7_n_140;
  wire RU_7_n_174;
  wire RU_7_n_175;
  wire RU_7_n_176;
  wire RU_7_n_177;
  wire RU_7_n_178;
  wire RU_7_n_179;
  wire RU_7_n_180;
  wire RU_7_n_181;
  wire RU_7_n_182;
  wire RU_7_n_183;
  wire RU_7_n_184;
  wire RU_7_n_185;
  wire RU_7_n_186;
  wire RU_7_n_187;
  wire RU_7_n_188;
  wire RU_7_n_189;
  wire RU_7_n_190;
  wire RU_7_n_191;
  wire RU_7_n_192;
  wire RU_7_n_193;
  wire RU_7_n_194;
  wire RU_7_n_195;
  wire RU_7_n_196;
  wire RU_7_n_197;
  wire RU_7_n_198;
  wire RU_7_n_199;
  wire RU_7_n_2;
  wire RU_7_n_200;
  wire RU_7_n_201;
  wire RU_7_n_202;
  wire RU_7_n_203;
  wire RU_7_n_204;
  wire RU_7_n_205;
  wire RU_7_n_206;
  wire RU_7_n_207;
  wire RU_7_n_208;
  wire RU_7_n_209;
  wire RU_7_n_210;
  wire RU_7_n_22;
  wire RU_7_n_23;
  wire RU_7_n_234;
  wire RU_7_n_235;
  wire RU_7_n_236;
  wire RU_7_n_237;
  wire RU_7_n_238;
  wire RU_7_n_239;
  wire RU_7_n_24;
  wire RU_7_n_240;
  wire RU_7_n_241;
  wire RU_7_n_242;
  wire RU_7_n_243;
  wire RU_7_n_244;
  wire RU_7_n_245;
  wire RU_7_n_246;
  wire RU_7_n_247;
  wire RU_7_n_248;
  wire RU_7_n_249;
  wire RU_7_n_250;
  wire RU_7_n_251;
  wire RU_7_n_252;
  wire RU_7_n_253;
  wire RU_7_n_254;
  wire RU_7_n_255;
  wire RU_7_n_256;
  wire RU_7_n_257;
  wire RU_7_n_258;
  wire RU_7_n_259;
  wire RU_7_n_260;
  wire RU_7_n_48;
  wire RU_7_n_49;
  wire RU_7_n_50;
  wire RU_7_n_51;
  wire RU_7_n_52;
  wire RU_7_n_53;
  wire RU_7_n_54;
  wire RU_7_n_76;
  wire RU_7_n_77;
  wire RU_7_n_78;
  wire RU_7_n_79;
  wire RU_7_n_80;
  wire RU_7_n_81;
  wire RU_7_n_82;
  wire RU_7_n_83;
  wire RU_7_n_84;
  wire RU_7_n_85;
  wire RU_7_n_86;
  wire RU_7_n_87;
  wire RU_7_n_88;
  wire RU_7_n_89;
  wire RU_7_n_90;
  wire RU_7_n_91;
  wire RU_7_n_92;
  wire RU_7_n_93;
  wire RU_7_n_94;
  wire RU_7_n_95;
  wire RU_7_n_96;
  wire RU_7_n_97;
  wire RU_7_n_98;
  wire RU_7_n_99;
  wire [23:1]a_plus_b_minus_q;
  wire [23:1]a_plus_b_minus_q_1;
  wire [23:1]a_plus_b_minus_q_12;
  wire [23:1]a_plus_b_minus_q_16;
  wire [23:1]a_plus_b_minus_q_20;
  wire [23:1]a_plus_b_minus_q_24;
  wire [23:1]a_plus_b_minus_q_4;
  wire [23:1]a_plus_b_minus_q_8;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_4;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_5;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_6;
  wire a_plus_b_minus_q_carry__0_i_1__0_n_7;
  wire a_plus_b_minus_q_carry__0_i_1_n_0;
  wire a_plus_b_minus_q_carry__0_i_1_n_4;
  wire a_plus_b_minus_q_carry__0_i_1_n_5;
  wire a_plus_b_minus_q_carry__0_i_1_n_6;
  wire a_plus_b_minus_q_carry__0_i_1_n_7;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_4;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_5;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_6;
  wire a_plus_b_minus_q_carry__1_i_1__0_n_7;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_4;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_5;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_6;
  wire a_plus_b_minus_q_carry__2_i_1__0_n_7;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_0;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_4;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_5;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_6;
  wire a_plus_b_minus_q_carry__2_i_1__1_n_7;
  wire a_plus_b_minus_q_carry__2_i_1_n_0;
  wire a_plus_b_minus_q_carry__2_i_1_n_4;
  wire a_plus_b_minus_q_carry__2_i_1_n_5;
  wire a_plus_b_minus_q_carry__2_i_1_n_6;
  wire a_plus_b_minus_q_carry__2_i_1_n_7;
  wire a_plus_b_minus_q_carry_i_1__0_n_0;
  wire a_plus_b_minus_q_carry_i_1__0_n_4;
  wire a_plus_b_minus_q_carry_i_1__0_n_5;
  wire a_plus_b_minus_q_carry_i_1__0_n_6;
  wire a_plus_b_minus_q_carry_i_1__0_n_7;
  wire a_plus_b_minus_q_carry_i_1_n_0;
  wire a_plus_b_minus_q_carry_i_1_n_4;
  wire a_plus_b_minus_q_carry_i_1_n_5;
  wire a_plus_b_minus_q_carry_i_1_n_6;
  wire a_plus_b_minus_q_carry_i_1_n_7;
  wire a_plus_b_minus_q_carry_i_2__0_n_0;
  wire a_plus_b_minus_q_carry_i_2__0_n_4;
  wire a_plus_b_minus_q_carry_i_2__0_n_5;
  wire a_plus_b_minus_q_carry_i_2__0_n_6;
  wire a_plus_b_minus_q_carry_i_2__0_n_7;
  wire a_plus_b_minus_q_carry_i_2_n_0;
  wire a_plus_b_minus_q_carry_i_2_n_4;
  wire a_plus_b_minus_q_carry_i_2_n_5;
  wire a_plus_b_minus_q_carry_i_2_n_6;
  wire a_plus_b_minus_q_carry_i_2_n_7;
  wire [22:0]add_in_1;
  wire [22:0]add_in_1_0;
  wire [22:0]add_in_1_11;
  wire [22:0]add_in_1_15;
  wire [22:0]add_in_1_19;
  wire [22:0]add_in_1_23;
  wire [22:0]add_in_1_3;
  wire [22:0]add_in_1_7;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \cnt[7]_i_1_n_0 ;
  wire [7:0]cnt_reg;
  wire curr_state;
  wire done;
  wire done_OBUF;
  wire [22:0]dout;
  wire [22:0]dout_32;
  wire [22:0]dout_34;
  wire [11:0]dout_35;
  wire [0:0]dout_37;
  wire [21:0]dout_39;
  wire [12:11]in_d_0;
  wire [11:0]in_d_7;
  wire in_ready;
  wire in_ready_IBUF;
  wire [22:0]in_u_0;
  wire [22:0]in_u_1;
  wire [22:0]in_u_2;
  wire [22:0]in_u_3;
  wire [22:0]in_u_4;
  wire [22:0]in_u_5;
  wire [22:0]in_u_6;
  wire [22:0]in_u_7;
  wire mode;
  wire mode_IBUF;
  wire [22:0]mul_in_0;
  wire [21:0]mul_in_0_33;
  wire [22:0]mul_in_0_36;
  wire [22:22]mul_in_0_38;
  wire [22:0]mul_in_0_40;
  wire [22:3]mul_in_1;
  wire [5:1]mul_in_1_26;
  wire [22:0]mul_in_1_27;
  wire [22:0]mul_in_1_28;
  wire [22:0]mul_in_1_29;
  wire [22:0]mul_in_1_30;
  wire [22:0]mul_in_1_31;
  wire next_state;
  wire out1;
  wire out1_10;
  wire out1_14;
  wire out1_18;
  wire out1_22;
  wire out1_6;
  wire out1_carry_i_25__0_n_0;
  wire out1_carry_i_25_n_0;
  wire out1_carry_i_28__0_n_0;
  wire [22:1]out_d_0;
  wire [22:1]out_d_1;
  wire [22:1]out_d_2;
  wire [22:1]out_d_3;
  wire [22:1]out_d_4;
  wire [22:1]out_d_5;
  wire [22:1]out_d_6;
  wire [22:1]out_d_7;
  wire out_ready;
  wire out_ready_OBUF;
  wire out_ready_OBUF_inst_i_2_n_0;
  wire [22:1]out_u_0;
  wire [22:1]out_u_1;
  wire [22:1]out_u_2;
  wire [22:1]out_u_3;
  wire [22:1]out_u_4;
  wire [22:1]out_u_5;
  wire [22:1]out_u_6;
  wire [22:1]out_u_7;
  wire [7:0]p_0_in__0;
  wire [22:0]ram;
  wire reset;
  wire reset_IBUF;
  wire [0:0]sub_out;
  wire [22:0]sub_out_13;
  wire [22:0]sub_out_17;
  wire [0:0]sub_out_2;
  wire [22:0]sub_out_21;
  wire [22:0]sub_out_25;
  wire [0:0]sub_out_5;
  wire [21:0]sub_out_9;
  wire switch_1;
  wire switch_2;
  wire switch_3;
  wire switch_4;
  wire switch_5;
  wire switch_6;
  wire switch_7;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_i_1__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__0_CO_UNCONNECTED;

  BU BU_0
       (.A({mode_IBUF,mul_in_1[22]}),
        .CO(BU_0_n_64),
        .DI(RU_1_n_0),
        .MEM_u_in_1(MEM_u_in_1[11:3]),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .NTT_in_u_IBUF({NTT_in_u_IBUF[21:12],NTT_in_u_IBUF[3],NTT_in_u_IBUF[1:0]}),
        .\NTT_out_d[0] (sub_out_25[0]),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .\NTT_out_u_OBUF[12]_inst_i_1 (a_plus_b_minus_q_carry__0_i_1_n_0),
        .\NTT_out_u_OBUF[12]_inst_i_1_0 ({RU_1_n_118,RU_1_n_119,RU_1_n_120}),
        .\NTT_out_u_OBUF[12]_inst_i_1_1 ({RU_1_n_130,RU_1_n_131,RU_1_n_132}),
        .\NTT_out_u_OBUF[17]_inst_i_1 ({a_plus_b_minus_q_carry__2_i_1_n_4,a_plus_b_minus_q_carry__2_i_1_n_5,a_plus_b_minus_q_carry__2_i_1_n_6,a_plus_b_minus_q_carry__2_i_1_n_7}),
        .\NTT_out_u_OBUF[1]_inst_i_1 ({a_plus_b_minus_q_carry_i_1_n_4,a_plus_b_minus_q_carry_i_1_n_5,a_plus_b_minus_q_carry_i_1_n_6,a_plus_b_minus_q_carry_i_1_n_7}),
        .\NTT_out_u_OBUF[21]_inst_i_1 ({BU_1_n_47,BU_1_n_48,BU_1_n_49,BU_1_n_50}),
        .\NTT_out_u_OBUF[5]_inst_i_1 ({a_plus_b_minus_q_carry_i_2_n_4,a_plus_b_minus_q_carry_i_2_n_5,a_plus_b_minus_q_carry_i_2_n_6,a_plus_b_minus_q_carry_i_2_n_7}),
        .\NTT_out_u_OBUF[9]_inst_i_1 ({a_plus_b_minus_q_carry__0_i_1_n_4,a_plus_b_minus_q_carry__0_i_1_n_5,a_plus_b_minus_q_carry__0_i_1_n_6,a_plus_b_minus_q_carry__0_i_1_n_7}),
        .O(sub_out),
        .S(RU_1_n_25),
        .\_inferred__1/i___1_carry__0 (CONTR_1_n_9),
        .a_mul_b(RU_1_n_24),
        .a_mul_b__0(RU_1_n_51),
        .a_mul_b__0_0(RU_1_n_52),
        .a_mul_b__0_i_10__0({a_plus_b_minus_q_carry__2_i_1__0_n_4,a_plus_b_minus_q_carry__2_i_1__0_n_5,a_plus_b_minus_q_carry__2_i_1__0_n_6,a_plus_b_minus_q_carry__2_i_1__0_n_7}),
        .a_mul_b_i_32__0({a_plus_b_minus_q_carry__1_i_1__0_n_4,a_plus_b_minus_q_carry__1_i_1__0_n_5,a_plus_b_minus_q_carry__1_i_1__0_n_6}),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0({a_plus_b_minus_q_1[23:13],a_plus_b_minus_q_1[11:1]}),
        .dout({dout[22:13],dout[10:0]}),
        .i___1_carry__2_i_8(in_d_0),
        .in_u_0(in_u_0),
        .\ma/a_plus_b_minus_q_carry__1_i_12 ({BU_0_n_24,BU_0_n_25,BU_0_n_26,BU_0_n_27}),
        .\ma/a_plus_b_minus_q_carry__3_i_7__0 ({BU_0_n_78,BU_0_n_79,BU_0_n_80,BU_0_n_81}),
        .mode({add_in_1[22:14],add_in_1[12],add_in_1[2:0]}),
        .mode_0(BU_0_n_41),
        .out1_carry(CONTR_1_n_7),
        .out1_carry_0(CONTR_1_n_8),
        .out1_carry_1(CONTR_1_n_5),
        .out1_carry_2(CONTR_1_n_6),
        .out1_carry__0(CONTR_1_n_3),
        .out1_carry__0_0(CONTR_1_n_4),
        .out1_carry__0_1(CONTR_1_n_2),
        .out1_carry__0_2(CONTR_1_n_1),
        .out1_carry__0_i_18({a_plus_b_minus_q_carry__0_i_1__0_n_4,a_plus_b_minus_q_carry__0_i_1__0_n_5,a_plus_b_minus_q_carry__0_i_1__0_n_6,a_plus_b_minus_q_carry__0_i_1__0_n_7}),
        .out1_carry_i_13({a_plus_b_minus_q_carry_i_2__0_n_4,a_plus_b_minus_q_carry_i_2__0_n_5,a_plus_b_minus_q_carry_i_2__0_n_6}),
        .out1_carry_i_16({a_plus_b_minus_q_carry_i_2__0_n_7,a_plus_b_minus_q_carry_i_1__0_n_4,a_plus_b_minus_q_carry_i_1__0_n_5,a_plus_b_minus_q_carry_i_1__0_n_6}),
        .out1_carry_i_26(MEM_u_in_1[0]),
        .out_d_0(out_d_0),
        .out_d_7(out_d_7),
        .out_u({MEM_u_out_1[21:12],MEM_u_out_1[3],MEM_u_out_1[1:0]}),
        .out_u_0(out_u_0[11:3]),
        .out_u_1({out_u_1[22:13],out_u_1[2:1]}),
        .ram_reg_0_63_20_20_i_2__0(a_plus_b_minus_q_carry__2_i_1__0_n_0),
        .ram_reg_0_63_20_20_i_2__0_0({in_u_1[22],RU_2_n_83,RU_2_n_84}),
        .ram_reg_0_63_20_20_i_2__0_1({RU_1_n_90,RU_1_n_91,RU_1_n_92}),
        .switch_1(switch_1),
        .switch_reg(BU_0_n_65),
        .switch_reg_0({BU_0_n_114,BU_0_n_115}),
        .switch_reg_1({BU_0_n_116,BU_0_n_117,BU_0_n_118,BU_0_n_119}),
        .switch_reg_2({BU_0_n_120,BU_0_n_121,BU_0_n_122,BU_0_n_123}));
  BU_0 BU_1
       (.A(mode_IBUF),
        .CO(out1),
        .DI(RU_1_n_53),
        .MEM_d_out_2({MEM_d_out_2[21:14],MEM_d_out_2[10],MEM_d_out_2[8],MEM_d_out_2[6],MEM_d_out_2[4]}),
        .MEM_u_in_1({MEM_u_in_1[20],MEM_u_in_1[0]}),
        .\NTT_out_u_OBUF[20]_inst_i_1 (a_plus_b_minus_q_carry__2_i_1_n_0),
        .\NTT_out_u_OBUF[20]_inst_i_1_0 ({in_u_0[22],RU_1_n_125,RU_1_n_126}),
        .\NTT_out_u_OBUF[20]_inst_i_1_1 ({BU_0_n_65,RU_1_n_137,RU_1_n_138}),
        .O(sub_out_2),
        .S({RU_1_n_63,RU_1_n_64,RU_1_n_65,RU_1_n_66}),
        .\_inferred__1/i___1_carry (RU_1_n_127),
        .a_mul_b({CONTR_1_n_10,mul_in_1_26}),
        .a_mul_b_0(RU_1_n_71),
        .a_mul_b_1({RU_1_n_84,RU_1_n_85}),
        .a_mul_b_10({a_plus_b_minus_q_carry_i_2_n_4,a_plus_b_minus_q_carry_i_2_n_5,a_plus_b_minus_q_carry_i_2_n_6,a_plus_b_minus_q_carry_i_2_n_7}),
        .a_mul_b_11({a_plus_b_minus_q_carry_i_1_n_4,a_plus_b_minus_q_carry_i_1_n_5,a_plus_b_minus_q_carry_i_1_n_6,a_plus_b_minus_q_carry_i_1_n_7}),
        .a_mul_b_2({RU_1_n_67,RU_1_n_68,RU_1_n_69,RU_1_n_70}),
        .a_mul_b_3({RU_1_n_80,RU_1_n_81,RU_1_n_82,RU_1_n_83}),
        .a_mul_b_4({RU_1_n_59,RU_1_n_60,RU_1_n_61,RU_1_n_62}),
        .a_mul_b_5({RU_1_n_76,RU_1_n_77,RU_1_n_78,RU_1_n_79}),
        .a_mul_b_6({RU_1_n_72,RU_1_n_73}),
        .a_mul_b_7({RU_1_n_74,RU_1_n_75}),
        .a_mul_b_8({BU_0_n_24,BU_0_n_25,BU_0_n_26,BU_0_n_27}),
        .a_mul_b_9({a_plus_b_minus_q_carry__0_i_1_n_4,a_plus_b_minus_q_carry__0_i_1_n_5,a_plus_b_minus_q_carry__0_i_1_n_6,a_plus_b_minus_q_carry__0_i_1_n_7}),
        .a_mul_b__0({RU_2_n_31,RU_2_n_32,RU_2_n_33,RU_2_n_34}),
        .a_mul_b__0_0({RU_2_n_0,RU_2_n_1,RU_2_n_2}),
        .a_mul_b__0_1({a_plus_b_minus_q_carry__2_i_1_n_4,a_plus_b_minus_q_carry__2_i_1_n_5,a_plus_b_minus_q_carry__2_i_1_n_6,a_plus_b_minus_q_carry__2_i_1_n_7}),
        .a_mul_b__0_2({out_u_1[22],out_u_1[13:12],out_u_1[9],out_u_1[7],out_u_1[5],out_u_1[2:1]}),
        .a_mul_b__0_3({dout_32[22],dout_32[13:11],dout_32[9],dout_32[7],dout_32[5],dout_32[3:0]}),
        .a_mul_b__0_4(dout),
        .a_plus_b_minus_q(a_plus_b_minus_q_1),
        .a_plus_b_minus_q_0(a_plus_b_minus_q),
        .a_plus_b_minus_q_1({a_plus_b_minus_q_4[23],a_plus_b_minus_q_4[5]}),
        .a_plus_b_minus_q_carry__0(out_u_2[5]),
        .a_plus_b_minus_q_carry__4({out_u_0[22:21],out_u_0[19:1]}),
        .dout({MEM_u_out_2[21],MEM_u_out_2[19],MEM_u_out_2[17],MEM_u_out_2[15:11],MEM_u_out_2[9],MEM_u_out_2[7],MEM_u_out_2[5],MEM_u_out_2[3],MEM_u_out_2[1:0]}),
        .i___1_carry__0_i_9__0(BU_2_n_30),
        .i___1_carry__2_i_14({a_plus_b_minus_q_carry__1_i_1__0_n_4,a_plus_b_minus_q_carry__1_i_1__0_n_5,a_plus_b_minus_q_carry__1_i_1__0_n_6,a_plus_b_minus_q_carry__1_i_1__0_n_7}),
        .i___1_carry__2_i_7__0(RU_1_n_54),
        .in_d(MEM_d_in_1),
        .in_u_1({in_u_1[20],in_u_1[18],in_u_1[16:13],in_u_1[10],in_u_1[8],in_u_1[6],in_u_1[4],in_u_1[2],in_u_1[0]}),
        .\ma/a_plus_b_minus_q_carry__3_i_7 ({BU_1_n_47,BU_1_n_48,BU_1_n_49,BU_1_n_50}),
        .\ma/a_plus_b_minus_q_carry_i_14__0 (out1_carry_i_25_n_0),
        .mode(mul_in_1[22]),
        .mode_0({add_in_1_0[22:14],add_in_1_0[10],add_in_1_0[8],add_in_1_0[6],add_in_1_0[4],add_in_1_0[2:0]}),
        .mode_1(BU_1_n_68),
        .mode_10(BU_1_n_77),
        .mode_2(BU_1_n_69),
        .mode_3(BU_1_n_70),
        .mode_4(BU_1_n_71),
        .mode_5(BU_1_n_72),
        .mode_6(BU_1_n_73),
        .mode_7(BU_1_n_74),
        .mode_8(BU_1_n_75),
        .mode_9(BU_1_n_76),
        .out1_carry__1({RU_1_n_56,RU_1_n_57,RU_1_n_58}),
        .out_d_0(out_d_0),
        .out_d_1(out_d_1),
        .out_u({MEM_u_out_1[21],MEM_u_out_1[19],MEM_u_out_1[17],MEM_u_out_1[15:11],MEM_u_out_1[9],MEM_u_out_1[7],MEM_u_out_1[5],MEM_u_out_1[3],MEM_u_out_1[1:0]}),
        .out_u_1({out_u_1[11],out_u_1[3]}),
        .out_u_2({out_u_2[22],out_u_2[13:11],out_u_2[9],out_u_2[7],out_u_2[3:1]}),
        .ram_reg_0_31_11_11_i_2__0({a_plus_b_minus_q_carry__0_i_1__0_n_4,a_plus_b_minus_q_carry__0_i_1__0_n_5,a_plus_b_minus_q_carry__0_i_1__0_n_6,a_plus_b_minus_q_carry__0_i_1__0_n_7}),
        .ram_reg_0_31_17_17_i_3({a_plus_b_minus_q_carry__2_i_1__0_n_4,a_plus_b_minus_q_carry__2_i_1__0_n_5,a_plus_b_minus_q_carry__2_i_1__0_n_6,a_plus_b_minus_q_carry__2_i_1__0_n_7}),
        .ram_reg_0_31_21_21_i_3({BU_0_n_78,BU_0_n_79,BU_0_n_80,BU_0_n_81}),
        .ram_reg_0_31_3_3_i_2__0({a_plus_b_minus_q_carry_i_1__0_n_4,a_plus_b_minus_q_carry_i_1__0_n_5,a_plus_b_minus_q_carry_i_1__0_n_6,a_plus_b_minus_q_carry_i_1__0_n_7}),
        .ram_reg_0_63_0_0(sub_out),
        .ram_reg_0_63_5_5_i_2__0({a_plus_b_minus_q_carry_i_2__0_n_4,a_plus_b_minus_q_carry_i_2__0_n_5,a_plus_b_minus_q_carry_i_2__0_n_6,a_plus_b_minus_q_carry_i_2__0_n_7}),
        .switch_1(switch_1),
        .switch_2(switch_2),
        .switch_reg(BU_1_n_67),
        .switch_reg_0({MEM_d_out_2[22],MEM_d_out_2[13:11],MEM_d_out_2[9],MEM_d_out_2[7],MEM_d_out_2[5],MEM_d_out_2[3:1]}));
  BU_1 BU_2
       (.A({mul_in_1[22:17],mul_in_1[15:14],CONTR_2_n_8,mul_in_1[12],mul_in_1[10],mode_IBUF,mul_in_1[6],mul_in_1[4:3]}),
        .CO(out1_6),
        .DI(RU_3_n_22),
        .MEM_d_out_2({MEM_d_out_2[21:14],MEM_d_out_2[10],MEM_d_out_2[8],MEM_d_out_2[6],MEM_d_out_2[4]}),
        .MEM_d_out_3({MEM_d_out_3[21:13],MEM_d_out_3[11:1]}),
        .MEM_u_in_2({MEM_u_in_2[20],MEM_u_in_2[0]}),
        .O(sub_out_5),
        .S({RU_3_n_50,RU_3_n_51,RU_3_n_52,RU_3_n_53}),
        .\_inferred__1/i___1_carry (RU_3_n_197),
        .\_inferred__1/i___1_carry__2 (RU_3_n_23),
        .a_mul_b(RU_2_n_65),
        .a_mul_b_0({RU_3_n_102,RU_3_n_103}),
        .a_mul_b_1({RU_2_n_63,RU_3_n_85,RU_2_n_64,RU_3_n_86}),
        .a_mul_b_2({RU_3_n_98,RU_3_n_99,RU_3_n_100,RU_3_n_101}),
        .a_mul_b_3({RU_2_n_61,RU_3_n_83,RU_2_n_62,RU_3_n_84}),
        .a_mul_b_4({RU_3_n_94,RU_3_n_95,RU_3_n_96,RU_3_n_97}),
        .a_mul_b_5({RU_3_n_80,RU_3_n_81,RU_3_n_82}),
        .a_mul_b_6({RU_3_n_91,RU_3_n_92,RU_3_n_93}),
        .a_mul_b_7(a_plus_b_minus_q_carry_i_1__0_n_7),
        .a_mul_b__0({RU_3_n_87,RU_3_n_88,RU_3_n_89,RU_3_n_90}),
        .a_mul_b__0_0({RU_3_n_0,RU_3_n_1,RU_3_n_2}),
        .a_mul_b__0_1({dout_34[22],dout_34[0]}),
        .a_mul_b__0_2({MEM_d_out_2[22],MEM_d_out_2[13:11],MEM_d_out_2[9],MEM_d_out_2[7],MEM_d_out_2[5],MEM_d_out_2[3:1]}),
        .a_mul_b__0_i_14({RU_2_n_66,RU_2_n_67,RU_2_n_68,RU_2_n_69}),
        .a_plus_b_minus_q(a_plus_b_minus_q_1[23]),
        .a_plus_b_minus_q_carry__3_i_1__1({a_plus_b_minus_q_4[23:21],a_plus_b_minus_q_4[19:1]}),
        .a_plus_b_minus_q_carry__4({out_u_2[22],out_u_2[20],out_u_2[18:16],out_u_2[14],out_u_2[11],out_u_2[8:7],out_u_2[3:1]}),
        .dout({dout_32[21:14],dout_32[10],dout_32[8],dout_32[6],dout_32[4],dout_32[0]}),
        .i___1_carry__2_i_5__1(RU_2_n_35),
        .i___1_carry__2_i_5__1_0(RU_2_n_59),
        .in_d(MEM_d_in_2),
        .in_u_2({in_u_2[20],in_u_2[18],in_u_2[16],in_u_2[14:0]}),
        .\ma/a_plus_b_minus_q_carry__0_i_13__0 ({BU_2_n_32,BU_2_n_33,BU_2_n_34,BU_2_n_35}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__0 ({BU_2_n_36,BU_2_n_37,BU_2_n_38,BU_2_n_39}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__0_0 (BU_2_n_114),
        .\ma/a_plus_b_minus_q_carry_i_14__1 ({BU_2_n_24,BU_2_n_25,BU_2_n_26,BU_2_n_27}),
        .\ma/a_plus_b_minus_q_carry_i_14__1_0 (out1_carry_i_25__0_n_0),
        .\ma/a_plus_b_minus_q_carry_i_22__0 ({BU_2_n_28,BU_2_n_29,BU_2_n_30,BU_2_n_31}),
        .mode({add_in_1_3[22:13],add_in_1_3[10],add_in_1_3[8],add_in_1_3[6],add_in_1_3[4],add_in_1_3[2:0]}),
        .mode_0(BU_2_n_81),
        .mode_1(BU_2_n_82),
        .mode_2(BU_2_n_83),
        .mode_3(BU_2_n_84),
        .mode_4(BU_2_n_85),
        .mode_5(BU_2_n_86),
        .mode_6(BU_2_n_87),
        .mode_7(BU_2_n_88),
        .mode_8(BU_2_n_89),
        .mode_9(BU_2_n_90),
        .out1_carry__1({RU_3_n_47,RU_3_n_48,RU_3_n_49}),
        .out1_carry__1_0({MEM_u_out_3[21],MEM_u_out_3[19],MEM_u_out_3[17],MEM_u_out_3[15:14],MEM_u_out_3[11],MEM_u_out_3[9],MEM_u_out_3[7],MEM_u_out_3[5],MEM_u_out_3[3],MEM_u_out_3[1:0]}),
        .out1_carry__1_1({MEM_u_out_2[21],MEM_u_out_2[19],MEM_u_out_2[17],MEM_u_out_2[15:14],MEM_u_out_2[11],MEM_u_out_2[9],MEM_u_out_2[7],MEM_u_out_2[5],MEM_u_out_2[3],MEM_u_out_2[1:0]}),
        .out1_carry_i_25({RU_3_n_182,RU_3_n_183}),
        .out1_carry_i_25_0({RU_3_n_223,RU_3_n_224,RU_3_n_225,RU_2_n_95}),
        .out_d_1(out_d_1),
        .out_d_2(out_d_2),
        .out_u_1({out_u_1[21:14],out_u_1[10],out_u_1[8],out_u_1[6],out_u_1[4]}),
        .out_u_2({out_u_2[21],out_u_2[19],out_u_2[15],out_u_2[10],out_u_2[6],out_u_2[4]}),
        .out_u_3(out_u_3[22]),
        .ram_reg_0_31_0_0(sub_out_2),
        .ram_reg_0_31_12_12_i_2__0({RU_3_n_188,RU_3_n_189,RU_3_n_190}),
        .ram_reg_0_31_12_12_i_2__0_0({RU_2_n_89,RU_2_n_90,RU_3_n_104,RU_3_n_105}),
        .ram_reg_0_31_17_17_i_2__0({a_plus_b_minus_q_carry__2_i_1__1_n_4,a_plus_b_minus_q_carry__2_i_1__1_n_5,a_plus_b_minus_q_carry__2_i_1__1_n_6,a_plus_b_minus_q_carry__2_i_1__1_n_7}),
        .ram_reg_0_31_4_4_i_2__0({RU_3_n_184,RU_3_n_185}),
        .ram_reg_0_31_4_4_i_2__0_0({RU_3_n_226,RU_2_n_93,RU_3_n_227,RU_2_n_94}),
        .ram_reg_0_31_8_8_i_2__0({RU_3_n_186,RU_3_n_187}),
        .ram_reg_0_31_8_8_i_2__0_0({RU_3_n_228,RU_2_n_91,RU_3_n_229,RU_2_n_92}),
        .switch_2(switch_2),
        .switch_3(switch_3),
        .switch_reg(MEM_d_out_3[22]));
  BU_2 BU_3
       (.A(mul_in_1_27),
        .CO(out1_10),
        .DI(RU_4_n_23),
        .MEM_d_out_4({MEM_d_out_4[22:13],MEM_d_out_4[11:1]}),
        .O({RU_3_n_163,RU_3_n_164,RU_3_n_165,RU_3_n_166}),
        .S({RU_4_n_50,RU_4_n_51,RU_3_n_137,RU_4_n_52}),
        .\_inferred__1/i___1_carry (RU_4_n_177),
        .\_inferred__1/i___1_carry__2 (RU_4_n_24),
        .a_mul_b(RU_3_n_138),
        .a_mul_b_0({RU_3_n_180,RU_4_n_90}),
        .a_mul_b_1({RU_3_n_134,RU_4_n_75,RU_3_n_135,RU_3_n_136}),
        .a_mul_b_2({RU_4_n_87,RU_4_n_88,RU_4_n_89,RU_3_n_179}),
        .a_mul_b_3({RU_3_n_132,RU_4_n_73,RU_3_n_133,RU_4_n_74}),
        .a_mul_b_4({RU_3_n_178,RU_4_n_84,RU_4_n_85,RU_4_n_86}),
        .a_mul_b_5({RU_4_n_82,RU_4_n_83,RU_3_n_175}),
        .a_mul_b_6({RU_4_n_80,RU_4_n_81,RU_3_n_220}),
        .a_mul_b__0(mul_in_0_33),
        .a_mul_b__0_0({RU_4_n_76,RU_4_n_77,RU_4_n_78,RU_4_n_79}),
        .a_mul_b__0_1({RU_4_n_0,RU_4_n_1,RU_4_n_2}),
        .a_mul_b__0_2(mode_IBUF),
        .a_mul_b__0_3(MEM_d_out_3[22]),
        .a_mul_b__0_i_10__0(a_plus_b_minus_q_carry__2_i_1__1_n_4),
        .a_mul_b__0_i_8__0(RU_2_n_68),
        .a_mul_b_i_34__0({a_plus_b_minus_q_4[23],a_plus_b_minus_q_4[21],a_plus_b_minus_q_4[19],a_plus_b_minus_q_4[10]}),
        .a_mul_b_i_34__0_0(BU_2_n_33),
        .a_plus_b_minus_q(a_plus_b_minus_q_8),
        .dout({MEM_u_out_3[21],MEM_u_out_3[19],MEM_u_out_3[17],MEM_u_out_3[15:14],MEM_u_out_3[11],MEM_u_out_3[9],MEM_u_out_3[7],MEM_u_out_3[5],MEM_u_out_3[3],MEM_u_out_3[1:0]}),
        .i___1_carry__2_i_5__2(RU_3_n_130),
        .i___1_carry__2_i_5__2_0(RU_4_n_22),
        .i___1_carry__4_i_5__2(sub_out_9),
        .in_d(MEM_d_in_3),
        .in_u_3({in_u_3[20],in_u_3[18],in_u_3[16],in_u_3[14:13],in_u_3[10],in_u_3[8],in_u_3[6],in_u_3[4],in_u_3[2],in_u_3[0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__2 (dout_35[0]),
        .\ma/a_plus_b_minus_q_carry_i_14__2_0 (RU_3_n_181),
        .mode({add_in_1_7[22:13],add_in_1_7[10],add_in_1_7[8],add_in_1_7[6],add_in_1_7[4],add_in_1_7[2:0]}),
        .mode_0(BU_3_n_66),
        .mode_1(BU_3_n_67),
        .mode_2(BU_3_n_68),
        .mode_3(BU_3_n_69),
        .mode_4(BU_3_n_70),
        .mode_5(BU_3_n_71),
        .mode_6(BU_3_n_72),
        .mode_7(BU_3_n_73),
        .mode_8(BU_3_n_74),
        .mode_9(BU_3_n_75),
        .out1_carry__1({RU_4_n_48,RU_3_n_131,RU_4_n_49}),
        .out_d_2(out_d_2),
        .out_d_3(out_d_3),
        .out_u({MEM_u_out_4[21],MEM_u_out_4[19],MEM_u_out_4[17],MEM_u_out_4[15:14],MEM_u_out_4[11],MEM_u_out_4[9],MEM_u_out_4[7],MEM_u_out_4[5],MEM_u_out_4[3],MEM_u_out_4[1:0]}),
        .out_u_2({out_u_2[21],out_u_2[19],out_u_2[10]}),
        .ram_reg_0_15_0_0(sub_out_5),
        .ram_reg_0_15_13_13_i_2__0({RU_3_n_143,RU_3_n_144,RU_3_n_145,RU_3_n_146}),
        .ram_reg_0_15_17_17_i_2__0({RU_3_n_171,RU_3_n_172,RU_3_n_173,RU_3_n_174}),
        .ram_reg_0_15_1_1_i_2__0({RU_3_n_159,RU_3_n_160,RU_3_n_161,RU_3_n_162}),
        .ram_reg_0_15_21_21_i_2__0({RU_3_n_167,RU_3_n_168,RU_3_n_169,RU_3_n_170}),
        .ram_reg_0_15_5_5_i_2__0({RU_3_n_155,RU_3_n_156,RU_3_n_157,RU_3_n_158}),
        .ram_reg_0_15_5_5_i_2__0_0({RU_3_n_151,RU_3_n_152,RU_3_n_153,RU_3_n_154}),
        .ram_reg_0_15_9_9_i_2__0({RU_3_n_147,RU_3_n_148,RU_3_n_149,RU_3_n_150}),
        .ram_reg_0_15_9_9_i_2__0_0({RU_3_n_139,RU_3_n_140,RU_3_n_141,RU_3_n_142}),
        .switch_4(switch_4));
  BU_3 BU_4
       (.A(mul_in_1_28),
        .CO(out1_14),
        .DI(RU_5_n_23),
        .MEM_d_out_5({MEM_d_out_5[22:13],MEM_d_out_5[11:1]}),
        .O({RU_4_n_149,RU_4_n_150,RU_4_n_151,RU_4_n_152}),
        .S({RU_5_n_51,RU_5_n_52,RU_5_n_53,RU_5_n_54}),
        .\_inferred__1/i___1_carry (RU_5_n_209),
        .\_inferred__1/i___1_carry__2 (RU_5_n_24),
        .a_mul_b(RU_4_n_124),
        .a_mul_b_0({RU_5_n_98,RU_5_n_99}),
        .a_mul_b_1({RU_4_n_122,RU_5_n_81,RU_4_n_123,RU_5_n_82}),
        .a_mul_b_2({RU_5_n_94,RU_5_n_95,RU_5_n_96,RU_5_n_97}),
        .a_mul_b_3({RU_4_n_120,RU_5_n_79,RU_4_n_121,RU_5_n_80}),
        .a_mul_b_4({RU_5_n_90,RU_5_n_91,RU_5_n_92,RU_5_n_93}),
        .a_mul_b_5({RU_5_n_76,RU_5_n_77,RU_5_n_78}),
        .a_mul_b_6({RU_5_n_87,RU_5_n_88,RU_5_n_89}),
        .a_mul_b__0({RU_5_n_83,RU_5_n_84,RU_5_n_85,RU_5_n_86}),
        .a_mul_b__0_0({RU_5_n_0,RU_5_n_1,RU_5_n_2}),
        .a_plus_b_minus_q(a_plus_b_minus_q_12),
        .dout(dout_37),
        .i___1_carry__2_i_5__3(RU_4_n_119),
        .i___1_carry__2_i_5__3_0(RU_5_n_22),
        .in_d(MEM_d_in_4),
        .in_u_4({in_u_4[20],in_u_4[18],in_u_4[16],in_u_4[14:13],in_u_4[10],in_u_4[8],in_u_4[6],in_u_4[4],in_u_4[2],in_u_4[0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__3 (mode_IBUF),
        .\ma/a_plus_b_minus_q_carry_i_14__3_0 (RU_4_n_161),
        .mode({add_in_1_11[22:13],add_in_1_11[10],add_in_1_11[8],add_in_1_11[6],add_in_1_11[4],add_in_1_11[2:0]}),
        .mode_0(BU_4_n_64),
        .mode_1(BU_4_n_65),
        .mode_2(BU_4_n_66),
        .mode_3(BU_4_n_67),
        .mode_4(BU_4_n_68),
        .mode_5(BU_4_n_69),
        .mode_6(BU_4_n_70),
        .mode_7(BU_4_n_71),
        .mode_8(BU_4_n_72),
        .mode_9(BU_4_n_73),
        .mul_in_0(mul_in_0),
        .out1_carry__1({RU_5_n_48,RU_5_n_49,RU_5_n_50}),
        .out1_carry__1_0({MEM_u_out_4[21],MEM_u_out_4[19],MEM_u_out_4[17],MEM_u_out_4[15:14],MEM_u_out_4[11],MEM_u_out_4[9],MEM_u_out_4[7],MEM_u_out_4[5],MEM_u_out_4[3],MEM_u_out_4[1:0]}),
        .out_d_3(out_d_3),
        .out_d_4(out_d_4),
        .out_u({MEM_u_out_5[21],MEM_u_out_5[19],MEM_u_out_5[17],MEM_u_out_5[15:14],MEM_u_out_5[11],MEM_u_out_5[9],MEM_u_out_5[7],MEM_u_out_5[5],MEM_u_out_5[3],MEM_u_out_5[1:0]}),
        .ram_reg_0_7_0_0(sub_out_9[0]),
        .ram_reg_0_7_13_13_i_2__0({RU_4_n_129,RU_4_n_130,RU_4_n_131,RU_4_n_132}),
        .ram_reg_0_7_17_17_i_2__0({RU_4_n_157,RU_4_n_158,RU_4_n_159,RU_4_n_160}),
        .ram_reg_0_7_1_1_i_2__0({RU_4_n_145,RU_4_n_146,RU_4_n_147,RU_4_n_148}),
        .ram_reg_0_7_21_21_i_2__0({RU_4_n_153,RU_4_n_154,RU_4_n_155,RU_4_n_156}),
        .ram_reg_0_7_5_5_i_2__0({RU_4_n_141,RU_4_n_142,RU_4_n_143,RU_4_n_144}),
        .ram_reg_0_7_5_5_i_2__0_0({RU_4_n_137,RU_4_n_138,RU_4_n_139,RU_4_n_140}),
        .ram_reg_0_7_9_9_i_2__0({RU_4_n_133,RU_4_n_134,RU_4_n_135,RU_4_n_136}),
        .ram_reg_0_7_9_9_i_2__0_0({RU_4_n_125,RU_4_n_126,RU_4_n_127,RU_4_n_128}),
        .sub_out(sub_out_13),
        .switch_5(switch_5));
  BU_4 BU_5
       (.A(mul_in_1_29),
        .CO(out1_18),
        .DI(RU_5_n_126),
        .MEM_d_out_6({MEM_d_out_6[22:14],MEM_d_out_6[10],MEM_d_out_6[8],MEM_d_out_6[6],MEM_d_out_6[4]}),
        .O({RU_5_n_167,RU_5_n_168,RU_5_n_169,RU_5_n_170}),
        .S({RU_5_n_134,RU_5_n_135,RU_5_n_136,RU_5_n_137}),
        .\_inferred__1/i___1_carry (RU_5_n_233),
        .a_mul_b(RU_5_n_142),
        .a_mul_b_0({RU_5_n_191,RU_5_n_192}),
        .a_mul_b_1({RU_5_n_138,RU_5_n_139,RU_5_n_140,RU_5_n_141}),
        .a_mul_b_2({RU_5_n_187,RU_5_n_188,RU_5_n_189,RU_5_n_190}),
        .a_mul_b_3({RU_5_n_130,RU_5_n_131,RU_5_n_132,RU_5_n_133}),
        .a_mul_b_4({RU_5_n_183,RU_5_n_184,RU_5_n_185,RU_5_n_186}),
        .a_mul_b_5({RU_5_n_179,RU_5_n_180}),
        .a_mul_b_6({RU_5_n_181,RU_5_n_182}),
        .a_mul_b_7(mode_IBUF),
        .a_mul_b_8({dout_39[13:11],dout_39[9],dout_39[7],dout_39[5],dout_39[3:0]}),
        .a_mul_b__0({RU_6_n_24,RU_6_n_25,RU_6_n_26,RU_6_n_27}),
        .a_mul_b__0_0({RU_6_n_0,RU_6_n_1,RU_6_n_2}),
        .a_plus_b_minus_q(a_plus_b_minus_q_16),
        .dout({MEM_u_out_6[21],MEM_u_out_6[19],MEM_u_out_6[17],MEM_u_out_6[15:11],MEM_u_out_6[9],MEM_u_out_6[7],MEM_u_out_6[5],MEM_u_out_6[3],MEM_u_out_6[1:0]}),
        .i___1_carry__2_i_7__4(RU_6_n_23),
        .in_d(MEM_d_in_5),
        .in_u_5({in_u_5[20],in_u_5[18],in_u_5[16:13],in_u_5[10],in_u_5[8],in_u_5[6],in_u_5[4],in_u_5[2],in_u_5[0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__4 (RU_5_n_193),
        .mode({add_in_1_15[22:14],add_in_1_15[10],add_in_1_15[8],add_in_1_15[6],add_in_1_15[4],add_in_1_15[2:0]}),
        .mode_0(BU_5_n_64),
        .mode_1(BU_5_n_65),
        .mode_2(BU_5_n_66),
        .mode_3(BU_5_n_67),
        .mode_4(BU_5_n_68),
        .mode_5(BU_5_n_69),
        .mode_6(BU_5_n_70),
        .mode_7(BU_5_n_71),
        .mode_8(BU_5_n_72),
        .mode_9(BU_5_n_73),
        .mul_in_0(mul_in_0_36),
        .out1_carry__1({RU_5_n_127,RU_5_n_128,RU_5_n_129}),
        .out_d_4(out_d_4),
        .out_d_5(out_d_5),
        .out_u({MEM_u_out_5[21],MEM_u_out_5[19],MEM_u_out_5[17],MEM_u_out_5[15:11],MEM_u_out_5[9],MEM_u_out_5[7],MEM_u_out_5[5],MEM_u_out_5[3],MEM_u_out_5[1:0]}),
        .out_u_5({out_u_5[13:11],out_u_5[9],out_u_5[7],out_u_5[5],out_u_5[3:1]}),
        .out_u_6({out_u_6[13:11],out_u_6[9],out_u_6[7],out_u_6[5],out_u_6[3:1]}),
        .ram_reg_0_3_13_13_i_2__0({RU_5_n_147,RU_5_n_148,RU_5_n_149,RU_5_n_150}),
        .ram_reg_0_3_17_17_i_2__0({RU_5_n_175,RU_5_n_176,RU_5_n_177,RU_5_n_178}),
        .ram_reg_0_3_1_1_i_2__0({RU_5_n_163,RU_5_n_164,RU_5_n_165,RU_5_n_166}),
        .ram_reg_0_3_21_21_i_2__0({RU_5_n_171,RU_5_n_172,RU_5_n_173,RU_5_n_174}),
        .ram_reg_0_3_5_5_i_2__0({RU_5_n_159,RU_5_n_160,RU_5_n_161,RU_5_n_162}),
        .ram_reg_0_3_5_5_i_2__0_0({RU_5_n_155,RU_5_n_156,RU_5_n_157,RU_5_n_158}),
        .ram_reg_0_3_9_9_i_2__0({RU_5_n_151,RU_5_n_152,RU_5_n_153,RU_5_n_154}),
        .ram_reg_0_3_9_9_i_2__0_0({RU_5_n_143,RU_5_n_144,RU_5_n_145,RU_5_n_146}),
        .sub_out(sub_out_17),
        .sub_out_0(sub_out_13[0]),
        .switch_6(switch_6),
        .switch_reg(BU_5_n_63),
        .switch_reg_0({MEM_d_out_6[13:11],MEM_d_out_6[9],MEM_d_out_6[7],MEM_d_out_6[5],MEM_d_out_6[3:1]}));
  BU_5 BU_6
       (.A(mul_in_1_30),
        .B(mul_in_0_38),
        .CO(out1_22),
        .DI(RU_7_n_23),
        .MEM_d_out_6({MEM_d_out_6[21:14],MEM_d_out_6[10],MEM_d_out_6[8],MEM_d_out_6[6],MEM_d_out_6[4]}),
        .MEM_d_out_7({MEM_d_out_7[22:13],MEM_d_out_7[11:1]}),
        .MEM_u_in_6(MEM_u_in_6),
        .MEM_u_out_7({MEM_u_out_7[21],MEM_u_out_7[19],MEM_u_out_7[17],MEM_u_out_7[15:14],MEM_u_out_7[11],MEM_u_out_7[9],MEM_u_out_7[7],MEM_u_out_7[5],MEM_u_out_7[3],MEM_u_out_7[1:0]}),
        .O({BU_6_n_26,BU_6_n_27,BU_6_n_28,BU_6_n_29}),
        .S({RU_7_n_51,RU_7_n_52,RU_7_n_53,RU_7_n_54}),
        .\_inferred__1/i___1_carry (RU_7_n_253),
        .\_inferred__1/i___1_carry__2 (RU_7_n_24),
        .a_mul_b(RU_6_n_80),
        .a_mul_b_0({RU_7_n_98,RU_7_n_99}),
        .a_mul_b_1({RU_6_n_78,RU_7_n_81,RU_6_n_79,RU_7_n_82}),
        .a_mul_b_2({RU_7_n_94,RU_7_n_95,RU_7_n_96,RU_7_n_97}),
        .a_mul_b_3({RU_6_n_76,RU_7_n_79,RU_6_n_77,RU_7_n_80}),
        .a_mul_b_4({RU_7_n_90,RU_7_n_91,RU_7_n_92,RU_7_n_93}),
        .a_mul_b_5({RU_7_n_76,RU_7_n_77,RU_7_n_78}),
        .a_mul_b_6({RU_7_n_87,RU_7_n_88,RU_7_n_89}),
        .a_mul_b_7(mode_IBUF),
        .a_mul_b_8(RU_5_n_170),
        .a_mul_b_9({MEM_d_out_6[13:11],MEM_d_out_6[9],MEM_d_out_6[7],MEM_d_out_6[5],MEM_d_out_6[3:1]}),
        .a_mul_b__0({RU_7_n_83,RU_7_n_84,RU_7_n_85,RU_7_n_86}),
        .a_mul_b__0_0({RU_7_n_0,RU_7_n_1,RU_7_n_2}),
        .a_mul_b__0_i_14__3({RU_6_n_89,RU_6_n_90,RU_6_n_91,RU_6_n_92}),
        .a_mul_b__0_i_18__3({RU_6_n_85,RU_6_n_86,RU_6_n_87,RU_6_n_88}),
        .a_plus_b_minus_q(a_plus_b_minus_q_20),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_16[23]),
        .a_plus_b_minus_q_carry__1({out_u_6[10:8],out_u_6[6:3]}),
        .dout({dout_39[21:14],dout_39[10],dout_39[8],dout_39[6],dout_39[4],dout_39[0]}),
        .i___1_carry__2_i_15__3({RU_6_n_81,RU_6_n_82,RU_6_n_83,RU_6_n_84}),
        .i___1_carry__2_i_5__5(RU_6_n_75),
        .i___1_carry__2_i_5__5_0(RU_7_n_22),
        .in_d(MEM_d_in_6),
        .in_u_6({in_u_6[20],in_u_6[18],in_u_6[16],in_u_6[14:13],in_u_6[11:0]}),
        .\ma/a_plus_b_minus_q_carry_i_14__5 (out1_carry_i_28__0_n_0),
        .mode({add_in_1_19[22:13],add_in_1_19[10],add_in_1_19[8],add_in_1_19[6],add_in_1_19[4],add_in_1_19[2:0]}),
        .mode_0(BU_6_n_74),
        .mode_1(BU_6_n_75),
        .mode_2(BU_6_n_76),
        .mode_3(BU_6_n_77),
        .mode_4(BU_6_n_78),
        .mode_5(BU_6_n_79),
        .mode_6(BU_6_n_80),
        .mode_7(BU_6_n_81),
        .mode_8(BU_6_n_82),
        .mode_9(BU_6_n_83),
        .out1_carry__1({RU_7_n_48,RU_7_n_49,RU_7_n_50}),
        .out1_carry__1_0({MEM_u_out_6[21],MEM_u_out_6[19],MEM_u_out_6[17],MEM_u_out_6[15:14],MEM_u_out_6[11],MEM_u_out_6[9],MEM_u_out_6[7],MEM_u_out_6[5],MEM_u_out_6[3],MEM_u_out_6[1:0]}),
        .out1_carry_i_28__0({RU_7_n_238,RU_7_n_239}),
        .out1_carry_i_28__0_0({RU_7_n_254,RU_7_n_255,RU_7_n_256,RU_6_n_113}),
        .out_d_5(out_d_5),
        .out_d_6(out_d_6),
        .out_u_5({out_u_5[21:14],out_u_5[10],out_u_5[8],out_u_5[6],out_u_5[4]}),
        .out_u_6(out_u_6[21:14]),
        .ram(ram[0]),
        .\ram_reg[11] ({BU_6_n_34,BU_6_n_35,BU_6_n_36,BU_6_n_37}),
        .\ram_reg[11]_0 (BU_6_n_106),
        .\ram_reg[19] ({sub_out_21[22],sub_out_21[0]}),
        .\ram_reg[7] ({BU_6_n_30,BU_6_n_31,BU_6_n_32,BU_6_n_33}),
        .ram_reg_0_1_4_4_i_2__0({RU_7_n_240,RU_7_n_241}),
        .ram_reg_0_1_4_4_i_2__0_0({RU_7_n_257,RU_6_n_111,RU_7_n_258,RU_6_n_112}),
        .ram_reg_0_1_8_8_i_2__0({RU_7_n_242,RU_7_n_243}),
        .ram_reg_0_1_8_8_i_2__0_0({RU_7_n_259,RU_6_n_109,RU_7_n_260,RU_6_n_110}),
        .sub_out(sub_out_17[0]),
        .switch_6(switch_6),
        .switch_7(switch_7));
  BU_6 BU_7
       (.A(mul_in_1_31),
        .DI(RU_7_n_140),
        .MEM_d_in_7(MEM_d_in_7),
        .MEM_u_out_7({MEM_u_out_7[21:12],MEM_u_out_7[3],MEM_u_out_7[1:0]}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF[22:1]),
        .NTT_in_u_IBUF({NTT_in_u_IBUF[21:12],NTT_in_u_IBUF[3],NTT_in_u_IBUF[1:0]}),
        .O({RU_7_n_199,RU_7_n_200,RU_7_n_201,RU_7_n_202}),
        .S(RU_7_n_237),
        .a_mul_b(RU_7_n_174),
        .a_mul_b_0(RU_7_n_236),
        .a_mul_b__0(RU_7_n_235),
        .a_mul_b__0_0(RU_7_n_234),
        .a_mul_b__0_i_10__4({RU_6_n_85,RU_6_n_86,RU_6_n_87,RU_6_n_88}),
        .a_mul_b__0_i_7__4({RU_6_n_90,RU_6_n_91,RU_6_n_92}),
        .a_mul_b_i_42__3({RU_6_n_81,RU_6_n_82,RU_6_n_83,RU_6_n_84}),
        .a_mul_b_i_48__3({BU_6_n_27,BU_6_n_28}),
        .a_plus_b_minus_q(a_plus_b_minus_q_24),
        .a_plus_b_minus_q_0({a_plus_b_minus_q_20[23:11],a_plus_b_minus_q_20[7],a_plus_b_minus_q_20[2:1]}),
        .a_plus_b_minus_q_carry__0_i_1__6({in_d_7[11:3],in_d_7[0]}),
        .i___1_carry__1_i_11__3(BU_6_n_30),
        .i___1_carry__2_i_11__3(BU_6_n_34),
        .i___1_carry__2_i_5__6(RU_7_n_139),
        .in_u_7(in_u_7),
        .mode({add_in_1_23[22:14],add_in_1_23[12],add_in_1_23[2:0]}),
        .mode_0(BU_7_n_74),
        .mode_1(BU_7_n_75),
        .mul_in_0(mul_in_0_40),
        .out_d_6(out_d_6),
        .out_d_7(out_d_7),
        .out_u_6({out_u_6[22:11],out_u_6[7],out_u_6[2:1]}),
        .ram({ram[22:12],ram[2:1]}),
        .\ram[13]_i_2__0 ({RU_7_n_179,RU_7_n_180,RU_7_n_181,RU_7_n_182}),
        .\ram[17]_i_2__0 ({RU_7_n_207,RU_7_n_208,RU_7_n_209,RU_7_n_210}),
        .\ram[1]_i_2__0 ({RU_7_n_195,RU_7_n_196,RU_7_n_197,RU_7_n_198}),
        .\ram[21]_i_2__0 ({RU_7_n_203,RU_7_n_204,RU_7_n_205,RU_7_n_206}),
        .\ram[5]_i_2__0 ({RU_7_n_191,RU_7_n_192,RU_7_n_193,RU_7_n_194}),
        .\ram[5]_i_2__0_0 ({RU_7_n_187,RU_7_n_188,RU_7_n_189,RU_7_n_190}),
        .\ram[9]_i_2__0 ({RU_7_n_183,RU_7_n_184,RU_7_n_185,RU_7_n_186}),
        .\ram[9]_i_2__0_0 ({RU_7_n_175,RU_7_n_176,RU_7_n_177,RU_7_n_178}),
        .\ram_reg[0] (sub_out_21[0]),
        .\ram_reg[11] ({BU_7_n_123,BU_7_n_124,BU_7_n_125,BU_7_n_126}),
        .\ram_reg[13] (BU_7_n_98),
        .\ram_reg[22] (BU_7_n_99),
        .\ram_reg[22]_0 (mode_IBUF),
        .\ram_reg[3] ({BU_7_n_131,BU_7_n_132}),
        .\ram_reg[7] ({BU_7_n_127,BU_7_n_128,BU_7_n_129,BU_7_n_130}),
        .sub_out(sub_out_25),
        .switch_7(switch_7));
  CONTR CONTR_1
       (.\MEM_cnt_reg[5]_0 (MEM_cnt_1),
        .MEM_u_in_1(MEM_u_in_1[11:3]),
        .Q(cnt_reg),
        .a_mul_b__0(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_reg[4] (CONTR_1_n_16),
        .curr_state(curr_state),
        .dout(dout[11:3]),
        .reset_IBUF(reset_IBUF),
        .switch_1(switch_1),
        .switch_reg_0(CONTR_1_n_1),
        .switch_reg_1(CONTR_1_n_2),
        .switch_reg_2(CONTR_1_n_3),
        .switch_reg_3(CONTR_1_n_4),
        .switch_reg_4(CONTR_1_n_5),
        .switch_reg_5(CONTR_1_n_6),
        .switch_reg_6(CONTR_1_n_7),
        .switch_reg_7(CONTR_1_n_8),
        .switch_reg_8(CONTR_1_n_9),
        .switch_reg_9(CONTR_7_n_0),
        .\zeta_cnt_reg[0]_0 ({CONTR_1_n_10,mul_in_1_26}));
  CONTR__parameterized0 CONTR_2
       (.A({mul_in_1[21:17],mul_in_1[15:14],CONTR_2_n_8,mul_in_1[12],mul_in_1[10],mul_in_1[6],mul_in_1[4:3]}),
        .\MEM_cnt_reg[4]_0 (MEM_cnt_2),
        .Q(cnt_reg),
        .a_mul_b__0(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_reg[3] (CONTR_2_n_14),
        .curr_state(curr_state),
        .reset_IBUF(reset_IBUF),
        .switch_2(switch_2),
        .\zeta_cnt_reg[1]_0 (CONTR_7_n_0));
  CONTR__parameterized1 CONTR_3
       (.A(mul_in_1_27),
        .\MEM_cnt_reg[0]_0 (cnt_reg),
        .Q(MEM_cnt_3),
        .a_mul_b(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_reg[2] (CONTR_3_n_29),
        .\cnt_reg[4] (CONTR_3_n_28),
        .\cnt_reg[6] (CONTR_3_n_30),
        .curr_state(curr_state),
        .reset_IBUF(reset_IBUF),
        .switch_3(switch_3),
        .\zeta_cnt_reg[2]_0 (CONTR_7_n_0));
  CONTR__parameterized2 CONTR_4
       (.A(mul_in_1_28),
        .\MEM_cnt[2]_i_3_0 (CONTR_3_n_29),
        .\MEM_cnt[2]_i_3_1 (CONTR_5_n_23),
        .MEM_cnt_4(MEM_cnt_4),
        .Q(cnt_reg),
        .a_mul_b(mode_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_reg[7] (CONTR_4_n_24),
        .curr_state(curr_state),
        .reset_IBUF(reset_IBUF),
        .switch_4(switch_4),
        .switch_reg_0(CONTR_7_n_0),
        .switch_reg_1(CONTR_3_n_28));
  CONTR__parameterized3 CONTR_5
       (.A(mul_in_1_29),
        .\MEM_cnt[1]_i_2_0 (CONTR_3_n_30),
        .\MEM_cnt[1]_i_2_1 (CONTR_3_n_28),
        .\MEM_cnt[1]_i_2_2 (CONTR_4_n_24),
        .MEM_cnt_5(MEM_cnt_5),
        .Q(cnt_reg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_reg[2] (CONTR_5_n_24),
        .\cnt_reg[5] (CONTR_5_n_23),
        .curr_state(curr_state),
        .reset_IBUF(reset_IBUF),
        .switch_5(switch_5),
        .\zeta_cnt_reg[0]_0 (mode_IBUF),
        .\zeta_cnt_reg[15]_0 (CONTR_7_n_0));
  CONTR__parameterized4 CONTR_6
       (.A(mul_in_1_30),
        .\MEM_cnt[0]_i_2_0 (CONTR_3_n_28),
        .MEM_cnt_6(MEM_cnt_6),
        .Q(cnt_reg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .curr_state(curr_state),
        .reset_IBUF(reset_IBUF),
        .switch_6(switch_6),
        .switch_reg_0(CONTR_5_n_24),
        .switch_reg_1(CONTR_4_n_24),
        .\zeta_cnt_reg[1]_0 (mode_IBUF),
        .\zeta_cnt_reg[31]_0 (CONTR_7_n_0));
  CONTR__parameterized5 CONTR_7
       (.A(mul_in_1_31),
        .Q(cnt_reg[7:6]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .curr_state(curr_state),
        .reset(CONTR_7_n_0),
        .reset_IBUF(reset_IBUF),
        .switch_7(switch_7),
        .\zeta_cnt_reg[0]_0 (mode_IBUF),
        .\zeta_cnt_reg[0]_1 (CONTR_1_n_16));
  OBUF \NTT_addr_d_OBUF[0]_inst 
       (.I(NTT_addr_d_OBUF[0]),
        .O(NTT_addr_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \NTT_addr_d_OBUF[0]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[0]),
        .O(NTT_addr_d_OBUF[0]));
  OBUF \NTT_addr_d_OBUF[1]_inst 
       (.I(NTT_addr_d_OBUF[1]),
        .O(NTT_addr_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \NTT_addr_d_OBUF[1]_inst_i_1 
       (.I0(cnt_reg[1]),
        .I1(mode_IBUF),
        .I2(cnt_reg[0]),
        .O(NTT_addr_d_OBUF[1]));
  OBUF \NTT_addr_d_OBUF[2]_inst 
       (.I(NTT_addr_d_OBUF[2]),
        .O(NTT_addr_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h1EE2)) 
    \NTT_addr_d_OBUF[2]_inst_i_1 
       (.I0(cnt_reg[2]),
        .I1(mode_IBUF),
        .I2(cnt_reg[1]),
        .I3(cnt_reg[0]),
        .O(NTT_addr_d_OBUF[2]));
  OBUF \NTT_addr_d_OBUF[3]_inst 
       (.I(NTT_addr_d_OBUF[3]),
        .O(NTT_addr_d[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h1EE2E2E2)) 
    \NTT_addr_d_OBUF[3]_inst_i_1 
       (.I0(cnt_reg[3]),
        .I1(mode_IBUF),
        .I2(cnt_reg[2]),
        .I3(cnt_reg[0]),
        .I4(cnt_reg[1]),
        .O(NTT_addr_d_OBUF[3]));
  OBUF \NTT_addr_d_OBUF[4]_inst 
       (.I(NTT_addr_d_OBUF[4]),
        .O(NTT_addr_d[4]));
  LUT6 #(
    .INIT(64'h1EE2E2E2E2E2E2E2)) 
    \NTT_addr_d_OBUF[4]_inst_i_1 
       (.I0(cnt_reg[4]),
        .I1(mode_IBUF),
        .I2(cnt_reg[3]),
        .I3(cnt_reg[2]),
        .I4(cnt_reg[1]),
        .I5(cnt_reg[0]),
        .O(NTT_addr_d_OBUF[4]));
  OBUF \NTT_addr_d_OBUF[5]_inst 
       (.I(NTT_addr_d_OBUF[5]),
        .O(NTT_addr_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hE2E21EE2)) 
    \NTT_addr_d_OBUF[5]_inst_i_1 
       (.I0(cnt_reg[5]),
        .I1(mode_IBUF),
        .I2(cnt_reg[4]),
        .I3(cnt_reg[0]),
        .I4(CONTR_3_n_29),
        .O(NTT_addr_d_OBUF[5]));
  OBUF \NTT_addr_d_OBUF[6]_inst 
       (.I(NTT_addr_d_OBUF[6]),
        .O(NTT_addr_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hE2E21EE2)) 
    \NTT_addr_d_OBUF[6]_inst_i_1 
       (.I0(cnt_reg[6]),
        .I1(mode_IBUF),
        .I2(cnt_reg[5]),
        .I3(cnt_reg[0]),
        .I4(CONTR_2_n_14),
        .O(NTT_addr_d_OBUF[6]));
  OBUF \NTT_addr_d_OBUF[7]_inst 
       (.I(NTT_addr_d_OBUF[7]),
        .O(NTT_addr_d[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hE21E)) 
    \NTT_addr_d_OBUF[7]_inst_i_1 
       (.I0(cnt_reg[7]),
        .I1(mode_IBUF),
        .I2(cnt_reg[6]),
        .I3(out_ready_OBUF_inst_i_2_n_0),
        .O(NTT_addr_d_OBUF[7]));
  OBUF \NTT_addr_u_OBUF[0]_inst 
       (.I(NTT_addr_u_OBUF[0]),
        .O(NTT_addr_u[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \NTT_addr_u_OBUF[0]_inst_i_1 
       (.I0(cnt_reg[0]),
        .I1(mode_IBUF),
        .O(NTT_addr_u_OBUF[0]));
  OBUF \NTT_addr_u_OBUF[1]_inst 
       (.I(NTT_addr_u_OBUF[1]),
        .O(NTT_addr_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \NTT_addr_u_OBUF[1]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[0]),
        .I2(cnt_reg[1]),
        .O(NTT_addr_u_OBUF[1]));
  OBUF \NTT_addr_u_OBUF[2]_inst 
       (.I(NTT_addr_u_OBUF[2]),
        .O(NTT_addr_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h3D68)) 
    \NTT_addr_u_OBUF[2]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[1]),
        .I2(cnt_reg[0]),
        .I3(cnt_reg[2]),
        .O(NTT_addr_u_OBUF[2]));
  OBUF \NTT_addr_u_OBUF[3]_inst 
       (.I(NTT_addr_u_OBUF[3]),
        .O(NTT_addr_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h3FD56A80)) 
    \NTT_addr_u_OBUF[3]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[0]),
        .I2(cnt_reg[1]),
        .I3(cnt_reg[2]),
        .I4(cnt_reg[3]),
        .O(NTT_addr_u_OBUF[3]));
  OBUF \NTT_addr_u_OBUF[4]_inst 
       (.I(NTT_addr_u_OBUF[4]),
        .O(NTT_addr_u[4]));
  LUT6 #(
    .INIT(64'h3FD5FF556A80AA00)) 
    \NTT_addr_u_OBUF[4]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[2]),
        .I2(cnt_reg[1]),
        .I3(cnt_reg[3]),
        .I4(cnt_reg[0]),
        .I5(cnt_reg[4]),
        .O(NTT_addr_u_OBUF[4]));
  OBUF \NTT_addr_u_OBUF[5]_inst 
       (.I(NTT_addr_u_OBUF[5]),
        .O(NTT_addr_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hC7F592A0)) 
    \NTT_addr_u_OBUF[5]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(CONTR_3_n_29),
        .I2(cnt_reg[4]),
        .I3(cnt_reg[0]),
        .I4(cnt_reg[5]),
        .O(NTT_addr_u_OBUF[5]));
  OBUF \NTT_addr_u_OBUF[6]_inst 
       (.I(NTT_addr_u_OBUF[6]),
        .O(NTT_addr_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hF35DA608)) 
    \NTT_addr_u_OBUF[6]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[0]),
        .I2(CONTR_2_n_14),
        .I3(cnt_reg[5]),
        .I4(cnt_reg[6]),
        .O(NTT_addr_u_OBUF[6]));
  OBUF \NTT_addr_u_OBUF[7]_inst 
       (.I(NTT_addr_u_OBUF[7]),
        .O(NTT_addr_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hB41B)) 
    \NTT_addr_u_OBUF[7]_inst_i_1 
       (.I0(mode_IBUF),
        .I1(cnt_reg[7]),
        .I2(out_ready_OBUF_inst_i_2_n_0),
        .I3(cnt_reg[6]),
        .O(NTT_addr_u_OBUF[7]));
  IBUF \NTT_in_d_IBUF[0]_inst 
       (.I(NTT_in_d[0]),
        .O(NTT_in_d_IBUF[0]));
  IBUF \NTT_in_d_IBUF[10]_inst 
       (.I(NTT_in_d[10]),
        .O(NTT_in_d_IBUF[10]));
  IBUF \NTT_in_d_IBUF[11]_inst 
       (.I(NTT_in_d[11]),
        .O(NTT_in_d_IBUF[11]));
  IBUF \NTT_in_d_IBUF[12]_inst 
       (.I(NTT_in_d[12]),
        .O(NTT_in_d_IBUF[12]));
  IBUF \NTT_in_d_IBUF[13]_inst 
       (.I(NTT_in_d[13]),
        .O(NTT_in_d_IBUF[13]));
  IBUF \NTT_in_d_IBUF[14]_inst 
       (.I(NTT_in_d[14]),
        .O(NTT_in_d_IBUF[14]));
  IBUF \NTT_in_d_IBUF[15]_inst 
       (.I(NTT_in_d[15]),
        .O(NTT_in_d_IBUF[15]));
  IBUF \NTT_in_d_IBUF[16]_inst 
       (.I(NTT_in_d[16]),
        .O(NTT_in_d_IBUF[16]));
  IBUF \NTT_in_d_IBUF[17]_inst 
       (.I(NTT_in_d[17]),
        .O(NTT_in_d_IBUF[17]));
  IBUF \NTT_in_d_IBUF[18]_inst 
       (.I(NTT_in_d[18]),
        .O(NTT_in_d_IBUF[18]));
  IBUF \NTT_in_d_IBUF[19]_inst 
       (.I(NTT_in_d[19]),
        .O(NTT_in_d_IBUF[19]));
  IBUF \NTT_in_d_IBUF[1]_inst 
       (.I(NTT_in_d[1]),
        .O(NTT_in_d_IBUF[1]));
  IBUF \NTT_in_d_IBUF[20]_inst 
       (.I(NTT_in_d[20]),
        .O(NTT_in_d_IBUF[20]));
  IBUF \NTT_in_d_IBUF[21]_inst 
       (.I(NTT_in_d[21]),
        .O(NTT_in_d_IBUF[21]));
  IBUF \NTT_in_d_IBUF[22]_inst 
       (.I(NTT_in_d[22]),
        .O(NTT_in_d_IBUF[22]));
  IBUF \NTT_in_d_IBUF[2]_inst 
       (.I(NTT_in_d[2]),
        .O(NTT_in_d_IBUF[2]));
  IBUF \NTT_in_d_IBUF[3]_inst 
       (.I(NTT_in_d[3]),
        .O(NTT_in_d_IBUF[3]));
  IBUF \NTT_in_d_IBUF[4]_inst 
       (.I(NTT_in_d[4]),
        .O(NTT_in_d_IBUF[4]));
  IBUF \NTT_in_d_IBUF[5]_inst 
       (.I(NTT_in_d[5]),
        .O(NTT_in_d_IBUF[5]));
  IBUF \NTT_in_d_IBUF[6]_inst 
       (.I(NTT_in_d[6]),
        .O(NTT_in_d_IBUF[6]));
  IBUF \NTT_in_d_IBUF[7]_inst 
       (.I(NTT_in_d[7]),
        .O(NTT_in_d_IBUF[7]));
  IBUF \NTT_in_d_IBUF[8]_inst 
       (.I(NTT_in_d[8]),
        .O(NTT_in_d_IBUF[8]));
  IBUF \NTT_in_d_IBUF[9]_inst 
       (.I(NTT_in_d[9]),
        .O(NTT_in_d_IBUF[9]));
  IBUF \NTT_in_u_IBUF[0]_inst 
       (.I(NTT_in_u[0]),
        .O(NTT_in_u_IBUF[0]));
  IBUF \NTT_in_u_IBUF[10]_inst 
       (.I(NTT_in_u[10]),
        .O(NTT_in_u_IBUF[10]));
  IBUF \NTT_in_u_IBUF[11]_inst 
       (.I(NTT_in_u[11]),
        .O(NTT_in_u_IBUF[11]));
  IBUF \NTT_in_u_IBUF[12]_inst 
       (.I(NTT_in_u[12]),
        .O(NTT_in_u_IBUF[12]));
  IBUF \NTT_in_u_IBUF[13]_inst 
       (.I(NTT_in_u[13]),
        .O(NTT_in_u_IBUF[13]));
  IBUF \NTT_in_u_IBUF[14]_inst 
       (.I(NTT_in_u[14]),
        .O(NTT_in_u_IBUF[14]));
  IBUF \NTT_in_u_IBUF[15]_inst 
       (.I(NTT_in_u[15]),
        .O(NTT_in_u_IBUF[15]));
  IBUF \NTT_in_u_IBUF[16]_inst 
       (.I(NTT_in_u[16]),
        .O(NTT_in_u_IBUF[16]));
  IBUF \NTT_in_u_IBUF[17]_inst 
       (.I(NTT_in_u[17]),
        .O(NTT_in_u_IBUF[17]));
  IBUF \NTT_in_u_IBUF[18]_inst 
       (.I(NTT_in_u[18]),
        .O(NTT_in_u_IBUF[18]));
  IBUF \NTT_in_u_IBUF[19]_inst 
       (.I(NTT_in_u[19]),
        .O(NTT_in_u_IBUF[19]));
  IBUF \NTT_in_u_IBUF[1]_inst 
       (.I(NTT_in_u[1]),
        .O(NTT_in_u_IBUF[1]));
  IBUF \NTT_in_u_IBUF[20]_inst 
       (.I(NTT_in_u[20]),
        .O(NTT_in_u_IBUF[20]));
  IBUF \NTT_in_u_IBUF[21]_inst 
       (.I(NTT_in_u[21]),
        .O(NTT_in_u_IBUF[21]));
  IBUF \NTT_in_u_IBUF[22]_inst 
       (.I(NTT_in_u[22]),
        .O(NTT_in_u_IBUF[22]));
  IBUF \NTT_in_u_IBUF[2]_inst 
       (.I(NTT_in_u[2]),
        .O(NTT_in_u_IBUF[2]));
  IBUF \NTT_in_u_IBUF[3]_inst 
       (.I(NTT_in_u[3]),
        .O(NTT_in_u_IBUF[3]));
  IBUF \NTT_in_u_IBUF[4]_inst 
       (.I(NTT_in_u[4]),
        .O(NTT_in_u_IBUF[4]));
  IBUF \NTT_in_u_IBUF[5]_inst 
       (.I(NTT_in_u[5]),
        .O(NTT_in_u_IBUF[5]));
  IBUF \NTT_in_u_IBUF[6]_inst 
       (.I(NTT_in_u[6]),
        .O(NTT_in_u_IBUF[6]));
  IBUF \NTT_in_u_IBUF[7]_inst 
       (.I(NTT_in_u[7]),
        .O(NTT_in_u_IBUF[7]));
  IBUF \NTT_in_u_IBUF[8]_inst 
       (.I(NTT_in_u[8]),
        .O(NTT_in_u_IBUF[8]));
  IBUF \NTT_in_u_IBUF[9]_inst 
       (.I(NTT_in_u[9]),
        .O(NTT_in_u_IBUF[9]));
  OBUF \NTT_out_d_OBUF[0]_inst 
       (.I(NTT_out_d_OBUF[0]),
        .O(NTT_out_d[0]));
  OBUF \NTT_out_d_OBUF[10]_inst 
       (.I(NTT_out_d_OBUF[10]),
        .O(NTT_out_d[10]));
  OBUF \NTT_out_d_OBUF[11]_inst 
       (.I(NTT_out_d_OBUF[11]),
        .O(NTT_out_d[11]));
  OBUF \NTT_out_d_OBUF[12]_inst 
       (.I(NTT_out_d_OBUF[12]),
        .O(NTT_out_d[12]));
  OBUF \NTT_out_d_OBUF[13]_inst 
       (.I(NTT_out_d_OBUF[13]),
        .O(NTT_out_d[13]));
  OBUF \NTT_out_d_OBUF[14]_inst 
       (.I(NTT_out_d_OBUF[14]),
        .O(NTT_out_d[14]));
  OBUF \NTT_out_d_OBUF[15]_inst 
       (.I(NTT_out_d_OBUF[15]),
        .O(NTT_out_d[15]));
  OBUF \NTT_out_d_OBUF[16]_inst 
       (.I(NTT_out_d_OBUF[16]),
        .O(NTT_out_d[16]));
  OBUF \NTT_out_d_OBUF[17]_inst 
       (.I(NTT_out_d_OBUF[17]),
        .O(NTT_out_d[17]));
  OBUF \NTT_out_d_OBUF[18]_inst 
       (.I(NTT_out_d_OBUF[18]),
        .O(NTT_out_d[18]));
  OBUF \NTT_out_d_OBUF[19]_inst 
       (.I(NTT_out_d_OBUF[19]),
        .O(NTT_out_d[19]));
  OBUF \NTT_out_d_OBUF[1]_inst 
       (.I(NTT_out_d_OBUF[1]),
        .O(NTT_out_d[1]));
  OBUF \NTT_out_d_OBUF[20]_inst 
       (.I(NTT_out_d_OBUF[20]),
        .O(NTT_out_d[20]));
  OBUF \NTT_out_d_OBUF[21]_inst 
       (.I(NTT_out_d_OBUF[21]),
        .O(NTT_out_d[21]));
  OBUF \NTT_out_d_OBUF[22]_inst 
       (.I(NTT_out_d_OBUF[22]),
        .O(NTT_out_d[22]));
  OBUF \NTT_out_d_OBUF[2]_inst 
       (.I(NTT_out_d_OBUF[2]),
        .O(NTT_out_d[2]));
  OBUF \NTT_out_d_OBUF[3]_inst 
       (.I(NTT_out_d_OBUF[3]),
        .O(NTT_out_d[3]));
  OBUF \NTT_out_d_OBUF[4]_inst 
       (.I(NTT_out_d_OBUF[4]),
        .O(NTT_out_d[4]));
  OBUF \NTT_out_d_OBUF[5]_inst 
       (.I(NTT_out_d_OBUF[5]),
        .O(NTT_out_d[5]));
  OBUF \NTT_out_d_OBUF[6]_inst 
       (.I(NTT_out_d_OBUF[6]),
        .O(NTT_out_d[6]));
  OBUF \NTT_out_d_OBUF[7]_inst 
       (.I(NTT_out_d_OBUF[7]),
        .O(NTT_out_d[7]));
  OBUF \NTT_out_d_OBUF[8]_inst 
       (.I(NTT_out_d_OBUF[8]),
        .O(NTT_out_d[8]));
  OBUF \NTT_out_d_OBUF[9]_inst 
       (.I(NTT_out_d_OBUF[9]),
        .O(NTT_out_d[9]));
  OBUF \NTT_out_u_OBUF[0]_inst 
       (.I(NTT_out_u_OBUF[0]),
        .O(NTT_out_u[0]));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \NTT_out_u_OBUF[0]_inst_i_1 
       (.I0(a_plus_b_minus_q[23]),
        .I1(a_plus_b_minus_q_carry_i_1_n_7),
        .I2(mode_IBUF),
        .I3(a_plus_b_minus_q_24[23]),
        .I4(RU_7_n_202),
        .O(NTT_out_u_OBUF[0]));
  OBUF \NTT_out_u_OBUF[10]_inst 
       (.I(NTT_out_u_OBUF[10]),
        .O(NTT_out_u[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[10]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__0_i_1_n_5),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[10]),
        .I3(mode_IBUF),
        .I4(out_u_7[10]),
        .O(NTT_out_u_OBUF[10]));
  OBUF \NTT_out_u_OBUF[11]_inst 
       (.I(NTT_out_u_OBUF[11]),
        .O(NTT_out_u[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[11]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__0_i_1_n_4),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[11]),
        .I3(mode_IBUF),
        .I4(out_u_7[11]),
        .O(NTT_out_u_OBUF[11]));
  OBUF \NTT_out_u_OBUF[12]_inst 
       (.I(NTT_out_u_OBUF[12]),
        .O(NTT_out_u[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[12]_inst_i_1 
       (.I0(BU_0_n_27),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[12]),
        .I3(mode_IBUF),
        .I4(out_u_7[12]),
        .O(NTT_out_u_OBUF[12]));
  OBUF \NTT_out_u_OBUF[13]_inst 
       (.I(NTT_out_u_OBUF[13]),
        .O(NTT_out_u[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[13]_inst_i_1 
       (.I0(BU_0_n_26),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[13]),
        .I3(mode_IBUF),
        .I4(out_u_7[13]),
        .O(NTT_out_u_OBUF[13]));
  OBUF \NTT_out_u_OBUF[14]_inst 
       (.I(NTT_out_u_OBUF[14]),
        .O(NTT_out_u[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[14]_inst_i_1 
       (.I0(BU_0_n_25),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[14]),
        .I3(mode_IBUF),
        .I4(out_u_7[14]),
        .O(NTT_out_u_OBUF[14]));
  OBUF \NTT_out_u_OBUF[15]_inst 
       (.I(NTT_out_u_OBUF[15]),
        .O(NTT_out_u[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[15]_inst_i_1 
       (.I0(BU_0_n_24),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[15]),
        .I3(mode_IBUF),
        .I4(out_u_7[15]),
        .O(NTT_out_u_OBUF[15]));
  OBUF \NTT_out_u_OBUF[16]_inst 
       (.I(NTT_out_u_OBUF[16]),
        .O(NTT_out_u[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[16]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__2_i_1_n_7),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[16]),
        .I3(mode_IBUF),
        .I4(out_u_7[16]),
        .O(NTT_out_u_OBUF[16]));
  OBUF \NTT_out_u_OBUF[17]_inst 
       (.I(NTT_out_u_OBUF[17]),
        .O(NTT_out_u[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[17]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__2_i_1_n_6),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[17]),
        .I3(mode_IBUF),
        .I4(out_u_7[17]),
        .O(NTT_out_u_OBUF[17]));
  OBUF \NTT_out_u_OBUF[18]_inst 
       (.I(NTT_out_u_OBUF[18]),
        .O(NTT_out_u[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[18]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__2_i_1_n_5),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[18]),
        .I3(mode_IBUF),
        .I4(out_u_7[18]),
        .O(NTT_out_u_OBUF[18]));
  OBUF \NTT_out_u_OBUF[19]_inst 
       (.I(NTT_out_u_OBUF[19]),
        .O(NTT_out_u[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[19]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__2_i_1_n_4),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[19]),
        .I3(mode_IBUF),
        .I4(out_u_7[19]),
        .O(NTT_out_u_OBUF[19]));
  OBUF \NTT_out_u_OBUF[1]_inst 
       (.I(NTT_out_u_OBUF[1]),
        .O(NTT_out_u[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[1]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_1_n_6),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[1]),
        .I3(mode_IBUF),
        .I4(out_u_7[1]),
        .O(NTT_out_u_OBUF[1]));
  OBUF \NTT_out_u_OBUF[20]_inst 
       (.I(NTT_out_u_OBUF[20]),
        .O(NTT_out_u[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[20]_inst_i_1 
       (.I0(BU_1_n_50),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[20]),
        .I3(mode_IBUF),
        .I4(out_u_7[20]),
        .O(NTT_out_u_OBUF[20]));
  OBUF \NTT_out_u_OBUF[21]_inst 
       (.I(NTT_out_u_OBUF[21]),
        .O(NTT_out_u[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[21]_inst_i_1 
       (.I0(BU_1_n_49),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[21]),
        .I3(mode_IBUF),
        .I4(out_u_7[21]),
        .O(NTT_out_u_OBUF[21]));
  OBUF \NTT_out_u_OBUF[22]_inst 
       (.I(NTT_out_u_OBUF[22]),
        .O(NTT_out_u[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[22]_inst_i_1 
       (.I0(BU_1_n_48),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[22]),
        .I3(mode_IBUF),
        .I4(out_u_7[22]),
        .O(NTT_out_u_OBUF[22]));
  OBUF \NTT_out_u_OBUF[2]_inst 
       (.I(NTT_out_u_OBUF[2]),
        .O(NTT_out_u[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[2]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_1_n_5),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[2]),
        .I3(mode_IBUF),
        .I4(out_u_7[2]),
        .O(NTT_out_u_OBUF[2]));
  OBUF \NTT_out_u_OBUF[3]_inst 
       (.I(NTT_out_u_OBUF[3]),
        .O(NTT_out_u[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[3]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_1_n_4),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[3]),
        .I3(mode_IBUF),
        .I4(out_u_7[3]),
        .O(NTT_out_u_OBUF[3]));
  OBUF \NTT_out_u_OBUF[4]_inst 
       (.I(NTT_out_u_OBUF[4]),
        .O(NTT_out_u[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[4]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_2_n_7),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[4]),
        .I3(mode_IBUF),
        .I4(out_u_7[4]),
        .O(NTT_out_u_OBUF[4]));
  OBUF \NTT_out_u_OBUF[5]_inst 
       (.I(NTT_out_u_OBUF[5]),
        .O(NTT_out_u[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[5]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_2_n_6),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[5]),
        .I3(mode_IBUF),
        .I4(out_u_7[5]),
        .O(NTT_out_u_OBUF[5]));
  OBUF \NTT_out_u_OBUF[6]_inst 
       (.I(NTT_out_u_OBUF[6]),
        .O(NTT_out_u[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[6]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_2_n_5),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[6]),
        .I3(mode_IBUF),
        .I4(out_u_7[6]),
        .O(NTT_out_u_OBUF[6]));
  OBUF \NTT_out_u_OBUF[7]_inst 
       (.I(NTT_out_u_OBUF[7]),
        .O(NTT_out_u[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[7]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry_i_2_n_4),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[7]),
        .I3(mode_IBUF),
        .I4(out_u_7[7]),
        .O(NTT_out_u_OBUF[7]));
  OBUF \NTT_out_u_OBUF[8]_inst 
       (.I(NTT_out_u_OBUF[8]),
        .O(NTT_out_u[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[8]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__0_i_1_n_7),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[8]),
        .I3(mode_IBUF),
        .I4(out_u_7[8]),
        .O(NTT_out_u_OBUF[8]));
  OBUF \NTT_out_u_OBUF[9]_inst 
       (.I(NTT_out_u_OBUF[9]),
        .O(NTT_out_u[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \NTT_out_u_OBUF[9]_inst_i_1 
       (.I0(a_plus_b_minus_q_carry__0_i_1_n_6),
        .I1(a_plus_b_minus_q[23]),
        .I2(a_plus_b_minus_q[9]),
        .I3(mode_IBUF),
        .I4(out_u_7[9]),
        .O(NTT_out_u_OBUF[9]));
  RU RU_1
       (.CO(out1),
        .DI(RU_1_n_0),
        .\MEM_cnt_reg[0] (RU_1_n_53),
        .\MEM_cnt_reg[0]_0 (RU_1_n_55),
        .\MEM_cnt_reg[0]_1 ({RU_1_n_56,RU_1_n_57,RU_1_n_58}),
        .\MEM_cnt_reg[0]_10 ({RU_1_n_86,RU_1_n_87,RU_1_n_88,RU_1_n_89}),
        .\MEM_cnt_reg[0]_11 ({RU_1_n_90,RU_1_n_91,RU_1_n_92}),
        .\MEM_cnt_reg[0]_12 (dout),
        .\MEM_cnt_reg[0]_13 ({RU_1_n_116,RU_1_n_117}),
        .\MEM_cnt_reg[0]_14 ({RU_1_n_118,RU_1_n_119,RU_1_n_120}),
        .\MEM_cnt_reg[0]_15 ({RU_1_n_121,RU_1_n_122,RU_1_n_123,RU_1_n_124}),
        .\MEM_cnt_reg[0]_16 ({RU_1_n_125,RU_1_n_126}),
        .\MEM_cnt_reg[0]_17 (RU_1_n_127),
        .\MEM_cnt_reg[0]_18 ({RU_1_n_139,RU_1_n_140,RU_1_n_141,RU_1_n_142}),
        .\MEM_cnt_reg[0]_19 ({RU_1_n_143,RU_1_n_144,RU_1_n_145,RU_1_n_146}),
        .\MEM_cnt_reg[0]_2 ({RU_1_n_59,RU_1_n_60,RU_1_n_61,RU_1_n_62}),
        .\MEM_cnt_reg[0]_20 ({RU_1_n_147,RU_1_n_148,RU_1_n_149,RU_1_n_150}),
        .\MEM_cnt_reg[0]_21 ({RU_1_n_151,RU_1_n_152,RU_1_n_153,RU_1_n_154}),
        .\MEM_cnt_reg[0]_3 ({RU_1_n_63,RU_1_n_64,RU_1_n_65,RU_1_n_66}),
        .\MEM_cnt_reg[0]_4 ({RU_1_n_67,RU_1_n_68,RU_1_n_69,RU_1_n_70}),
        .\MEM_cnt_reg[0]_5 (RU_1_n_71),
        .\MEM_cnt_reg[0]_6 ({RU_1_n_72,RU_1_n_73}),
        .\MEM_cnt_reg[0]_7 ({RU_1_n_76,RU_1_n_77,RU_1_n_78,RU_1_n_79}),
        .\MEM_cnt_reg[0]_8 ({RU_1_n_80,RU_1_n_81,RU_1_n_82,RU_1_n_83}),
        .\MEM_cnt_reg[0]_9 ({RU_1_n_84,RU_1_n_85}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF[12:11]),
        .\NTT_in_u[15] ({RU_1_n_130,RU_1_n_131,RU_1_n_132}),
        .\NTT_in_u[19] ({RU_1_n_133,RU_1_n_134,RU_1_n_135,RU_1_n_136}),
        .\NTT_in_u[1] ({RU_1_n_128,RU_1_n_129}),
        .\NTT_in_u[21] ({RU_1_n_137,RU_1_n_138}),
        .\NTT_in_u[2] (RU_1_n_24),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .S(RU_1_n_25),
        .\_inferred__1/i___1_carry__2 (BU_0_n_41),
        .\_inferred__1/i___1_carry__2_0 (BU_1_n_67),
        .\_inferred__1/i___1_carry__2_1 (BU_1_n_70),
        .a_mul_b(MEM_cnt_1),
        .a_plus_b_minus_q({a_plus_b_minus_q_1[23:21],a_plus_b_minus_q_1[19:12],a_plus_b_minus_q_1[2:1]}),
        .a_plus_b_minus_q_carry__0_i_6(mode_IBUF),
        .a_plus_b_minus_q_carry__1_i_1__0(BU_1_n_69),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_1),
        .i___1_carry__0_i_5__0(BU_1_n_73),
        .i___1_carry__0_i_7__0(BU_1_n_74),
        .i___1_carry__1_i_5__0(BU_1_n_71),
        .i___1_carry__1_i_7__0(BU_1_n_72),
        .i___1_carry__4_i_3__0({MEM_d_out_2[22],MEM_d_out_2[13:11],MEM_d_out_2[9],MEM_d_out_2[7],MEM_d_out_2[5],MEM_d_out_2[3:1]}),
        .i___1_carry__4_i_3__0_0(BU_1_n_68),
        .i___1_carry_i_4__0(BU_1_n_76),
        .i___1_carry_i_5__0(BU_1_n_75),
        .i___1_carry_i_6__1(BU_1_n_77),
        .in_d(MEM_d_in_1),
        .in_u_0(in_u_0),
        .out1_carry__0_i_12__0({RU_1_n_74,RU_1_n_75}),
        .out1_carry__0_i_26(out_u_1[12]),
        .out1_carry__1({add_in_1[22:14],add_in_1[12],add_in_1[2:0]}),
        .out1_carry__1_0(MEM_u_out_2),
        .out1_carry__1_1({add_in_1_0[22:14],add_in_1_0[10],add_in_1_0[8],add_in_1_0[6],add_in_1_0[4],add_in_1_0[2:0]}),
        .out1_carry__1_i_15(RU_1_n_52),
        .out1_carry__1_i_18(RU_1_n_51),
        .out1_carry__1_i_19__0(RU_1_n_54),
        .ram_reg_0_63_15_15_i_1({a_plus_b_minus_q_carry__1_i_1__0_n_4,a_plus_b_minus_q_carry__1_i_1__0_n_5,a_plus_b_minus_q_carry__1_i_1__0_n_6,a_plus_b_minus_q_carry__1_i_1__0_n_7}),
        .ram_reg_0_63_19_19_i_1({a_plus_b_minus_q_carry__2_i_1__0_n_4,a_plus_b_minus_q_carry__2_i_1__0_n_5,a_plus_b_minus_q_carry__2_i_1__0_n_6,a_plus_b_minus_q_carry__2_i_1__0_n_7}),
        .ram_reg_0_63_20_20({MEM_u_in_1[20],MEM_u_in_1[11:3],MEM_u_in_1[0]}),
        .ram_reg_0_63_22_22_i_1({BU_0_n_79,BU_0_n_80}),
        .ram_reg_0_63_22_22_i_1_0({out_u_0[22:21],out_u_0[19:12],out_u_0[2:1]}),
        .ram_reg_0_63_2_2_i_1({a_plus_b_minus_q_carry_i_1__0_n_5,a_plus_b_minus_q_carry_i_1__0_n_6}),
        .switch_1(switch_1),
        .switch_reg(in_d_0));
  RU__parameterized0 RU_2
       (.CO(a_plus_b_minus_q_carry__2_i_1__1_n_0),
        .DI({in_u_2[22],RU_3_n_195,RU_3_n_196}),
        .\MEM_cnt_reg[0] ({in_u_1[22],in_u_1[20],in_u_1[18],in_u_1[16:0]}),
        .\MEM_cnt_reg[0]_0 (RU_2_n_35),
        .\MEM_cnt_reg[0]_1 (RU_2_n_60),
        .\MEM_cnt_reg[0]_10 ({RU_2_n_83,RU_2_n_84}),
        .\MEM_cnt_reg[0]_11 ({RU_2_n_89,RU_2_n_90}),
        .\MEM_cnt_reg[0]_12 ({RU_2_n_91,RU_2_n_92}),
        .\MEM_cnt_reg[0]_13 ({RU_2_n_93,RU_2_n_94}),
        .\MEM_cnt_reg[0]_14 (RU_2_n_95),
        .\MEM_cnt_reg[0]_15 (dout_32),
        .\MEM_cnt_reg[0]_2 ({RU_2_n_61,RU_2_n_62}),
        .\MEM_cnt_reg[0]_3 ({RU_2_n_63,RU_2_n_64}),
        .\MEM_cnt_reg[0]_4 (RU_2_n_65),
        .\MEM_cnt_reg[0]_5 ({RU_2_n_70,RU_2_n_71}),
        .\MEM_cnt_reg[0]_6 ({RU_2_n_72,RU_2_n_73}),
        .\MEM_cnt_reg[0]_7 ({RU_2_n_74,RU_2_n_75}),
        .\MEM_cnt_reg[0]_8 ({RU_2_n_76,RU_2_n_77,RU_2_n_78}),
        .\MEM_cnt_reg[0]_9 ({RU_2_n_79,RU_2_n_80,RU_2_n_81,RU_2_n_82}),
        .S({RU_2_n_85,RU_2_n_86,RU_2_n_87,RU_2_n_88}),
        .\_inferred__1/i___1_carry__4 (add_in_1_0[21:14]),
        .\_inferred__1/i___1_carry__4_0 (RU_1_n_55),
        .a_mul_b(MEM_cnt_2),
        .a_mul_b_i_34__0({a_plus_b_minus_q_carry__0_i_1__0_n_5,a_plus_b_minus_q_carry__0_i_1__0_n_6,a_plus_b_minus_q_carry__0_i_1__0_n_7}),
        .a_plus_b_minus_q({a_plus_b_minus_q_1[23],a_plus_b_minus_q_1[12],a_plus_b_minus_q_1[10:4]}),
        .a_plus_b_minus_q_carry__3_i_1__0(MEM_u_out_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_2),
        .i___1_carry__1_i_11({a_plus_b_minus_q_carry_i_2__0_n_4,a_plus_b_minus_q_carry_i_2__0_n_5,a_plus_b_minus_q_carry_i_2__0_n_6,a_plus_b_minus_q_carry_i_2__0_n_7}),
        .i___1_carry__4_i_3__1(MEM_d_out_3[22]),
        .i___1_carry__4_i_3__1_0(BU_2_n_81),
        .in_d(MEM_d_in_2),
        .\ma/a_plus_b_minus_q_carry__3_i_7__1 ({RU_2_n_66,RU_2_n_67,RU_2_n_68,RU_2_n_69}),
        .out1_carry__0_i_20__0(a_plus_b_minus_q_carry__1_i_1__0_n_7),
        .out1_carry__1(mode_IBUF),
        .out1_carry__1_0({MEM_u_out_3[22:14],MEM_u_out_3[10],MEM_u_out_3[8],MEM_u_out_3[6],MEM_u_out_3[4],MEM_u_out_3[2],MEM_u_out_3[0]}),
        .out1_carry__1_1({add_in_1_3[22:14],add_in_1_3[10],add_in_1_3[8],add_in_1_3[6],add_in_1_3[4],add_in_1_3[2],add_in_1_3[0]}),
        .out1_carry__1_i_12__0({RU_2_n_0,RU_2_n_1,RU_2_n_2}),
        .out1_carry__1_i_13__0({RU_2_n_31,RU_2_n_32,RU_2_n_33,RU_2_n_34}),
        .out1_carry__1_i_19__1(RU_2_n_59),
        .out_u_1({out_u_1[12],out_u_1[10:4]}),
        .ram_reg_0_31_11_11_i_1({BU_2_n_32,BU_2_n_33,BU_2_n_34,BU_2_n_35}),
        .ram_reg_0_31_15_15_i_1({BU_2_n_36,BU_2_n_37,BU_2_n_38,BU_2_n_39}),
        .ram_reg_0_31_19_19_i_1({a_plus_b_minus_q_carry__2_i_1__1_n_4,a_plus_b_minus_q_carry__2_i_1__1_n_5,a_plus_b_minus_q_carry__2_i_1__1_n_6,a_plus_b_minus_q_carry__2_i_1__1_n_7}),
        .ram_reg_0_31_20_20({MEM_u_in_2[20],MEM_u_in_2[0]}),
        .ram_reg_0_31_22_22_i_1({a_plus_b_minus_q_4[23:21],a_plus_b_minus_q_4[19:1]}),
        .ram_reg_0_31_22_22_i_1_0({out_u_1[22:21],out_u_1[19:13],out_u_1[11],out_u_1[3:1]}),
        .ram_reg_0_31_3_3_i_1({BU_2_n_24,BU_2_n_25,BU_2_n_26}),
        .ram_reg_0_31_7_7_i_1({BU_2_n_28,BU_2_n_29,BU_2_n_30,BU_2_n_31}),
        .switch_2(switch_2));
  RU__parameterized1 RU_3
       (.CO(out1_6),
        .DI(RU_3_n_22),
        .\MEM_cnt_reg[0] ({in_u_2[22],in_u_2[20],in_u_2[18],in_u_2[16],in_u_2[14:0]}),
        .\MEM_cnt_reg[0]_0 ({RU_3_n_47,RU_3_n_48,RU_3_n_49}),
        .\MEM_cnt_reg[0]_1 ({RU_3_n_80,RU_3_n_81,RU_3_n_82}),
        .\MEM_cnt_reg[0]_10 (RU_3_n_131),
        .\MEM_cnt_reg[0]_11 ({RU_3_n_132,RU_3_n_133}),
        .\MEM_cnt_reg[0]_12 ({RU_3_n_134,RU_3_n_135,RU_3_n_136}),
        .\MEM_cnt_reg[0]_13 (RU_3_n_137),
        .\MEM_cnt_reg[0]_14 (RU_3_n_138),
        .\MEM_cnt_reg[0]_15 (RU_3_n_175),
        .\MEM_cnt_reg[0]_16 (RU_3_n_178),
        .\MEM_cnt_reg[0]_17 (RU_3_n_179),
        .\MEM_cnt_reg[0]_18 (RU_3_n_180),
        .\MEM_cnt_reg[0]_19 ({RU_3_n_182,RU_3_n_183}),
        .\MEM_cnt_reg[0]_2 ({RU_3_n_83,RU_3_n_84}),
        .\MEM_cnt_reg[0]_20 ({RU_3_n_184,RU_3_n_185}),
        .\MEM_cnt_reg[0]_21 ({RU_3_n_186,RU_3_n_187}),
        .\MEM_cnt_reg[0]_22 ({RU_3_n_188,RU_3_n_189,RU_3_n_190}),
        .\MEM_cnt_reg[0]_23 ({RU_3_n_191,RU_3_n_192,RU_3_n_193,RU_3_n_194}),
        .\MEM_cnt_reg[0]_24 ({RU_3_n_195,RU_3_n_196}),
        .\MEM_cnt_reg[0]_25 (RU_3_n_197),
        .\MEM_cnt_reg[0]_26 (RU_3_n_220),
        .\MEM_cnt_reg[0]_27 ({RU_3_n_223,RU_3_n_224,RU_3_n_225}),
        .\MEM_cnt_reg[0]_28 ({RU_3_n_226,RU_3_n_227}),
        .\MEM_cnt_reg[0]_29 ({RU_3_n_228,RU_3_n_229}),
        .\MEM_cnt_reg[0]_3 ({RU_3_n_85,RU_3_n_86}),
        .\MEM_cnt_reg[0]_4 ({RU_3_n_94,RU_3_n_95,RU_3_n_96,RU_3_n_97}),
        .\MEM_cnt_reg[0]_5 ({RU_3_n_98,RU_3_n_99,RU_3_n_100,RU_3_n_101}),
        .\MEM_cnt_reg[0]_6 ({RU_3_n_102,RU_3_n_103}),
        .\MEM_cnt_reg[0]_7 ({RU_3_n_104,RU_3_n_105}),
        .\MEM_cnt_reg[0]_8 ({dout_34[22],dout_34[0]}),
        .\MEM_cnt_reg[0]_9 (RU_3_n_130),
        .MEM_d_out_4({MEM_d_out_4[11],MEM_d_out_4[3]}),
        .O({RU_3_n_163,RU_3_n_164,RU_3_n_165,RU_3_n_166}),
        .Q(MEM_cnt_3),
        .S({RU_3_n_50,RU_3_n_51,RU_3_n_52,RU_3_n_53}),
        .\_inferred__1/i___1_carry__2 (BU_2_n_83),
        .\_inferred__1/i___1_carry__2_0 (MEM_d_out_4[12]),
        .\_inferred__1/i___1_carry__2_1 (BU_3_n_67),
        .\_inferred__1/i___1_carry__4 ({add_in_1_3[21:13],add_in_1_3[10],add_in_1_3[8],add_in_1_3[6],add_in_1_3[4],add_in_1_3[2:0]}),
        .\_inferred__1/i___1_carry__4_0 (RU_2_n_60),
        .a_mul_b(mode_IBUF),
        .a_mul_b_0({a_plus_b_minus_q_4[23],a_plus_b_minus_q_4[15],a_plus_b_minus_q_4[13:12],a_plus_b_minus_q_4[9],a_plus_b_minus_q_4[6],a_plus_b_minus_q_4[4]}),
        .a_mul_b_1({dout_35[11],dout_35[3]}),
        .a_mul_b_2(BU_2_n_27),
        .a_mul_b__0(sub_out_9),
        .a_mul_b_i_32__0({BU_2_n_36,BU_2_n_38,BU_2_n_39}),
        .a_mul_b_i_36__0({BU_2_n_29,BU_2_n_31}),
        .a_plus_b_minus_q(a_plus_b_minus_q_8),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_12[23]),
        .a_plus_b_minus_q_carry({RU_4_n_164,RU_4_n_165}),
        .a_plus_b_minus_q_carry_0({RU_4_n_201,RU_4_n_202}),
        .a_plus_b_minus_q_carry__0({RU_4_n_166,RU_4_n_167}),
        .a_plus_b_minus_q_carry__0_0(RU_4_n_203),
        .a_plus_b_minus_q_carry__0_i_1__2({RU_3_n_151,RU_3_n_152,RU_3_n_153,RU_3_n_154}),
        .a_plus_b_minus_q_carry__1({RU_4_n_168,RU_4_n_169,RU_4_n_170}),
        .a_plus_b_minus_q_carry__1_0({RU_4_n_91,RU_4_n_92}),
        .a_plus_b_minus_q_carry__1_i_1__2({RU_3_n_139,RU_3_n_140,RU_3_n_141,RU_3_n_142}),
        .a_plus_b_minus_q_carry__2({RU_4_n_171,RU_4_n_172,RU_4_n_173,RU_4_n_174}),
        .a_plus_b_minus_q_carry__3({RU_4_n_175,RU_4_n_176}),
        .a_plus_b_minus_q_carry__3_0(RU_4_n_93),
        .a_plus_b_minus_q_carry__3_i_1__1(MEM_u_out_2),
        .a_plus_b_minus_q_carry_i_2__2({RU_3_n_159,RU_3_n_160,RU_3_n_161,RU_3_n_162}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_3),
        .i___1_carry__0_i_5__1(BU_2_n_86),
        .i___1_carry__0_i_7__1(BU_2_n_87),
        .i___1_carry__1_i_5__1(BU_2_n_84),
        .i___1_carry__1_i_5__2(BU_3_n_69),
        .i___1_carry__1_i_7__1(BU_2_n_85),
        .i___1_carry__1_i_9(BU_2_n_34),
        .i___1_carry__2_i_6__1(BU_2_n_82),
        .i___1_carry_i_4__1(BU_2_n_89),
        .i___1_carry_i_4__2(BU_3_n_74),
        .i___1_carry_i_5__1(BU_2_n_88),
        .i___1_carry_i_6__2(BU_2_n_90),
        .in_d(MEM_d_in_3),
        .in_u_3({in_u_3[22],in_u_3[12:11],in_u_3[9],in_u_3[7],in_u_3[5],in_u_3[3],in_u_3[1]}),
        .\ma/a_plus_b_minus_q_carry__0_i_13__1 ({RU_3_n_147,RU_3_n_148,RU_3_n_149,RU_3_n_150}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__1 ({RU_3_n_143,RU_3_n_144,RU_3_n_145,RU_3_n_146}),
        .\ma/a_plus_b_minus_q_carry__2_i_9__2 ({RU_3_n_171,RU_3_n_172,RU_3_n_173,RU_3_n_174}),
        .\ma/a_plus_b_minus_q_carry__3_i_7__2 ({RU_3_n_167,RU_3_n_168,RU_3_n_169,RU_3_n_170}),
        .\ma/a_plus_b_minus_q_carry_i_22__1 ({RU_3_n_155,RU_3_n_156,RU_3_n_157,RU_3_n_158}),
        .mode(mul_in_0_33),
        .mul_in_0({mul_in_0[11],mul_in_0[3]}),
        .out1_carry__0_i_9__1({RU_3_n_91,RU_3_n_92,RU_3_n_93}),
        .out1_carry__1({MEM_u_out_4[22:14],MEM_u_out_4[12:10],MEM_u_out_4[8],MEM_u_out_4[6],MEM_u_out_4[4:2],MEM_u_out_4[0]}),
        .out1_carry__1_0({add_in_1_7[22:14],add_in_1_7[10],add_in_1_7[8],add_in_1_7[6],add_in_1_7[4],add_in_1_7[2],add_in_1_7[0]}),
        .out1_carry__1_i_12__1({RU_3_n_0,RU_3_n_1,RU_3_n_2}),
        .out1_carry__1_i_13__1({RU_3_n_87,RU_3_n_88,RU_3_n_89,RU_3_n_90}),
        .out1_carry_i_18__3(RU_4_n_152),
        .out1_carry_i_25__0({RU_4_n_162,RU_4_n_163}),
        .out1_carry_i_25__0_0({RU_4_n_199,RU_4_n_200}),
        .out_u_2({out_u_2[15],out_u_2[13:12],out_u_2[9],out_u_2[6],out_u_2[4]}),
        .out_u_3(out_u_3),
        .out_u_4({out_u_4[11],out_u_4[3]}),
        .ram_reg_0_15_22_22_i_1({out_u_2[22:16],out_u_2[14],out_u_2[11:10],out_u_2[8:7],out_u_2[5],out_u_2[3:1]}),
        .sub_out({sub_out_13[11],sub_out_13[3]}),
        .switch_3(switch_3),
        .switch_4(switch_4),
        .switch_reg(RU_3_n_23),
        .switch_reg_0({MEM_d_out_3[21:13],MEM_d_out_3[11:1]}),
        .switch_reg_1(RU_3_n_181));
  RU__parameterized2 RU_4
       (.CO(out1_10),
        .DI(RU_4_n_23),
        .MEM_cnt_4(MEM_cnt_4),
        .\MEM_cnt_reg[0] ({in_u_3[22],in_u_3[20],in_u_3[18],in_u_3[16],in_u_3[14:0]}),
        .\MEM_cnt_reg[0]_0 ({RU_4_n_48,RU_4_n_49}),
        .\MEM_cnt_reg[0]_1 ({RU_4_n_73,RU_4_n_74}),
        .\MEM_cnt_reg[0]_10 (RU_4_n_119),
        .\MEM_cnt_reg[0]_11 ({RU_4_n_120,RU_4_n_121}),
        .\MEM_cnt_reg[0]_12 ({RU_4_n_122,RU_4_n_123}),
        .\MEM_cnt_reg[0]_13 (RU_4_n_124),
        .\MEM_cnt_reg[0]_14 ({RU_4_n_162,RU_4_n_163}),
        .\MEM_cnt_reg[0]_15 ({RU_4_n_164,RU_4_n_165}),
        .\MEM_cnt_reg[0]_16 ({RU_4_n_166,RU_4_n_167}),
        .\MEM_cnt_reg[0]_17 ({RU_4_n_168,RU_4_n_169,RU_4_n_170}),
        .\MEM_cnt_reg[0]_18 ({RU_4_n_171,RU_4_n_172,RU_4_n_173,RU_4_n_174}),
        .\MEM_cnt_reg[0]_19 ({RU_4_n_175,RU_4_n_176}),
        .\MEM_cnt_reg[0]_2 (RU_4_n_75),
        .\MEM_cnt_reg[0]_20 (RU_4_n_177),
        .\MEM_cnt_reg[0]_21 ({RU_4_n_199,RU_4_n_200}),
        .\MEM_cnt_reg[0]_22 ({RU_4_n_201,RU_4_n_202}),
        .\MEM_cnt_reg[0]_23 (RU_4_n_203),
        .\MEM_cnt_reg[0]_3 ({RU_4_n_82,RU_4_n_83}),
        .\MEM_cnt_reg[0]_4 ({RU_4_n_84,RU_4_n_85,RU_4_n_86}),
        .\MEM_cnt_reg[0]_5 ({RU_4_n_87,RU_4_n_88,RU_4_n_89}),
        .\MEM_cnt_reg[0]_6 (RU_4_n_90),
        .\MEM_cnt_reg[0]_7 ({RU_4_n_91,RU_4_n_92}),
        .\MEM_cnt_reg[0]_8 (RU_4_n_93),
        .\MEM_cnt_reg[0]_9 ({dout_35[11],dout_35[3],dout_35[0]}),
        .MEM_d_out_4({MEM_d_out_4[22:12],MEM_d_out_4[10:4],MEM_d_out_4[2:1]}),
        .MEM_d_out_5(MEM_d_out_5[7]),
        .O({RU_4_n_149,RU_4_n_150,RU_4_n_151,RU_4_n_152}),
        .S({RU_4_n_50,RU_4_n_51,RU_4_n_52}),
        .\_inferred__1/i___1_carry__2 (BU_3_n_68),
        .\_inferred__1/i___1_carry__4 ({add_in_1_7[21:13],add_in_1_7[10],add_in_1_7[8],add_in_1_7[6],add_in_1_7[4],add_in_1_7[1:0]}),
        .a_mul_b(mode_IBUF),
        .a_mul_b_0(RU_3_n_166),
        .a_plus_b_minus_q(a_plus_b_minus_q_12),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_16[23]),
        .a_plus_b_minus_q_1(a_plus_b_minus_q_8[23]),
        .a_plus_b_minus_q_carry({RU_5_n_194,RU_5_n_195}),
        .a_plus_b_minus_q_carry_0({RU_5_n_234,RU_5_n_235,RU_5_n_236}),
        .a_plus_b_minus_q_carry_1({RU_5_n_196,RU_5_n_197}),
        .a_plus_b_minus_q_carry_2(RU_5_n_237),
        .a_plus_b_minus_q_carry__0({RU_5_n_198,RU_5_n_199}),
        .a_plus_b_minus_q_carry__0_0({RU_5_n_238,RU_5_n_239}),
        .a_plus_b_minus_q_carry__0_i_1__3({RU_4_n_137,RU_4_n_138,RU_4_n_139,RU_4_n_140}),
        .a_plus_b_minus_q_carry__1({RU_5_n_200,RU_5_n_201,RU_5_n_202}),
        .a_plus_b_minus_q_carry__1_0({RU_5_n_100,RU_5_n_101}),
        .a_plus_b_minus_q_carry__1_i_1__3({RU_4_n_125,RU_4_n_126,RU_4_n_127,RU_4_n_128}),
        .a_plus_b_minus_q_carry__2({RU_5_n_203,RU_5_n_204,RU_5_n_205,RU_5_n_206}),
        .a_plus_b_minus_q_carry__3({RU_5_n_207,RU_5_n_208}),
        .a_plus_b_minus_q_carry__3_0(RU_5_n_102),
        .a_plus_b_minus_q_carry__3_i_1__2(MEM_u_out_3),
        .a_plus_b_minus_q_carry_i_2__3({RU_4_n_145,RU_4_n_146,RU_4_n_147,RU_4_n_148}),
        .a_plus_b_minus_q_carry_i_2__3_0(BU_4_n_69),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_4),
        .i___1_carry__0_i_5__2(BU_3_n_71),
        .i___1_carry__0_i_7__2(BU_3_n_72),
        .i___1_carry__1_i_7__2(BU_3_n_70),
        .i___1_carry__2_i_6__2(BU_3_n_67),
        .i___1_carry__4_i_3__2(BU_3_n_66),
        .i___1_carry_i_5__2(BU_3_n_73),
        .i___1_carry_i_6__3(BU_3_n_75),
        .in_d(MEM_d_in_4),
        .in_u_4({in_u_4[22],in_u_4[12:11],in_u_4[9],in_u_4[7],in_u_4[5],in_u_4[3],in_u_4[1]}),
        .\ma/a_plus_b_minus_q_carry__0_i_13__2 ({RU_4_n_133,RU_4_n_134,RU_4_n_135,RU_4_n_136}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__2 ({RU_4_n_129,RU_4_n_130,RU_4_n_131,RU_4_n_132}),
        .\ma/a_plus_b_minus_q_carry__2_i_9__3 ({RU_4_n_157,RU_4_n_158,RU_4_n_159,RU_4_n_160}),
        .\ma/a_plus_b_minus_q_carry__3_i_7__3 ({RU_4_n_153,RU_4_n_154,RU_4_n_155,RU_4_n_156}),
        .\ma/a_plus_b_minus_q_carry_i_22__2 ({RU_4_n_141,RU_4_n_142,RU_4_n_143,RU_4_n_144}),
        .mul_in_0({mul_in_0[22:12],mul_in_0[10:4],mul_in_0[2:0]}),
        .out1_carry__0_i_9__2({RU_4_n_80,RU_4_n_81}),
        .out1_carry__1({MEM_u_out_5[22:14],MEM_u_out_5[10],MEM_u_out_5[8:6],MEM_u_out_5[4],MEM_u_out_5[2],MEM_u_out_5[0]}),
        .out1_carry__1_0({add_in_1_11[22:14],add_in_1_11[10],add_in_1_11[8],add_in_1_11[6],add_in_1_11[4],add_in_1_11[2],add_in_1_11[0]}),
        .out1_carry__1_i_12__2({RU_4_n_0,RU_4_n_1,RU_4_n_2}),
        .out1_carry__1_i_13__2({RU_4_n_76,RU_4_n_77,RU_4_n_78,RU_4_n_79}),
        .out1_carry__1_i_19__2(RU_4_n_22),
        .out1_carry_i_18__4(RU_5_n_170),
        .out_u_3(out_u_3),
        .out_u_4(out_u_4),
        .sub_out({sub_out_13[22:12],sub_out_13[10:4],sub_out_13[2:0]}),
        .switch_4(switch_4),
        .switch_5(switch_5),
        .switch_reg(RU_4_n_24),
        .switch_reg_0(RU_4_n_161));
  RU__parameterized3 RU_5
       (.CO(out1_14),
        .DI(RU_5_n_23),
        .MEM_cnt_5(MEM_cnt_5),
        .\MEM_cnt_reg[0] ({in_u_4[22],in_u_4[20],in_u_4[18],in_u_4[16],in_u_4[14:0]}),
        .\MEM_cnt_reg[0]_0 ({RU_5_n_48,RU_5_n_49,RU_5_n_50}),
        .\MEM_cnt_reg[0]_1 ({RU_5_n_76,RU_5_n_77,RU_5_n_78}),
        .\MEM_cnt_reg[0]_10 (RU_5_n_126),
        .\MEM_cnt_reg[0]_11 ({RU_5_n_127,RU_5_n_128,RU_5_n_129}),
        .\MEM_cnt_reg[0]_12 ({RU_5_n_130,RU_5_n_131,RU_5_n_132,RU_5_n_133}),
        .\MEM_cnt_reg[0]_13 ({RU_5_n_134,RU_5_n_135,RU_5_n_136,RU_5_n_137}),
        .\MEM_cnt_reg[0]_14 ({RU_5_n_138,RU_5_n_139,RU_5_n_140,RU_5_n_141}),
        .\MEM_cnt_reg[0]_15 (RU_5_n_142),
        .\MEM_cnt_reg[0]_16 ({RU_5_n_179,RU_5_n_180}),
        .\MEM_cnt_reg[0]_17 ({RU_5_n_183,RU_5_n_184,RU_5_n_185,RU_5_n_186}),
        .\MEM_cnt_reg[0]_18 ({RU_5_n_187,RU_5_n_188,RU_5_n_189,RU_5_n_190}),
        .\MEM_cnt_reg[0]_19 ({RU_5_n_191,RU_5_n_192}),
        .\MEM_cnt_reg[0]_2 ({RU_5_n_79,RU_5_n_80}),
        .\MEM_cnt_reg[0]_20 ({RU_5_n_194,RU_5_n_195}),
        .\MEM_cnt_reg[0]_21 ({RU_5_n_196,RU_5_n_197}),
        .\MEM_cnt_reg[0]_22 ({RU_5_n_198,RU_5_n_199}),
        .\MEM_cnt_reg[0]_23 ({RU_5_n_200,RU_5_n_201,RU_5_n_202}),
        .\MEM_cnt_reg[0]_24 ({RU_5_n_203,RU_5_n_204,RU_5_n_205,RU_5_n_206}),
        .\MEM_cnt_reg[0]_25 ({RU_5_n_207,RU_5_n_208}),
        .\MEM_cnt_reg[0]_26 (RU_5_n_209),
        .\MEM_cnt_reg[0]_27 (RU_5_n_233),
        .\MEM_cnt_reg[0]_28 ({RU_5_n_234,RU_5_n_235,RU_5_n_236}),
        .\MEM_cnt_reg[0]_29 (RU_5_n_237),
        .\MEM_cnt_reg[0]_3 ({RU_5_n_81,RU_5_n_82}),
        .\MEM_cnt_reg[0]_30 ({RU_5_n_238,RU_5_n_239}),
        .\MEM_cnt_reg[0]_4 ({RU_5_n_90,RU_5_n_91,RU_5_n_92,RU_5_n_93}),
        .\MEM_cnt_reg[0]_5 ({RU_5_n_94,RU_5_n_95,RU_5_n_96,RU_5_n_97}),
        .\MEM_cnt_reg[0]_6 ({RU_5_n_98,RU_5_n_99}),
        .\MEM_cnt_reg[0]_7 ({RU_5_n_100,RU_5_n_101}),
        .\MEM_cnt_reg[0]_8 (RU_5_n_102),
        .\MEM_cnt_reg[0]_9 (dout_37),
        .O({RU_5_n_167,RU_5_n_168,RU_5_n_169,RU_5_n_170}),
        .S({RU_5_n_51,RU_5_n_52,RU_5_n_53,RU_5_n_54}),
        .\_inferred__1/i___1_carry__2 (BU_4_n_66),
        .\_inferred__1/i___1_carry__2_0 ({MEM_d_out_6[13:11],MEM_d_out_6[9],MEM_d_out_6[7],MEM_d_out_6[5],MEM_d_out_6[3:1]}),
        .\_inferred__1/i___1_carry__2_1 (out1_18),
        .\_inferred__1/i___1_carry__2_2 (BU_5_n_63),
        .\_inferred__1/i___1_carry__2_3 (BU_5_n_66),
        .\_inferred__1/i___1_carry__4 ({add_in_1_11[21:13],add_in_1_11[10],add_in_1_11[8],add_in_1_11[6],add_in_1_11[4],add_in_1_11[2:0]}),
        .a_mul_b(mode_IBUF),
        .a_mul_b_0(RU_4_n_152),
        .a_plus_b_minus_q(a_plus_b_minus_q_16),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_20[23]),
        .a_plus_b_minus_q_1(a_plus_b_minus_q_12[23]),
        .a_plus_b_minus_q_carry({RU_6_n_93,RU_6_n_94}),
        .a_plus_b_minus_q_carry_0({RU_6_n_95,RU_6_n_96}),
        .a_plus_b_minus_q_carry__0({RU_6_n_97,RU_6_n_98}),
        .a_plus_b_minus_q_carry__0_i_1__4({RU_5_n_155,RU_5_n_156,RU_5_n_157,RU_5_n_158}),
        .a_plus_b_minus_q_carry__1({RU_6_n_99,RU_6_n_100,RU_6_n_101}),
        .a_plus_b_minus_q_carry__1_i_1__4({RU_5_n_143,RU_5_n_144,RU_5_n_145,RU_5_n_146}),
        .a_plus_b_minus_q_carry__1_i_1__4_0(BU_5_n_65),
        .a_plus_b_minus_q_carry__2({RU_6_n_102,RU_6_n_103,RU_6_n_104,RU_6_n_105}),
        .a_plus_b_minus_q_carry__3({RU_6_n_106,RU_6_n_107}),
        .a_plus_b_minus_q_carry__3_0(RU_6_n_52),
        .a_plus_b_minus_q_carry__3_i_1__3(MEM_u_out_4),
        .a_plus_b_minus_q_carry_i_2__4({RU_5_n_163,RU_5_n_164,RU_5_n_165,RU_5_n_166}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_5),
        .i___1_carry__0_i_5__3(BU_4_n_69),
        .i___1_carry__0_i_5__4(BU_5_n_69),
        .i___1_carry__0_i_7__3(BU_4_n_70),
        .i___1_carry__0_i_7__4(BU_5_n_70),
        .i___1_carry__1_i_5__3(BU_4_n_67),
        .i___1_carry__1_i_5__4(BU_5_n_67),
        .i___1_carry__1_i_7__3(BU_4_n_68),
        .i___1_carry__1_i_7__4(BU_5_n_68),
        .i___1_carry__2_i_6__3(BU_4_n_65),
        .i___1_carry__4_i_3__3(BU_4_n_64),
        .i___1_carry_i_4__3(BU_4_n_72),
        .i___1_carry_i_4__4(BU_5_n_72),
        .i___1_carry_i_5__3(BU_4_n_71),
        .i___1_carry_i_5__4(BU_5_n_71),
        .i___1_carry_i_6__4(BU_4_n_73),
        .i___1_carry_i_6__5(BU_5_n_73),
        .in_d(MEM_d_in_5),
        .in_u_5({in_u_5[22],in_u_5[12:11],in_u_5[9],in_u_5[7],in_u_5[5],in_u_5[3],in_u_5[1]}),
        .\ma/a_plus_b_minus_q_carry__0_i_13__3 ({RU_5_n_151,RU_5_n_152,RU_5_n_153,RU_5_n_154}),
        .\ma/a_plus_b_minus_q_carry__1_i_13__3 ({RU_5_n_147,RU_5_n_148,RU_5_n_149,RU_5_n_150}),
        .\ma/a_plus_b_minus_q_carry__2_i_9__4 ({RU_5_n_175,RU_5_n_176,RU_5_n_177,RU_5_n_178}),
        .\ma/a_plus_b_minus_q_carry__3_i_7__4 ({RU_5_n_171,RU_5_n_172,RU_5_n_173,RU_5_n_174}),
        .\ma/a_plus_b_minus_q_carry_i_22__3 ({RU_5_n_159,RU_5_n_160,RU_5_n_161,RU_5_n_162}),
        .mul_in_0(mul_in_0_36),
        .out1_carry__0_i_12__4({RU_5_n_181,RU_5_n_182}),
        .out1_carry__0_i_9__3({RU_5_n_87,RU_5_n_88,RU_5_n_89}),
        .out1_carry__1(MEM_u_out_6),
        .out1_carry__1_0({add_in_1_15[22:14],add_in_1_15[10],add_in_1_15[8],add_in_1_15[6],add_in_1_15[4],add_in_1_15[2:0]}),
        .out1_carry__1_i_12__3({RU_5_n_0,RU_5_n_1,RU_5_n_2}),
        .out1_carry__1_i_13__3({RU_5_n_83,RU_5_n_84,RU_5_n_85,RU_5_n_86}),
        .out1_carry__1_i_19__3(RU_5_n_22),
        .out1_carry_i_18__5(BU_6_n_29),
        .out_u_4(out_u_4),
        .out_u_5(out_u_5),
        .sub_out(sub_out_17),
        .switch_5(switch_5),
        .switch_6(switch_6),
        .switch_reg(RU_5_n_24),
        .switch_reg_0({MEM_d_out_5[22:13],MEM_d_out_5[11:1]}),
        .switch_reg_1(RU_5_n_193));
  RU__parameterized4 RU_6
       (.B(mul_in_0_38),
        .DI({RU_7_n_244,RU_7_n_245,RU_7_n_246,in_u_6[12]}),
        .MEM_cnt_6(MEM_cnt_6),
        .\MEM_cnt_reg[0] ({in_u_5[22],in_u_5[20],in_u_5[18],in_u_5[16:0]}),
        .\MEM_cnt_reg[0]_0 (MEM_u_out_6),
        .\MEM_cnt_reg[0]_1 (RU_6_n_52),
        .\MEM_cnt_reg[0]_2 (dout_39),
        .\MEM_cnt_reg[0]_3 ({RU_6_n_93,RU_6_n_94}),
        .\MEM_cnt_reg[0]_4 ({RU_6_n_95,RU_6_n_96}),
        .\MEM_cnt_reg[0]_5 ({RU_6_n_97,RU_6_n_98}),
        .\MEM_cnt_reg[0]_6 ({RU_6_n_99,RU_6_n_100,RU_6_n_101}),
        .\MEM_cnt_reg[0]_7 ({RU_6_n_102,RU_6_n_103,RU_6_n_104,RU_6_n_105}),
        .\MEM_cnt_reg[0]_8 ({RU_6_n_106,RU_6_n_107}),
        .MEM_d_out_6(MEM_d_out_6[22]),
        .MEM_u_out_7({MEM_u_out_7[22:14],MEM_u_out_7[10],MEM_u_out_7[8],MEM_u_out_7[6],MEM_u_out_7[4],MEM_u_out_7[2],MEM_u_out_7[0]}),
        .O({BU_6_n_26,BU_6_n_27,BU_6_n_28}),
        .S({RU_7_n_100,RU_7_n_101}),
        .\_inferred__1/i___1_carry__4 (add_in_1_15[21:14]),
        .a_mul_b__0(mode_IBUF),
        .a_mul_b__0_0(sub_out_21[22]),
        .a_plus_b_minus_q(a_plus_b_minus_q_20),
        .a_plus_b_minus_q_carry__1(BU_6_n_106),
        .a_plus_b_minus_q_carry__2({RU_7_n_247,RU_7_n_248,RU_7_n_249,RU_7_n_250}),
        .a_plus_b_minus_q_carry__3({in_u_6[22],RU_7_n_251,RU_7_n_252}),
        .a_plus_b_minus_q_carry__3_0(RU_7_n_102),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .dout(MEM_u_out_5),
        .i___1_carry__4_i_3__4(BU_5_n_64),
        .in_d(MEM_d_in_6),
        .out1_carry__1({add_in_1_19[22:14],add_in_1_19[10],add_in_1_19[8],add_in_1_19[6],add_in_1_19[4],add_in_1_19[2],add_in_1_19[0]}),
        .out1_carry__1_i_12__4({RU_6_n_0,RU_6_n_1,RU_6_n_2}),
        .out1_carry__1_i_13__4({RU_6_n_24,RU_6_n_25,RU_6_n_26,RU_6_n_27}),
        .out1_carry__1_i_19__4(RU_6_n_23),
        .out_u_5(out_u_5),
        .out_u_6(out_u_6[22]),
        .\ram_reg[0] (RU_6_n_113),
        .\ram_reg[10] ({RU_6_n_76,RU_6_n_77}),
        .\ram_reg[10]_0 ({RU_6_n_109,RU_6_n_110}),
        .\ram_reg[15] ({RU_6_n_81,RU_6_n_82,RU_6_n_83,RU_6_n_84}),
        .\ram_reg[19] ({RU_6_n_85,RU_6_n_86,RU_6_n_87,RU_6_n_88}),
        .\ram_reg[22] (RU_6_n_75),
        .\ram_reg[22]_0 ({RU_6_n_89,RU_6_n_90,RU_6_n_91,RU_6_n_92}),
        .\ram_reg[2] (RU_6_n_80),
        .\ram_reg[6] ({RU_6_n_78,RU_6_n_79}),
        .\ram_reg[6]_0 ({RU_6_n_111,RU_6_n_112}),
        .ram_reg_0_1_0_0(MEM_u_in_6),
        .ram_reg_0_1_11_11_i_1({BU_6_n_34,BU_6_n_35,BU_6_n_36,BU_6_n_37}),
        .ram_reg_0_1_7_7_i_1({BU_6_n_30,BU_6_n_31,BU_6_n_32,BU_6_n_33}),
        .switch_6(switch_6));
  RU__parameterized5 RU_7
       (.CO(out1_22),
        .DI(RU_7_n_23),
        .MEM_d_in_7(MEM_d_in_7),
        .MEM_u_out_7(MEM_u_out_7),
        .NTT_in_d_IBUF({NTT_in_d_IBUF[11:3],NTT_in_d_IBUF[0]}),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .\NTT_out_u_OBUF[0]_inst_i_1 ({BU_7_n_131,BU_7_n_132}),
        .O({RU_7_n_199,RU_7_n_200,RU_7_n_201,RU_7_n_202}),
        .S({RU_7_n_51,RU_7_n_52,RU_7_n_53,RU_7_n_54}),
        .\_inferred__1/i___1_carry__2 (BU_6_n_76),
        .\_inferred__1/i___1_carry__2_0 (BU_7_n_74),
        .\_inferred__1/i___1_carry__4 ({add_in_1_19[21:13],add_in_1_19[10],add_in_1_19[8],add_in_1_19[6],add_in_1_19[4],add_in_1_19[2:0]}),
        .a_mul_b(BU_6_n_29),
        .a_mul_b__0(mode_IBUF),
        .a_plus_b_minus_q(a_plus_b_minus_q_24),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_20[23]),
        .a_plus_b_minus_q_carry({BU_7_n_127,BU_7_n_128,BU_7_n_129,BU_7_n_130}),
        .a_plus_b_minus_q_carry__0({BU_7_n_123,BU_7_n_124,BU_7_n_125,BU_7_n_126}),
        .a_plus_b_minus_q_carry__0_i_1__6({RU_7_n_187,RU_7_n_188,RU_7_n_189,RU_7_n_190}),
        .a_plus_b_minus_q_carry__1(BU_7_n_98),
        .a_plus_b_minus_q_carry__1_i_1__6({RU_7_n_175,RU_7_n_176,RU_7_n_177,RU_7_n_178}),
        .a_plus_b_minus_q_carry__3(BU_7_n_99),
        .a_plus_b_minus_q_carry__3_i_1__5(MEM_u_out_6),
        .a_plus_b_minus_q_carry_i_2__6({RU_7_n_195,RU_7_n_196,RU_7_n_197,RU_7_n_198}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__0_i_5__5(BU_6_n_79),
        .i___1_carry__0_i_7__5(BU_6_n_80),
        .i___1_carry__1_i_5__5(BU_6_n_77),
        .i___1_carry__1_i_7__5(BU_6_n_78),
        .i___1_carry__2_i_6__5(BU_6_n_75),
        .i___1_carry__4_i_3__5(BU_6_n_74),
        .i___1_carry_i_4__5(BU_6_n_82),
        .i___1_carry_i_5__5(BU_6_n_81),
        .i___1_carry_i_6__6(BU_6_n_83),
        .in_u_7(in_u_7),
        .mode(RU_7_n_236),
        .mul_in_0(mul_in_0_40),
        .out1_carry(BU_7_n_75),
        .out1_carry__1({add_in_1_23[22:14],add_in_1_23[12],add_in_1_23[2:0]}),
        .out_u_6(out_u_6),
        .out_u_7(out_u_7),
        .\ram_reg[10] ({RU_7_n_90,RU_7_n_91,RU_7_n_92,RU_7_n_93}),
        .\ram_reg[10]_0 ({RU_7_n_242,RU_7_n_243}),
        .\ram_reg[11] ({in_d_7[11:3],in_d_7[0]}),
        .\ram_reg[11]_0 ({RU_7_n_183,RU_7_n_184,RU_7_n_185,RU_7_n_186}),
        .\ram_reg[11]_1 ({RU_7_n_259,RU_7_n_260}),
        .\ram_reg[12] (RU_7_n_24),
        .\ram_reg[12]_0 ({RU_7_n_48,RU_7_n_49,RU_7_n_50}),
        .\ram_reg[12]_1 ({RU_7_n_87,RU_7_n_88,RU_7_n_89}),
        .\ram_reg[13] ({RU_7_n_100,RU_7_n_101}),
        .\ram_reg[14] ({RU_7_n_76,RU_7_n_77,RU_7_n_78}),
        .\ram_reg[15] ({RU_7_n_179,RU_7_n_180,RU_7_n_181,RU_7_n_182}),
        .\ram_reg[15]_0 ({RU_7_n_244,RU_7_n_245,RU_7_n_246}),
        .\ram_reg[16] (RU_7_n_235),
        .\ram_reg[17] ({RU_7_n_83,RU_7_n_84,RU_7_n_85,RU_7_n_86}),
        .\ram_reg[18] (RU_7_n_234),
        .\ram_reg[19] ({RU_7_n_207,RU_7_n_208,RU_7_n_209,RU_7_n_210}),
        .\ram_reg[19]_0 ({RU_7_n_247,RU_7_n_248,RU_7_n_249,RU_7_n_250}),
        .\ram_reg[1] (RU_7_n_253),
        .\ram_reg[20] ({RU_7_n_0,RU_7_n_1,RU_7_n_2}),
        .\ram_reg[21] ({RU_7_n_251,RU_7_n_252}),
        .\ram_reg[22] ({in_u_6[22],in_u_6[20],in_u_6[18],in_u_6[16],in_u_6[14:0]}),
        .\ram_reg[22]_0 (RU_7_n_22),
        .\ram_reg[22]_1 ({MEM_d_out_7[22:13],MEM_d_out_7[11:1]}),
        .\ram_reg[22]_2 (RU_7_n_102),
        .\ram_reg[22]_3 ({ram[22:12],ram[2:0]}),
        .\ram_reg[22]_4 (RU_7_n_139),
        .\ram_reg[22]_5 ({RU_7_n_203,RU_7_n_204,RU_7_n_205,RU_7_n_206}),
        .\ram_reg[2] ({RU_7_n_98,RU_7_n_99}),
        .\ram_reg[2]_0 (RU_7_n_140),
        .\ram_reg[2]_1 (RU_7_n_174),
        .\ram_reg[2]_2 (RU_7_n_237),
        .\ram_reg[2]_3 ({RU_7_n_238,RU_7_n_239}),
        .\ram_reg[3] ({RU_7_n_254,RU_7_n_255,RU_7_n_256}),
        .\ram_reg[5] ({RU_7_n_81,RU_7_n_82}),
        .\ram_reg[6] ({RU_7_n_94,RU_7_n_95,RU_7_n_96,RU_7_n_97}),
        .\ram_reg[6]_0 ({RU_7_n_240,RU_7_n_241}),
        .\ram_reg[7] ({RU_7_n_191,RU_7_n_192,RU_7_n_193,RU_7_n_194}),
        .\ram_reg[7]_0 ({RU_7_n_257,RU_7_n_258}),
        .\ram_reg[9] ({RU_7_n_79,RU_7_n_80}),
        .sub_out(sub_out_25),
        .switch_7(switch_7));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1
       (.CI(a_plus_b_minus_q_carry_i_2_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1_n_0,NLW_a_plus_b_minus_q_carry__0_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(in_u_0[11:8]),
        .O({a_plus_b_minus_q_carry__0_i_1_n_4,a_plus_b_minus_q_carry__0_i_1_n_5,a_plus_b_minus_q_carry__0_i_1_n_6,a_plus_b_minus_q_carry__0_i_1_n_7}),
        .S({BU_0_n_120,BU_0_n_121,BU_0_n_122,BU_0_n_123}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__0
       (.CI(a_plus_b_minus_q_carry_i_2__0_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__0_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_1[11],RU_2_n_74,in_u_1[9],RU_2_n_75}),
        .O({a_plus_b_minus_q_carry__0_i_1__0_n_4,a_plus_b_minus_q_carry__0_i_1__0_n_5,a_plus_b_minus_q_carry__0_i_1__0_n_6,a_plus_b_minus_q_carry__0_i_1__0_n_7}),
        .S({RU_1_n_143,RU_1_n_144,RU_1_n_145,RU_1_n_146}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__0
       (.CI(a_plus_b_minus_q_carry__0_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_i_1__0_n_0,NLW_a_plus_b_minus_q_carry__1_i_1__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({RU_2_n_76,RU_2_n_77,RU_2_n_78,in_u_1[12]}),
        .O({a_plus_b_minus_q_carry__1_i_1__0_n_4,a_plus_b_minus_q_carry__1_i_1__0_n_5,a_plus_b_minus_q_carry__1_i_1__0_n_6,a_plus_b_minus_q_carry__1_i_1__0_n_7}),
        .S({RU_1_n_86,RU_1_n_87,RU_1_n_88,RU_1_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1
       (.CI(BU_0_n_64),
        .CO({a_plus_b_minus_q_carry__2_i_1_n_0,NLW_a_plus_b_minus_q_carry__2_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({RU_1_n_121,RU_1_n_122,RU_1_n_123,RU_1_n_124}),
        .O({a_plus_b_minus_q_carry__2_i_1_n_4,a_plus_b_minus_q_carry__2_i_1_n_5,a_plus_b_minus_q_carry__2_i_1_n_6,a_plus_b_minus_q_carry__2_i_1_n_7}),
        .S({RU_1_n_133,RU_1_n_134,RU_1_n_135,RU_1_n_136}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__0
       (.CI(a_plus_b_minus_q_carry__1_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry__2_i_1__0_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({RU_2_n_79,RU_2_n_80,RU_2_n_81,RU_2_n_82}),
        .O({a_plus_b_minus_q_carry__2_i_1__0_n_4,a_plus_b_minus_q_carry__2_i_1__0_n_5,a_plus_b_minus_q_carry__2_i_1__0_n_6,a_plus_b_minus_q_carry__2_i_1__0_n_7}),
        .S({RU_1_n_139,RU_1_n_140,RU_1_n_141,RU_1_n_142}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2_i_1__1
       (.CI(BU_2_n_114),
        .CO({a_plus_b_minus_q_carry__2_i_1__1_n_0,NLW_a_plus_b_minus_q_carry__2_i_1__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({RU_3_n_191,RU_3_n_192,RU_3_n_193,RU_3_n_194}),
        .O({a_plus_b_minus_q_carry__2_i_1__1_n_4,a_plus_b_minus_q_carry__2_i_1__1_n_5,a_plus_b_minus_q_carry__2_i_1__1_n_6,a_plus_b_minus_q_carry__2_i_1__1_n_7}),
        .S({RU_2_n_85,RU_2_n_86,RU_2_n_87,RU_2_n_88}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1_n_0,NLW_a_plus_b_minus_q_carry_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_0[3:2],RU_1_n_116,RU_1_n_117}),
        .O({a_plus_b_minus_q_carry_i_1_n_4,a_plus_b_minus_q_carry_i_1_n_5,a_plus_b_minus_q_carry_i_1_n_6,a_plus_b_minus_q_carry_i_1_n_7}),
        .S({BU_0_n_114,BU_0_n_115,RU_1_n_128,RU_1_n_129}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__0
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__0_n_0,NLW_a_plus_b_minus_q_carry_i_1__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_1[3],RU_2_n_70,in_u_1[1],RU_2_n_71}),
        .O({a_plus_b_minus_q_carry_i_1__0_n_4,a_plus_b_minus_q_carry_i_1__0_n_5,a_plus_b_minus_q_carry_i_1__0_n_6,a_plus_b_minus_q_carry_i_1__0_n_7}),
        .S({RU_1_n_151,RU_1_n_152,RU_1_n_153,RU_1_n_154}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2
       (.CI(a_plus_b_minus_q_carry_i_1_n_0),
        .CO({a_plus_b_minus_q_carry_i_2_n_0,NLW_a_plus_b_minus_q_carry_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(in_u_0[7:4]),
        .O({a_plus_b_minus_q_carry_i_2_n_4,a_plus_b_minus_q_carry_i_2_n_5,a_plus_b_minus_q_carry_i_2_n_6,a_plus_b_minus_q_carry_i_2_n_7}),
        .S({BU_0_n_116,BU_0_n_117,BU_0_n_118,BU_0_n_119}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__0
       (.CI(a_plus_b_minus_q_carry_i_1__0_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__0_n_0,NLW_a_plus_b_minus_q_carry_i_2__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_1[7],RU_2_n_72,in_u_1[5],RU_2_n_73}),
        .O({a_plus_b_minus_q_carry_i_2__0_n_4,a_plus_b_minus_q_carry_i_2__0_n_5,a_plus_b_minus_q_carry_i_2__0_n_6,a_plus_b_minus_q_carry_i_2__0_n_7}),
        .S({RU_1_n_147,RU_1_n_148,RU_1_n_149,RU_1_n_150}));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \cnt[1]_i_1 
       (.I0(done_OBUF),
        .I1(cnt_reg[1]),
        .I2(cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h1444)) 
    \cnt[2]_i_1 
       (.I0(done_OBUF),
        .I1(cnt_reg[2]),
        .I2(cnt_reg[0]),
        .I3(cnt_reg[1]),
        .O(p_0_in__0[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h14444444)) 
    \cnt[3]_i_1 
       (.I0(done_OBUF),
        .I1(cnt_reg[3]),
        .I2(cnt_reg[2]),
        .I3(cnt_reg[1]),
        .I4(cnt_reg[0]),
        .O(p_0_in__0[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    \cnt[4]_i_1 
       (.I0(done_OBUF),
        .I1(cnt_reg[4]),
        .I2(cnt_reg[0]),
        .I3(cnt_reg[3]),
        .I4(cnt_reg[1]),
        .I5(cnt_reg[2]),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \cnt[5]_i_1 
       (.I0(cnt_reg[5]),
        .I1(cnt_reg[0]),
        .I2(CONTR_2_n_14),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cnt[6]_i_1 
       (.I0(cnt_reg[6]),
        .I1(out_ready_OBUF_inst_i_2_n_0),
        .O(p_0_in__0[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt[7]_i_1 
       (.I0(curr_state),
        .I1(done_OBUF),
        .O(\cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \cnt[7]_i_2 
       (.I0(cnt_reg[7]),
        .I1(out_ready_OBUF_inst_i_2_n_0),
        .I2(cnt_reg[6]),
        .O(p_0_in__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[0]),
        .Q(cnt_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[1]),
        .Q(cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[2]),
        .Q(cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[3]),
        .Q(cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[4]),
        .Q(cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[5]),
        .Q(cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[6]),
        .Q(cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(CONTR_7_n_0),
        .D(p_0_in__0[7]),
        .Q(cnt_reg[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h74)) 
    curr_state_i_1
       (.I0(done_OBUF),
        .I1(curr_state),
        .I2(in_ready_IBUF),
        .O(next_state));
  FDCE #(
    .INIT(1'b0)) 
    curr_state_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(CONTR_7_n_0),
        .D(next_state),
        .Q(curr_state));
  OBUF done_OBUF_inst
       (.I(done_OBUF),
        .O(done));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h20)) 
    done_OBUF_inst_i_2
       (.I0(cnt_reg[6]),
        .I1(out_ready_OBUF_inst_i_2_n_0),
        .I2(cnt_reg[7]),
        .O(done_OBUF));
  IBUF in_ready_IBUF_inst
       (.I(in_ready),
        .O(in_ready_IBUF));
  IBUF mode_IBUF_inst
       (.I(mode),
        .O(mode_IBUF));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_25
       (.I0(a_plus_b_minus_q_carry_i_1__0_n_7),
        .I1(a_plus_b_minus_q_1[23]),
        .I2(mode_IBUF),
        .I3(BU_2_n_27),
        .I4(a_plus_b_minus_q_4[23]),
        .I5(switch_2),
        .O(out1_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_25__0
       (.I0(BU_2_n_27),
        .I1(a_plus_b_minus_q_4[23]),
        .I2(mode_IBUF),
        .I3(RU_3_n_166),
        .I4(a_plus_b_minus_q_8[23]),
        .I5(switch_3),
        .O(out1_carry_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    out1_carry_i_28__0
       (.I0(BU_6_n_29),
        .I1(a_plus_b_minus_q_20[23]),
        .I2(mode_IBUF),
        .I3(RU_7_n_202),
        .I4(a_plus_b_minus_q_24[23]),
        .I5(switch_7),
        .O(out1_carry_i_28__0_n_0));
  OBUF out_ready_OBUF_inst
       (.I(out_ready_OBUF),
        .O(out_ready));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8C40)) 
    out_ready_OBUF_inst_i_1
       (.I0(out_ready_OBUF_inst_i_2_n_0),
        .I1(curr_state),
        .I2(cnt_reg[6]),
        .I3(cnt_reg[7]),
        .O(out_ready_OBUF));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    out_ready_OBUF_inst_i_2
       (.I0(cnt_reg[5]),
        .I1(cnt_reg[3]),
        .I2(cnt_reg[1]),
        .I3(cnt_reg[2]),
        .I4(cnt_reg[4]),
        .I5(cnt_reg[0]),
        .O(out_ready_OBUF_inst_i_2_n_0));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
endmodule

module RU
   (DI,
    dout,
    \NTT_in_u[2] ,
    S,
    switch_reg,
    in_u_0,
    out1_carry__1_i_18,
    out1_carry__1_i_15,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__0,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    out1_carry__0_i_12__0,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    \NTT_in_u[1] ,
    \NTT_in_u[15] ,
    \NTT_in_u[19] ,
    \NTT_in_u[21] ,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    \MEM_cnt_reg[0]_21 ,
    NTT_in_u_IBUF,
    a_plus_b_minus_q_carry__0_i_6,
    out1_carry__1,
    \_inferred__1/i___1_carry__2 ,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry__4_i_3__0,
    i___1_carry__1_i_5__0,
    i___1_carry__1_i_7__0,
    i___1_carry__0_i_5__0,
    i___1_carry__0_i_7__0,
    i___1_carry_i_4__0,
    CO,
    \_inferred__1/i___1_carry__2_0 ,
    i___1_carry__4_i_3__0_0,
    \_inferred__1/i___1_carry__2_1 ,
    ram_reg_0_63_20_20,
    ram_reg_0_63_22_22_i_1,
    a_plus_b_minus_q,
    ram_reg_0_63_22_22_i_1_0,
    ram_reg_0_63_19_19_i_1,
    ram_reg_0_63_15_15_i_1,
    switch_1,
    NTT_in_d_IBUF,
    ram_reg_0_63_2_2_i_1,
    out1_carry__0_i_26,
    a_plus_b_minus_q_carry__1_i_1__0,
    i___1_carry_i_5__0,
    i___1_carry_i_6__1,
    clk_IBUF_BUFG,
    in_d,
    a_mul_b);
  output [0:0]DI;
  output [22:0]dout;
  output [0:0]\NTT_in_u[2] ;
  output [0:0]S;
  output [1:0]switch_reg;
  output [22:0]in_u_0;
  output [0:0]out1_carry__1_i_18;
  output [0:0]out1_carry__1_i_15;
  output [0:0]\MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__0;
  output \MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [3:0]\MEM_cnt_reg[0]_2 ;
  output [3:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [0:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]out1_carry__0_i_12__0;
  output [3:0]\MEM_cnt_reg[0]_7 ;
  output [3:0]\MEM_cnt_reg[0]_8 ;
  output [1:0]\MEM_cnt_reg[0]_9 ;
  output [3:0]\MEM_cnt_reg[0]_10 ;
  output [2:0]\MEM_cnt_reg[0]_11 ;
  output [22:0]\MEM_cnt_reg[0]_12 ;
  output [1:0]\MEM_cnt_reg[0]_13 ;
  output [2:0]\MEM_cnt_reg[0]_14 ;
  output [3:0]\MEM_cnt_reg[0]_15 ;
  output [1:0]\MEM_cnt_reg[0]_16 ;
  output \MEM_cnt_reg[0]_17 ;
  output [1:0]\NTT_in_u[1] ;
  output [2:0]\NTT_in_u[15] ;
  output [3:0]\NTT_in_u[19] ;
  output [1:0]\NTT_in_u[21] ;
  output [3:0]\MEM_cnt_reg[0]_18 ;
  output [3:0]\MEM_cnt_reg[0]_19 ;
  output [3:0]\MEM_cnt_reg[0]_20 ;
  output [3:0]\MEM_cnt_reg[0]_21 ;
  input [22:0]NTT_in_u_IBUF;
  input [0:0]a_plus_b_minus_q_carry__0_i_6;
  input [12:0]out1_carry__1;
  input \_inferred__1/i___1_carry__2 ;
  input [22:0]out1_carry__1_0;
  input [15:0]out1_carry__1_1;
  input [9:0]i___1_carry__4_i_3__0;
  input i___1_carry__1_i_5__0;
  input i___1_carry__1_i_7__0;
  input i___1_carry__0_i_5__0;
  input i___1_carry__0_i_7__0;
  input i___1_carry_i_4__0;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2_0 ;
  input i___1_carry__4_i_3__0_0;
  input \_inferred__1/i___1_carry__2_1 ;
  input [10:0]ram_reg_0_63_20_20;
  input [1:0]ram_reg_0_63_22_22_i_1;
  input [12:0]a_plus_b_minus_q;
  input [11:0]ram_reg_0_63_22_22_i_1_0;
  input [3:0]ram_reg_0_63_19_19_i_1;
  input [3:0]ram_reg_0_63_15_15_i_1;
  input switch_1;
  input [1:0]NTT_in_d_IBUF;
  input [1:0]ram_reg_0_63_2_2_i_1;
  input [0:0]out1_carry__0_i_26;
  input a_plus_b_minus_q_carry__1_i_1__0;
  input i___1_carry_i_5__0;
  input i___1_carry_i_6__1;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [5:0]a_mul_b;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]\MEM_cnt_reg[0] ;
  wire \MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [3:0]\MEM_cnt_reg[0]_10 ;
  wire [2:0]\MEM_cnt_reg[0]_11 ;
  wire [22:0]\MEM_cnt_reg[0]_12 ;
  wire [1:0]\MEM_cnt_reg[0]_13 ;
  wire [2:0]\MEM_cnt_reg[0]_14 ;
  wire [3:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_16 ;
  wire \MEM_cnt_reg[0]_17 ;
  wire [3:0]\MEM_cnt_reg[0]_18 ;
  wire [3:0]\MEM_cnt_reg[0]_19 ;
  wire [3:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\MEM_cnt_reg[0]_20 ;
  wire [3:0]\MEM_cnt_reg[0]_21 ;
  wire [3:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [0:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [3:0]\MEM_cnt_reg[0]_7 ;
  wire [3:0]\MEM_cnt_reg[0]_8 ;
  wire [1:0]\MEM_cnt_reg[0]_9 ;
  wire [22:1]MEM_u_in_1;
  wire [1:0]NTT_in_d_IBUF;
  wire [2:0]\NTT_in_u[15] ;
  wire [3:0]\NTT_in_u[19] ;
  wire [1:0]\NTT_in_u[1] ;
  wire [1:0]\NTT_in_u[21] ;
  wire [0:0]\NTT_in_u[2] ;
  wire [22:0]NTT_in_u_IBUF;
  wire [0:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__2_0 ;
  wire \_inferred__1/i___1_carry__2_1 ;
  wire [5:0]a_mul_b;
  wire [12:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_carry__0_i_6;
  wire a_plus_b_minus_q_carry__1_i_1__0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__0_i_5__0;
  wire i___1_carry__0_i_7__0;
  wire i___1_carry__1_i_5__0;
  wire i___1_carry__1_i_7__0;
  wire [9:0]i___1_carry__4_i_3__0;
  wire i___1_carry__4_i_3__0_0;
  wire i___1_carry_i_4__0;
  wire i___1_carry_i_5__0;
  wire i___1_carry_i_6__1;
  wire [22:0]in_d;
  wire [22:0]in_u_0;
  wire [1:0]out1_carry__0_i_12__0;
  wire [0:0]out1_carry__0_i_26;
  wire [12:0]out1_carry__1;
  wire [22:0]out1_carry__1_0;
  wire [15:0]out1_carry__1_1;
  wire [0:0]out1_carry__1_i_15;
  wire [0:0]out1_carry__1_i_18;
  wire [0:0]out1_carry__1_i_19__0;
  wire [3:0]ram_reg_0_63_15_15_i_1;
  wire [3:0]ram_reg_0_63_19_19_i_1;
  wire [10:0]ram_reg_0_63_20_20;
  wire [1:0]ram_reg_0_63_22_22_i_1;
  wire [11:0]ram_reg_0_63_22_22_i_1_0;
  wire [1:0]ram_reg_0_63_2_2_i_1;
  wire switch_1;
  wire [1:0]switch_reg;

  BRAM MEM_d
       (.\MEM_cnt_reg[0] (\MEM_cnt_reg[0]_12 ),
        .MEM_u_in_1({MEM_u_in_1[22:21],MEM_u_in_1[19:12],MEM_u_in_1[2:1]}),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .a_mul_b(a_mul_b),
        .a_plus_b_minus_q_carry__0_i_6(a_plus_b_minus_q_carry__0_i_6),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .in_d(in_d),
        .out1_carry__0_i_26(out1_carry__0_i_26),
        .ram_reg_0_63_20_20_0(ram_reg_0_63_20_20),
        .switch_1(switch_1),
        .switch_reg(switch_reg));
  BRAM_13 MEM_u
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_10 ),
        .\MEM_cnt_reg[0]_11 (\MEM_cnt_reg[0]_11 ),
        .\MEM_cnt_reg[0]_12 (\MEM_cnt_reg[0]_13 ),
        .\MEM_cnt_reg[0]_13 (\MEM_cnt_reg[0]_14 ),
        .\MEM_cnt_reg[0]_14 (\MEM_cnt_reg[0]_15 ),
        .\MEM_cnt_reg[0]_15 (\MEM_cnt_reg[0]_16 ),
        .\MEM_cnt_reg[0]_16 (\MEM_cnt_reg[0]_17 ),
        .\MEM_cnt_reg[0]_17 (\MEM_cnt_reg[0]_18 ),
        .\MEM_cnt_reg[0]_18 (\MEM_cnt_reg[0]_19 ),
        .\MEM_cnt_reg[0]_19 (\MEM_cnt_reg[0]_20 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_20 (\MEM_cnt_reg[0]_21 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_7 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_8 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_9 ),
        .MEM_u_in_1({MEM_u_in_1[22:21],MEM_u_in_1[19:12],MEM_u_in_1[2:1]}),
        .\NTT_in_u[15] (\NTT_in_u[15] ),
        .\NTT_in_u[19] (\NTT_in_u[19] ),
        .\NTT_in_u[1] (\NTT_in_u[1] ),
        .\NTT_in_u[21] (\NTT_in_u[21] ),
        .\NTT_in_u[2] (\NTT_in_u[2] ),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .S(S),
        .\_inferred__1/i___1_carry__2 (a_plus_b_minus_q_carry__0_i_6),
        .\_inferred__1/i___1_carry__2_0 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__2_1 (switch_reg[0]),
        .\_inferred__1/i___1_carry__2_2 (\_inferred__1/i___1_carry__2_0 ),
        .\_inferred__1/i___1_carry__2_3 (\_inferred__1/i___1_carry__2_1 ),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry__1_i_1__0(a_plus_b_minus_q_carry__1_i_1__0),
        .a_plus_b_minus_q_carry__3_i_2__2(a_mul_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__0_i_5__0_0(i___1_carry__0_i_5__0),
        .i___1_carry__0_i_7__0_0(i___1_carry__0_i_7__0),
        .i___1_carry__1_i_5__0_0(i___1_carry__1_i_5__0),
        .i___1_carry__1_i_7__0_0(i___1_carry__1_i_7__0),
        .i___1_carry__4_i_3__0(i___1_carry__4_i_3__0),
        .i___1_carry__4_i_3__0_0(i___1_carry__4_i_3__0_0),
        .i___1_carry_i_4__0_0(i___1_carry_i_4__0),
        .i___1_carry_i_5__0_0(i___1_carry_i_5__0),
        .i___1_carry_i_6__1(i___1_carry_i_6__1),
        .in_u_0(in_u_0),
        .out1_carry__0_i_12__0(out1_carry__0_i_12__0),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_1(out1_carry__1_1),
        .out1_carry__1_i_15(out1_carry__1_i_15),
        .out1_carry__1_i_18(out1_carry__1_i_18),
        .out1_carry__1_i_19__0_0(out1_carry__1_i_19__0),
        .ram_reg_0_63_15_15_i_1(ram_reg_0_63_15_15_i_1),
        .ram_reg_0_63_19_19_i_1(ram_reg_0_63_19_19_i_1),
        .ram_reg_0_63_22_22_i_1(ram_reg_0_63_22_22_i_1),
        .ram_reg_0_63_22_22_i_1_0(ram_reg_0_63_22_22_i_1_0),
        .ram_reg_0_63_2_2_i_1(ram_reg_0_63_2_2_i_1));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized0
   (out1_carry__1_i_12__0,
    \MEM_cnt_reg[0] ,
    out_u_1,
    out1_carry__1_i_13__0,
    \MEM_cnt_reg[0]_0 ,
    dout,
    out1_carry__1_i_19__1,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \ma/a_plus_b_minus_q_carry__3_i_7__1 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    S,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \_inferred__1/i___1_carry__4 ,
    \_inferred__1/i___1_carry__4_0 ,
    out1_carry__0_i_20__0,
    a_plus_b_minus_q,
    a_mul_b_i_34__0,
    i___1_carry__1_i_11,
    out1_carry__1,
    out1_carry__1_0,
    out1_carry__1_1,
    CO,
    DI,
    i___1_carry__4_i_3__1,
    i___1_carry__4_i_3__1_0,
    ram_reg_0_31_20_20,
    ram_reg_0_31_22_22_i_1,
    ram_reg_0_31_22_22_i_1_0,
    ram_reg_0_31_19_19_i_1,
    ram_reg_0_31_15_15_i_1,
    ram_reg_0_31_11_11_i_1,
    ram_reg_0_31_7_7_i_1,
    ram_reg_0_31_3_3_i_1,
    a_plus_b_minus_q_carry__3_i_1__0,
    clk_IBUF_BUFG,
    in_d,
    a_mul_b,
    switch_2);
  output [2:0]out1_carry__1_i_12__0;
  output [19:0]\MEM_cnt_reg[0] ;
  output [7:0]out_u_1;
  output [3:0]out1_carry__1_i_13__0;
  output [0:0]\MEM_cnt_reg[0]_0 ;
  output [22:0]dout;
  output [0:0]out1_carry__1_i_19__1;
  output \MEM_cnt_reg[0]_1 ;
  output [1:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [0:0]\MEM_cnt_reg[0]_4 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__1 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]\MEM_cnt_reg[0]_7 ;
  output [2:0]\MEM_cnt_reg[0]_8 ;
  output [3:0]\MEM_cnt_reg[0]_9 ;
  output [1:0]\MEM_cnt_reg[0]_10 ;
  output [3:0]S;
  output [1:0]\MEM_cnt_reg[0]_11 ;
  output [1:0]\MEM_cnt_reg[0]_12 ;
  output [1:0]\MEM_cnt_reg[0]_13 ;
  output [0:0]\MEM_cnt_reg[0]_14 ;
  output [22:0]\MEM_cnt_reg[0]_15 ;
  input [7:0]\_inferred__1/i___1_carry__4 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [0:0]out1_carry__0_i_20__0;
  input [8:0]a_plus_b_minus_q;
  input [2:0]a_mul_b_i_34__0;
  input [3:0]i___1_carry__1_i_11;
  input [0:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [14:0]out1_carry__1_1;
  input [0:0]CO;
  input [2:0]DI;
  input [0:0]i___1_carry__4_i_3__1;
  input i___1_carry__4_i_3__1_0;
  input [1:0]ram_reg_0_31_20_20;
  input [21:0]ram_reg_0_31_22_22_i_1;
  input [12:0]ram_reg_0_31_22_22_i_1_0;
  input [3:0]ram_reg_0_31_19_19_i_1;
  input [3:0]ram_reg_0_31_15_15_i_1;
  input [3:0]ram_reg_0_31_11_11_i_1;
  input [3:0]ram_reg_0_31_7_7_i_1;
  input [2:0]ram_reg_0_31_3_3_i_1;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__0;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [4:0]a_mul_b;
  input switch_2;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [19:0]\MEM_cnt_reg[0] ;
  wire [0:0]\MEM_cnt_reg[0]_0 ;
  wire \MEM_cnt_reg[0]_1 ;
  wire [1:0]\MEM_cnt_reg[0]_10 ;
  wire [1:0]\MEM_cnt_reg[0]_11 ;
  wire [1:0]\MEM_cnt_reg[0]_12 ;
  wire [1:0]\MEM_cnt_reg[0]_13 ;
  wire [0:0]\MEM_cnt_reg[0]_14 ;
  wire [22:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [0:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [1:0]\MEM_cnt_reg[0]_7 ;
  wire [2:0]\MEM_cnt_reg[0]_8 ;
  wire [3:0]\MEM_cnt_reg[0]_9 ;
  wire [22:1]MEM_u_in_2;
  wire [3:0]S;
  wire [7:0]\_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [4:0]a_mul_b;
  wire [2:0]a_mul_b_i_34__0;
  wire [8:0]a_plus_b_minus_q;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [3:0]i___1_carry__1_i_11;
  wire [0:0]i___1_carry__4_i_3__1;
  wire i___1_carry__4_i_3__1_0;
  wire [22:0]in_d;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__1 ;
  wire [0:0]out1_carry__0_i_20__0;
  wire [0:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [14:0]out1_carry__1_1;
  wire [2:0]out1_carry__1_i_12__0;
  wire [3:0]out1_carry__1_i_13__0;
  wire [0:0]out1_carry__1_i_19__1;
  wire [7:0]out_u_1;
  wire [3:0]ram_reg_0_31_11_11_i_1;
  wire [3:0]ram_reg_0_31_15_15_i_1;
  wire [3:0]ram_reg_0_31_19_19_i_1;
  wire [1:0]ram_reg_0_31_20_20;
  wire [21:0]ram_reg_0_31_22_22_i_1;
  wire [12:0]ram_reg_0_31_22_22_i_1_0;
  wire [2:0]ram_reg_0_31_3_3_i_1;
  wire [3:0]ram_reg_0_31_7_7_i_1;
  wire switch_2;

  BRAM__parameterized0 MEM_d
       (.\MEM_cnt_reg[0] (\MEM_cnt_reg[0]_15 ),
        .MEM_u_in_2({MEM_u_in_2[22:21],MEM_u_in_2[19:1]}),
        .a_mul_b(a_mul_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .in_d(in_d),
        .ram_reg_0_31_20_20_0(ram_reg_0_31_20_20),
        .switch_2(switch_2));
  BRAM__parameterized0_12 MEM_u
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] [18]),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0] [17]),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0] [16]),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_7 ),
        .\MEM_cnt_reg[0]_11 (\MEM_cnt_reg[0]_8 ),
        .\MEM_cnt_reg[0]_12 (\MEM_cnt_reg[0]_9 ),
        .\MEM_cnt_reg[0]_13 (\MEM_cnt_reg[0]_10 ),
        .\MEM_cnt_reg[0]_14 (\MEM_cnt_reg[0]_11 ),
        .\MEM_cnt_reg[0]_15 (\MEM_cnt_reg[0]_12 ),
        .\MEM_cnt_reg[0]_16 (\MEM_cnt_reg[0]_13 ),
        .\MEM_cnt_reg[0]_17 (\MEM_cnt_reg[0]_14 ),
        .\MEM_cnt_reg[0]_2 ({\MEM_cnt_reg[0] [19],\MEM_cnt_reg[0] [15:0]}),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_6 ),
        .MEM_u_in_2({MEM_u_in_2[22:21],MEM_u_in_2[19:1]}),
        .S(S),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .\_inferred__1/i___1_carry__4_0 (\_inferred__1/i___1_carry__4_0 ),
        .a_mul_b_i_34__0(a_mul_b_i_34__0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry__3_i_1__0(a_plus_b_minus_q_carry__3_i_1__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__1_i_11(i___1_carry__1_i_11),
        .i___1_carry__4_i_3__1(i___1_carry__4_i_3__1),
        .i___1_carry__4_i_3__1_0(i___1_carry__4_i_3__1_0),
        .\ma/a_plus_b_minus_q_carry__3_i_7__1_0 (\ma/a_plus_b_minus_q_carry__3_i_7__1 ),
        .out1_carry__0_i_20__0(out1_carry__0_i_20__0),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_1(out1_carry__1_1),
        .out1_carry__1_i_12__0(out1_carry__1_i_12__0),
        .out1_carry__1_i_13__0(out1_carry__1_i_13__0),
        .out1_carry__1_i_19__1_0(out1_carry__1_i_19__1),
        .out1_carry__1_i_1__0(a_mul_b),
        .out_u_1(out_u_1),
        .ram_reg_0_31_11_11_i_1(ram_reg_0_31_11_11_i_1),
        .ram_reg_0_31_15_15_i_1(ram_reg_0_31_15_15_i_1),
        .ram_reg_0_31_19_19_i_1(ram_reg_0_31_19_19_i_1),
        .ram_reg_0_31_22_22_i_1(ram_reg_0_31_22_22_i_1),
        .ram_reg_0_31_22_22_i_1_0(ram_reg_0_31_22_22_i_1_0),
        .ram_reg_0_31_3_3_i_1(ram_reg_0_31_3_3_i_1),
        .ram_reg_0_31_7_7_i_1(ram_reg_0_31_7_7_i_1));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized1
   (out1_carry__1_i_12__1,
    \MEM_cnt_reg[0] ,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    out_u_2,
    switch_reg_0,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    out1_carry__1_i_13__1,
    out1_carry__0_i_9__1,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    out_u_3,
    \MEM_cnt_reg[0]_8 ,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    a_plus_b_minus_q_carry__1_i_1__2,
    \ma/a_plus_b_minus_q_carry__1_i_13__1 ,
    \ma/a_plus_b_minus_q_carry__0_i_13__1 ,
    a_plus_b_minus_q_carry__0_i_1__2,
    \ma/a_plus_b_minus_q_carry_i_22__1 ,
    a_plus_b_minus_q_carry_i_2__2,
    O,
    \ma/a_plus_b_minus_q_carry__3_i_7__2 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__2 ,
    \MEM_cnt_reg[0]_15 ,
    MEM_d_out_4,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    \MEM_cnt_reg[0]_18 ,
    switch_reg_1,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    \MEM_cnt_reg[0]_21 ,
    \MEM_cnt_reg[0]_22 ,
    \MEM_cnt_reg[0]_23 ,
    \MEM_cnt_reg[0]_24 ,
    \MEM_cnt_reg[0]_25 ,
    mode,
    \MEM_cnt_reg[0]_26 ,
    mul_in_0,
    \MEM_cnt_reg[0]_27 ,
    \MEM_cnt_reg[0]_28 ,
    \MEM_cnt_reg[0]_29 ,
    \_inferred__1/i___1_carry__4 ,
    \_inferred__1/i___1_carry__4_0 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__1,
    a_mul_b_i_32__0,
    a_mul_b_0,
    i___1_carry__1_i_9,
    a_mul_b_i_36__0,
    i___1_carry__2_i_6__1,
    i___1_carry__1_i_5__1,
    i___1_carry__1_i_7__1,
    i___1_carry__0_i_5__1,
    i___1_carry__0_i_7__1,
    i___1_carry_i_4__1,
    CO,
    \_inferred__1/i___1_carry__2 ,
    ram_reg_0_15_22_22_i_1,
    switch_3,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    i___1_carry__1_i_5__2,
    i___1_carry_i_4__2,
    in_u_3,
    out1_carry_i_25__0,
    out1_carry_i_25__0_0,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__0_0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__1_0,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    out_u_4,
    a_mul_b_1,
    switch_4,
    out1_carry_i_18__3,
    a_plus_b_minus_q_0,
    a_mul_b_2,
    a_mul_b__0,
    \_inferred__1/i___1_carry__2_0 ,
    \_inferred__1/i___1_carry__2_1 ,
    sub_out,
    i___1_carry_i_5__1,
    i___1_carry_i_6__2,
    clk_IBUF_BUFG,
    in_d,
    Q);
  output [2:0]out1_carry__1_i_12__1;
  output [18:0]\MEM_cnt_reg[0] ;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [2:0]\MEM_cnt_reg[0]_0 ;
  output [3:0]S;
  output [5:0]out_u_2;
  output [19:0]switch_reg_0;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [1:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]out1_carry__1_i_13__1;
  output [2:0]out1_carry__0_i_9__1;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [3:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]\MEM_cnt_reg[0]_7 ;
  output [21:0]out_u_3;
  output [1:0]\MEM_cnt_reg[0]_8 ;
  output [0:0]\MEM_cnt_reg[0]_9 ;
  output [0:0]\MEM_cnt_reg[0]_10 ;
  output [1:0]\MEM_cnt_reg[0]_11 ;
  output [2:0]\MEM_cnt_reg[0]_12 ;
  output [0:0]\MEM_cnt_reg[0]_13 ;
  output [0:0]\MEM_cnt_reg[0]_14 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__2;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__1 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__1 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__2;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__1 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__2;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__2 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__2 ;
  output [0:0]\MEM_cnt_reg[0]_15 ;
  output [1:0]MEM_d_out_4;
  output [0:0]\MEM_cnt_reg[0]_16 ;
  output [0:0]\MEM_cnt_reg[0]_17 ;
  output [0:0]\MEM_cnt_reg[0]_18 ;
  output switch_reg_1;
  output [1:0]\MEM_cnt_reg[0]_19 ;
  output [1:0]\MEM_cnt_reg[0]_20 ;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output [2:0]\MEM_cnt_reg[0]_22 ;
  output [3:0]\MEM_cnt_reg[0]_23 ;
  output [1:0]\MEM_cnt_reg[0]_24 ;
  output \MEM_cnt_reg[0]_25 ;
  output [21:0]mode;
  output [0:0]\MEM_cnt_reg[0]_26 ;
  output [1:0]mul_in_0;
  output [2:0]\MEM_cnt_reg[0]_27 ;
  output [1:0]\MEM_cnt_reg[0]_28 ;
  output [1:0]\MEM_cnt_reg[0]_29 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input \_inferred__1/i___1_carry__4_0 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__1;
  input [2:0]a_mul_b_i_32__0;
  input [6:0]a_mul_b_0;
  input [0:0]i___1_carry__1_i_9;
  input [1:0]a_mul_b_i_36__0;
  input i___1_carry__2_i_6__1;
  input i___1_carry__1_i_5__1;
  input i___1_carry__1_i_7__1;
  input i___1_carry__0_i_5__1;
  input i___1_carry__0_i_7__1;
  input i___1_carry_i_4__1;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [15:0]ram_reg_0_15_22_22_i_1;
  input switch_3;
  input [17:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input i___1_carry__1_i_5__2;
  input i___1_carry_i_4__2;
  input [7:0]in_u_3;
  input [1:0]out1_carry_i_25__0;
  input [1:0]out1_carry_i_25__0_0;
  input [1:0]a_plus_b_minus_q_carry;
  input [1:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [0:0]a_plus_b_minus_q_carry__0_0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [1:0]a_plus_b_minus_q_carry__1_0;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [1:0]out_u_4;
  input [1:0]a_mul_b_1;
  input switch_4;
  input [0:0]out1_carry_i_18__3;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b_2;
  input [21:0]a_mul_b__0;
  input [0:0]\_inferred__1/i___1_carry__2_0 ;
  input \_inferred__1/i___1_carry__2_1 ;
  input [1:0]sub_out;
  input i___1_carry_i_5__1;
  input i___1_carry_i_6__2;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [3:0]Q;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [18:0]\MEM_cnt_reg[0] ;
  wire [2:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_10 ;
  wire [1:0]\MEM_cnt_reg[0]_11 ;
  wire [2:0]\MEM_cnt_reg[0]_12 ;
  wire [0:0]\MEM_cnt_reg[0]_13 ;
  wire [0:0]\MEM_cnt_reg[0]_14 ;
  wire [0:0]\MEM_cnt_reg[0]_15 ;
  wire [0:0]\MEM_cnt_reg[0]_16 ;
  wire [0:0]\MEM_cnt_reg[0]_17 ;
  wire [0:0]\MEM_cnt_reg[0]_18 ;
  wire [1:0]\MEM_cnt_reg[0]_19 ;
  wire [1:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire [2:0]\MEM_cnt_reg[0]_22 ;
  wire [3:0]\MEM_cnt_reg[0]_23 ;
  wire [1:0]\MEM_cnt_reg[0]_24 ;
  wire \MEM_cnt_reg[0]_25 ;
  wire [0:0]\MEM_cnt_reg[0]_26 ;
  wire [2:0]\MEM_cnt_reg[0]_27 ;
  wire [1:0]\MEM_cnt_reg[0]_28 ;
  wire [1:0]\MEM_cnt_reg[0]_29 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [3:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [1:0]\MEM_cnt_reg[0]_7 ;
  wire [1:0]\MEM_cnt_reg[0]_8 ;
  wire [0:0]\MEM_cnt_reg[0]_9 ;
  wire [1:0]MEM_d_out_4;
  wire [22:0]MEM_u_in_3;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [0:0]\_inferred__1/i___1_carry__2_0 ;
  wire \_inferred__1/i___1_carry__2_1 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire \_inferred__1/i___1_carry__4_0 ;
  wire [0:0]a_mul_b;
  wire [6:0]a_mul_b_0;
  wire [1:0]a_mul_b_1;
  wire [0:0]a_mul_b_2;
  wire [21:0]a_mul_b__0;
  wire [2:0]a_mul_b_i_32__0;
  wire [1:0]a_mul_b_i_36__0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [1:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [0:0]a_plus_b_minus_q_carry__0_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__2;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire [1:0]a_plus_b_minus_q_carry__1_0;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__2;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__1;
  wire [3:0]a_plus_b_minus_q_carry_i_2__2;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [21:1]dout_0;
  wire i___1_carry__0_i_5__1;
  wire i___1_carry__0_i_7__1;
  wire i___1_carry__1_i_5__1;
  wire i___1_carry__1_i_5__2;
  wire i___1_carry__1_i_7__1;
  wire [0:0]i___1_carry__1_i_9;
  wire i___1_carry__2_i_6__1;
  wire i___1_carry_i_4__1;
  wire i___1_carry_i_4__2;
  wire i___1_carry_i_5__1;
  wire i___1_carry_i_6__2;
  wire [22:0]in_d;
  wire [7:0]in_u_3;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__1 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__1 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__2 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__2 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__1 ;
  wire [21:0]mode;
  wire [1:0]mul_in_0;
  wire [2:0]out1_carry__0_i_9__1;
  wire [17:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__1;
  wire [3:0]out1_carry__1_i_13__1;
  wire [0:0]out1_carry_i_18__3;
  wire [1:0]out1_carry_i_25__0;
  wire [1:0]out1_carry_i_25__0_0;
  wire [5:0]out_u_2;
  wire [21:0]out_u_3;
  wire [1:0]out_u_4;
  wire [15:0]ram_reg_0_15_22_22_i_1;
  wire [1:0]sub_out;
  wire switch_3;
  wire switch_4;
  wire switch_reg;
  wire [19:0]switch_reg_0;
  wire switch_reg_1;

  BRAM__parameterized1 MEM_d
       (.MEM_u_in_3(MEM_u_in_3),
        .Q(Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout({\MEM_cnt_reg[0]_8 [1],dout_0,\MEM_cnt_reg[0]_8 [0]}),
        .in_d(in_d),
        .switch_3(switch_3));
  BRAM__parameterized1_11 MEM_u
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] [17]),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_7 ),
        .\MEM_cnt_reg[0]_11 (\MEM_cnt_reg[0]_9 ),
        .\MEM_cnt_reg[0]_12 (\MEM_cnt_reg[0]_10 ),
        .\MEM_cnt_reg[0]_13 (\MEM_cnt_reg[0]_11 ),
        .\MEM_cnt_reg[0]_14 (\MEM_cnt_reg[0]_12 ),
        .\MEM_cnt_reg[0]_15 (\MEM_cnt_reg[0]_13 ),
        .\MEM_cnt_reg[0]_16 (\MEM_cnt_reg[0]_14 ),
        .\MEM_cnt_reg[0]_17 (\MEM_cnt_reg[0]_15 ),
        .\MEM_cnt_reg[0]_18 (\MEM_cnt_reg[0]_16 ),
        .\MEM_cnt_reg[0]_19 (\MEM_cnt_reg[0]_17 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_20 (\MEM_cnt_reg[0]_18 ),
        .\MEM_cnt_reg[0]_21 (\MEM_cnt_reg[0]_19 ),
        .\MEM_cnt_reg[0]_22 (\MEM_cnt_reg[0]_20 ),
        .\MEM_cnt_reg[0]_23 (\MEM_cnt_reg[0]_21 ),
        .\MEM_cnt_reg[0]_24 (\MEM_cnt_reg[0]_22 ),
        .\MEM_cnt_reg[0]_25 (\MEM_cnt_reg[0]_23 ),
        .\MEM_cnt_reg[0]_26 (\MEM_cnt_reg[0]_24 ),
        .\MEM_cnt_reg[0]_27 (\MEM_cnt_reg[0]_25 ),
        .\MEM_cnt_reg[0]_28 (\MEM_cnt_reg[0]_26 ),
        .\MEM_cnt_reg[0]_29 (\MEM_cnt_reg[0]_27 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_30 (\MEM_cnt_reg[0]_28 ),
        .\MEM_cnt_reg[0]_31 (\MEM_cnt_reg[0]_29 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0] [16]),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0] [15]),
        .\MEM_cnt_reg[0]_6 ({\MEM_cnt_reg[0] [18],\MEM_cnt_reg[0] [14:0]}),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_6 ),
        .MEM_u_in_3(MEM_u_in_3),
        .O(\ma/a_plus_b_minus_q_carry__1_i_13__1 ),
        .Q(Q),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__2_0 (\_inferred__1/i___1_carry__2_0 ),
        .\_inferred__1/i___1_carry__2_1 (\_inferred__1/i___1_carry__2_1 ),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .\_inferred__1/i___1_carry__4_0 (\_inferred__1/i___1_carry__4_0 ),
        .a_mul_b(a_mul_b),
        .a_mul_b_0(a_mul_b_0),
        .a_mul_b_1(a_mul_b_1),
        .a_mul_b_2(a_mul_b_2),
        .a_mul_b__0({dout_0,\MEM_cnt_reg[0]_8 [0]}),
        .a_mul_b__0_0(a_mul_b__0),
        .a_mul_b_i_32__0(a_mul_b_i_32__0),
        .a_mul_b_i_36__0(a_mul_b_i_36__0),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry_0(a_plus_b_minus_q_carry_0),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__0_0(a_plus_b_minus_q_carry__0_0),
        .a_plus_b_minus_q_carry__0_i_1__2_0(a_plus_b_minus_q_carry__0_i_1__2),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__1_0(a_plus_b_minus_q_carry__1_0),
        .a_plus_b_minus_q_carry__1_i_1__2_0(a_plus_b_minus_q_carry__1_i_1__2),
        .a_plus_b_minus_q_carry__2(a_plus_b_minus_q_carry__2),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .a_plus_b_minus_q_carry__3_0(a_plus_b_minus_q_carry__3_0),
        .a_plus_b_minus_q_carry__3_i_1__1(a_plus_b_minus_q_carry__3_i_1__1),
        .a_plus_b_minus_q_carry_i_2__2_0(a_plus_b_minus_q_carry_i_2__2),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__0_i_5__1_0(i___1_carry__0_i_5__1),
        .i___1_carry__0_i_7__1_0(i___1_carry__0_i_7__1),
        .i___1_carry__1_i_5__1_0(i___1_carry__1_i_5__1),
        .i___1_carry__1_i_5__2_0(i___1_carry__1_i_5__2),
        .i___1_carry__1_i_7__1_0(i___1_carry__1_i_7__1),
        .i___1_carry__1_i_9(i___1_carry__1_i_9),
        .i___1_carry__2_i_6__1(i___1_carry__2_i_6__1),
        .i___1_carry_i_4__1_0(i___1_carry_i_4__1),
        .i___1_carry_i_4__2_0(i___1_carry_i_4__2),
        .i___1_carry_i_5__1_0(i___1_carry_i_5__1),
        .i___1_carry_i_6__2(i___1_carry_i_6__2),
        .in_u_3(in_u_3),
        .\ma/a_plus_b_minus_q_carry__0_i_13__1_0 (\ma/a_plus_b_minus_q_carry__0_i_13__1 ),
        .\ma/a_plus_b_minus_q_carry__2_i_9__2_0 (\ma/a_plus_b_minus_q_carry__2_i_9__2 ),
        .\ma/a_plus_b_minus_q_carry__3_i_7__2_0 (\ma/a_plus_b_minus_q_carry__3_i_7__2 ),
        .\ma/a_plus_b_minus_q_carry_i_14__2_0 (O),
        .\ma/a_plus_b_minus_q_carry_i_22__1_0 (\ma/a_plus_b_minus_q_carry_i_22__1 ),
        .mode(mode),
        .mul_in_0(mul_in_0),
        .out1_carry__0_i_9__1(out1_carry__0_i_9__1),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_i_12__1(out1_carry__1_i_12__1),
        .out1_carry__1_i_13__1(out1_carry__1_i_13__1),
        .out1_carry_i_18__3(out1_carry_i_18__3),
        .out1_carry_i_25__0(out1_carry_i_25__0),
        .out1_carry_i_25__0_0(out1_carry_i_25__0_0),
        .out_u_2(out_u_2),
        .out_u_3(out_u_3),
        .out_u_4(out_u_4),
        .ram_reg_0_15_22_22_i_1(ram_reg_0_15_22_22_i_1),
        .sub_out(sub_out),
        .switch_3(switch_3),
        .switch_4(switch_4),
        .switch_reg(switch_reg),
        .switch_reg_0(switch_reg_0[10]),
        .switch_reg_1(switch_reg_0[8]),
        .switch_reg_2(switch_reg_0[6]),
        .switch_reg_3(switch_reg_0[4]),
        .switch_reg_4(switch_reg_0[2]),
        .switch_reg_5(switch_reg_0[11]),
        .switch_reg_6({switch_reg_0[19:12],switch_reg_0[9],switch_reg_0[7],switch_reg_0[5],switch_reg_0[3],switch_reg_0[1:0]}),
        .switch_reg_7(MEM_d_out_4[1]),
        .switch_reg_8(MEM_d_out_4[0]),
        .switch_reg_9(switch_reg_1));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized2
   (out1_carry__1_i_12__2,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__2,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    MEM_d_out_4,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    out1_carry__1_i_13__2,
    out1_carry__0_i_9__2,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    out_u_4,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    a_plus_b_minus_q_carry__1_i_1__3,
    \ma/a_plus_b_minus_q_carry__1_i_13__2 ,
    \ma/a_plus_b_minus_q_carry__0_i_13__2 ,
    a_plus_b_minus_q_carry__0_i_1__3,
    \ma/a_plus_b_minus_q_carry_i_22__2 ,
    a_plus_b_minus_q_carry_i_2__3,
    O,
    \ma/a_plus_b_minus_q_carry__3_i_7__3 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__3 ,
    switch_reg_0,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    \MEM_cnt_reg[0]_16 ,
    \MEM_cnt_reg[0]_17 ,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    \MEM_cnt_reg[0]_20 ,
    mul_in_0,
    \MEM_cnt_reg[0]_21 ,
    \MEM_cnt_reg[0]_22 ,
    \MEM_cnt_reg[0]_23 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__2,
    i___1_carry__2_i_6__2,
    i___1_carry__1_i_7__2,
    i___1_carry__0_i_5__2,
    i___1_carry__0_i_7__2,
    CO,
    i___1_carry__4_i_3__2,
    \_inferred__1/i___1_carry__2 ,
    out_u_3,
    switch_4,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    in_u_4,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry_1,
    a_plus_b_minus_q_carry_2,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__0_0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__1_0,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    out1_carry_i_18__4,
    a_plus_b_minus_q_0,
    switch_5,
    a_plus_b_minus_q_1,
    a_mul_b_0,
    sub_out,
    i___1_carry_i_5__2,
    i___1_carry_i_6__3,
    MEM_d_out_5,
    a_plus_b_minus_q_carry_i_2__3_0,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_4);
  output [2:0]out1_carry__1_i_12__2;
  output [18:0]\MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__2;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [1:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]S;
  output [19:0]MEM_d_out_4;
  output [1:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [3:0]out1_carry__1_i_13__2;
  output [1:0]out1_carry__0_i_9__2;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [2:0]\MEM_cnt_reg[0]_4 ;
  output [2:0]\MEM_cnt_reg[0]_5 ;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]\MEM_cnt_reg[0]_7 ;
  output [0:0]\MEM_cnt_reg[0]_8 ;
  output [21:0]out_u_4;
  output [2:0]\MEM_cnt_reg[0]_9 ;
  output [0:0]\MEM_cnt_reg[0]_10 ;
  output [1:0]\MEM_cnt_reg[0]_11 ;
  output [1:0]\MEM_cnt_reg[0]_12 ;
  output [0:0]\MEM_cnt_reg[0]_13 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__3;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__2 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__2 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__3;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__2 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__3;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__3 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__3 ;
  output switch_reg_0;
  output [1:0]\MEM_cnt_reg[0]_14 ;
  output [1:0]\MEM_cnt_reg[0]_15 ;
  output [1:0]\MEM_cnt_reg[0]_16 ;
  output [2:0]\MEM_cnt_reg[0]_17 ;
  output [3:0]\MEM_cnt_reg[0]_18 ;
  output [1:0]\MEM_cnt_reg[0]_19 ;
  output \MEM_cnt_reg[0]_20 ;
  output [20:0]mul_in_0;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output [1:0]\MEM_cnt_reg[0]_22 ;
  output [0:0]\MEM_cnt_reg[0]_23 ;
  input [14:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__2;
  input i___1_carry__2_i_6__2;
  input i___1_carry__1_i_7__2;
  input i___1_carry__0_i_5__2;
  input i___1_carry__0_i_7__2;
  input [0:0]CO;
  input i___1_carry__4_i_3__2;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_3;
  input switch_4;
  input [15:0]out1_carry__1;
  input [14:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input [7:0]in_u_4;
  input [1:0]a_plus_b_minus_q_carry;
  input [2:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry_1;
  input [0:0]a_plus_b_minus_q_carry_2;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [1:0]a_plus_b_minus_q_carry__0_0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [1:0]a_plus_b_minus_q_carry__1_0;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [0:0]out1_carry_i_18__4;
  input [0:0]a_plus_b_minus_q_0;
  input switch_5;
  input [0:0]a_plus_b_minus_q_1;
  input [0:0]a_mul_b_0;
  input [20:0]sub_out;
  input i___1_carry_i_5__2;
  input i___1_carry_i_6__3;
  input [0:0]MEM_d_out_5;
  input a_plus_b_minus_q_carry_i_2__3_0;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [2:0]MEM_cnt_4;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [2:0]MEM_cnt_4;
  wire [18:0]\MEM_cnt_reg[0] ;
  wire [1:0]\MEM_cnt_reg[0]_0 ;
  wire [1:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_10 ;
  wire [1:0]\MEM_cnt_reg[0]_11 ;
  wire [1:0]\MEM_cnt_reg[0]_12 ;
  wire [0:0]\MEM_cnt_reg[0]_13 ;
  wire [1:0]\MEM_cnt_reg[0]_14 ;
  wire [1:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_16 ;
  wire [2:0]\MEM_cnt_reg[0]_17 ;
  wire [3:0]\MEM_cnt_reg[0]_18 ;
  wire [1:0]\MEM_cnt_reg[0]_19 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire \MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire [1:0]\MEM_cnt_reg[0]_22 ;
  wire [0:0]\MEM_cnt_reg[0]_23 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [2:0]\MEM_cnt_reg[0]_4 ;
  wire [2:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [1:0]\MEM_cnt_reg[0]_7 ;
  wire [0:0]\MEM_cnt_reg[0]_8 ;
  wire [2:0]\MEM_cnt_reg[0]_9 ;
  wire [19:0]MEM_d_out_4;
  wire [0:0]MEM_d_out_5;
  wire [22:0]MEM_u_in_4;
  wire [3:0]O;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [14:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [0:0]a_plus_b_minus_q_1;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [2:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry_1;
  wire [0:0]a_plus_b_minus_q_carry_2;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [1:0]a_plus_b_minus_q_carry__0_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__3;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire [1:0]a_plus_b_minus_q_carry__1_0;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__3;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__2;
  wire [3:0]a_plus_b_minus_q_carry_i_2__3;
  wire a_plus_b_minus_q_carry_i_2__3_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [21:1]dout_0;
  wire i___1_carry__0_i_5__2;
  wire i___1_carry__0_i_7__2;
  wire i___1_carry__1_i_7__2;
  wire i___1_carry__2_i_6__2;
  wire i___1_carry__4_i_3__2;
  wire i___1_carry_i_5__2;
  wire i___1_carry_i_6__3;
  wire [22:0]in_d;
  wire [7:0]in_u_4;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__2 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__2 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__3 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__3 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__2 ;
  wire [20:0]mul_in_0;
  wire [1:0]out1_carry__0_i_9__2;
  wire [15:0]out1_carry__1;
  wire [14:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__2;
  wire [3:0]out1_carry__1_i_13__2;
  wire [0:0]out1_carry__1_i_19__2;
  wire [0:0]out1_carry_i_18__4;
  wire [21:0]out_u_3;
  wire [21:0]out_u_4;
  wire [20:0]sub_out;
  wire switch_4;
  wire switch_5;
  wire switch_reg;
  wire switch_reg_0;

  BRAM__parameterized2 MEM_d
       (.MEM_cnt_4(MEM_cnt_4),
        .MEM_u_in_4(MEM_u_in_4),
        .a_mul_b__0(a_mul_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout({dout_0[21:12],\MEM_cnt_reg[0]_9 [2],dout_0[10:4],\MEM_cnt_reg[0]_9 [1],dout_0[2:1],\MEM_cnt_reg[0]_9 [0]}),
        .in_d(in_d),
        .mul_in_0(mul_in_0[20]),
        .out_u_3(out_u_3[21]),
        .out_u_4(out_u_4[21]),
        .sub_out(sub_out[20]),
        .switch_4(switch_4),
        .switch_reg(MEM_d_out_4[19]));
  BRAM__parameterized2_10 MEM_u
       (.CO(CO),
        .DI(DI),
        .MEM_cnt_4(MEM_cnt_4),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] [17]),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_7 ),
        .\MEM_cnt_reg[0]_11 (\MEM_cnt_reg[0]_8 ),
        .\MEM_cnt_reg[0]_12 (\MEM_cnt_reg[0]_10 ),
        .\MEM_cnt_reg[0]_13 (\MEM_cnt_reg[0]_11 ),
        .\MEM_cnt_reg[0]_14 (\MEM_cnt_reg[0]_12 ),
        .\MEM_cnt_reg[0]_15 (\MEM_cnt_reg[0]_13 ),
        .\MEM_cnt_reg[0]_16 (\MEM_cnt_reg[0]_14 ),
        .\MEM_cnt_reg[0]_17 (\MEM_cnt_reg[0]_15 ),
        .\MEM_cnt_reg[0]_18 (\MEM_cnt_reg[0]_16 ),
        .\MEM_cnt_reg[0]_19 (\MEM_cnt_reg[0]_17 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_20 (\MEM_cnt_reg[0]_18 ),
        .\MEM_cnt_reg[0]_21 (\MEM_cnt_reg[0]_19 ),
        .\MEM_cnt_reg[0]_22 (\MEM_cnt_reg[0]_20 ),
        .\MEM_cnt_reg[0]_23 (\MEM_cnt_reg[0]_21 ),
        .\MEM_cnt_reg[0]_24 (\MEM_cnt_reg[0]_22 ),
        .\MEM_cnt_reg[0]_25 (\MEM_cnt_reg[0]_23 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0] [16]),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0] [15]),
        .\MEM_cnt_reg[0]_5 ({\MEM_cnt_reg[0] [18],\MEM_cnt_reg[0] [14:0]}),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_4(MEM_d_out_4[19]),
        .MEM_d_out_5(MEM_d_out_5),
        .MEM_u_in_4(MEM_u_in_4),
        .O(\ma/a_plus_b_minus_q_carry__1_i_13__2 ),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .a_mul_b(a_mul_b),
        .a_mul_b_0(a_mul_b_0),
        .a_mul_b__0({dout_0[21:12],dout_0[10:4],dout_0[2:1],\MEM_cnt_reg[0]_9 [0]}),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_1(a_plus_b_minus_q_1),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry_0(a_plus_b_minus_q_carry_0),
        .a_plus_b_minus_q_carry_1(a_plus_b_minus_q_carry_1),
        .a_plus_b_minus_q_carry_2(a_plus_b_minus_q_carry_2),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__0_0(a_plus_b_minus_q_carry__0_0),
        .a_plus_b_minus_q_carry__0_i_1__3_0(a_plus_b_minus_q_carry__0_i_1__3),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__1_0(a_plus_b_minus_q_carry__1_0),
        .a_plus_b_minus_q_carry__1_i_1__3_0(a_plus_b_minus_q_carry__1_i_1__3),
        .a_plus_b_minus_q_carry__2(a_plus_b_minus_q_carry__2),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .a_plus_b_minus_q_carry__3_0(a_plus_b_minus_q_carry__3_0),
        .a_plus_b_minus_q_carry__3_i_1__2(a_plus_b_minus_q_carry__3_i_1__2),
        .a_plus_b_minus_q_carry_i_2__3_0(a_plus_b_minus_q_carry_i_2__3),
        .a_plus_b_minus_q_carry_i_2__3_1(a_plus_b_minus_q_carry_i_2__3_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__0_i_5__2_0(i___1_carry__0_i_5__2),
        .i___1_carry__0_i_7__2_0(i___1_carry__0_i_7__2),
        .i___1_carry__1_i_7__2_0(i___1_carry__1_i_7__2),
        .i___1_carry__2_i_6__2(i___1_carry__2_i_6__2),
        .i___1_carry__4_i_3__2_0(i___1_carry__4_i_3__2),
        .i___1_carry_i_5__2_0(i___1_carry_i_5__2),
        .i___1_carry_i_6__3(i___1_carry_i_6__3),
        .in_u_4(in_u_4),
        .\ma/a_plus_b_minus_q_carry__0_i_13__2_0 (\ma/a_plus_b_minus_q_carry__0_i_13__2 ),
        .\ma/a_plus_b_minus_q_carry__2_i_9__3_0 (\ma/a_plus_b_minus_q_carry__2_i_9__3 ),
        .\ma/a_plus_b_minus_q_carry__3_i_7__3_0 (\ma/a_plus_b_minus_q_carry__3_i_7__3 ),
        .\ma/a_plus_b_minus_q_carry_i_14__3_0 (O),
        .\ma/a_plus_b_minus_q_carry_i_22__2_0 (\ma/a_plus_b_minus_q_carry_i_22__2 ),
        .mul_in_0(mul_in_0[19:0]),
        .out1_carry__0_i_9__2(out1_carry__0_i_9__2),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_i_12__2(out1_carry__1_i_12__2),
        .out1_carry__1_i_13__2(out1_carry__1_i_13__2),
        .out1_carry__1_i_19__2_0(out1_carry__1_i_19__2),
        .out1_carry_i_18__4(out1_carry_i_18__4),
        .out_u_3(out_u_3),
        .out_u_4(out_u_4),
        .sub_out(sub_out[19:0]),
        .switch_4(switch_4),
        .switch_5(switch_5),
        .switch_reg(switch_reg),
        .switch_reg_0(MEM_d_out_4[9]),
        .switch_reg_1(MEM_d_out_4[7]),
        .switch_reg_2(MEM_d_out_4[5]),
        .switch_reg_3(MEM_d_out_4[3]),
        .switch_reg_4(MEM_d_out_4[10]),
        .switch_reg_5({MEM_d_out_4[18:11],MEM_d_out_4[8],MEM_d_out_4[6],MEM_d_out_4[4],MEM_d_out_4[2:0]}),
        .switch_reg_6(switch_reg_0));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized3
   (out1_carry__1_i_12__3,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__3,
    DI,
    switch_reg,
    dout,
    \MEM_cnt_reg[0]_0 ,
    S,
    switch_reg_0,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    out1_carry__1_i_13__3,
    out1_carry__0_i_9__3,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    out_u_5,
    \MEM_cnt_reg[0]_9 ,
    \MEM_cnt_reg[0]_10 ,
    \MEM_cnt_reg[0]_11 ,
    \MEM_cnt_reg[0]_12 ,
    \MEM_cnt_reg[0]_13 ,
    \MEM_cnt_reg[0]_14 ,
    \MEM_cnt_reg[0]_15 ,
    a_plus_b_minus_q_carry__1_i_1__4,
    \ma/a_plus_b_minus_q_carry__1_i_13__3 ,
    \ma/a_plus_b_minus_q_carry__0_i_13__3 ,
    a_plus_b_minus_q_carry__0_i_1__4,
    \ma/a_plus_b_minus_q_carry_i_22__3 ,
    a_plus_b_minus_q_carry_i_2__4,
    O,
    \ma/a_plus_b_minus_q_carry__3_i_7__4 ,
    \ma/a_plus_b_minus_q_carry__2_i_9__4 ,
    \MEM_cnt_reg[0]_16 ,
    out1_carry__0_i_12__4,
    \MEM_cnt_reg[0]_17 ,
    \MEM_cnt_reg[0]_18 ,
    \MEM_cnt_reg[0]_19 ,
    switch_reg_1,
    \MEM_cnt_reg[0]_20 ,
    \MEM_cnt_reg[0]_21 ,
    \MEM_cnt_reg[0]_22 ,
    \MEM_cnt_reg[0]_23 ,
    \MEM_cnt_reg[0]_24 ,
    \MEM_cnt_reg[0]_25 ,
    \MEM_cnt_reg[0]_26 ,
    mul_in_0,
    \MEM_cnt_reg[0]_27 ,
    \MEM_cnt_reg[0]_28 ,
    \MEM_cnt_reg[0]_29 ,
    \MEM_cnt_reg[0]_30 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b,
    a_plus_b_minus_q_carry__3_i_1__3,
    i___1_carry__2_i_6__3,
    i___1_carry__1_i_5__3,
    i___1_carry__1_i_7__3,
    i___1_carry__0_i_5__3,
    i___1_carry__0_i_7__3,
    i___1_carry_i_4__3,
    CO,
    i___1_carry__4_i_3__3,
    \_inferred__1/i___1_carry__2 ,
    out_u_4,
    switch_5,
    out1_carry__1,
    out1_carry__1_0,
    a_plus_b_minus_q,
    \_inferred__1/i___1_carry__2_0 ,
    i___1_carry__1_i_5__4,
    i___1_carry__1_i_7__4,
    i___1_carry__0_i_5__4,
    i___1_carry__0_i_7__4,
    i___1_carry_i_4__4,
    in_u_5,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry_0,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    \_inferred__1/i___1_carry__2_1 ,
    \_inferred__1/i___1_carry__2_2 ,
    \_inferred__1/i___1_carry__2_3 ,
    out1_carry_i_18__5,
    a_plus_b_minus_q_0,
    switch_6,
    a_plus_b_minus_q_1,
    a_mul_b_0,
    sub_out,
    a_plus_b_minus_q_carry__1_i_1__4_0,
    i___1_carry_i_5__3,
    i___1_carry_i_6__4,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_5,
    i___1_carry_i_5__4,
    i___1_carry_i_6__5);
  output [2:0]out1_carry__1_i_12__3;
  output [18:0]\MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__3;
  output [0:0]DI;
  output switch_reg;
  output [22:0]dout;
  output [2:0]\MEM_cnt_reg[0]_0 ;
  output [3:0]S;
  output [20:0]switch_reg_0;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [1:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]out1_carry__1_i_13__3;
  output [2:0]out1_carry__0_i_9__3;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [3:0]\MEM_cnt_reg[0]_5 ;
  output [1:0]\MEM_cnt_reg[0]_6 ;
  output [1:0]\MEM_cnt_reg[0]_7 ;
  output [0:0]\MEM_cnt_reg[0]_8 ;
  output [21:0]out_u_5;
  output [0:0]\MEM_cnt_reg[0]_9 ;
  output [0:0]\MEM_cnt_reg[0]_10 ;
  output [2:0]\MEM_cnt_reg[0]_11 ;
  output [3:0]\MEM_cnt_reg[0]_12 ;
  output [3:0]\MEM_cnt_reg[0]_13 ;
  output [3:0]\MEM_cnt_reg[0]_14 ;
  output [0:0]\MEM_cnt_reg[0]_15 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__4;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__3 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__3 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__4;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__3 ;
  output [3:0]a_plus_b_minus_q_carry_i_2__4;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__4 ;
  output [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__4 ;
  output [1:0]\MEM_cnt_reg[0]_16 ;
  output [1:0]out1_carry__0_i_12__4;
  output [3:0]\MEM_cnt_reg[0]_17 ;
  output [3:0]\MEM_cnt_reg[0]_18 ;
  output [1:0]\MEM_cnt_reg[0]_19 ;
  output switch_reg_1;
  output [1:0]\MEM_cnt_reg[0]_20 ;
  output [1:0]\MEM_cnt_reg[0]_21 ;
  output [1:0]\MEM_cnt_reg[0]_22 ;
  output [2:0]\MEM_cnt_reg[0]_23 ;
  output [3:0]\MEM_cnt_reg[0]_24 ;
  output [1:0]\MEM_cnt_reg[0]_25 ;
  output \MEM_cnt_reg[0]_26 ;
  output [22:0]mul_in_0;
  output \MEM_cnt_reg[0]_27 ;
  output [2:0]\MEM_cnt_reg[0]_28 ;
  output [0:0]\MEM_cnt_reg[0]_29 ;
  output [1:0]\MEM_cnt_reg[0]_30 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__3;
  input i___1_carry__2_i_6__3;
  input i___1_carry__1_i_5__3;
  input i___1_carry__1_i_7__3;
  input i___1_carry__0_i_5__3;
  input i___1_carry__0_i_7__3;
  input i___1_carry_i_4__3;
  input [0:0]CO;
  input i___1_carry__4_i_3__3;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_4;
  input switch_5;
  input [22:0]out1_carry__1;
  input [15:0]out1_carry__1_0;
  input [22:0]a_plus_b_minus_q;
  input [8:0]\_inferred__1/i___1_carry__2_0 ;
  input i___1_carry__1_i_5__4;
  input i___1_carry__1_i_7__4;
  input i___1_carry__0_i_5__4;
  input i___1_carry__0_i_7__4;
  input i___1_carry_i_4__4;
  input [7:0]in_u_5;
  input [1:0]a_plus_b_minus_q_carry;
  input [1:0]a_plus_b_minus_q_carry_0;
  input [1:0]a_plus_b_minus_q_carry__0;
  input [2:0]a_plus_b_minus_q_carry__1;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [1:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [0:0]\_inferred__1/i___1_carry__2_1 ;
  input \_inferred__1/i___1_carry__2_2 ;
  input \_inferred__1/i___1_carry__2_3 ;
  input [0:0]out1_carry_i_18__5;
  input [0:0]a_plus_b_minus_q_0;
  input switch_6;
  input [0:0]a_plus_b_minus_q_1;
  input [0:0]a_mul_b_0;
  input [22:0]sub_out;
  input a_plus_b_minus_q_carry__1_i_1__4_0;
  input i___1_carry_i_5__3;
  input i___1_carry_i_6__4;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input [1:0]MEM_cnt_5;
  input i___1_carry_i_5__4;
  input i___1_carry_i_6__5;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]MEM_cnt_5;
  wire [18:0]\MEM_cnt_reg[0] ;
  wire [2:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_10 ;
  wire [2:0]\MEM_cnt_reg[0]_11 ;
  wire [3:0]\MEM_cnt_reg[0]_12 ;
  wire [3:0]\MEM_cnt_reg[0]_13 ;
  wire [3:0]\MEM_cnt_reg[0]_14 ;
  wire [0:0]\MEM_cnt_reg[0]_15 ;
  wire [1:0]\MEM_cnt_reg[0]_16 ;
  wire [3:0]\MEM_cnt_reg[0]_17 ;
  wire [3:0]\MEM_cnt_reg[0]_18 ;
  wire [1:0]\MEM_cnt_reg[0]_19 ;
  wire [1:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_20 ;
  wire [1:0]\MEM_cnt_reg[0]_21 ;
  wire [1:0]\MEM_cnt_reg[0]_22 ;
  wire [2:0]\MEM_cnt_reg[0]_23 ;
  wire [3:0]\MEM_cnt_reg[0]_24 ;
  wire [1:0]\MEM_cnt_reg[0]_25 ;
  wire \MEM_cnt_reg[0]_26 ;
  wire \MEM_cnt_reg[0]_27 ;
  wire [2:0]\MEM_cnt_reg[0]_28 ;
  wire [0:0]\MEM_cnt_reg[0]_29 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [1:0]\MEM_cnt_reg[0]_30 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [3:0]\MEM_cnt_reg[0]_5 ;
  wire [1:0]\MEM_cnt_reg[0]_6 ;
  wire [1:0]\MEM_cnt_reg[0]_7 ;
  wire [0:0]\MEM_cnt_reg[0]_8 ;
  wire [0:0]\MEM_cnt_reg[0]_9 ;
  wire [22:0]MEM_u_in_5;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [8:0]\_inferred__1/i___1_carry__2_0 ;
  wire [0:0]\_inferred__1/i___1_carry__2_1 ;
  wire \_inferred__1/i___1_carry__2_2 ;
  wire \_inferred__1/i___1_carry__2_3 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [0:0]a_plus_b_minus_q_1;
  wire [1:0]a_plus_b_minus_q_carry;
  wire [1:0]a_plus_b_minus_q_carry_0;
  wire [1:0]a_plus_b_minus_q_carry__0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__4;
  wire [2:0]a_plus_b_minus_q_carry__1;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__4;
  wire a_plus_b_minus_q_carry__1_i_1__4_0;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire [1:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__3;
  wire [3:0]a_plus_b_minus_q_carry_i_2__4;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire [21:1]dout_0;
  wire i___1_carry__0_i_5__3;
  wire i___1_carry__0_i_5__4;
  wire i___1_carry__0_i_7__3;
  wire i___1_carry__0_i_7__4;
  wire i___1_carry__1_i_5__3;
  wire i___1_carry__1_i_5__4;
  wire i___1_carry__1_i_7__3;
  wire i___1_carry__1_i_7__4;
  wire i___1_carry__2_i_6__3;
  wire i___1_carry__4_i_3__3;
  wire i___1_carry_i_4__3;
  wire i___1_carry_i_4__4;
  wire i___1_carry_i_5__3;
  wire i___1_carry_i_5__4;
  wire i___1_carry_i_6__4;
  wire i___1_carry_i_6__5;
  wire [22:0]in_d;
  wire [7:0]in_u_5;
  wire [3:0]\ma/a_plus_b_minus_q_carry__0_i_13__3 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__3 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__2_i_9__4 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__4 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__3 ;
  wire [22:0]mul_in_0;
  wire [1:0]out1_carry__0_i_12__4;
  wire [2:0]out1_carry__0_i_9__3;
  wire [22:0]out1_carry__1;
  wire [15:0]out1_carry__1_0;
  wire [2:0]out1_carry__1_i_12__3;
  wire [3:0]out1_carry__1_i_13__3;
  wire [0:0]out1_carry__1_i_19__3;
  wire [0:0]out1_carry_i_18__5;
  wire [21:0]out_u_4;
  wire [21:0]out_u_5;
  wire [22:0]sub_out;
  wire switch_5;
  wire switch_6;
  wire switch_reg;
  wire [20:0]switch_reg_0;
  wire switch_reg_1;

  BRAM__parameterized3 MEM_d
       (.MEM_cnt_5(MEM_cnt_5),
        .MEM_u_in_5(MEM_u_in_5),
        .a_mul_b__0(a_mul_b),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout({dout_0,\MEM_cnt_reg[0]_9 }),
        .in_d(in_d),
        .mul_in_0(mul_in_0[22]),
        .out_u_4(out_u_4[21]),
        .out_u_5(out_u_5[21]),
        .sub_out(sub_out[22]),
        .switch_5(switch_5),
        .switch_reg(switch_reg_0[20]));
  BRAM__parameterized3_9 MEM_u
       (.CO(CO),
        .DI(DI),
        .MEM_cnt_5(MEM_cnt_5),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] [17]),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_7 ),
        .\MEM_cnt_reg[0]_11 (\MEM_cnt_reg[0]_8 ),
        .\MEM_cnt_reg[0]_12 (\MEM_cnt_reg[0]_10 ),
        .\MEM_cnt_reg[0]_13 (\MEM_cnt_reg[0]_11 ),
        .\MEM_cnt_reg[0]_14 (\MEM_cnt_reg[0]_12 ),
        .\MEM_cnt_reg[0]_15 (\MEM_cnt_reg[0]_13 ),
        .\MEM_cnt_reg[0]_16 (\MEM_cnt_reg[0]_14 ),
        .\MEM_cnt_reg[0]_17 (\MEM_cnt_reg[0]_15 ),
        .\MEM_cnt_reg[0]_18 (\MEM_cnt_reg[0]_16 ),
        .\MEM_cnt_reg[0]_19 (\MEM_cnt_reg[0]_17 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_20 (\MEM_cnt_reg[0]_18 ),
        .\MEM_cnt_reg[0]_21 (\MEM_cnt_reg[0]_19 ),
        .\MEM_cnt_reg[0]_22 (\MEM_cnt_reg[0]_20 ),
        .\MEM_cnt_reg[0]_23 (\MEM_cnt_reg[0]_21 ),
        .\MEM_cnt_reg[0]_24 (\MEM_cnt_reg[0]_22 ),
        .\MEM_cnt_reg[0]_25 (\MEM_cnt_reg[0]_23 ),
        .\MEM_cnt_reg[0]_26 (\MEM_cnt_reg[0]_24 ),
        .\MEM_cnt_reg[0]_27 (\MEM_cnt_reg[0]_25 ),
        .\MEM_cnt_reg[0]_28 (\MEM_cnt_reg[0]_26 ),
        .\MEM_cnt_reg[0]_29 (\MEM_cnt_reg[0]_27 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_30 (\MEM_cnt_reg[0]_28 ),
        .\MEM_cnt_reg[0]_31 (\MEM_cnt_reg[0]_29 ),
        .\MEM_cnt_reg[0]_32 (\MEM_cnt_reg[0]_30 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0] [16]),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0] [15]),
        .\MEM_cnt_reg[0]_6 ({\MEM_cnt_reg[0] [18],\MEM_cnt_reg[0] [14:0]}),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_6 ),
        .MEM_u_in_5(MEM_u_in_5),
        .O(\ma/a_plus_b_minus_q_carry__1_i_13__3 ),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__2_0 (\_inferred__1/i___1_carry__2_0 ),
        .\_inferred__1/i___1_carry__2_1 (\_inferred__1/i___1_carry__2_1 ),
        .\_inferred__1/i___1_carry__2_2 (\_inferred__1/i___1_carry__2_2 ),
        .\_inferred__1/i___1_carry__2_3 (\_inferred__1/i___1_carry__2_3 ),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .a_mul_b(a_mul_b),
        .a_mul_b_0(a_mul_b_0),
        .a_mul_b__0({dout_0,\MEM_cnt_reg[0]_9 }),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_1(a_plus_b_minus_q_1),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry_0(a_plus_b_minus_q_carry_0),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__0_i_1__4_0(a_plus_b_minus_q_carry__0_i_1__4),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__1_i_1__4_0(a_plus_b_minus_q_carry__1_i_1__4),
        .a_plus_b_minus_q_carry__1_i_1__4_1(a_plus_b_minus_q_carry__1_i_1__4_0),
        .a_plus_b_minus_q_carry__2(a_plus_b_minus_q_carry__2),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .a_plus_b_minus_q_carry__3_0(a_plus_b_minus_q_carry__3_0),
        .a_plus_b_minus_q_carry__3_i_1__3(a_plus_b_minus_q_carry__3_i_1__3),
        .a_plus_b_minus_q_carry_i_2__4_0(a_plus_b_minus_q_carry_i_2__4),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__0_i_5__3_0(i___1_carry__0_i_5__3),
        .i___1_carry__0_i_5__4_0(i___1_carry__0_i_5__4),
        .i___1_carry__0_i_7__3_0(i___1_carry__0_i_7__3),
        .i___1_carry__0_i_7__4_0(i___1_carry__0_i_7__4),
        .i___1_carry__1_i_5__3_0(i___1_carry__1_i_5__3),
        .i___1_carry__1_i_5__4_0(i___1_carry__1_i_5__4),
        .i___1_carry__1_i_7__3_0(i___1_carry__1_i_7__3),
        .i___1_carry__1_i_7__4_0(i___1_carry__1_i_7__4),
        .i___1_carry__2_i_6__3(i___1_carry__2_i_6__3),
        .i___1_carry__4_i_3__3_0(switch_reg_0[20]),
        .i___1_carry__4_i_3__3_1(i___1_carry__4_i_3__3),
        .i___1_carry_i_4__3_0(i___1_carry_i_4__3),
        .i___1_carry_i_4__4_0(i___1_carry_i_4__4),
        .i___1_carry_i_5__3_0(i___1_carry_i_5__3),
        .i___1_carry_i_5__4_0(i___1_carry_i_5__4),
        .i___1_carry_i_6__4(i___1_carry_i_6__4),
        .i___1_carry_i_6__5(i___1_carry_i_6__5),
        .in_u_5(in_u_5),
        .\ma/a_plus_b_minus_q_carry__0_i_13__3_0 (\ma/a_plus_b_minus_q_carry__0_i_13__3 ),
        .\ma/a_plus_b_minus_q_carry__2_i_9__4_0 (\ma/a_plus_b_minus_q_carry__2_i_9__4 ),
        .\ma/a_plus_b_minus_q_carry__3_i_7__4_0 (\ma/a_plus_b_minus_q_carry__3_i_7__4 ),
        .\ma/a_plus_b_minus_q_carry_i_14__4_0 (O),
        .\ma/a_plus_b_minus_q_carry_i_22__3_0 (\ma/a_plus_b_minus_q_carry_i_22__3 ),
        .mul_in_0(mul_in_0[21:0]),
        .out1_carry__0_i_12__4(out1_carry__0_i_12__4),
        .out1_carry__0_i_9__3(out1_carry__0_i_9__3),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_i_12__3(out1_carry__1_i_12__3),
        .out1_carry__1_i_13__3(out1_carry__1_i_13__3),
        .out1_carry__1_i_19__3_0(out1_carry__1_i_19__3),
        .out1_carry_i_18__5(out1_carry_i_18__5),
        .out_u_4(out_u_4),
        .out_u_5(out_u_5),
        .sub_out(sub_out[21:0]),
        .switch_5(switch_5),
        .switch_6(switch_6),
        .switch_reg(switch_reg),
        .switch_reg_0(switch_reg_0[10]),
        .switch_reg_1(switch_reg_0[8]),
        .switch_reg_2(switch_reg_0[6]),
        .switch_reg_3(switch_reg_0[4]),
        .switch_reg_4(switch_reg_0[2]),
        .switch_reg_5(switch_reg_0[11]),
        .switch_reg_6({switch_reg_0[19:12],switch_reg_0[9],switch_reg_0[7],switch_reg_0[5],switch_reg_0[3],switch_reg_0[1:0]}),
        .switch_reg_7(switch_reg_1));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized4
   (out1_carry__1_i_12__4,
    \MEM_cnt_reg[0] ,
    out1_carry__1_i_19__4,
    out1_carry__1_i_13__4,
    \MEM_cnt_reg[0]_0 ,
    MEM_d_out_6,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \ram_reg[22] ,
    \ram_reg[10] ,
    \ram_reg[6] ,
    \ram_reg[2] ,
    \ram_reg[15] ,
    \ram_reg[19] ,
    \ram_reg[22]_0 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    \MEM_cnt_reg[0]_6 ,
    \MEM_cnt_reg[0]_7 ,
    \MEM_cnt_reg[0]_8 ,
    B,
    \ram_reg[10]_0 ,
    \ram_reg[6]_0 ,
    \ram_reg[0] ,
    \_inferred__1/i___1_carry__4 ,
    dout,
    a_mul_b__0,
    i___1_carry__4_i_3__4,
    out_u_6,
    out_u_5,
    switch_6,
    MEM_u_out_7,
    out1_carry__1,
    a_plus_b_minus_q_carry__1,
    DI,
    S,
    a_plus_b_minus_q_carry__2,
    a_plus_b_minus_q_carry__3,
    a_plus_b_minus_q_carry__3_0,
    ram_reg_0_1_0_0,
    a_plus_b_minus_q,
    ram_reg_0_1_11_11_i_1,
    ram_reg_0_1_7_7_i_1,
    O,
    a_mul_b__0_0,
    clk_IBUF_BUFG,
    in_d,
    MEM_cnt_6);
  output [2:0]out1_carry__1_i_12__4;
  output [19:0]\MEM_cnt_reg[0] ;
  output [0:0]out1_carry__1_i_19__4;
  output [3:0]out1_carry__1_i_13__4;
  output [22:0]\MEM_cnt_reg[0]_0 ;
  output [0:0]MEM_d_out_6;
  output [0:0]\MEM_cnt_reg[0]_1 ;
  output [21:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\ram_reg[22] ;
  output [1:0]\ram_reg[10] ;
  output [1:0]\ram_reg[6] ;
  output [0:0]\ram_reg[2] ;
  output [3:0]\ram_reg[15] ;
  output [3:0]\ram_reg[19] ;
  output [3:0]\ram_reg[22]_0 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [1:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output [2:0]\MEM_cnt_reg[0]_6 ;
  output [3:0]\MEM_cnt_reg[0]_7 ;
  output [1:0]\MEM_cnt_reg[0]_8 ;
  output [0:0]B;
  output [1:0]\ram_reg[10]_0 ;
  output [1:0]\ram_reg[6]_0 ;
  output [0:0]\ram_reg[0] ;
  input [7:0]\_inferred__1/i___1_carry__4 ;
  input [22:0]dout;
  input [0:0]a_mul_b__0;
  input i___1_carry__4_i_3__4;
  input [0:0]out_u_6;
  input [21:0]out_u_5;
  input switch_6;
  input [14:0]MEM_u_out_7;
  input [14:0]out1_carry__1;
  input [0:0]a_plus_b_minus_q_carry__1;
  input [3:0]DI;
  input [1:0]S;
  input [3:0]a_plus_b_minus_q_carry__2;
  input [2:0]a_plus_b_minus_q_carry__3;
  input [0:0]a_plus_b_minus_q_carry__3_0;
  input [0:0]ram_reg_0_1_0_0;
  input [22:0]a_plus_b_minus_q;
  input [3:0]ram_reg_0_1_11_11_i_1;
  input [3:0]ram_reg_0_1_7_7_i_1;
  input [2:0]O;
  input [0:0]a_mul_b__0_0;
  input clk_IBUF_BUFG;
  input [22:0]in_d;
  input MEM_cnt_6;

  wire [0:0]B;
  wire [3:0]DI;
  wire MEM_cnt_6;
  wire [19:0]\MEM_cnt_reg[0] ;
  wire [22:0]\MEM_cnt_reg[0]_0 ;
  wire [0:0]\MEM_cnt_reg[0]_1 ;
  wire [21:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [1:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [2:0]\MEM_cnt_reg[0]_6 ;
  wire [3:0]\MEM_cnt_reg[0]_7 ;
  wire [1:0]\MEM_cnt_reg[0]_8 ;
  wire [0:0]MEM_d_out_6;
  wire [22:1]MEM_u_in_6;
  wire [14:0]MEM_u_out_7;
  wire [2:0]O;
  wire [1:0]S;
  wire [7:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b__0;
  wire [0:0]a_mul_b__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_carry__1;
  wire [3:0]a_plus_b_minus_q_carry__2;
  wire [2:0]a_plus_b_minus_q_carry__3;
  wire [0:0]a_plus_b_minus_q_carry__3_0;
  wire clk_IBUF_BUFG;
  wire [22:0]din;
  wire [22:0]dout;
  wire i___1_carry__4_i_3__4;
  wire [22:0]in_d;
  wire [14:0]out1_carry__1;
  wire [2:0]out1_carry__1_i_12__4;
  wire [3:0]out1_carry__1_i_13__4;
  wire [0:0]out1_carry__1_i_19__4;
  wire [21:0]out_u_5;
  wire [0:0]out_u_6;
  wire [0:0]\ram_reg[0] ;
  wire [1:0]\ram_reg[10] ;
  wire [1:0]\ram_reg[10]_0 ;
  wire [3:0]\ram_reg[15] ;
  wire [3:0]\ram_reg[19] ;
  wire [0:0]\ram_reg[22] ;
  wire [3:0]\ram_reg[22]_0 ;
  wire [0:0]\ram_reg[2] ;
  wire [1:0]\ram_reg[6] ;
  wire [1:0]\ram_reg[6]_0 ;
  wire [0:0]ram_reg_0_1_0_0;
  wire [3:0]ram_reg_0_1_11_11_i_1;
  wire [3:0]ram_reg_0_1_7_7_i_1;
  wire switch_6;

  BRAM__parameterized4 MEM_d
       (.B(B),
        .MEM_cnt_6(MEM_cnt_6),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0]_2 ),
        .MEM_u_in_6(MEM_u_in_6),
        .a_mul_b__0(a_mul_b__0),
        .a_mul_b__0_0(a_mul_b__0_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .in_d(in_d),
        .out_u_5(out_u_5[21]),
        .out_u_6(out_u_6),
        .ram_reg_0_1_0_0_0(ram_reg_0_1_0_0),
        .switch_6(switch_6),
        .switch_reg(MEM_d_out_6));
  BRAM__parameterized4_8 MEM_u
       (.DI(DI),
        .MEM_cnt_6(MEM_cnt_6),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] [18]),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0] [17]),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0] [16]),
        .\MEM_cnt_reg[0]_10 (\MEM_cnt_reg[0]_8 ),
        .\MEM_cnt_reg[0]_2 ({\MEM_cnt_reg[0] [19],\MEM_cnt_reg[0] [15:0]}),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_7 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_8 (\MEM_cnt_reg[0]_6 ),
        .\MEM_cnt_reg[0]_9 (\MEM_cnt_reg[0]_7 ),
        .MEM_d_out_6(MEM_d_out_6),
        .MEM_u_in_6(MEM_u_in_6),
        .MEM_u_out_7(MEM_u_out_7),
        .O(O),
        .S(S),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__2(a_plus_b_minus_q_carry__2),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .a_plus_b_minus_q_carry__3_0(a_plus_b_minus_q_carry__3_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .din(din),
        .dout(dout),
        .i___1_carry__4_i_3__4_0(i___1_carry__4_i_3__4),
        .out1_carry__1(a_mul_b__0),
        .out1_carry__1_0(out1_carry__1),
        .out1_carry__1_i_12__4(out1_carry__1_i_12__4),
        .out1_carry__1_i_13__4(out1_carry__1_i_13__4),
        .out1_carry__1_i_19__4_0(out1_carry__1_i_19__4),
        .out_u_5(out_u_5),
        .\ram_reg[0] (\ram_reg[0] ),
        .\ram_reg[10] (\ram_reg[10] ),
        .\ram_reg[10]_0 (\ram_reg[10]_0 ),
        .\ram_reg[15] (\ram_reg[15] ),
        .\ram_reg[19] (\ram_reg[19] ),
        .\ram_reg[22] (\ram_reg[22] ),
        .\ram_reg[22]_0 (\ram_reg[22]_0 ),
        .\ram_reg[2] (\ram_reg[2] ),
        .\ram_reg[6] (\ram_reg[6] ),
        .\ram_reg[6]_0 (\ram_reg[6]_0 ),
        .ram_reg_0_1_11_11_i_1(ram_reg_0_1_11_11_i_1),
        .ram_reg_0_1_7_7_i_1(ram_reg_0_1_7_7_i_1));
endmodule

(* ORIG_REF_NAME = "RU" *) 
module RU__parameterized5
   (\ram_reg[20] ,
    \ram_reg[22] ,
    \ram_reg[22]_0 ,
    DI,
    \ram_reg[12] ,
    MEM_u_out_7,
    \ram_reg[12]_0 ,
    S,
    \ram_reg[22]_1 ,
    \ram_reg[14] ,
    \ram_reg[9] ,
    \ram_reg[5] ,
    \ram_reg[17] ,
    \ram_reg[12]_1 ,
    \ram_reg[10] ,
    \ram_reg[6] ,
    \ram_reg[2] ,
    \ram_reg[13] ,
    \ram_reg[22]_2 ,
    out_u_7,
    \ram_reg[22]_3 ,
    \ram_reg[22]_4 ,
    \ram_reg[2]_0 ,
    in_u_7,
    \ram_reg[11] ,
    \ram_reg[2]_1 ,
    a_plus_b_minus_q_carry__1_i_1__6,
    \ram_reg[15] ,
    \ram_reg[11]_0 ,
    a_plus_b_minus_q_carry__0_i_1__6,
    \ram_reg[7] ,
    a_plus_b_minus_q_carry_i_2__6,
    O,
    \ram_reg[22]_5 ,
    \ram_reg[19] ,
    mul_in_0,
    \ram_reg[18] ,
    \ram_reg[16] ,
    mode,
    \ram_reg[2]_2 ,
    \ram_reg[2]_3 ,
    \ram_reg[6]_0 ,
    \ram_reg[10]_0 ,
    \ram_reg[15]_0 ,
    \ram_reg[19]_0 ,
    \ram_reg[21] ,
    \ram_reg[1] ,
    \ram_reg[3] ,
    \ram_reg[7]_0 ,
    \ram_reg[11]_1 ,
    \_inferred__1/i___1_carry__4 ,
    a_mul_b__0,
    a_plus_b_minus_q_carry__3_i_1__5,
    i___1_carry__2_i_6__5,
    i___1_carry__1_i_5__5,
    i___1_carry__1_i_7__5,
    i___1_carry__0_i_5__5,
    i___1_carry__0_i_7__5,
    i___1_carry_i_4__5,
    CO,
    i___1_carry__4_i_3__5,
    \_inferred__1/i___1_carry__2 ,
    out_u_6,
    switch_7,
    NTT_in_u_IBUF,
    out1_carry__1,
    out1_carry,
    a_plus_b_minus_q,
    sub_out,
    \NTT_out_u_OBUF[0]_inst_i_1 ,
    a_plus_b_minus_q_carry,
    a_plus_b_minus_q_carry__0,
    a_plus_b_minus_q_carry__1,
    a_plus_b_minus_q_carry__3,
    \_inferred__1/i___1_carry__2_0 ,
    NTT_in_d_IBUF,
    a_plus_b_minus_q_0,
    a_mul_b,
    i___1_carry_i_5__5,
    i___1_carry_i_6__6,
    MEM_d_in_7,
    clk_IBUF_BUFG);
  output [2:0]\ram_reg[20] ;
  output [18:0]\ram_reg[22] ;
  output [0:0]\ram_reg[22]_0 ;
  output [0:0]DI;
  output \ram_reg[12] ;
  output [22:0]MEM_u_out_7;
  output [2:0]\ram_reg[12]_0 ;
  output [3:0]S;
  output [20:0]\ram_reg[22]_1 ;
  output [2:0]\ram_reg[14] ;
  output [1:0]\ram_reg[9] ;
  output [1:0]\ram_reg[5] ;
  output [3:0]\ram_reg[17] ;
  output [2:0]\ram_reg[12]_1 ;
  output [3:0]\ram_reg[10] ;
  output [3:0]\ram_reg[6] ;
  output [1:0]\ram_reg[2] ;
  output [1:0]\ram_reg[13] ;
  output [0:0]\ram_reg[22]_2 ;
  output [21:0]out_u_7;
  output [13:0]\ram_reg[22]_3 ;
  output [0:0]\ram_reg[22]_4 ;
  output [0:0]\ram_reg[2]_0 ;
  output [22:0]in_u_7;
  output [9:0]\ram_reg[11] ;
  output [0:0]\ram_reg[2]_1 ;
  output [3:0]a_plus_b_minus_q_carry__1_i_1__6;
  output [3:0]\ram_reg[15] ;
  output [3:0]\ram_reg[11]_0 ;
  output [3:0]a_plus_b_minus_q_carry__0_i_1__6;
  output [3:0]\ram_reg[7] ;
  output [3:0]a_plus_b_minus_q_carry_i_2__6;
  output [3:0]O;
  output [3:0]\ram_reg[22]_5 ;
  output [3:0]\ram_reg[19] ;
  output [22:0]mul_in_0;
  output [0:0]\ram_reg[18] ;
  output [0:0]\ram_reg[16] ;
  output [0:0]mode;
  output [0:0]\ram_reg[2]_2 ;
  output [1:0]\ram_reg[2]_3 ;
  output [1:0]\ram_reg[6]_0 ;
  output [1:0]\ram_reg[10]_0 ;
  output [2:0]\ram_reg[15]_0 ;
  output [3:0]\ram_reg[19]_0 ;
  output [1:0]\ram_reg[21] ;
  output \ram_reg[1] ;
  output [2:0]\ram_reg[3] ;
  output [1:0]\ram_reg[7]_0 ;
  output [1:0]\ram_reg[11]_1 ;
  input [15:0]\_inferred__1/i___1_carry__4 ;
  input [0:0]a_mul_b__0;
  input [22:0]a_plus_b_minus_q_carry__3_i_1__5;
  input i___1_carry__2_i_6__5;
  input i___1_carry__1_i_5__5;
  input i___1_carry__1_i_7__5;
  input i___1_carry__0_i_5__5;
  input i___1_carry__0_i_7__5;
  input i___1_carry_i_4__5;
  input [0:0]CO;
  input i___1_carry__4_i_3__5;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]out_u_6;
  input switch_7;
  input [22:0]NTT_in_u_IBUF;
  input [12:0]out1_carry__1;
  input out1_carry;
  input [22:0]a_plus_b_minus_q;
  input [22:0]sub_out;
  input [1:0]\NTT_out_u_OBUF[0]_inst_i_1 ;
  input [3:0]a_plus_b_minus_q_carry;
  input [3:0]a_plus_b_minus_q_carry__0;
  input [0:0]a_plus_b_minus_q_carry__1;
  input [0:0]a_plus_b_minus_q_carry__3;
  input \_inferred__1/i___1_carry__2_0 ;
  input [9:0]NTT_in_d_IBUF;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b;
  input i___1_carry_i_5__5;
  input i___1_carry_i_6__6;
  input [22:0]MEM_d_in_7;
  input clk_IBUF_BUFG;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [22:0]MEM_d_in_7;
  wire [22:0]MEM_u_in;
  wire [22:0]MEM_u_in_7;
  wire [22:0]MEM_u_out_7;
  wire [9:0]NTT_in_d_IBUF;
  wire [22:0]NTT_in_u_IBUF;
  wire [1:0]\NTT_out_u_OBUF[0]_inst_i_1 ;
  wire [3:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire \_inferred__1/i___1_carry__2_0 ;
  wire [15:0]\_inferred__1/i___1_carry__4 ;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b__0;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire [3:0]a_plus_b_minus_q_carry;
  wire [3:0]a_plus_b_minus_q_carry__0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__6;
  wire [0:0]a_plus_b_minus_q_carry__1;
  wire [3:0]a_plus_b_minus_q_carry__1_i_1__6;
  wire [0:0]a_plus_b_minus_q_carry__3;
  wire [22:0]a_plus_b_minus_q_carry__3_i_1__5;
  wire [3:0]a_plus_b_minus_q_carry_i_2__6;
  wire clk_IBUF_BUFG;
  wire i___1_carry__0_i_5__5;
  wire i___1_carry__0_i_7__5;
  wire i___1_carry__1_i_5__5;
  wire i___1_carry__1_i_7__5;
  wire i___1_carry__2_i_6__5;
  wire i___1_carry__4_i_3__5;
  wire i___1_carry_i_4__5;
  wire i___1_carry_i_5__5;
  wire i___1_carry_i_6__6;
  wire [22:0]in_u_7;
  wire [0:0]mode;
  wire [22:0]mul_in_0;
  wire out1_carry;
  wire [12:0]out1_carry__1;
  wire [21:0]out_u_6;
  wire [21:0]out_u_7;
  wire [11:3]ram;
  wire [3:0]\ram_reg[10] ;
  wire [1:0]\ram_reg[10]_0 ;
  wire [9:0]\ram_reg[11] ;
  wire [3:0]\ram_reg[11]_0 ;
  wire [1:0]\ram_reg[11]_1 ;
  wire \ram_reg[12] ;
  wire [2:0]\ram_reg[12]_0 ;
  wire [2:0]\ram_reg[12]_1 ;
  wire [1:0]\ram_reg[13] ;
  wire [2:0]\ram_reg[14] ;
  wire [3:0]\ram_reg[15] ;
  wire [2:0]\ram_reg[15]_0 ;
  wire [0:0]\ram_reg[16] ;
  wire [3:0]\ram_reg[17] ;
  wire [0:0]\ram_reg[18] ;
  wire [3:0]\ram_reg[19] ;
  wire [3:0]\ram_reg[19]_0 ;
  wire \ram_reg[1] ;
  wire [2:0]\ram_reg[20] ;
  wire [1:0]\ram_reg[21] ;
  wire [18:0]\ram_reg[22] ;
  wire [0:0]\ram_reg[22]_0 ;
  wire [20:0]\ram_reg[22]_1 ;
  wire [0:0]\ram_reg[22]_2 ;
  wire [13:0]\ram_reg[22]_3 ;
  wire [0:0]\ram_reg[22]_4 ;
  wire [3:0]\ram_reg[22]_5 ;
  wire [1:0]\ram_reg[2] ;
  wire [0:0]\ram_reg[2]_0 ;
  wire [0:0]\ram_reg[2]_1 ;
  wire [0:0]\ram_reg[2]_2 ;
  wire [1:0]\ram_reg[2]_3 ;
  wire [2:0]\ram_reg[3] ;
  wire [1:0]\ram_reg[5] ;
  wire [3:0]\ram_reg[6] ;
  wire [1:0]\ram_reg[6]_0 ;
  wire [3:0]\ram_reg[7] ;
  wire [1:0]\ram_reg[7]_0 ;
  wire [1:0]\ram_reg[9] ;
  wire [22:0]sub_out;
  wire switch_7;

  BRAM__parameterized5 MEM_d
       (.MEM_d_in_7(MEM_d_in_7),
        .MEM_u_in(MEM_u_in),
        .MEM_u_in_7(MEM_u_in_7),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram(ram),
        .\ram_reg[0]_0 (\ram_reg[22]_3 [0]),
        .\ram_reg[12]_0 (\ram_reg[22]_3 [3]),
        .\ram_reg[13]_0 (\ram_reg[22]_3 [4]),
        .\ram_reg[14]_0 (\ram_reg[22]_3 [5]),
        .\ram_reg[15]_0 (\ram_reg[22]_3 [6]),
        .\ram_reg[16]_0 (\ram_reg[22]_3 [7]),
        .\ram_reg[17]_0 (\ram_reg[22]_3 [8]),
        .\ram_reg[18]_0 (\ram_reg[22]_3 [9]),
        .\ram_reg[19]_0 (\ram_reg[22]_3 [10]),
        .\ram_reg[1]_0 (\ram_reg[22]_3 [1]),
        .\ram_reg[20]_0 (\ram_reg[22]_3 [11]),
        .\ram_reg[21]_0 (\ram_reg[22]_3 [12]),
        .\ram_reg[22]_0 (\ram_reg[22]_3 [13]),
        .\ram_reg[2]_0 (\ram_reg[22]_3 [2]),
        .switch_7(switch_7));
  BRAM__parameterized5_7 MEM_u
       (.CO(CO),
        .DI(DI),
        .MEM_u_in(MEM_u_in),
        .MEM_u_in_7(MEM_u_in_7),
        .NTT_in_d_IBUF(NTT_in_d_IBUF),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .\NTT_out_u_OBUF[0]_inst_i_1 (\NTT_out_u_OBUF[0]_inst_i_1 ),
        .O(\ram_reg[15] ),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .\_inferred__1/i___1_carry__2_0 (\_inferred__1/i___1_carry__2_0 ),
        .\_inferred__1/i___1_carry__4 (\_inferred__1/i___1_carry__4 ),
        .a_mul_b(a_mul_b),
        .a_mul_b__0(a_mul_b__0),
        .a_mul_b__0_0(\ram_reg[22]_3 ),
        .a_plus_b_minus_q(a_plus_b_minus_q),
        .a_plus_b_minus_q_0(a_plus_b_minus_q_0),
        .a_plus_b_minus_q_carry(a_plus_b_minus_q_carry),
        .a_plus_b_minus_q_carry__0(a_plus_b_minus_q_carry__0),
        .a_plus_b_minus_q_carry__0_i_1__6_0(a_plus_b_minus_q_carry__0_i_1__6),
        .a_plus_b_minus_q_carry__1(a_plus_b_minus_q_carry__1),
        .a_plus_b_minus_q_carry__1_i_1__6_0(a_plus_b_minus_q_carry__1_i_1__6),
        .a_plus_b_minus_q_carry__3(a_plus_b_minus_q_carry__3),
        .a_plus_b_minus_q_carry__3_i_1__5(a_plus_b_minus_q_carry__3_i_1__5),
        .a_plus_b_minus_q_carry_i_2__6_0(a_plus_b_minus_q_carry_i_2__6),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i___1_carry__0_i_5__5_0(i___1_carry__0_i_5__5),
        .i___1_carry__0_i_7__5_0(i___1_carry__0_i_7__5),
        .i___1_carry__1_i_5__5_0(i___1_carry__1_i_5__5),
        .i___1_carry__1_i_7__5_0(i___1_carry__1_i_7__5),
        .i___1_carry__2_i_6__5(i___1_carry__2_i_6__5),
        .i___1_carry__4_i_3__5_0(i___1_carry__4_i_3__5),
        .i___1_carry_i_4__5_0(i___1_carry_i_4__5),
        .i___1_carry_i_5__5_0(i___1_carry_i_5__5),
        .i___1_carry_i_6__6(i___1_carry_i_6__6),
        .in_u_7({in_u_7[22:4],in_u_7[1:0]}),
        .mode(mode),
        .mul_in_0(mul_in_0),
        .out1_carry(out1_carry),
        .out1_carry__1(out1_carry__1),
        .out_u_6(out_u_6),
        .out_u_7(out_u_7),
        .ram(ram),
        .\ram_reg[0]_0 (MEM_u_out_7[0]),
        .\ram_reg[10]_0 (MEM_u_out_7[10]),
        .\ram_reg[10]_1 (\ram_reg[10] ),
        .\ram_reg[10]_2 (\ram_reg[10]_0 ),
        .\ram_reg[11]_0 (MEM_u_out_7[11]),
        .\ram_reg[11]_1 (\ram_reg[22]_1 [10]),
        .\ram_reg[11]_2 (\ram_reg[11] ),
        .\ram_reg[11]_3 (\ram_reg[11]_0 ),
        .\ram_reg[11]_4 (\ram_reg[11]_1 ),
        .\ram_reg[12]_0 (\ram_reg[12] ),
        .\ram_reg[12]_1 (\ram_reg[12]_0 ),
        .\ram_reg[12]_2 (MEM_u_out_7[12]),
        .\ram_reg[12]_3 (\ram_reg[12]_1 ),
        .\ram_reg[13]_0 (MEM_u_out_7[13]),
        .\ram_reg[13]_1 (\ram_reg[13] ),
        .\ram_reg[14]_0 (\ram_reg[14] ),
        .\ram_reg[14]_1 (MEM_u_out_7[14]),
        .\ram_reg[15]_0 (MEM_u_out_7[15]),
        .\ram_reg[15]_1 (\ram_reg[15]_0 ),
        .\ram_reg[16]_0 (\ram_reg[22] [15]),
        .\ram_reg[16]_1 (\ram_reg[16] ),
        .\ram_reg[16]_2 (MEM_u_out_7[16]),
        .\ram_reg[17]_0 (\ram_reg[17] ),
        .\ram_reg[17]_1 (MEM_u_out_7[17]),
        .\ram_reg[18]_0 (\ram_reg[22] [16]),
        .\ram_reg[18]_1 (\ram_reg[18] ),
        .\ram_reg[18]_2 (MEM_u_out_7[18]),
        .\ram_reg[19]_0 (\ram_reg[19] ),
        .\ram_reg[19]_1 (MEM_u_out_7[19]),
        .\ram_reg[19]_2 (\ram_reg[19]_0 ),
        .\ram_reg[1]_0 (MEM_u_out_7[1]),
        .\ram_reg[1]_1 (\ram_reg[1] ),
        .\ram_reg[20]_0 (\ram_reg[20] ),
        .\ram_reg[20]_1 (\ram_reg[22] [17]),
        .\ram_reg[20]_2 (MEM_u_out_7[20]),
        .\ram_reg[21]_0 (MEM_u_out_7[21]),
        .\ram_reg[21]_1 (\ram_reg[21] ),
        .\ram_reg[22]_0 (\ram_reg[22]_0 ),
        .\ram_reg[22]_1 ({\ram_reg[22] [18],\ram_reg[22] [14:0]}),
        .\ram_reg[22]_2 (MEM_u_out_7[22]),
        .\ram_reg[22]_3 ({\ram_reg[22]_1 [20:11],\ram_reg[22]_1 [9],\ram_reg[22]_1 [7],\ram_reg[22]_1 [5],\ram_reg[22]_1 [3],\ram_reg[22]_1 [1:0]}),
        .\ram_reg[22]_4 (\ram_reg[22]_2 ),
        .\ram_reg[22]_5 (\ram_reg[22]_4 ),
        .\ram_reg[22]_6 (\ram_reg[22]_5 ),
        .\ram_reg[2]_0 (MEM_u_out_7[2]),
        .\ram_reg[2]_1 (\ram_reg[2] ),
        .\ram_reg[2]_2 (\ram_reg[2]_0 ),
        .\ram_reg[2]_3 (\ram_reg[2]_1 ),
        .\ram_reg[2]_4 (\ram_reg[2]_2 ),
        .\ram_reg[2]_5 (\ram_reg[2]_3 ),
        .\ram_reg[3]_0 (MEM_u_out_7[3]),
        .\ram_reg[3]_1 (\ram_reg[22]_1 [2]),
        .\ram_reg[3]_2 (in_u_7[3:2]),
        .\ram_reg[3]_3 (O),
        .\ram_reg[3]_4 (\ram_reg[3] ),
        .\ram_reg[4]_0 (MEM_u_out_7[4]),
        .\ram_reg[5]_0 (\ram_reg[5] ),
        .\ram_reg[5]_1 (MEM_u_out_7[5]),
        .\ram_reg[5]_2 (\ram_reg[22]_1 [4]),
        .\ram_reg[6]_0 (MEM_u_out_7[6]),
        .\ram_reg[6]_1 (\ram_reg[6] ),
        .\ram_reg[6]_2 (\ram_reg[6]_0 ),
        .\ram_reg[7]_0 (MEM_u_out_7[7]),
        .\ram_reg[7]_1 (\ram_reg[22]_1 [6]),
        .\ram_reg[7]_2 (\ram_reg[7] ),
        .\ram_reg[7]_3 (\ram_reg[7]_0 ),
        .\ram_reg[8]_0 (MEM_u_out_7[8]),
        .\ram_reg[9]_0 (\ram_reg[9] ),
        .\ram_reg[9]_1 (MEM_u_out_7[9]),
        .\ram_reg[9]_2 (\ram_reg[22]_1 [8]),
        .sub_out(sub_out),
        .switch_7(switch_7));
endmodule

module mod_add
   (a_plus_b_minus_q,
    \ram_reg[11] ,
    \ram_reg[7] ,
    \ram_reg[3] ,
    \ram_reg[2] ,
    in_d_7,
    out_u_6,
    O,
    \ram[5]_i_2__0 ,
    \ram[1]_i_2__0 ,
    \ram[9]_i_2__0 ,
    \ram[5]_i_2__0_0 ,
    \ram[13]_i_2__0 ,
    \ram[9]_i_2__0_0 ,
    \ram[17]_i_2__0 ,
    \ram[21]_i_2__0 ,
    in_u_7,
    a_plus_b_minus_q_carry__0_i_1__6,
    a_plus_b_minus_q_carry__0_i_1__6_0,
    a_plus_b_minus_q_carry__0_i_1__6_1,
    adder_4__91,
    a_plus_b_minus_q_carry_i_2__6,
    a_plus_b_minus_q_carry_i_1__6,
    a_mul_b__0_i_7__4,
    a_plus_b_minus_q_0,
    a_mul_b__0_i_10__4,
    a_mul_b_i_42__3,
    i___1_carry__2_i_11__3,
    i___1_carry__1_i_11__3,
    a_mul_b_i_48__3,
    NTT_in_d_IBUF,
    ram,
    switch_7);
  output [22:0]a_plus_b_minus_q;
  output [3:0]\ram_reg[11] ;
  output [3:0]\ram_reg[7] ;
  output [1:0]\ram_reg[3] ;
  output \ram_reg[2] ;
  output [12:0]in_d_7;
  output [14:0]out_u_6;
  input [3:0]O;
  input [3:0]\ram[5]_i_2__0 ;
  input [3:0]\ram[1]_i_2__0 ;
  input [3:0]\ram[9]_i_2__0 ;
  input [3:0]\ram[5]_i_2__0_0 ;
  input [3:0]\ram[13]_i_2__0 ;
  input [3:0]\ram[9]_i_2__0_0 ;
  input [3:0]\ram[17]_i_2__0 ;
  input [3:0]\ram[21]_i_2__0 ;
  input [9:0]in_u_7;
  input [8:0]a_plus_b_minus_q_carry__0_i_1__6;
  input [0:0]a_plus_b_minus_q_carry__0_i_1__6_0;
  input [3:0]a_plus_b_minus_q_carry__0_i_1__6_1;
  input [10:0]adder_4__91;
  input [3:0]a_plus_b_minus_q_carry_i_2__6;
  input [1:0]a_plus_b_minus_q_carry_i_1__6;
  input [2:0]a_mul_b__0_i_7__4;
  input [15:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0_i_10__4;
  input [3:0]a_mul_b_i_42__3;
  input [0:0]i___1_carry__2_i_11__3;
  input [0:0]i___1_carry__1_i_11__3;
  input [1:0]a_mul_b_i_48__3;
  input [12:0]NTT_in_d_IBUF;
  input [12:0]ram;
  input switch_7;

  wire [12:0]NTT_in_d_IBUF;
  wire [3:0]O;
  wire [3:0]a_mul_b__0_i_10__4;
  wire [2:0]a_mul_b__0_i_7__4;
  wire [3:0]a_mul_b_i_42__3;
  wire [1:0]a_mul_b_i_48__3;
  wire [22:0]a_plus_b_minus_q;
  wire [15:0]a_plus_b_minus_q_0;
  wire [8:0]a_plus_b_minus_q_carry__0_i_1__6;
  wire [0:0]a_plus_b_minus_q_carry__0_i_1__6_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1__6_1;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire [1:0]a_plus_b_minus_q_carry_i_1__6;
  wire [3:0]a_plus_b_minus_q_carry_i_2__6;
  wire a_plus_b_minus_q_carry_n_0;
  wire [10:0]adder_4__91;
  wire [0:0]i___1_carry__1_i_11__3;
  wire [0:0]i___1_carry__2_i_11__3;
  wire [12:0]in_d_7;
  wire [9:0]in_u_7;
  wire [14:0]out_u_6;
  wire [12:0]ram;
  wire [3:0]\ram[13]_i_2__0 ;
  wire [3:0]\ram[17]_i_2__0 ;
  wire [3:0]\ram[1]_i_2__0 ;
  wire [3:0]\ram[21]_i_2__0 ;
  wire [3:0]\ram[5]_i_2__0 ;
  wire [3:0]\ram[5]_i_2__0_0 ;
  wire [3:0]\ram[9]_i_2__0 ;
  wire [3:0]\ram[9]_i_2__0_0 ;
  wire [3:0]\ram_reg[11] ;
  wire \ram_reg[2] ;
  wire [1:0]\ram_reg[3] ;
  wire [3:0]\ram_reg[7] ;
  wire switch_7;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_13__3
       (.I0(a_mul_b__0_i_7__4[2]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[14]),
        .O(out_u_6[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_14__3
       (.I0(a_mul_b__0_i_7__4[1]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[13]),
        .O(out_u_6[13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_15__3
       (.I0(a_mul_b__0_i_7__4[0]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[12]),
        .O(out_u_6[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_16__3
       (.I0(a_mul_b__0_i_10__4[3]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[11]),
        .O(out_u_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_17__3
       (.I0(a_mul_b__0_i_10__4[2]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[10]),
        .O(out_u_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_18__3
       (.I0(a_mul_b__0_i_10__4[1]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[9]),
        .O(out_u_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_56__3
       (.I0(a_mul_b__0_i_10__4[0]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[8]),
        .O(out_u_6[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_57__3
       (.I0(a_mul_b_i_42__3[3]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[7]),
        .O(out_u_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_58__3
       (.I0(a_mul_b_i_42__3[2]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[6]),
        .O(out_u_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_63__2
       (.I0(a_mul_b_i_48__3[1]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[1]),
        .O(out_u_6[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_64__2
       (.I0(a_mul_b_i_48__3[0]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[0]),
        .O(out_u_6[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(O[0]),
        .DI({\ram[5]_i_2__0 [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(\ram[1]_i_2__0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ram[9]_i_2__0 [0],\ram[5]_i_2__0 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(\ram[5]_i_2__0_0 ));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_6__0
       (.I0(in_u_7[9]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[8]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry__0_i_1__6_1[3]),
        .I4(adder_4__91[9]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[11] [3]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_7__0
       (.I0(in_u_7[8]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[7]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry__0_i_1__6_1[2]),
        .I4(adder_4__91[8]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[11] [2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_8__0
       (.I0(in_u_7[7]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[6]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry__0_i_1__6_1[1]),
        .I4(adder_4__91[7]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[11] [1]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_9__0
       (.I0(in_u_7[6]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[5]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry__0_i_1__6_1[0]),
        .I4(adder_4__91[6]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ram[13]_i_2__0 [0],\ram[9]_i_2__0 [3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S(\ram[9]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({\ram[17]_i_2__0 [0],\ram[13]_i_2__0 [3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({\ram[21]_i_2__0 [0],\ram[17]_i_2__0 [3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,\ram[21]_i_2__0 [3:1]}));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_10__0
       (.I0(in_u_7[0]),
        .I1(in_d_7[1]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_1__6[0]),
        .I4(adder_4__91[0]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[3] [0]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_13__6
       (.I0(in_u_7[5]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[4]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_2__6[3]),
        .I4(adder_4__91[5]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[7] [3]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_14__6
       (.I0(in_u_7[4]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[3]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_2__6[2]),
        .I4(adder_4__91[4]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[7] [2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_15__0
       (.I0(in_u_7[3]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[2]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_2__6[1]),
        .I4(adder_4__91[3]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[7] [1]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_16__0
       (.I0(in_u_7[2]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[1]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_2__6[0]),
        .I4(adder_4__91[2]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[7] [0]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_9__0
       (.I0(in_u_7[1]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6[0]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_1__6[1]),
        .I4(adder_4__91[1]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_14__3
       (.I0(i___1_carry__1_i_11__3),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[2]),
        .O(out_u_6[2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    i___1_carry__2_i_10__6
       (.I0(NTT_in_d_IBUF[3]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[5]),
        .I3(ram[3]),
        .I4(switch_7),
        .O(in_d_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_15__3
       (.I0(a_mul_b_i_42__3[1]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[5]),
        .O(out_u_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_16__3
       (.I0(i___1_carry__2_i_11__3),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[3]),
        .O(out_u_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out1_carry__0_i_24__4
       (.I0(a_mul_b_i_42__3[0]),
        .I1(a_plus_b_minus_q_0[15]),
        .I2(a_plus_b_minus_q_0[4]),
        .O(out_u_6[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__0_i_27__1
       (.I0(NTT_in_d_IBUF[4]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[6]),
        .I3(ram[4]),
        .I4(switch_7),
        .O(in_d_7[4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__0_i_28__0
       (.I0(NTT_in_d_IBUF[5]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[7]),
        .I3(ram[5]),
        .I4(switch_7),
        .O(in_d_7[5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__0_i_29__0
       (.I0(NTT_in_d_IBUF[2]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[4]),
        .I3(ram[2]),
        .I4(switch_7),
        .O(in_d_7[2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_20__6
       (.I0(NTT_in_d_IBUF[12]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[14]),
        .I3(ram[12]),
        .I4(switch_7),
        .O(in_d_7[12]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_21__1
       (.I0(NTT_in_d_IBUF[10]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[12]),
        .I3(ram[10]),
        .I4(switch_7),
        .O(in_d_7[10]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_22__1
       (.I0(NTT_in_d_IBUF[11]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[13]),
        .I3(ram[11]),
        .I4(switch_7),
        .O(in_d_7[11]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_23__1
       (.I0(NTT_in_d_IBUF[8]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[10]),
        .I3(ram[8]),
        .I4(switch_7),
        .O(in_d_7[8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_24__1
       (.I0(NTT_in_d_IBUF[9]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[11]),
        .I3(ram[9]),
        .I4(switch_7),
        .O(in_d_7[9]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_25__1
       (.I0(NTT_in_d_IBUF[6]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[8]),
        .I3(ram[6]),
        .I4(switch_7),
        .O(in_d_7[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry__1_i_26__1
       (.I0(NTT_in_d_IBUF[7]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[9]),
        .I3(ram[7]),
        .I4(switch_7),
        .O(in_d_7[7]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    out1_carry_i_29__0
       (.I0(in_u_7[0]),
        .I1(in_d_7[1]),
        .I2(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I3(a_plus_b_minus_q_carry_i_1__6[0]),
        .I4(adder_4__91[0]),
        .I5(adder_4__91[10]),
        .O(\ram_reg[2] ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry_i_30__1
       (.I0(NTT_in_d_IBUF[1]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[1]),
        .I3(ram[1]),
        .I4(switch_7),
        .O(in_d_7[1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    out1_carry_i_32__0
       (.I0(NTT_in_d_IBUF[0]),
        .I1(a_plus_b_minus_q_carry__0_i_1__6_0),
        .I2(out_u_6[0]),
        .I3(ram[0]),
        .I4(switch_7),
        .O(in_d_7[0]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_14
   (a_plus_b_minus_q,
    O,
    \ram_reg[7] ,
    \ram_reg[11] ,
    MEM_d_out_6,
    a_plus_b_minus_q_carry__1_0,
    \ram_reg[11]_0 ,
    MEM_u_in_6,
    mul_in_0,
    i___1_carry__2_i_15__3,
    a_mul_b__0_i_18__3,
    a_mul_b__0_i_14__3,
    out_u_6,
    a_mul_b,
    out_u_5,
    dout,
    switch_6,
    in_u_6,
    out1_carry_i_28__0,
    out1_carry_i_28__0_0,
    ram_reg_0_1_4_4_i_2__0,
    ram_reg_0_1_4_4_i_2__0_0,
    ram_reg_0_1_8_8_i_2__0,
    ram_reg_0_1_8_8_i_2__0_0,
    a_plus_b_minus_q_0,
    a_mul_b_0,
    a_mul_b_1,
    sub_out_0,
    a_mul_b_2);
  output [22:0]a_plus_b_minus_q;
  output [3:0]O;
  output [3:0]\ram_reg[7] ;
  output [3:0]\ram_reg[11] ;
  output [11:0]MEM_d_out_6;
  output [6:0]a_plus_b_minus_q_carry__1_0;
  output [0:0]\ram_reg[11]_0 ;
  output [0:0]MEM_u_in_6;
  output [21:0]mul_in_0;
  input [3:0]i___1_carry__2_i_15__3;
  input [3:0]a_mul_b__0_i_18__3;
  input [3:0]a_mul_b__0_i_14__3;
  input [7:0]out_u_6;
  input [0:0]a_mul_b;
  input [11:0]out_u_5;
  input [12:0]dout;
  input switch_6;
  input [5:0]in_u_6;
  input [1:0]out1_carry_i_28__0;
  input [3:0]out1_carry_i_28__0_0;
  input [1:0]ram_reg_0_1_4_4_i_2__0;
  input [3:0]ram_reg_0_1_4_4_i_2__0_0;
  input [1:0]ram_reg_0_1_8_8_i_2__0;
  input [3:0]ram_reg_0_1_8_8_i_2__0_0;
  input [0:0]a_plus_b_minus_q_0;
  input [0:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [17:0]sub_out_0;
  input [8:0]a_mul_b_2;

  wire [11:0]MEM_d_out_6;
  wire [0:0]MEM_u_in_6;
  wire [3:0]O;
  wire [0:0]a_mul_b;
  wire [0:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [8:0]a_mul_b_2;
  wire [3:0]a_mul_b__0_i_14__3;
  wire [3:0]a_mul_b__0_i_18__3;
  wire [22:0]a_plus_b_minus_q;
  wire [0:0]a_plus_b_minus_q_0;
  wire a_plus_b_minus_q_carry__0_i_2__5_n_0;
  wire a_plus_b_minus_q_carry__0_i_3__5_n_0;
  wire a_plus_b_minus_q_carry__0_i_4__5_n_0;
  wire a_plus_b_minus_q_carry__0_i_5__5_n_0;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire [6:0]a_plus_b_minus_q_carry__1_0;
  wire a_plus_b_minus_q_carry__1_i_2__5_n_0;
  wire a_plus_b_minus_q_carry__1_i_3__5_n_0;
  wire a_plus_b_minus_q_carry__1_i_4__5_n_0;
  wire a_plus_b_minus_q_carry__1_i_5__5_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry_i_1__5_n_0;
  wire a_plus_b_minus_q_carry_i_2__5_n_0;
  wire a_plus_b_minus_q_carry_i_3__5_n_0;
  wire a_plus_b_minus_q_carry_i_4__5_n_0;
  wire a_plus_b_minus_q_carry_i_5__5_n_0;
  wire a_plus_b_minus_q_carry_i_6__5_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [12:0]dout;
  wire [3:0]i___1_carry__2_i_15__3;
  wire [5:0]in_u_6;
  wire [21:0]mul_in_0;
  wire [1:0]out1_carry_i_28__0;
  wire [3:0]out1_carry_i_28__0_0;
  wire [11:0]out_u_5;
  wire [7:0]out_u_6;
  wire [3:0]\ram_reg[11] ;
  wire [0:0]\ram_reg[11]_0 ;
  wire [3:0]\ram_reg[7] ;
  wire [1:0]ram_reg_0_1_4_4_i_2__0;
  wire [3:0]ram_reg_0_1_4_4_i_2__0_0;
  wire [1:0]ram_reg_0_1_8_8_i_2__0;
  wire [3:0]ram_reg_0_1_8_8_i_2__0_0;
  wire [17:0]sub_out_0;
  wire switch_6;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__5_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__5_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__5_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_10__4
       (.I0(out_u_6[5]),
        .I1(a_mul_b),
        .I2(out_u_5[9]),
        .I3(dout[10]),
        .I4(switch_6),
        .O(MEM_d_out_6[9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_11__4
       (.I0(out_u_6[4]),
        .I1(a_mul_b),
        .I2(out_u_5[8]),
        .I3(dout[9]),
        .I4(switch_6),
        .O(MEM_d_out_6[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_12__4
       (.I0(out_u_6[3]),
        .I1(a_mul_b),
        .I2(out_u_5[7]),
        .I3(dout[8]),
        .I4(switch_6),
        .O(MEM_d_out_6[7]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_2__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[11]),
        .I2(sub_out_0[17]),
        .O(mul_in_0[21]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_3__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[10]),
        .I2(sub_out_0[16]),
        .O(mul_in_0[20]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_4__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[9]),
        .I2(sub_out_0[15]),
        .O(mul_in_0[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_5__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[8]),
        .I2(sub_out_0[14]),
        .O(mul_in_0[18]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_6__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[7]),
        .I2(sub_out_0[13]),
        .O(mul_in_0[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_8__4
       (.I0(out_u_6[7]),
        .I1(a_mul_b),
        .I2(out_u_5[11]),
        .I3(dout[12]),
        .I4(switch_6),
        .O(MEM_d_out_6[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_9__4
       (.I0(out_u_6[6]),
        .I1(a_mul_b),
        .I2(out_u_5[10]),
        .I3(dout[11]),
        .I4(switch_6),
        .O(MEM_d_out_6[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_10__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[4]),
        .I2(sub_out_0[3]),
        .O(mul_in_0[7]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_11__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[1]),
        .I2(sub_out_0[2]),
        .O(mul_in_0[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_12__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[3]),
        .I2(sub_out_0[1]),
        .O(mul_in_0[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_13__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[0]),
        .I2(sub_out_0[0]),
        .O(mul_in_0[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_14__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[2]),
        .I2(a_mul_b_1[3]),
        .O(mul_in_0[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_15__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[1]),
        .I2(a_mul_b_1[2]),
        .O(mul_in_0[2]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_16__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[0]),
        .I2(a_mul_b_1[1]),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__6
       (.I0(MEM_u_in_6),
        .I1(dout[0]),
        .I2(switch_6),
        .I3(a_mul_b_1[0]),
        .I4(a_mul_b),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_1__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[6]),
        .I2(sub_out_0[12]),
        .O(mul_in_0[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_2__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[5]),
        .I2(sub_out_0[11]),
        .O(mul_in_0[15]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_3__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[4]),
        .I2(sub_out_0[10]),
        .O(mul_in_0[14]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_41__4
       (.I0(out_u_6[2]),
        .I1(a_mul_b),
        .I2(out_u_5[6]),
        .I3(dout[7]),
        .I4(switch_6),
        .O(MEM_d_out_6[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_42__3
       (.I0(out_u_6[1]),
        .I1(a_mul_b),
        .I2(out_u_5[5]),
        .I3(dout[6]),
        .I4(switch_6),
        .O(MEM_d_out_6[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_43__3
       (.I0(out_u_6[0]),
        .I1(a_mul_b),
        .I2(out_u_5[4]),
        .I3(dout[5]),
        .I4(switch_6),
        .O(MEM_d_out_6[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_44__3
       (.I0(a_plus_b_minus_q_carry__1_0[6]),
        .I1(a_mul_b),
        .I2(out_u_5[3]),
        .I3(dout[4]),
        .I4(switch_6),
        .O(MEM_d_out_6[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_45__3
       (.I0(a_plus_b_minus_q_carry__1_0[4]),
        .I1(a_mul_b),
        .I2(out_u_5[2]),
        .I3(dout[3]),
        .I4(switch_6),
        .O(MEM_d_out_6[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_46__3
       (.I0(a_plus_b_minus_q_carry__1_0[3]),
        .I1(a_mul_b),
        .I2(out_u_5[1]),
        .I3(dout[2]),
        .I4(switch_6),
        .O(MEM_d_out_6[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_47__3
       (.I0(a_plus_b_minus_q_carry__1_0[1]),
        .I1(a_mul_b),
        .I2(out_u_5[0]),
        .I3(dout[1]),
        .I4(switch_6),
        .O(MEM_d_out_6[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_4__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[8]),
        .I2(sub_out_0[9]),
        .O(mul_in_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_59__2
       (.I0(\ram_reg[11] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[9]),
        .O(a_plus_b_minus_q_carry__1_0[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_5__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[7]),
        .I2(sub_out_0[8]),
        .O(mul_in_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_60__2
       (.I0(\ram_reg[11] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[7]),
        .O(a_plus_b_minus_q_carry__1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_61__2
       (.I0(\ram_reg[7] [2]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[5]),
        .O(a_plus_b_minus_q_carry__1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_62__2
       (.I0(\ram_reg[7] [0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[3]),
        .O(a_plus_b_minus_q_carry__1_0[1]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_6__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[6]),
        .I2(sub_out_0[7]),
        .O(mul_in_0[11]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_7__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[3]),
        .I2(sub_out_0[6]),
        .O(mul_in_0[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_8__5
       (.I0(a_mul_b),
        .I1(a_mul_b_2[5]),
        .I2(sub_out_0[5]),
        .O(mul_in_0[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_9__5
       (.I0(a_mul_b),
        .I1(MEM_d_out_6[2]),
        .I2(sub_out_0[4]),
        .O(mul_in_0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(O[0]),
        .DI({\ram_reg[7] [0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S({a_plus_b_minus_q_carry_i_3__5_n_0,a_plus_b_minus_q_carry_i_4__5_n_0,a_plus_b_minus_q_carry_i_5__5_n_0,a_plus_b_minus_q_carry_i_6__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ram_reg[11] [0],\ram_reg[7] [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S({a_plus_b_minus_q_carry__0_i_2__5_n_0,a_plus_b_minus_q_carry__0_i_3__5_n_0,a_plus_b_minus_q_carry__0_i_4__5_n_0,a_plus_b_minus_q_carry__0_i_5__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__5
       (.CI(a_plus_b_minus_q_carry_i_2__5_n_0),
        .CO({\ram_reg[11]_0 ,NLW_a_plus_b_minus_q_carry__0_i_1__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_6[5],ram_reg_0_1_8_8_i_2__0[1],in_u_6[4],ram_reg_0_1_8_8_i_2__0[0]}),
        .O(\ram_reg[11] ),
        .S(ram_reg_0_1_8_8_i_2__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__5
       (.I0(\ram_reg[11] [0]),
        .O(a_plus_b_minus_q_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__5
       (.I0(\ram_reg[7] [3]),
        .O(a_plus_b_minus_q_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__5
       (.I0(\ram_reg[7] [2]),
        .O(a_plus_b_minus_q_carry__0_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__5
       (.I0(\ram_reg[7] [1]),
        .O(a_plus_b_minus_q_carry__0_i_5__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({i___1_carry__2_i_15__3[0],\ram_reg[11] [3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S({a_plus_b_minus_q_carry__1_i_2__5_n_0,a_plus_b_minus_q_carry__1_i_3__5_n_0,a_plus_b_minus_q_carry__1_i_4__5_n_0,a_plus_b_minus_q_carry__1_i_5__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__5
       (.I0(i___1_carry__2_i_15__3[0]),
        .O(a_plus_b_minus_q_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__5
       (.I0(\ram_reg[11] [3]),
        .O(a_plus_b_minus_q_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__5
       (.I0(\ram_reg[11] [2]),
        .O(a_plus_b_minus_q_carry__1_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__5
       (.I0(\ram_reg[11] [1]),
        .O(a_plus_b_minus_q_carry__1_i_5__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({a_mul_b__0_i_18__3[0],i___1_carry__2_i_15__3[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({a_mul_b__0_i_14__3[0],a_mul_b__0_i_18__3[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,a_mul_b__0_i_14__3[3:1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__5
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__5_n_0,NLW_a_plus_b_minus_q_carry_i_1__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_6[1],out1_carry_i_28__0[1],in_u_6[0],out1_carry_i_28__0[0]}),
        .O(O),
        .S(out1_carry_i_28__0_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__5
       (.CI(a_plus_b_minus_q_carry_i_1__5_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__5_n_0,NLW_a_plus_b_minus_q_carry_i_2__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_6[3],ram_reg_0_1_4_4_i_2__0[1],in_u_6[2],ram_reg_0_1_4_4_i_2__0[0]}),
        .O(\ram_reg[7] ),
        .S(ram_reg_0_1_4_4_i_2__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__5
       (.I0(\ram_reg[7] [0]),
        .O(a_plus_b_minus_q_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__5
       (.I0(O[3]),
        .O(a_plus_b_minus_q_carry_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__5
       (.I0(O[2]),
        .O(a_plus_b_minus_q_carry_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__5
       (.I0(O[1]),
        .O(a_plus_b_minus_q_carry_i_6__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_13__3
       (.I0(\ram_reg[7] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[4]),
        .O(a_plus_b_minus_q_carry__1_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_14__3
       (.I0(O[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(a_plus_b_minus_q_carry__1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_13__3
       (.I0(\ram_reg[11] [1]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[8]),
        .O(a_plus_b_minus_q_carry__1_0[5]));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_1_0_0_i_2
       (.I0(a_plus_b_minus_q[22]),
        .I1(O[0]),
        .I2(a_mul_b),
        .I3(a_plus_b_minus_q_0),
        .I4(a_mul_b_0),
        .O(MEM_u_in_6));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_18
   (a_plus_b_minus_q,
    DI,
    switch_reg,
    switch_reg_0,
    O,
    ram_reg_0_3_5_5_i_2__0,
    ram_reg_0_3_1_1_i_2__0,
    ram_reg_0_3_9_9_i_2__0,
    ram_reg_0_3_5_5_i_2__0_0,
    ram_reg_0_3_13_13_i_2__0,
    ram_reg_0_3_9_9_i_2__0_0,
    ram_reg_0_3_17_17_i_2__0,
    ram_reg_0_3_21_21_i_2__0,
    add_in_1,
    dout,
    a_mul_b,
    out_u,
    i___1_carry__2_i_7__4,
    out_u_6,
    out_u_5,
    a_mul_b_0,
    switch_6);
  output [22:0]a_plus_b_minus_q;
  output [0:0]DI;
  output switch_reg;
  output [8:0]switch_reg_0;
  input [3:0]O;
  input [3:0]ram_reg_0_3_5_5_i_2__0;
  input [3:0]ram_reg_0_3_1_1_i_2__0;
  input [3:0]ram_reg_0_3_9_9_i_2__0;
  input [3:0]ram_reg_0_3_5_5_i_2__0_0;
  input [3:0]ram_reg_0_3_13_13_i_2__0;
  input [3:0]ram_reg_0_3_9_9_i_2__0_0;
  input [3:0]ram_reg_0_3_17_17_i_2__0;
  input [3:0]ram_reg_0_3_21_21_i_2__0;
  input [0:0]add_in_1;
  input [1:0]dout;
  input [0:0]a_mul_b;
  input [1:0]out_u;
  input i___1_carry__2_i_7__4;
  input [8:0]out_u_6;
  input [8:0]out_u_5;
  input [8:0]a_mul_b_0;
  input switch_6;

  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]a_mul_b;
  wire [8:0]a_mul_b_0;
  wire [22:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [0:0]add_in_1;
  wire [1:0]dout;
  wire i___1_carry__2_i_7__4;
  wire [1:0]out_u;
  wire [8:0]out_u_5;
  wire [8:0]out_u_6;
  wire [3:0]ram_reg_0_3_13_13_i_2__0;
  wire [3:0]ram_reg_0_3_17_17_i_2__0;
  wire [3:0]ram_reg_0_3_1_1_i_2__0;
  wire [3:0]ram_reg_0_3_21_21_i_2__0;
  wire [3:0]ram_reg_0_3_5_5_i_2__0;
  wire [3:0]ram_reg_0_3_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_3_9_9_i_2__0;
  wire [3:0]ram_reg_0_3_9_9_i_2__0_0;
  wire switch_6;
  wire switch_reg;
  wire [8:0]switch_reg_0;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_48__3
       (.I0(out_u_6[1]),
        .I1(a_mul_b),
        .I2(out_u_5[1]),
        .I3(a_mul_b_0[1]),
        .I4(switch_6),
        .O(switch_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_49__3
       (.I0(out_u_6[0]),
        .I1(a_mul_b),
        .I2(out_u_5[0]),
        .I3(a_mul_b_0[0]),
        .I4(switch_6),
        .O(switch_reg_0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(O[0]),
        .DI({ram_reg_0_3_5_5_i_2__0[0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(ram_reg_0_3_1_1_i_2__0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_3_9_9_i_2__0[0],ram_reg_0_3_5_5_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(ram_reg_0_3_5_5_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_3_13_13_i_2__0[0],ram_reg_0_3_9_9_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S(ram_reg_0_3_9_9_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({ram_reg_0_3_17_17_i_2__0[0],ram_reg_0_3_13_13_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({ram_reg_0_3_21_21_i_2__0[0],ram_reg_0_3_17_17_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,ram_reg_0_3_21_21_i_2__0[3:1]}));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11__3
       (.I0(out_u_6[2]),
        .I1(a_mul_b),
        .I2(out_u_5[2]),
        .I3(a_mul_b_0[2]),
        .I4(switch_6),
        .O(switch_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9__3
       (.I0(out_u_6[3]),
        .I1(a_mul_b),
        .I2(out_u_5[3]),
        .I3(a_mul_b_0[3]),
        .I4(switch_6),
        .O(switch_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11__3
       (.I0(out_u_6[4]),
        .I1(a_mul_b),
        .I2(out_u_5[4]),
        .I3(a_mul_b_0[4]),
        .I4(switch_6),
        .O(switch_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9__3
       (.I0(out_u_6[5]),
        .I1(a_mul_b),
        .I2(out_u_5[5]),
        .I3(a_mul_b_0[5]),
        .I4(switch_6),
        .O(switch_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11__3
       (.I0(out_u_6[6]),
        .I1(a_mul_b),
        .I2(out_u_5[6]),
        .I3(a_mul_b_0[6]),
        .I4(switch_6),
        .O(switch_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9__3
       (.I0(out_u_6[8]),
        .I1(a_mul_b),
        .I2(out_u_5[8]),
        .I3(a_mul_b_0[8]),
        .I4(switch_6),
        .O(switch_reg_0[8]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__4
       (.I0(switch_reg_0[7]),
        .I1(i___1_carry__2_i_7__4),
        .I2(out_u[0]),
        .I3(a_mul_b),
        .I4(dout[0]),
        .O(switch_reg));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__4
       (.I0(out_u_6[7]),
        .I1(a_mul_b),
        .I2(out_u_5[7]),
        .I3(a_mul_b_0[7]),
        .I4(switch_6),
        .O(switch_reg_0[7]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__4
       (.I0(switch_reg),
        .I1(add_in_1),
        .I2(dout[1]),
        .I3(a_mul_b),
        .I4(out_u[1]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_22
   (a_plus_b_minus_q,
    O,
    ram_reg_0_7_5_5_i_2__0,
    ram_reg_0_7_1_1_i_2__0,
    ram_reg_0_7_9_9_i_2__0,
    ram_reg_0_7_5_5_i_2__0_0,
    ram_reg_0_7_13_13_i_2__0,
    ram_reg_0_7_9_9_i_2__0_0,
    ram_reg_0_7_17_17_i_2__0,
    ram_reg_0_7_21_21_i_2__0);
  output [22:0]a_plus_b_minus_q;
  input [3:0]O;
  input [3:0]ram_reg_0_7_5_5_i_2__0;
  input [3:0]ram_reg_0_7_1_1_i_2__0;
  input [3:0]ram_reg_0_7_9_9_i_2__0;
  input [3:0]ram_reg_0_7_5_5_i_2__0_0;
  input [3:0]ram_reg_0_7_13_13_i_2__0;
  input [3:0]ram_reg_0_7_9_9_i_2__0_0;
  input [3:0]ram_reg_0_7_17_17_i_2__0;
  input [3:0]ram_reg_0_7_21_21_i_2__0;

  wire [3:0]O;
  wire [22:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [3:0]ram_reg_0_7_13_13_i_2__0;
  wire [3:0]ram_reg_0_7_17_17_i_2__0;
  wire [3:0]ram_reg_0_7_1_1_i_2__0;
  wire [3:0]ram_reg_0_7_21_21_i_2__0;
  wire [3:0]ram_reg_0_7_5_5_i_2__0;
  wire [3:0]ram_reg_0_7_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_7_9_9_i_2__0;
  wire [3:0]ram_reg_0_7_9_9_i_2__0_0;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(O[0]),
        .DI({ram_reg_0_7_5_5_i_2__0[0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(ram_reg_0_7_1_1_i_2__0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_7_9_9_i_2__0[0],ram_reg_0_7_5_5_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(ram_reg_0_7_5_5_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_7_13_13_i_2__0[0],ram_reg_0_7_9_9_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S(ram_reg_0_7_9_9_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({ram_reg_0_7_17_17_i_2__0[0],ram_reg_0_7_13_13_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({ram_reg_0_7_21_21_i_2__0[0],ram_reg_0_7_17_17_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,ram_reg_0_7_21_21_i_2__0[3:1]}));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_26
   (a_plus_b_minus_q,
    out_u_2,
    B,
    O,
    ram_reg_0_15_5_5_i_2__0,
    ram_reg_0_15_1_1_i_2__0,
    ram_reg_0_15_9_9_i_2__0,
    ram_reg_0_15_5_5_i_2__0_0,
    ram_reg_0_15_13_13_i_2__0,
    ram_reg_0_15_9_9_i_2__0_0,
    ram_reg_0_15_17_17_i_2__0,
    ram_reg_0_15_21_21_i_2__0,
    a_mul_b__0_i_8__0,
    a_mul_b_i_34__0,
    a_mul_b__0_i_10__0,
    a_mul_b_i_34__0_0,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1);
  output [22:0]a_plus_b_minus_q;
  output [2:0]out_u_2;
  output [0:0]B;
  input [3:0]O;
  input [3:0]ram_reg_0_15_5_5_i_2__0;
  input [3:0]ram_reg_0_15_1_1_i_2__0;
  input [3:0]ram_reg_0_15_9_9_i_2__0;
  input [3:0]ram_reg_0_15_5_5_i_2__0_0;
  input [3:0]ram_reg_0_15_13_13_i_2__0;
  input [3:0]ram_reg_0_15_9_9_i_2__0_0;
  input [3:0]ram_reg_0_15_17_17_i_2__0;
  input [3:0]ram_reg_0_15_21_21_i_2__0;
  input [0:0]a_mul_b__0_i_8__0;
  input [3:0]a_mul_b_i_34__0;
  input [0:0]a_mul_b__0_i_10__0;
  input [0:0]a_mul_b_i_34__0_0;
  input [0:0]a_mul_b__0;
  input [0:0]a_mul_b__0_0;
  input [0:0]a_mul_b__0_1;

  wire [0:0]B;
  wire [3:0]O;
  wire [0:0]a_mul_b__0;
  wire [0:0]a_mul_b__0_0;
  wire [0:0]a_mul_b__0_1;
  wire [0:0]a_mul_b__0_i_10__0;
  wire [0:0]a_mul_b__0_i_8__0;
  wire [3:0]a_mul_b_i_34__0;
  wire [0:0]a_mul_b_i_34__0_0;
  wire [22:0]a_plus_b_minus_q;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [2:0]out_u_2;
  wire [3:0]ram_reg_0_15_13_13_i_2__0;
  wire [3:0]ram_reg_0_15_17_17_i_2__0;
  wire [3:0]ram_reg_0_15_1_1_i_2__0;
  wire [3:0]ram_reg_0_15_21_21_i_2__0;
  wire [3:0]ram_reg_0_15_5_5_i_2__0;
  wire [3:0]ram_reg_0_15_5_5_i_2__0_0;
  wire [3:0]ram_reg_0_15_9_9_i_2__0;
  wire [3:0]ram_reg_0_15_9_9_i_2__0_0;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_14
       (.I0(a_mul_b__0_i_8__0),
        .I1(a_mul_b_i_34__0[3]),
        .I2(a_mul_b_i_34__0[2]),
        .O(out_u_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_16
       (.I0(a_mul_b__0_i_10__0),
        .I1(a_mul_b_i_34__0[3]),
        .I2(a_mul_b_i_34__0[1]),
        .O(out_u_2[1]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_1__2
       (.I0(a_mul_b__0),
        .I1(a_mul_b__0_0),
        .I2(a_mul_b__0_1),
        .O(B));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_46
       (.I0(a_mul_b_i_34__0_0),
        .I1(a_mul_b_i_34__0[3]),
        .I2(a_mul_b_i_34__0[0]),
        .O(out_u_2[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(O[0]),
        .DI({ram_reg_0_15_5_5_i_2__0[0],O[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S(ram_reg_0_15_1_1_i_2__0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_9_9_i_2__0[0],ram_reg_0_15_5_5_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S(ram_reg_0_15_5_5_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_15_13_13_i_2__0[0],ram_reg_0_15_9_9_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S(ram_reg_0_15_9_9_i_2__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({ram_reg_0_15_17_17_i_2__0[0],ram_reg_0_15_13_13_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({ram_reg_0_15_21_21_i_2__0[0],ram_reg_0_15_17_17_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,ram_reg_0_15_21_21_i_2__0[3:1]}));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_30
   (a_plus_b_minus_q_carry__3_i_1__1,
    \ma/a_plus_b_minus_q_carry_i_14__1 ,
    \ma/a_plus_b_minus_q_carry_i_22__0 ,
    O,
    \ma/a_plus_b_minus_q_carry__1_i_13__0 ,
    MEM_d_out_2,
    a_plus_b_minus_q_carry__4_0,
    \ma/a_plus_b_minus_q_carry__1_i_13__0_0 ,
    switch_reg,
    MEM_u_in_2,
    mul_in_0,
    ram_reg_0_31_17_17_i_2__0,
    a_mul_b__0_i_14,
    out_u_2,
    A,
    out_u_1,
    dout,
    switch_2,
    in_u_2,
    out1_carry_i_25,
    out1_carry_i_25_0,
    ram_reg_0_31_4_4_i_2__0,
    ram_reg_0_31_4_4_i_2__0_0,
    ram_reg_0_31_8_8_i_2__0,
    ram_reg_0_31_8_8_i_2__0_0,
    ram_reg_0_31_12_12_i_2__0,
    ram_reg_0_31_12_12_i_2__0_0,
    out_u_3,
    a_mul_b__0,
    switch_3,
    a_plus_b_minus_q,
    a_mul_b,
    a_mul_b_0,
    sub_out,
    a_mul_b_1);
  output [21:0]a_plus_b_minus_q_carry__3_i_1__1;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  output [3:0]\ma/a_plus_b_minus_q_carry_i_22__0 ;
  output [3:0]O;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__0 ;
  output [11:0]MEM_d_out_2;
  output [11:0]a_plus_b_minus_q_carry__4_0;
  output [0:0]\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ;
  output [0:0]switch_reg;
  output [1:0]MEM_u_in_2;
  output [21:0]mul_in_0;
  input [3:0]ram_reg_0_31_17_17_i_2__0;
  input [3:0]a_mul_b__0_i_14;
  input [5:0]out_u_2;
  input [0:0]A;
  input [11:0]out_u_1;
  input [12:0]dout;
  input switch_2;
  input [6:0]in_u_2;
  input [1:0]out1_carry_i_25;
  input [3:0]out1_carry_i_25_0;
  input [1:0]ram_reg_0_31_4_4_i_2__0;
  input [3:0]ram_reg_0_31_4_4_i_2__0_0;
  input [1:0]ram_reg_0_31_8_8_i_2__0;
  input [3:0]ram_reg_0_31_8_8_i_2__0_0;
  input [2:0]ram_reg_0_31_12_12_i_2__0;
  input [3:0]ram_reg_0_31_12_12_i_2__0_0;
  input [0:0]out_u_3;
  input [0:0]a_mul_b__0;
  input switch_3;
  input [0:0]a_plus_b_minus_q;
  input [0:0]a_mul_b;
  input [3:0]a_mul_b_0;
  input [17:0]sub_out;
  input [8:0]a_mul_b_1;

  wire [0:0]A;
  wire [11:0]MEM_d_out_2;
  wire [1:0]MEM_u_in_2;
  wire [3:0]O;
  wire [0:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [8:0]a_mul_b_1;
  wire [0:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_i_14;
  wire [0:0]a_plus_b_minus_q;
  wire [20:20]a_plus_b_minus_q_0;
  wire a_plus_b_minus_q_carry__0_i_1__1_n_0;
  wire a_plus_b_minus_q_carry__0_i_2__1_n_0;
  wire a_plus_b_minus_q_carry__0_i_3__1_n_0;
  wire a_plus_b_minus_q_carry__0_i_4__1_n_0;
  wire a_plus_b_minus_q_carry__0_i_5__1_n_0;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_2__1_n_0;
  wire a_plus_b_minus_q_carry__1_i_3__1_n_0;
  wire a_plus_b_minus_q_carry__1_i_4__1_n_0;
  wire a_plus_b_minus_q_carry__1_i_5__1_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire [21:0]a_plus_b_minus_q_carry__3_i_1__1;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire [11:0]a_plus_b_minus_q_carry__4_0;
  wire a_plus_b_minus_q_carry_i_1__1_n_0;
  wire a_plus_b_minus_q_carry_i_2__1_n_0;
  wire a_plus_b_minus_q_carry_i_3__1_n_0;
  wire a_plus_b_minus_q_carry_i_4__1_n_0;
  wire a_plus_b_minus_q_carry_i_5__1_n_0;
  wire a_plus_b_minus_q_carry_i_6__1_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [12:0]dout;
  wire [6:0]in_u_2;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_13__0 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry_i_22__0 ;
  wire [21:0]mul_in_0;
  wire [1:0]out1_carry_i_25;
  wire [3:0]out1_carry_i_25_0;
  wire [11:0]out_u_1;
  wire [5:0]out_u_2;
  wire [0:0]out_u_3;
  wire [2:0]ram_reg_0_31_12_12_i_2__0;
  wire [3:0]ram_reg_0_31_12_12_i_2__0_0;
  wire [3:0]ram_reg_0_31_17_17_i_2__0;
  wire [1:0]ram_reg_0_31_4_4_i_2__0;
  wire [3:0]ram_reg_0_31_4_4_i_2__0_0;
  wire [1:0]ram_reg_0_31_8_8_i_2__0;
  wire [3:0]ram_reg_0_31_8_8_i_2__0_0;
  wire [17:0]sub_out;
  wire switch_2;
  wire switch_3;
  wire [0:0]switch_reg;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_i_1__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_1__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry_i_2__1_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_10__0
       (.I0(out_u_2[4]),
        .I1(A),
        .I2(out_u_1[9]),
        .I3(dout[10]),
        .I4(switch_2),
        .O(MEM_d_out_2[9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_11__0
       (.I0(a_plus_b_minus_q_carry__4_0[9]),
        .I1(A),
        .I2(out_u_1[8]),
        .I3(dout[9]),
        .I4(switch_2),
        .O(MEM_d_out_2[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_12__0
       (.I0(a_plus_b_minus_q_carry__4_0[8]),
        .I1(A),
        .I2(out_u_1[7]),
        .I3(dout[8]),
        .I4(switch_2),
        .O(MEM_d_out_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_13
       (.I0(a_mul_b__0_i_14[2]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[20]),
        .O(a_plus_b_minus_q_carry__4_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_15
       (.I0(a_mul_b__0_i_14[0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_0),
        .O(a_plus_b_minus_q_carry__4_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_17
       (.I0(ram_reg_0_31_17_17_i_2__0[2]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[17]),
        .O(a_plus_b_minus_q_carry__4_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_18
       (.I0(ram_reg_0_31_17_17_i_2__0[1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[16]),
        .O(a_plus_b_minus_q_carry__4_0[8]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_2__1
       (.I0(A),
        .I1(MEM_d_out_2[11]),
        .I2(sub_out[17]),
        .O(mul_in_0[21]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_3__1
       (.I0(A),
        .I1(MEM_d_out_2[10]),
        .I2(sub_out[16]),
        .O(mul_in_0[20]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_4__1
       (.I0(A),
        .I1(MEM_d_out_2[9]),
        .I2(sub_out[15]),
        .O(mul_in_0[19]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_5__1
       (.I0(A),
        .I1(MEM_d_out_2[8]),
        .I2(sub_out[14]),
        .O(mul_in_0[18]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_6__1
       (.I0(A),
        .I1(MEM_d_out_2[7]),
        .I2(sub_out[13]),
        .O(mul_in_0[17]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_7__1
       (.I0(out_u_3),
        .I1(A),
        .I2(a_plus_b_minus_q_carry__4_0[11]),
        .I3(a_mul_b__0),
        .I4(switch_3),
        .O(switch_reg));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_8__0
       (.I0(out_u_2[5]),
        .I1(A),
        .I2(out_u_1[11]),
        .I3(dout[12]),
        .I4(switch_2),
        .O(MEM_d_out_2[11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_9__0
       (.I0(a_plus_b_minus_q_carry__4_0[10]),
        .I1(A),
        .I2(out_u_1[10]),
        .I3(dout[11]),
        .I4(switch_2),
        .O(MEM_d_out_2[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_10__1
       (.I0(A),
        .I1(a_mul_b_1[4]),
        .I2(sub_out[3]),
        .O(mul_in_0[7]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_11__1
       (.I0(A),
        .I1(MEM_d_out_2[1]),
        .I2(sub_out[2]),
        .O(mul_in_0[6]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_12__1
       (.I0(A),
        .I1(a_mul_b_1[3]),
        .I2(sub_out[1]),
        .O(mul_in_0[5]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_13__1
       (.I0(A),
        .I1(MEM_d_out_2[0]),
        .I2(sub_out[0]),
        .O(mul_in_0[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_14__1
       (.I0(A),
        .I1(a_mul_b_1[2]),
        .I2(a_mul_b_0[3]),
        .O(mul_in_0[3]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_15__1
       (.I0(A),
        .I1(a_mul_b_1[1]),
        .I2(a_mul_b_0[2]),
        .O(mul_in_0[2]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_16__1
       (.I0(A),
        .I1(a_mul_b_1[0]),
        .I2(a_mul_b_0[1]),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__2
       (.I0(MEM_u_in_2[0]),
        .I1(dout[0]),
        .I2(switch_2),
        .I3(a_mul_b_0[0]),
        .I4(A),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_1__1
       (.I0(A),
        .I1(MEM_d_out_2[6]),
        .I2(sub_out[12]),
        .O(mul_in_0[16]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_2__1
       (.I0(A),
        .I1(MEM_d_out_2[5]),
        .I2(sub_out[11]),
        .O(mul_in_0[15]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_31__0
       (.I0(a_plus_b_minus_q_carry__4_0[7]),
        .I1(A),
        .I2(out_u_1[6]),
        .I3(dout[7]),
        .I4(switch_2),
        .O(MEM_d_out_2[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_32__0
       (.I0(out_u_2[3]),
        .I1(A),
        .I2(out_u_1[5]),
        .I3(dout[6]),
        .I4(switch_2),
        .O(MEM_d_out_2[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_33__0
       (.I0(a_plus_b_minus_q_carry__4_0[6]),
        .I1(A),
        .I2(out_u_1[4]),
        .I3(dout[5]),
        .I4(switch_2),
        .O(MEM_d_out_2[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_34__0
       (.I0(out_u_2[2]),
        .I1(A),
        .I2(out_u_1[3]),
        .I3(dout[4]),
        .I4(switch_2),
        .O(MEM_d_out_2[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_35__0
       (.I0(a_plus_b_minus_q_carry__4_0[4]),
        .I1(A),
        .I2(out_u_1[2]),
        .I3(dout[3]),
        .I4(switch_2),
        .O(MEM_d_out_2[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_36__0
       (.I0(out_u_2[1]),
        .I1(A),
        .I2(out_u_1[1]),
        .I3(dout[2]),
        .I4(switch_2),
        .O(MEM_d_out_2[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_37__0
       (.I0(out_u_2[0]),
        .I1(A),
        .I2(out_u_1[0]),
        .I3(dout[1]),
        .I4(switch_2),
        .O(MEM_d_out_2[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_3__1
       (.I0(A),
        .I1(MEM_d_out_2[4]),
        .I2(sub_out[10]),
        .O(mul_in_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_43
       (.I0(ram_reg_0_31_17_17_i_2__0[0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[15]),
        .O(a_plus_b_minus_q_carry__4_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_45
       (.I0(\ma/a_plus_b_minus_q_carry__1_i_13__0 [2]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[13]),
        .O(a_plus_b_minus_q_carry__4_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_47
       (.I0(O[0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[7]),
        .O(a_plus_b_minus_q_carry__4_0[4]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_4__1
       (.I0(A),
        .I1(a_mul_b_1[8]),
        .I2(sub_out[9]),
        .O(mul_in_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_50
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [2]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[1]),
        .O(a_plus_b_minus_q_carry__4_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_51
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [1]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[0]),
        .O(a_plus_b_minus_q_carry__4_0[0]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_5__1
       (.I0(A),
        .I1(a_mul_b_1[7]),
        .I2(sub_out[8]),
        .O(mul_in_0[12]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_6__1
       (.I0(A),
        .I1(a_mul_b_1[6]),
        .I2(sub_out[7]),
        .O(mul_in_0[11]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_7__1
       (.I0(A),
        .I1(MEM_d_out_2[3]),
        .I2(sub_out[6]),
        .O(mul_in_0[10]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_8__1
       (.I0(A),
        .I1(a_mul_b_1[5]),
        .I2(sub_out[5]),
        .O(mul_in_0[9]));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b_i_9__1
       (.I0(A),
        .I1(MEM_d_out_2[2]),
        .I2(sub_out[4]),
        .O(mul_in_0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\ma/a_plus_b_minus_q_carry_i_14__1 [0]),
        .DI({\ma/a_plus_b_minus_q_carry_i_22__0 [0],\ma/a_plus_b_minus_q_carry_i_14__1 [3:1]}),
        .O(a_plus_b_minus_q_carry__3_i_1__1[3:0]),
        .S({a_plus_b_minus_q_carry_i_3__1_n_0,a_plus_b_minus_q_carry_i_4__1_n_0,a_plus_b_minus_q_carry_i_5__1_n_0,a_plus_b_minus_q_carry_i_6__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({O[0],\ma/a_plus_b_minus_q_carry_i_22__0 [3:1]}),
        .O(a_plus_b_minus_q_carry__3_i_1__1[7:4]),
        .S({a_plus_b_minus_q_carry__0_i_2__1_n_0,a_plus_b_minus_q_carry__0_i_3__1_n_0,a_plus_b_minus_q_carry__0_i_4__1_n_0,a_plus_b_minus_q_carry__0_i_5__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0_i_1__1
       (.CI(a_plus_b_minus_q_carry_i_2__1_n_0),
        .CO({a_plus_b_minus_q_carry__0_i_1__1_n_0,NLW_a_plus_b_minus_q_carry__0_i_1__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_2[5],ram_reg_0_31_8_8_i_2__0[1],in_u_2[4],ram_reg_0_31_8_8_i_2__0[0]}),
        .O(O),
        .S(ram_reg_0_31_8_8_i_2__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__1
       (.I0(O[0]),
        .O(a_plus_b_minus_q_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__0 [3]),
        .O(a_plus_b_minus_q_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__0 [2]),
        .O(a_plus_b_minus_q_carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__0 [1]),
        .O(a_plus_b_minus_q_carry__0_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ma/a_plus_b_minus_q_carry__1_i_13__0 [0],O[3:1]}),
        .O(a_plus_b_minus_q_carry__3_i_1__1[11:8]),
        .S({a_plus_b_minus_q_carry__1_i_2__1_n_0,a_plus_b_minus_q_carry__1_i_3__1_n_0,a_plus_b_minus_q_carry__1_i_4__1_n_0,a_plus_b_minus_q_carry__1_i_5__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1__1
       (.CI(a_plus_b_minus_q_carry__0_i_1__1_n_0),
        .CO({\ma/a_plus_b_minus_q_carry__1_i_13__0_0 ,NLW_a_plus_b_minus_q_carry__1_i_1__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_12_12_i_2__0,in_u_2[6]}),
        .O(\ma/a_plus_b_minus_q_carry__1_i_13__0 ),
        .S(ram_reg_0_31_12_12_i_2__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__1
       (.I0(\ma/a_plus_b_minus_q_carry__1_i_13__0 [0]),
        .O(a_plus_b_minus_q_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__1
       (.I0(O[3]),
        .O(a_plus_b_minus_q_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__1
       (.I0(O[2]),
        .O(a_plus_b_minus_q_carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__1
       (.I0(O[1]),
        .O(a_plus_b_minus_q_carry__1_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q_carry__3_i_1__1[15:12]),
        .S({ram_reg_0_31_17_17_i_2__0[0],\ma/a_plus_b_minus_q_carry__1_i_13__0 [3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({a_plus_b_minus_q_0,a_plus_b_minus_q_carry__3_i_1__1[18:16]}),
        .S({a_mul_b__0_i_14[0],ram_reg_0_31_17_17_i_2__0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q_carry__3_i_1__1[21:19]}),
        .S({1'b0,a_mul_b__0_i_14[3:1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_1__1
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_i_1__1_n_0,NLW_a_plus_b_minus_q_carry_i_1__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_2[1],out1_carry_i_25[1],in_u_2[0],out1_carry_i_25[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_14__1 ),
        .S(out1_carry_i_25_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry_i_2__1
       (.CI(a_plus_b_minus_q_carry_i_1__1_n_0),
        .CO({a_plus_b_minus_q_carry_i_2__1_n_0,NLW_a_plus_b_minus_q_carry_i_2__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({in_u_2[3],ram_reg_0_31_4_4_i_2__0[1],in_u_2[2],ram_reg_0_31_4_4_i_2__0[0]}),
        .O(\ma/a_plus_b_minus_q_carry_i_22__0 ),
        .S(ram_reg_0_31_4_4_i_2__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__0 [0]),
        .O(a_plus_b_minus_q_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [3]),
        .O(a_plus_b_minus_q_carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [2]),
        .O(a_plus_b_minus_q_carry_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__1
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [1]),
        .O(a_plus_b_minus_q_carry_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_15
       (.I0(\ma/a_plus_b_minus_q_carry_i_14__1 [3]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[2]),
        .O(a_plus_b_minus_q_carry__4_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__1_i_15
       (.I0(\ma/a_plus_b_minus_q_carry_i_22__0 [3]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[6]),
        .O(a_plus_b_minus_q_carry__4_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_16
       (.I0(O[3]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_carry__3_i_1__1[10]),
        .O(a_plus_b_minus_q_carry__4_0[5]));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_31_0_0_i_2
       (.I0(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I1(\ma/a_plus_b_minus_q_carry_i_14__1 [0]),
        .I2(A),
        .I3(a_plus_b_minus_q),
        .I4(a_mul_b),
        .O(MEM_u_in_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_20_20_i_2__0
       (.I0(a_mul_b__0_i_14[0]),
        .I1(a_plus_b_minus_q_carry__3_i_1__1[21]),
        .I2(a_plus_b_minus_q_0),
        .I3(A),
        .I4(out_u_1[10]),
        .O(MEM_u_in_2[1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_34
   (a_plus_b_minus_q,
    a_plus_b_minus_q_carry__4_0,
    \ma/a_plus_b_minus_q_carry__3_i_7 ,
    DI,
    switch_reg,
    out_u_1,
    switch_reg_0,
    a_plus_b_minus_q_carry__0_0,
    MEM_u_in_1,
    mul_in_0,
    ram_reg_0_31_3_3_i_2__0,
    ram_reg_0_63_5_5_i_2__0,
    ram_reg_0_31_11_11_i_2__0,
    i___1_carry__2_i_14,
    ram_reg_0_31_17_17_i_3,
    ram_reg_0_31_21_21_i_3,
    a_plus_b_minus_q_0,
    a_mul_b__0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    \NTT_out_u_OBUF[20]_inst_i_1 ,
    \NTT_out_u_OBUF[20]_inst_i_1_0 ,
    \NTT_out_u_OBUF[20]_inst_i_1_1 ,
    add_in_1,
    dout,
    A,
    out_u,
    i___1_carry__2_i_7__0,
    out_u_2,
    a_mul_b__0_0,
    a_mul_b__0_1,
    switch_2,
    i___1_carry__0_i_9__0,
    a_plus_b_minus_q_1,
    a_mul_b__0_2,
    switch_1,
    O,
    sub_out);
  output [22:0]a_plus_b_minus_q;
  output [20:0]a_plus_b_minus_q_carry__4_0;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7 ;
  output [0:0]DI;
  output switch_reg;
  output [1:0]out_u_1;
  output [9:0]switch_reg_0;
  output [0:0]a_plus_b_minus_q_carry__0_0;
  output [1:0]MEM_u_in_1;
  output [22:0]mul_in_0;
  input [3:0]ram_reg_0_31_3_3_i_2__0;
  input [3:0]ram_reg_0_63_5_5_i_2__0;
  input [3:0]ram_reg_0_31_11_11_i_2__0;
  input [3:0]i___1_carry__2_i_14;
  input [3:0]ram_reg_0_31_17_17_i_3;
  input [3:0]ram_reg_0_31_21_21_i_3;
  input [22:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b;
  input [3:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [0:0]\NTT_out_u_OBUF[20]_inst_i_1 ;
  input [2:0]\NTT_out_u_OBUF[20]_inst_i_1_0 ;
  input [2:0]\NTT_out_u_OBUF[20]_inst_i_1_1 ;
  input [0:0]add_in_1;
  input [1:0]dout;
  input [0:0]A;
  input [1:0]out_u;
  input i___1_carry__2_i_7__0;
  input [8:0]out_u_2;
  input [7:0]a_mul_b__0_0;
  input [9:0]a_mul_b__0_1;
  input switch_2;
  input [0:0]i___1_carry__0_i_9__0;
  input [1:0]a_plus_b_minus_q_1;
  input [22:0]a_mul_b__0_2;
  input switch_1;
  input [3:0]O;
  input [18:0]sub_out;

  wire [0:0]A;
  wire [0:0]DI;
  wire [1:0]MEM_u_in_1;
  wire [0:0]\NTT_out_u_OBUF[20]_inst_i_1 ;
  wire [2:0]\NTT_out_u_OBUF[20]_inst_i_1_0 ;
  wire [2:0]\NTT_out_u_OBUF[20]_inst_i_1_1 ;
  wire [3:0]O;
  wire [3:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b__0;
  wire [7:0]a_mul_b__0_0;
  wire [9:0]a_mul_b__0_1;
  wire [22:0]a_mul_b__0_2;
  wire [22:0]a_plus_b_minus_q;
  wire [22:0]a_plus_b_minus_q_0;
  wire [1:0]a_plus_b_minus_q_1;
  wire [0:0]a_plus_b_minus_q_carry__0_0;
  wire a_plus_b_minus_q_carry__0_i_2__0_n_0;
  wire a_plus_b_minus_q_carry__0_i_3__0_n_0;
  wire a_plus_b_minus_q_carry__0_i_4__0_n_0;
  wire a_plus_b_minus_q_carry__0_i_5__0_n_0;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_2__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_3__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_4__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_5__0_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire [20:0]a_plus_b_minus_q_carry__4_0;
  wire a_plus_b_minus_q_carry_i_3__0_n_0;
  wire a_plus_b_minus_q_carry_i_4__0_n_0;
  wire a_plus_b_minus_q_carry_i_5__0_n_0;
  wire a_plus_b_minus_q_carry_i_6__0_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [0:0]add_in_1;
  wire [1:0]dout;
  wire [0:0]i___1_carry__0_i_9__0;
  wire [3:0]i___1_carry__2_i_14;
  wire i___1_carry__2_i_7__0;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7 ;
  wire [22:0]mul_in_0;
  wire [1:0]out_u;
  wire [20:20]out_u_0;
  wire [1:0]out_u_1;
  wire [8:0]out_u_2;
  wire [3:0]ram_reg_0_31_11_11_i_2__0;
  wire [3:0]ram_reg_0_31_17_17_i_3;
  wire [3:0]ram_reg_0_31_21_21_i_3;
  wire [3:0]ram_reg_0_31_3_3_i_2__0;
  wire [3:0]ram_reg_0_63_5_5_i_2__0;
  wire [18:0]sub_out;
  wire switch_1;
  wire switch_2;
  wire switch_reg;
  wire [9:0]switch_reg_0;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_10
       (.I0(a_mul_b__0[3]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[18]),
        .O(a_plus_b_minus_q_carry__4_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_11
       (.I0(a_mul_b__0[2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[17]),
        .O(a_plus_b_minus_q_carry__4_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_12
       (.I0(a_mul_b__0[1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[16]),
        .O(a_plus_b_minus_q_carry__4_0[16]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_1__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[20]),
        .I2(a_mul_b__0_2[22]),
        .I3(switch_1),
        .I4(sub_out[18]),
        .O(mul_in_0[22]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_2__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[19]),
        .I2(a_mul_b__0_2[21]),
        .I3(switch_1),
        .I4(sub_out[17]),
        .O(mul_in_0[21]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_3__6
       (.I0(A),
        .I1(out_u_0),
        .I2(a_mul_b__0_2[20]),
        .I3(switch_1),
        .I4(sub_out[16]),
        .O(mul_in_0[20]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_4__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[18]),
        .I2(a_mul_b__0_2[19]),
        .I3(switch_1),
        .I4(sub_out[15]),
        .O(mul_in_0[19]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_5__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[17]),
        .I2(a_mul_b__0_2[18]),
        .I3(switch_1),
        .I4(sub_out[14]),
        .O(mul_in_0[18]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b__0_i_6__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[16]),
        .I2(a_mul_b__0_2[17]),
        .I3(switch_1),
        .I4(sub_out[13]),
        .O(mul_in_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_7
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7 [2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[21]),
        .O(a_plus_b_minus_q_carry__4_0[20]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b__0_i_7__0
       (.I0(out_u_2[8]),
        .I1(A),
        .I2(a_mul_b__0_0[7]),
        .I3(a_mul_b__0_1[9]),
        .I4(switch_2),
        .O(switch_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_8
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7 [1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[20]),
        .O(a_plus_b_minus_q_carry__4_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_9
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7 [0]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[19]),
        .O(out_u_0));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_10__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[6]),
        .I2(a_mul_b__0_2[7]),
        .I3(switch_1),
        .I4(sub_out[3]),
        .O(mul_in_0[7]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_11__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[5]),
        .I2(a_mul_b__0_2[6]),
        .I3(switch_1),
        .I4(sub_out[2]),
        .O(mul_in_0[6]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_12__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[4]),
        .I2(a_mul_b__0_2[5]),
        .I3(switch_1),
        .I4(sub_out[1]),
        .O(mul_in_0[5]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_13__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[3]),
        .I2(a_mul_b__0_2[4]),
        .I3(switch_1),
        .I4(sub_out[0]),
        .O(mul_in_0[4]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_14__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[2]),
        .I2(a_mul_b__0_2[3]),
        .I3(switch_1),
        .I4(O[3]),
        .O(mul_in_0[3]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_15__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[1]),
        .I2(a_mul_b__0_2[2]),
        .I3(switch_1),
        .I4(O[2]),
        .O(mul_in_0[2]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_16__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[0]),
        .I2(a_mul_b__0_2[1]),
        .I3(switch_1),
        .I4(O[1]),
        .O(mul_in_0[1]));
  LUT5 #(
    .INIT(32'hFF00ACAC)) 
    a_mul_b_i_17__1
       (.I0(MEM_u_in_1[0]),
        .I1(a_mul_b__0_2[0]),
        .I2(switch_1),
        .I3(O[0]),
        .I4(A),
        .O(mul_in_0[0]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_1__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[15]),
        .I2(a_mul_b__0_2[16]),
        .I3(switch_1),
        .I4(sub_out[12]),
        .O(mul_in_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_24
       (.I0(a_mul_b__0[0]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[15]),
        .O(a_plus_b_minus_q_carry__4_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_25
       (.I0(a_mul_b[3]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[14]),
        .O(a_plus_b_minus_q_carry__4_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_26
       (.I0(a_mul_b[2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[13]),
        .O(a_plus_b_minus_q_carry__4_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_27
       (.I0(a_mul_b[1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[12]),
        .O(a_plus_b_minus_q_carry__4_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_28
       (.I0(a_mul_b[0]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[11]),
        .O(a_plus_b_minus_q_carry__4_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_29
       (.I0(a_mul_b_0[3]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[10]),
        .O(a_plus_b_minus_q_carry__4_0[10]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_2__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[14]),
        .I2(a_mul_b__0_2[15]),
        .I3(switch_1),
        .I4(sub_out[11]),
        .O(mul_in_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_30
       (.I0(a_mul_b_0[2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[9]),
        .O(a_plus_b_minus_q_carry__4_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_31
       (.I0(a_mul_b_0[1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[8]),
        .O(a_plus_b_minus_q_carry__4_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_32
       (.I0(a_mul_b_0[0]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[7]),
        .O(a_plus_b_minus_q_carry__4_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_33
       (.I0(a_mul_b_1[3]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[6]),
        .O(a_plus_b_minus_q_carry__4_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_34
       (.I0(a_mul_b_1[2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[5]),
        .O(a_plus_b_minus_q_carry__4_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_35
       (.I0(a_mul_b_1[1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[4]),
        .O(a_plus_b_minus_q_carry__4_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_36
       (.I0(a_mul_b_1[0]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[3]),
        .O(a_plus_b_minus_q_carry__4_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_37
       (.I0(a_mul_b_2[3]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[2]),
        .O(a_plus_b_minus_q_carry__4_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_38
       (.I0(a_mul_b_2[2]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[1]),
        .O(a_plus_b_minus_q_carry__4_0[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_38__0
       (.I0(out_u_2[1]),
        .I1(A),
        .I2(a_mul_b__0_0[1]),
        .I3(a_mul_b__0_1[1]),
        .I4(switch_2),
        .O(switch_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_39
       (.I0(a_mul_b_2[1]),
        .I1(a_plus_b_minus_q_0[22]),
        .I2(a_plus_b_minus_q_0[0]),
        .O(a_plus_b_minus_q_carry__4_0[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    a_mul_b_i_39__0
       (.I0(out_u_2[0]),
        .I1(A),
        .I2(a_mul_b__0_0[0]),
        .I3(a_mul_b__0_1[0]),
        .I4(switch_2),
        .O(switch_reg_0[0]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_3__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[13]),
        .I2(a_mul_b__0_2[14]),
        .I3(switch_1),
        .I4(sub_out[10]),
        .O(mul_in_0[14]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_4__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[12]),
        .I2(a_mul_b__0_2[13]),
        .I3(switch_1),
        .I4(sub_out[9]),
        .O(mul_in_0[13]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_5__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[11]),
        .I2(a_mul_b__0_2[12]),
        .I3(switch_1),
        .I4(sub_out[8]),
        .O(mul_in_0[12]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_6__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[10]),
        .I2(a_mul_b__0_2[11]),
        .I3(switch_1),
        .I4(sub_out[7]),
        .O(mul_in_0[11]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_7__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[9]),
        .I2(a_mul_b__0_2[10]),
        .I3(switch_1),
        .I4(sub_out[6]),
        .O(mul_in_0[10]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_8__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[8]),
        .I2(a_mul_b__0_2[9]),
        .I3(switch_1),
        .I4(sub_out[5]),
        .O(mul_in_0[9]));
  LUT5 #(
    .INIT(32'hEEFA4450)) 
    a_mul_b_i_9__6
       (.I0(A),
        .I1(a_plus_b_minus_q_carry__4_0[7]),
        .I2(a_mul_b__0_2[8]),
        .I3(switch_1),
        .I4(sub_out[4]),
        .O(mul_in_0[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(ram_reg_0_31_3_3_i_2__0[0]),
        .DI({ram_reg_0_63_5_5_i_2__0[0],ram_reg_0_31_3_3_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S({a_plus_b_minus_q_carry_i_3__0_n_0,a_plus_b_minus_q_carry_i_4__0_n_0,a_plus_b_minus_q_carry_i_5__0_n_0,a_plus_b_minus_q_carry_i_6__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_11_11_i_2__0[0],ram_reg_0_63_5_5_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S({a_plus_b_minus_q_carry__0_i_2__0_n_0,a_plus_b_minus_q_carry__0_i_3__0_n_0,a_plus_b_minus_q_carry__0_i_4__0_n_0,a_plus_b_minus_q_carry__0_i_5__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2__0
       (.I0(ram_reg_0_31_11_11_i_2__0[0]),
        .O(a_plus_b_minus_q_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3__0
       (.I0(ram_reg_0_63_5_5_i_2__0[3]),
        .O(a_plus_b_minus_q_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4__0
       (.I0(ram_reg_0_63_5_5_i_2__0[2]),
        .O(a_plus_b_minus_q_carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5__0
       (.I0(ram_reg_0_63_5_5_i_2__0[1]),
        .O(a_plus_b_minus_q_carry__0_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({i___1_carry__2_i_14[0],ram_reg_0_31_11_11_i_2__0[3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S({a_plus_b_minus_q_carry__1_i_2__0_n_0,a_plus_b_minus_q_carry__1_i_3__0_n_0,a_plus_b_minus_q_carry__1_i_4__0_n_0,a_plus_b_minus_q_carry__1_i_5__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2__0
       (.I0(i___1_carry__2_i_14[0]),
        .O(a_plus_b_minus_q_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3__0
       (.I0(ram_reg_0_31_11_11_i_2__0[3]),
        .O(a_plus_b_minus_q_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4__0
       (.I0(ram_reg_0_31_11_11_i_2__0[2]),
        .O(a_plus_b_minus_q_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5__0
       (.I0(ram_reg_0_31_11_11_i_2__0[1]),
        .O(a_plus_b_minus_q_carry__1_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({ram_reg_0_31_17_17_i_3[0],i___1_carry__2_i_14[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({ram_reg_0_31_21_21_i_3[0],ram_reg_0_31_17_17_i_3[3:1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1
       (.CI(\NTT_out_u_OBUF[20]_inst_i_1 ),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\NTT_out_u_OBUF[20]_inst_i_1_0 }),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7 ),
        .S({1'b1,\NTT_out_u_OBUF[20]_inst_i_1_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,ram_reg_0_31_21_21_i_3[3:1]}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3__0
       (.I0(ram_reg_0_63_5_5_i_2__0[0]),
        .O(a_plus_b_minus_q_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4__0
       (.I0(ram_reg_0_31_3_3_i_2__0[3]),
        .O(a_plus_b_minus_q_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5__0
       (.I0(ram_reg_0_31_3_3_i_2__0[2]),
        .O(a_plus_b_minus_q_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6__0
       (.I0(ram_reg_0_31_3_3_i_2__0[1]),
        .O(a_plus_b_minus_q_carry_i_6__0_n_0));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_11
       (.I0(out_u_2[2]),
        .I1(A),
        .I2(out_u_1[0]),
        .I3(a_mul_b__0_1[2]),
        .I4(switch_2),
        .O(switch_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_13
       (.I0(i___1_carry__0_i_9__0),
        .I1(a_plus_b_minus_q_1[1]),
        .I2(a_plus_b_minus_q_1[0]),
        .O(a_plus_b_minus_q_carry__0_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__0_i_16
       (.I0(ram_reg_0_31_3_3_i_2__0[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[2]),
        .O(out_u_1[0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__0_i_9
       (.I0(a_plus_b_minus_q_carry__0_0),
        .I1(A),
        .I2(a_mul_b__0_0[2]),
        .I3(a_mul_b__0_1[3]),
        .I4(switch_2),
        .O(switch_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_11
       (.I0(out_u_2[3]),
        .I1(A),
        .I2(a_mul_b__0_0[3]),
        .I3(a_mul_b__0_1[4]),
        .I4(switch_2),
        .O(switch_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__1_i_9
       (.I0(out_u_2[4]),
        .I1(A),
        .I2(a_mul_b__0_0[4]),
        .I3(a_mul_b__0_1[5]),
        .I4(switch_2),
        .O(switch_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_11
       (.I0(out_u_2[5]),
        .I1(A),
        .I2(out_u_1[1]),
        .I3(a_mul_b__0_1[6]),
        .I4(switch_2),
        .O(switch_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_17
       (.I0(ram_reg_0_31_11_11_i_2__0[3]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[10]),
        .O(out_u_1[1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i___1_carry__2_i_9
       (.I0(out_u_2[7]),
        .I1(A),
        .I2(a_mul_b__0_0[6]),
        .I3(a_mul_b__0_1[8]),
        .I4(switch_2),
        .O(switch_reg_0[8]));
  LUT5 #(
    .INIT(32'hEECFFFCF)) 
    out1_carry__0_i_12__0
       (.I0(switch_reg_0[7]),
        .I1(i___1_carry__2_i_7__0),
        .I2(out_u[0]),
        .I3(A),
        .I4(dout[0]),
        .O(switch_reg));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    out1_carry__0_i_20__0
       (.I0(out_u_2[6]),
        .I1(A),
        .I2(a_mul_b__0_0[5]),
        .I3(a_mul_b__0_1[7]),
        .I4(switch_2),
        .O(switch_reg_0[7]));
  LUT5 #(
    .INIT(32'h71777111)) 
    out1_carry__0_i_2__0
       (.I0(switch_reg),
        .I1(add_in_1),
        .I2(dout[1]),
        .I3(A),
        .I4(out_u[1]),
        .O(DI));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    ram_reg_0_63_0_0_i_2
       (.I0(a_plus_b_minus_q[22]),
        .I1(ram_reg_0_31_3_3_i_2__0[0]),
        .I2(A),
        .I3(a_plus_b_minus_q_0[22]),
        .I4(a_mul_b_2[0]),
        .O(MEM_u_in_1[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_20_20_i_2__0
       (.I0(ram_reg_0_31_21_21_i_3[0]),
        .I1(a_plus_b_minus_q[22]),
        .I2(a_plus_b_minus_q[19]),
        .I3(A),
        .I4(out_u_0),
        .O(MEM_u_in_1[1]));
endmodule

(* ORIG_REF_NAME = "mod_add" *) 
module mod_add_38
   (a_plus_b_minus_q,
    \ma/a_plus_b_minus_q_carry__1_i_12 ,
    switch_reg,
    in_d_0,
    switch_reg_0,
    switch_reg_1,
    switch_reg_2,
    CO,
    out_u_1,
    \ma/a_plus_b_minus_q_carry__3_i_7__0 ,
    MEM_u_in_1,
    \NTT_out_u_OBUF[1]_inst_i_1 ,
    \NTT_out_u_OBUF[5]_inst_i_1 ,
    \NTT_out_u_OBUF[9]_inst_i_1 ,
    \NTT_out_u_OBUF[17]_inst_i_1 ,
    \NTT_out_u_OBUF[21]_inst_i_1 ,
    in_u_0,
    A,
    O,
    adder_4__91,
    a_plus_b_minus_q_carry_i_2,
    a_plus_b_minus_q_carry__0_i_1,
    a_plus_b_minus_q_carry__0_i_1_0,
    \NTT_out_u_OBUF[12]_inst_i_1 ,
    \NTT_out_u_OBUF[12]_inst_i_1_0 ,
    S,
    a_plus_b_minus_q_0,
    a_mul_b__0_i_10__0,
    a_mul_b_i_32__0,
    out1_carry_i_16,
    ram_reg_0_63_20_20_i_2__0,
    ram_reg_0_63_20_20_i_2__0_0,
    ram_reg_0_63_20_20_i_2__0_1,
    out1_carry__0_i_18,
    out_u_0,
    dout,
    switch_1,
    NTT_in_d_IBUF,
    out1_carry_i_13,
    out1_carry_i_26);
  output [22:0]a_plus_b_minus_q;
  output [3:0]\ma/a_plus_b_minus_q_carry__1_i_12 ;
  output switch_reg;
  output [20:0]in_d_0;
  output [1:0]switch_reg_0;
  output [3:0]switch_reg_1;
  output [3:0]switch_reg_2;
  output [0:0]CO;
  output [11:0]out_u_1;
  output [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__0 ;
  output [8:0]MEM_u_in_1;
  input [3:0]\NTT_out_u_OBUF[1]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  input [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  input [10:0]in_u_0;
  input [0:0]A;
  input [1:0]O;
  input [10:0]adder_4__91;
  input [3:0]a_plus_b_minus_q_carry_i_2;
  input [3:0]a_plus_b_minus_q_carry__0_i_1;
  input [0:0]a_plus_b_minus_q_carry__0_i_1_0;
  input [0:0]\NTT_out_u_OBUF[12]_inst_i_1 ;
  input [2:0]\NTT_out_u_OBUF[12]_inst_i_1_0 ;
  input [3:0]S;
  input [21:0]a_plus_b_minus_q_0;
  input [3:0]a_mul_b__0_i_10__0;
  input [2:0]a_mul_b_i_32__0;
  input [3:0]out1_carry_i_16;
  input [0:0]ram_reg_0_63_20_20_i_2__0;
  input [2:0]ram_reg_0_63_20_20_i_2__0_0;
  input [2:0]ram_reg_0_63_20_20_i_2__0_1;
  input [3:0]out1_carry__0_i_18;
  input [8:0]out_u_0;
  input [20:0]dout;
  input switch_1;
  input [20:0]NTT_in_d_IBUF;
  input [2:0]out1_carry_i_13;
  input [0:0]out1_carry_i_26;

  wire [0:0]A;
  wire [0:0]CO;
  wire [8:0]MEM_u_in_1;
  wire [20:0]NTT_in_d_IBUF;
  wire [0:0]\NTT_out_u_OBUF[12]_inst_i_1 ;
  wire [2:0]\NTT_out_u_OBUF[12]_inst_i_1_0 ;
  wire [3:0]\NTT_out_u_OBUF[17]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[1]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[21]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[5]_inst_i_1 ;
  wire [3:0]\NTT_out_u_OBUF[9]_inst_i_1 ;
  wire [1:0]O;
  wire [3:0]S;
  wire [3:0]a_mul_b__0_i_10__0;
  wire [2:0]a_mul_b_i_32__0;
  wire [22:0]a_plus_b_minus_q;
  wire [21:0]a_plus_b_minus_q_0;
  wire [3:0]a_plus_b_minus_q_carry__0_i_1;
  wire [0:0]a_plus_b_minus_q_carry__0_i_1_0;
  wire a_plus_b_minus_q_carry__0_i_2_n_0;
  wire a_plus_b_minus_q_carry__0_i_3_n_0;
  wire a_plus_b_minus_q_carry__0_i_4_n_0;
  wire a_plus_b_minus_q_carry__0_i_5_n_0;
  wire a_plus_b_minus_q_carry__0_n_0;
  wire a_plus_b_minus_q_carry__1_i_2_n_0;
  wire a_plus_b_minus_q_carry__1_i_3_n_0;
  wire a_plus_b_minus_q_carry__1_i_4_n_0;
  wire a_plus_b_minus_q_carry__1_i_5_n_0;
  wire a_plus_b_minus_q_carry__1_n_0;
  wire a_plus_b_minus_q_carry__2_n_0;
  wire a_plus_b_minus_q_carry__3_n_0;
  wire [3:0]a_plus_b_minus_q_carry_i_2;
  wire a_plus_b_minus_q_carry_i_3_n_0;
  wire a_plus_b_minus_q_carry_i_4_n_0;
  wire a_plus_b_minus_q_carry_i_5_n_0;
  wire a_plus_b_minus_q_carry_i_6_n_0;
  wire a_plus_b_minus_q_carry_n_0;
  wire [10:0]adder_4__91;
  wire [20:0]dout;
  wire [20:0]in_d_0;
  wire [10:0]in_u_0;
  wire [3:0]\ma/a_plus_b_minus_q_carry__1_i_12 ;
  wire [3:0]\ma/a_plus_b_minus_q_carry__3_i_7__0 ;
  wire [3:0]out1_carry__0_i_18;
  wire [2:0]out1_carry_i_13;
  wire [3:0]out1_carry_i_16;
  wire [0:0]out1_carry_i_26;
  wire [8:0]out_u_0;
  wire [11:0]out_u_1;
  wire [0:0]ram_reg_0_63_20_20_i_2__0;
  wire [2:0]ram_reg_0_63_20_20_i_2__0_0;
  wire [2:0]ram_reg_0_63_20_20_i_2__0_1;
  wire switch_1;
  wire switch_reg;
  wire [1:0]switch_reg_0;
  wire [3:0]switch_reg_1;
  wire [3:0]switch_reg_2;
  wire [2:0]NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__1_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__3_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry
       (.CI(1'b0),
        .CO({a_plus_b_minus_q_carry_n_0,NLW_a_plus_b_minus_q_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\NTT_out_u_OBUF[1]_inst_i_1 [0]),
        .DI({\NTT_out_u_OBUF[5]_inst_i_1 [0],\NTT_out_u_OBUF[1]_inst_i_1 [3:1]}),
        .O(a_plus_b_minus_q[3:0]),
        .S({a_plus_b_minus_q_carry_i_3_n_0,a_plus_b_minus_q_carry_i_4_n_0,a_plus_b_minus_q_carry_i_5_n_0,a_plus_b_minus_q_carry_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__0
       (.CI(a_plus_b_minus_q_carry_n_0),
        .CO({a_plus_b_minus_q_carry__0_n_0,NLW_a_plus_b_minus_q_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\NTT_out_u_OBUF[9]_inst_i_1 [0],\NTT_out_u_OBUF[5]_inst_i_1 [3:1]}),
        .O(a_plus_b_minus_q[7:4]),
        .S({a_plus_b_minus_q_carry__0_i_2_n_0,a_plus_b_minus_q_carry__0_i_3_n_0,a_plus_b_minus_q_carry__0_i_4_n_0,a_plus_b_minus_q_carry__0_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_2
       (.I0(\NTT_out_u_OBUF[9]_inst_i_1 [0]),
        .O(a_plus_b_minus_q_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_3
       (.I0(\NTT_out_u_OBUF[5]_inst_i_1 [3]),
        .O(a_plus_b_minus_q_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_4
       (.I0(\NTT_out_u_OBUF[5]_inst_i_1 [2]),
        .O(a_plus_b_minus_q_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__0_i_5
       (.I0(\NTT_out_u_OBUF[5]_inst_i_1 [1]),
        .O(a_plus_b_minus_q_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_6
       (.I0(in_u_0[9]),
        .I1(a_plus_b_minus_q_carry__0_i_1_0),
        .I2(A),
        .I3(a_plus_b_minus_q_carry__0_i_1[3]),
        .I4(adder_4__91[9]),
        .I5(adder_4__91[10]),
        .O(switch_reg_2[3]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_7
       (.I0(in_u_0[8]),
        .I1(in_d_0[10]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry__0_i_1[2]),
        .I4(adder_4__91[8]),
        .I5(adder_4__91[10]),
        .O(switch_reg_2[2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_8
       (.I0(in_u_0[7]),
        .I1(in_d_0[9]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry__0_i_1[1]),
        .I4(adder_4__91[7]),
        .I5(adder_4__91[10]),
        .O(switch_reg_2[1]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry__0_i_9
       (.I0(in_u_0[6]),
        .I1(in_d_0[8]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry__0_i_1[0]),
        .I4(adder_4__91[6]),
        .I5(adder_4__91[10]),
        .O(switch_reg_2[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1
       (.CI(a_plus_b_minus_q_carry__0_n_0),
        .CO({a_plus_b_minus_q_carry__1_n_0,NLW_a_plus_b_minus_q_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\ma/a_plus_b_minus_q_carry__1_i_12 [0],\NTT_out_u_OBUF[9]_inst_i_1 [3:1]}),
        .O(a_plus_b_minus_q[11:8]),
        .S({a_plus_b_minus_q_carry__1_i_2_n_0,a_plus_b_minus_q_carry__1_i_3_n_0,a_plus_b_minus_q_carry__1_i_4_n_0,a_plus_b_minus_q_carry__1_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__1_i_1
       (.CI(\NTT_out_u_OBUF[12]_inst_i_1 ),
        .CO({CO,NLW_a_plus_b_minus_q_carry__1_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\NTT_out_u_OBUF[12]_inst_i_1_0 [2:1],in_u_0[10],\NTT_out_u_OBUF[12]_inst_i_1_0 [0]}),
        .O(\ma/a_plus_b_minus_q_carry__1_i_12 ),
        .S(S));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_2
       (.I0(\ma/a_plus_b_minus_q_carry__1_i_12 [0]),
        .O(a_plus_b_minus_q_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_3
       (.I0(\NTT_out_u_OBUF[9]_inst_i_1 [3]),
        .O(a_plus_b_minus_q_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_4
       (.I0(\NTT_out_u_OBUF[9]_inst_i_1 [2]),
        .O(a_plus_b_minus_q_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry__1_i_5
       (.I0(\NTT_out_u_OBUF[9]_inst_i_1 [1]),
        .O(a_plus_b_minus_q_carry__1_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__2
       (.CI(a_plus_b_minus_q_carry__1_n_0),
        .CO({a_plus_b_minus_q_carry__2_n_0,NLW_a_plus_b_minus_q_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[15:12]),
        .S({\NTT_out_u_OBUF[17]_inst_i_1 [0],\ma/a_plus_b_minus_q_carry__1_i_12 [3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3
       (.CI(a_plus_b_minus_q_carry__2_n_0),
        .CO({a_plus_b_minus_q_carry__3_n_0,NLW_a_plus_b_minus_q_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(a_plus_b_minus_q[19:16]),
        .S({\NTT_out_u_OBUF[21]_inst_i_1 [0],\NTT_out_u_OBUF[17]_inst_i_1 [3:1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__3_i_1__0
       (.CI(ram_reg_0_63_20_20_i_2__0),
        .CO(NLW_a_plus_b_minus_q_carry__3_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_63_20_20_i_2__0_0}),
        .O(\ma/a_plus_b_minus_q_carry__3_i_7__0 ),
        .S({1'b1,ram_reg_0_63_20_20_i_2__0_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 a_plus_b_minus_q_carry__4
       (.CI(a_plus_b_minus_q_carry__3_n_0),
        .CO(NLW_a_plus_b_minus_q_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_a_plus_b_minus_q_carry__4_O_UNCONNECTED[3],a_plus_b_minus_q[22:20]}),
        .S({1'b0,\NTT_out_u_OBUF[21]_inst_i_1 [3:1]}));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_10
       (.I0(in_u_0[0]),
        .I1(in_d_0[2]),
        .I2(A),
        .I3(O[0]),
        .I4(adder_4__91[0]),
        .I5(adder_4__91[10]),
        .O(switch_reg_0[0]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_13
       (.I0(in_u_0[5]),
        .I1(in_d_0[7]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry_i_2[3]),
        .I4(adder_4__91[5]),
        .I5(adder_4__91[10]),
        .O(switch_reg_1[3]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_14
       (.I0(in_u_0[4]),
        .I1(in_d_0[6]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry_i_2[2]),
        .I4(adder_4__91[4]),
        .I5(adder_4__91[10]),
        .O(switch_reg_1[2]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_15
       (.I0(in_u_0[3]),
        .I1(in_d_0[5]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry_i_2[1]),
        .I4(adder_4__91[3]),
        .I5(adder_4__91[10]),
        .O(switch_reg_1[1]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_16
       (.I0(in_u_0[2]),
        .I1(in_d_0[4]),
        .I2(A),
        .I3(a_plus_b_minus_q_carry_i_2[0]),
        .I4(adder_4__91[2]),
        .I5(adder_4__91[10]),
        .O(switch_reg_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_3
       (.I0(\NTT_out_u_OBUF[5]_inst_i_1 [0]),
        .O(a_plus_b_minus_q_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_4
       (.I0(\NTT_out_u_OBUF[1]_inst_i_1 [3]),
        .O(a_plus_b_minus_q_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_5
       (.I0(\NTT_out_u_OBUF[1]_inst_i_1 [2]),
        .O(a_plus_b_minus_q_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    a_plus_b_minus_q_carry_i_6
       (.I0(\NTT_out_u_OBUF[1]_inst_i_1 [1]),
        .O(a_plus_b_minus_q_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    a_plus_b_minus_q_carry_i_9
       (.I0(in_u_0[1]),
        .I1(in_d_0[3]),
        .I2(A),
        .I3(O[1]),
        .I4(adder_4__91[1]),
        .I5(adder_4__91[10]),
        .O(switch_reg_0[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__0_i_10__5
       (.I0(MEM_u_in_1[2]),
        .I1(dout[5]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[5]),
        .O(in_d_0[5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__0_i_11__5
       (.I0(MEM_u_in_1[1]),
        .I1(dout[4]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[4]),
        .O(in_d_0[4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__0_i_9__5
       (.I0(MEM_u_in_1[3]),
        .I1(dout[6]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[6]),
        .O(in_d_0[6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__1_i_10__5
       (.I0(MEM_u_in_1[6]),
        .I1(dout[9]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[9]),
        .O(in_d_0[9]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__1_i_11__5
       (.I0(MEM_u_in_1[5]),
        .I1(dout[8]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[8]),
        .O(in_d_0[8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__1_i_12__5
       (.I0(MEM_u_in_1[4]),
        .I1(dout[7]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[7]),
        .O(in_d_0[7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__1_i_9__5
       (.I0(MEM_u_in_1[7]),
        .I1(dout[10]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[10]),
        .O(in_d_0[10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    i___1_carry__2_i_10__5
       (.I0(out_u_1[2]),
        .I1(dout[11]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[11]),
        .O(in_d_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    i___1_carry__2_i_14
       (.I0(a_mul_b_i_32__0[0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[11]),
        .O(out_u_1[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__0_i_27__0
       (.I0(out_u_1[3]),
        .I1(dout[12]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[12]),
        .O(in_d_0[12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__0_i_28
       (.I0(out_u_1[4]),
        .I1(dout[13]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[13]),
        .O(in_d_0[13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_20__5
       (.I0(out_u_1[11]),
        .I1(dout[20]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[20]),
        .O(in_d_0[20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_21__0
       (.I0(out_u_1[9]),
        .I1(dout[18]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[18]),
        .O(in_d_0[18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_22__0
       (.I0(out_u_1[10]),
        .I1(dout[19]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[19]),
        .O(in_d_0[19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_23__0
       (.I0(out_u_1[7]),
        .I1(dout[16]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[16]),
        .O(in_d_0[16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_24__0
       (.I0(out_u_1[8]),
        .I1(dout[17]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[17]),
        .O(in_d_0[17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_25__0
       (.I0(out_u_1[5]),
        .I1(dout[14]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[14]),
        .O(in_d_0[14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry__1_i_26__0
       (.I0(out_u_1[6]),
        .I1(dout[15]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[15]),
        .O(in_d_0[15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry_i_24
       (.I0(MEM_u_in_1[0]),
        .I1(dout[3]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[3]),
        .O(in_d_0[3]));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    out1_carry_i_29
       (.I0(in_u_0[0]),
        .I1(in_d_0[2]),
        .I2(A),
        .I3(O[0]),
        .I4(adder_4__91[0]),
        .I5(adder_4__91[10]),
        .O(switch_reg));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry_i_30__0
       (.I0(out_u_1[1]),
        .I1(dout[2]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[2]),
        .O(in_d_0[2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry_i_31
       (.I0(out1_carry_i_26),
        .I1(dout[0]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[0]),
        .O(in_d_0[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    out1_carry_i_32
       (.I0(out_u_1[0]),
        .I1(dout[1]),
        .I2(switch_1),
        .I3(A),
        .I4(NTT_in_d_IBUF[1]),
        .O(in_d_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_14_14_i_3
       (.I0(a_mul_b_i_32__0[1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[12]),
        .O(out_u_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_15_15_i_3
       (.I0(a_mul_b_i_32__0[2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[13]),
        .O(out_u_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_16_16_i_3
       (.I0(a_mul_b__0_i_10__0[0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[14]),
        .O(out_u_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_17_17_i_3
       (.I0(a_mul_b__0_i_10__0[1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[15]),
        .O(out_u_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_18_18_i_3
       (.I0(a_mul_b__0_i_10__0[2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[16]),
        .O(out_u_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_19_19_i_3
       (.I0(a_mul_b__0_i_10__0[3]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[17]),
        .O(out_u_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_3
       (.I0(out1_carry_i_16[0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[0]),
        .O(out_u_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_20_20_i_3
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__0 [0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[18]),
        .O(out_u_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_21_21_i_3
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__0 [1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[19]),
        .O(out_u_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_22_22_i_3
       (.I0(\ma/a_plus_b_minus_q_carry__3_i_7__0 [2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[20]),
        .O(out_u_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_3
       (.I0(out1_carry_i_16[1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[1]),
        .O(out_u_1[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_10_10_i_2__0
       (.I0(out1_carry__0_i_18[2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[9]),
        .I3(A),
        .I4(out_u_0[7]),
        .O(MEM_u_in_1[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_11_11_i_2__0
       (.I0(out1_carry__0_i_18[3]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[10]),
        .I3(A),
        .I4(out_u_0[8]),
        .O(MEM_u_in_1[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_3_3_i_2__0
       (.I0(out1_carry_i_16[2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[2]),
        .I3(A),
        .I4(out_u_0[0]),
        .O(MEM_u_in_1[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_4_4_i_2__0
       (.I0(out1_carry_i_16[3]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[3]),
        .I3(A),
        .I4(out_u_0[1]),
        .O(MEM_u_in_1[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_5_5_i_2__0
       (.I0(out1_carry_i_13[0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[4]),
        .I3(A),
        .I4(out_u_0[2]),
        .O(MEM_u_in_1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_6_6_i_2__0
       (.I0(out1_carry_i_13[1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[5]),
        .I3(A),
        .I4(out_u_0[3]),
        .O(MEM_u_in_1[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_7_7_i_2__0
       (.I0(out1_carry_i_13[2]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[6]),
        .I3(A),
        .I4(out_u_0[4]),
        .O(MEM_u_in_1[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_8_8_i_2__0
       (.I0(out1_carry__0_i_18[0]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[7]),
        .I3(A),
        .I4(out_u_0[5]),
        .O(MEM_u_in_1[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_63_9_9_i_2__0
       (.I0(out1_carry__0_i_18[1]),
        .I1(a_plus_b_minus_q_0[21]),
        .I2(a_plus_b_minus_q_0[8]),
        .I3(A),
        .I4(out_u_0[6]),
        .O(MEM_u_in_1[6]));
endmodule

module mod_mul
   (a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    adder_4__23_carry__4_i_3__6,
    S,
    mode,
    out1_carry__1_i_19__6,
    mode_0,
    DI,
    \ram_reg[20] ,
    \ram_reg[18] ,
    \ram_reg[15] ,
    \ram_reg[15]_0 ,
    \ram_reg[14] ,
    mode_1,
    \ram_reg[10] ,
    \ram_reg[6] ,
    \ram_reg[7] ,
    \ram_reg[6]_0 ,
    mode_2,
    \ram_reg[1] ,
    out_d_7,
    \ram_reg[19] ,
    \ram_reg[15]_1 ,
    \ram_reg[10]_0 ,
    \ram_reg[6]_1 ,
    \ram_reg[1]_0 ,
    \ram_reg[13] ,
    \ram_reg[22] ,
    MEM_d_in_7,
    mul_in_0,
    A,
    MEM_u_out_7,
    \ram_reg[22]_0 ,
    NTT_in_u_IBUF,
    in_d_7,
    in_u_7,
    CO,
    out1_carry__0,
    out1_carry__0_0,
    \_inferred__1/i___1_carry__2 ,
    out1_carry__0_1,
    \_inferred__1/i___1_carry__1 ,
    out1_carry,
    \_inferred__1/i___1_carry__1_0 ,
    out1_carry_0,
    \_inferred__1/i___1_carry__0 ,
    out1_carry_1,
    sub_out,
    \_inferred__1/i___1_carry__0_0 ,
    out_d_6,
    \ram_reg[0] );
  output [1:0]a_mul_b_0;
  output [3:0]a_mul_b_1;
  output [3:0]a_mul_b_2;
  output [10:0]adder_4__23_carry__4_i_3__6;
  output [1:0]S;
  output mode;
  output [3:0]out1_carry__1_i_19__6;
  output [11:0]mode_0;
  output [2:0]DI;
  output [1:0]\ram_reg[20] ;
  output [3:0]\ram_reg[18] ;
  output [3:0]\ram_reg[15] ;
  output [3:0]\ram_reg[15]_0 ;
  output [3:0]\ram_reg[14] ;
  output mode_1;
  output [3:0]\ram_reg[10] ;
  output [2:0]\ram_reg[6] ;
  output [3:0]\ram_reg[7] ;
  output [3:0]\ram_reg[6]_0 ;
  output mode_2;
  output [1:0]\ram_reg[1] ;
  output [21:0]out_d_7;
  output [2:0]\ram_reg[19] ;
  output [2:0]\ram_reg[15]_1 ;
  output [3:0]\ram_reg[10]_0 ;
  output [3:0]\ram_reg[6]_1 ;
  output [2:0]\ram_reg[1]_0 ;
  output [0:0]\ram_reg[13] ;
  output [0:0]\ram_reg[22] ;
  output [22:0]MEM_d_in_7;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [12:0]MEM_u_out_7;
  input [0:0]\ram_reg[22]_0 ;
  input [12:0]NTT_in_u_IBUF;
  input [12:0]in_d_7;
  input [21:0]in_u_7;
  input [0:0]CO;
  input out1_carry__0;
  input out1_carry__0_0;
  input [9:0]\_inferred__1/i___1_carry__2 ;
  input out1_carry__0_1;
  input \_inferred__1/i___1_carry__1 ;
  input out1_carry;
  input \_inferred__1/i___1_carry__1_0 ;
  input out1_carry_0;
  input \_inferred__1/i___1_carry__0 ;
  input out1_carry_1;
  input [21:0]sub_out;
  input \_inferred__1/i___1_carry__0_0 ;
  input [21:0]out_d_6;
  input [0:0]\ram_reg[0] ;

  wire [22:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [22:0]MEM_d_in_7;
  wire [12:0]MEM_u_out_7;
  wire [12:0]NTT_in_u_IBUF;
  wire [1:0]S;
  wire \_inferred__1/i___1_carry__0 ;
  wire \_inferred__1/i___1_carry__0_0 ;
  wire \_inferred__1/i___1_carry__1 ;
  wire \_inferred__1/i___1_carry__1_0 ;
  wire [9:0]\_inferred__1/i___1_carry__2 ;
  wire [1:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire a_mul_b_n_24;
  wire a_mul_b_n_25;
  wire a_mul_b_n_26;
  wire a_mul_b_n_27;
  wire a_mul_b_n_28;
  wire a_mul_b_n_29;
  wire a_mul_b_n_30;
  wire a_mul_b_n_31;
  wire a_mul_b_n_32;
  wire a_mul_b_n_33;
  wire a_mul_b_n_34;
  wire a_mul_b_n_35;
  wire a_mul_b_n_36;
  wire a_mul_b_n_37;
  wire a_mul_b_n_38;
  wire a_mul_b_n_39;
  wire a_mul_b_n_40;
  wire a_mul_b_n_41;
  wire a_mul_b_n_42;
  wire a_mul_b_n_43;
  wire a_mul_b_n_44;
  wire a_mul_b_n_45;
  wire a_mul_b_n_46;
  wire a_mul_b_n_47;
  wire a_mul_b_n_48;
  wire a_mul_b_n_49;
  wire a_mul_b_n_50;
  wire a_mul_b_n_51;
  wire a_mul_b_n_52;
  wire a_mul_b_n_53;
  wire [10:0]adder_4__23_carry__4_i_3__6;
  wire [22:0]in;
  wire [12:0]in_d_7;
  wire [21:0]in_u_7;
  wire mode;
  wire [11:0]mode_0;
  wire mode_1;
  wire mode_2;
  wire [22:0]mul_in_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire [3:0]out1_carry__1_i_19__6;
  wire [21:0]out_d_6;
  wire [21:0]out_d_7;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]\ram_reg[0] ;
  wire [3:0]\ram_reg[10] ;
  wire [3:0]\ram_reg[10]_0 ;
  wire [0:0]\ram_reg[13] ;
  wire [3:0]\ram_reg[14] ;
  wire [3:0]\ram_reg[15] ;
  wire [3:0]\ram_reg[15]_0 ;
  wire [2:0]\ram_reg[15]_1 ;
  wire [3:0]\ram_reg[18] ;
  wire [2:0]\ram_reg[19] ;
  wire [1:0]\ram_reg[1] ;
  wire [2:0]\ram_reg[1]_0 ;
  wire [1:0]\ram_reg[20] ;
  wire [0:0]\ram_reg[22] ;
  wire [0:0]\ram_reg[22]_0 ;
  wire [2:0]\ram_reg[6] ;
  wire [3:0]\ram_reg[6]_0 ;
  wire [3:0]\ram_reg[6]_1 ;
  wire [3:0]\ram_reg[7] ;
  wire [21:0]sub_out;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction MR
       (.CO(CO),
        .DI(DI),
        .MEM_d_in_7(MEM_d_in_7),
        .MEM_u_out_7(MEM_u_out_7),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .O(a_mul_b_0),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__0 (\_inferred__1/i___1_carry__0 ),
        .\_inferred__1/i___1_carry__0_0 (\_inferred__1/i___1_carry__0_0 ),
        .\_inferred__1/i___1_carry__1 (\_inferred__1/i___1_carry__1 ),
        .\_inferred__1/i___1_carry__1_0 (\_inferred__1/i___1_carry__1_0 ),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .a_mul_b(a_mul_b_1),
        .a_mul_b_0(a_mul_b_2),
        .adder_3__0_carry__0_0(in[16:0]),
        .adder_4__23_carry__0_i_4__6_0(adder_4__23_carry__4_i_3__6[6:3]),
        .adder_4__23_carry__1_i_4__6_0(adder_4__23_carry__4_i_3__6[9:7]),
        .adder_4__23_carry__4_i_3__6_0(adder_4__23_carry__4_i_3__6[10]),
        .adder_4__23_carry_i_5__6_0(adder_4__23_carry__4_i_3__6[2:0]),
        .in_d_7(in_d_7),
        .in_u_7(in_u_7),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_2(mode_2),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry__0(out1_carry__0),
        .out1_carry__0_0(out1_carry__0_0),
        .out1_carry__0_1(out1_carry__0_1),
        .out1_carry__1_i_19__6_0(out1_carry__1_i_19__6),
        .out_d_6(out_d_6),
        .out_d_7(out_d_7),
        .\ram_reg[0] (\ram_reg[0] ),
        .\ram_reg[10] (\ram_reg[10] ),
        .\ram_reg[10]_0 (\ram_reg[10]_0 ),
        .\ram_reg[13] (\ram_reg[13] ),
        .\ram_reg[14] (\ram_reg[14] ),
        .\ram_reg[15] (\ram_reg[15] ),
        .\ram_reg[15]_0 (\ram_reg[15]_0 ),
        .\ram_reg[15]_1 (\ram_reg[15]_1 ),
        .\ram_reg[18] (\ram_reg[18] ),
        .\ram_reg[19] (\ram_reg[19] ),
        .\ram_reg[1] (\ram_reg[1] ),
        .\ram_reg[1]_0 (\ram_reg[1]_0 ),
        .\ram_reg[20] (\ram_reg[20] ),
        .\ram_reg[22] (\ram_reg[22] ),
        .\ram_reg[22]_0 (\ram_reg[22]_0 ),
        .\ram_reg[6] (\ram_reg[6] ),
        .\ram_reg[6]_0 (\ram_reg[6]_0 ),
        .\ram_reg[6]_1 (\ram_reg[6]_1 ),
        .\ram_reg[7] (\ram_reg[7] ),
        .sub_out(sub_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_15
   (DI,
    mode,
    mode_0,
    S,
    \ram_reg[19] ,
    \ram_reg[17] ,
    \ram_reg[15] ,
    \ram_reg[15]_0 ,
    \ram_reg[14] ,
    \ram_reg[7] ,
    \ram_reg[1] ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_6,
    \ram_reg[14]_0 ,
    in_d,
    \ram_reg[0] ,
    mul_in_0,
    A,
    B,
    in_u_6,
    MEM_u_out_7,
    \ram_reg[1]_0 ,
    out1_carry__1,
    CO,
    \_inferred__1/i___1_carry__2 ,
    sub_out_0,
    \ram_reg[22] ,
    MEM_d_out_7,
    out_d_5,
    sub_out,
    \_inferred__1/i___1_carry ,
    switch_7,
    ram,
    \ma/a_plus_b_minus_q_carry_i_14__5 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\ram_reg[19] ;
  output [3:0]\ram_reg[17] ;
  output [2:0]\ram_reg[15] ;
  output [0:0]\ram_reg[15]_0 ;
  output [0:0]\ram_reg[14] ;
  output [3:0]\ram_reg[7] ;
  output [1:0]\ram_reg[1] ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_6;
  output [0:0]\ram_reg[14]_0 ;
  output [22:0]in_d;
  output [1:0]\ram_reg[0] ;
  input [21:0]mul_in_0;
  input [22:0]A;
  input [0:0]B;
  input [10:0]in_u_6;
  input [11:0]MEM_u_out_7;
  input [0:0]\ram_reg[1]_0 ;
  input [11:0]out1_carry__1;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [20:0]sub_out_0;
  input [0:0]\ram_reg[22] ;
  input [20:0]MEM_d_out_7;
  input [21:0]out_d_5;
  input [0:0]sub_out;
  input \_inferred__1/i___1_carry ;
  input switch_7;
  input [0:0]ram;
  input \ma/a_plus_b_minus_q_carry_i_14__5 ;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [20:0]MEM_d_out_7;
  wire [11:0]MEM_u_out_7;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire a_mul_b_n_24;
  wire a_mul_b_n_25;
  wire a_mul_b_n_26;
  wire a_mul_b_n_27;
  wire a_mul_b_n_28;
  wire a_mul_b_n_29;
  wire a_mul_b_n_30;
  wire a_mul_b_n_31;
  wire a_mul_b_n_32;
  wire a_mul_b_n_33;
  wire a_mul_b_n_34;
  wire a_mul_b_n_35;
  wire a_mul_b_n_36;
  wire a_mul_b_n_37;
  wire a_mul_b_n_38;
  wire a_mul_b_n_39;
  wire a_mul_b_n_40;
  wire a_mul_b_n_41;
  wire a_mul_b_n_42;
  wire a_mul_b_n_43;
  wire a_mul_b_n_44;
  wire a_mul_b_n_45;
  wire a_mul_b_n_46;
  wire a_mul_b_n_47;
  wire a_mul_b_n_48;
  wire a_mul_b_n_49;
  wire a_mul_b_n_50;
  wire a_mul_b_n_51;
  wire a_mul_b_n_52;
  wire a_mul_b_n_53;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [10:0]in_u_6;
  wire \ma/a_plus_b_minus_q_carry_i_14__5 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [21:0]mul_in_0;
  wire [11:0]out1_carry__1;
  wire [21:0]out_d_5;
  wire [21:0]out_d_6;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]ram;
  wire [1:0]\ram_reg[0] ;
  wire [0:0]\ram_reg[14] ;
  wire [0:0]\ram_reg[14]_0 ;
  wire [2:0]\ram_reg[15] ;
  wire [0:0]\ram_reg[15]_0 ;
  wire [3:0]\ram_reg[17] ;
  wire [1:0]\ram_reg[19] ;
  wire [1:0]\ram_reg[1] ;
  wire [0:0]\ram_reg[1]_0 ;
  wire [0:0]\ram_reg[22] ;
  wire [3:0]\ram_reg[7] ;
  wire [0:0]sub_out;
  wire [20:0]sub_out_0;
  wire switch_7;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_17 MR
       (.CO(CO),
        .DI(DI),
        .MEM_d_out_7(MEM_d_out_7),
        .MEM_u_out_7(MEM_u_out_7),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry (\_inferred__1/i___1_carry ),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .in_d(in_d),
        .in_u_6(in_u_6),
        .\ma/a_plus_b_minus_q_carry_i_14__5 (\ma/a_plus_b_minus_q_carry_i_14__5 ),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_10(mode_10),
        .mode_2(mode_2),
        .mode_3(mode_3),
        .mode_4(mode_4),
        .mode_5(mode_5),
        .mode_6(mode_6),
        .mode_7(mode_7),
        .mode_8(mode_8),
        .mode_9(mode_9),
        .out1_carry__1(out1_carry__1),
        .out_d_5(out_d_5),
        .out_d_6(out_d_6),
        .ram(ram),
        .\ram_reg[0] (\ram_reg[0] ),
        .\ram_reg[14] (\ram_reg[14] ),
        .\ram_reg[14]_0 (\ram_reg[14]_0 ),
        .\ram_reg[15] (\ram_reg[15] ),
        .\ram_reg[15]_0 (\ram_reg[15]_0 ),
        .\ram_reg[17] (\ram_reg[17] ),
        .\ram_reg[19] (\ram_reg[19] ),
        .\ram_reg[1] (\ram_reg[1] ),
        .\ram_reg[1]_0 (\ram_reg[1]_0 ),
        .\ram_reg[22] (\ram_reg[22] ),
        .\ram_reg[7] (\ram_reg[7] ),
        .sub_out(sub_out),
        .sub_out_0(sub_out_0),
        .switch_7(switch_7));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,mul_in_0[21:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_19
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    mode_1,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    mode_11,
    out_d_5,
    out1_carry__0_i_9__4,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    mul_in_0,
    A,
    in_u_5,
    dout,
    \ma/a_plus_b_minus_q_carry_i_14__4 ,
    out_u,
    CO,
    \_inferred__1/i___1_carry__2 ,
    sub_out,
    MEM_d_out_6,
    out1_carry__0_i_2__4,
    out_d_4,
    sub_out_0,
    switch_6,
    \ma/a_plus_b_minus_q_carry_i_14__4_0 ,
    \ma/a_plus_b_minus_q_carry_i_14__4_1 );
  output [2:0]DI;
  output mode;
  output [14:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [0:0]mode_1;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output mode_11;
  output [21:0]out_d_5;
  output [1:0]out1_carry__0_i_9__4;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [11:0]in_u_5;
  input [11:0]dout;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__4 ;
  input [11:0]out_u;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]sub_out;
  input [12:0]MEM_d_out_6;
  input [7:0]out1_carry__0_i_2__4;
  input [21:0]out_d_4;
  input [0:0]sub_out_0;
  input switch_6;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__4_1 ;

  wire [22:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [12:0]MEM_d_out_6;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire a_mul_b_n_24;
  wire a_mul_b_n_25;
  wire a_mul_b_n_26;
  wire a_mul_b_n_27;
  wire a_mul_b_n_28;
  wire a_mul_b_n_29;
  wire a_mul_b_n_30;
  wire a_mul_b_n_31;
  wire a_mul_b_n_32;
  wire a_mul_b_n_33;
  wire a_mul_b_n_34;
  wire a_mul_b_n_35;
  wire a_mul_b_n_36;
  wire a_mul_b_n_37;
  wire a_mul_b_n_38;
  wire a_mul_b_n_39;
  wire a_mul_b_n_40;
  wire a_mul_b_n_41;
  wire a_mul_b_n_42;
  wire a_mul_b_n_43;
  wire a_mul_b_n_44;
  wire a_mul_b_n_45;
  wire a_mul_b_n_46;
  wire a_mul_b_n_47;
  wire a_mul_b_n_48;
  wire a_mul_b_n_49;
  wire a_mul_b_n_50;
  wire a_mul_b_n_51;
  wire a_mul_b_n_52;
  wire a_mul_b_n_53;
  wire [11:0]dout;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [11:0]in_u_5;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__4 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__4_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__4_1 ;
  wire mode;
  wire [14:0]mode_0;
  wire [0:0]mode_1;
  wire mode_10;
  wire mode_11;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [7:0]out1_carry__0_i_2__4;
  wire [1:0]out1_carry__0_i_9__4;
  wire [21:0]out_d_4;
  wire [21:0]out_d_5;
  wire [11:0]out_u;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [21:0]sub_out;
  wire [0:0]sub_out_0;
  wire switch_6;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_21 MR
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_6(MEM_d_out_6),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .dout(dout),
        .in_d(in_d),
        .in_u_5(in_u_5),
        .\ma/a_plus_b_minus_q_carry_i_14__4 (\ma/a_plus_b_minus_q_carry_i_14__4 ),
        .\ma/a_plus_b_minus_q_carry_i_14__4_0 (\ma/a_plus_b_minus_q_carry_i_14__4_0 ),
        .\ma/a_plus_b_minus_q_carry_i_14__4_1 (\ma/a_plus_b_minus_q_carry_i_14__4_1 ),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_2),
        .mode_10(mode_11),
        .mode_11(mode_1),
        .mode_2(mode_3),
        .mode_3(mode_4),
        .mode_4(mode_5),
        .mode_5(mode_6),
        .mode_6(mode_7),
        .mode_7(mode_8),
        .mode_8(mode_9),
        .mode_9(mode_10),
        .out1_carry__0_i_2__4(out1_carry__0_i_2__4),
        .out1_carry__0_i_9__4_0(out1_carry__0_i_9__4),
        .out_d_4(out_d_4),
        .out_d_5(out_d_5),
        .out_u(out_u),
        .sub_out(sub_out),
        .sub_out_0(sub_out_0),
        .switch_6(switch_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_23
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_4,
    i___1_carry__2_i_14__4,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    mul_in_0,
    A,
    in_u_4,
    out_u,
    \ma/a_plus_b_minus_q_carry_i_14__3 ,
    out1_carry__1,
    CO,
    \_inferred__1/i___1_carry__2 ,
    sub_out,
    MEM_d_out_5,
    out_d_3,
    ram_reg_0_7_0_0,
    switch_5,
    dout,
    \ma/a_plus_b_minus_q_carry_i_14__3_0 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_4;
  output [0:0]i___1_carry__2_i_14__4;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [22:0]mul_in_0;
  input [22:0]A;
  input [10:0]in_u_4;
  input [11:0]out_u;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  input [11:0]out1_carry__1;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]sub_out;
  input [20:0]MEM_d_out_5;
  input [21:0]out_d_3;
  input [0:0]ram_reg_0_7_0_0;
  input switch_5;
  input [0:0]dout;
  input \ma/a_plus_b_minus_q_carry_i_14__3_0 ;

  wire [22:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [20:0]MEM_d_out_5;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire a_mul_b_n_24;
  wire a_mul_b_n_25;
  wire a_mul_b_n_26;
  wire a_mul_b_n_27;
  wire a_mul_b_n_28;
  wire a_mul_b_n_29;
  wire a_mul_b_n_30;
  wire a_mul_b_n_31;
  wire a_mul_b_n_32;
  wire a_mul_b_n_33;
  wire a_mul_b_n_34;
  wire a_mul_b_n_35;
  wire a_mul_b_n_36;
  wire a_mul_b_n_37;
  wire a_mul_b_n_38;
  wire a_mul_b_n_39;
  wire a_mul_b_n_40;
  wire a_mul_b_n_41;
  wire a_mul_b_n_42;
  wire a_mul_b_n_43;
  wire a_mul_b_n_44;
  wire a_mul_b_n_45;
  wire a_mul_b_n_46;
  wire a_mul_b_n_47;
  wire a_mul_b_n_48;
  wire a_mul_b_n_49;
  wire a_mul_b_n_50;
  wire a_mul_b_n_51;
  wire a_mul_b_n_52;
  wire a_mul_b_n_53;
  wire [0:0]dout;
  wire [0:0]i___1_carry__2_i_14__4;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [10:0]in_u_4;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__3 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__3_0 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [11:0]out1_carry__1;
  wire [21:0]out_d_3;
  wire [21:0]out_d_4;
  wire [11:0]out_u;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]ram_reg_0_7_0_0;
  wire [21:0]sub_out;
  wire switch_5;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_25 MR
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_5(MEM_d_out_5),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .dout(dout),
        .i___1_carry__2_i_14__4(i___1_carry__2_i_14__4),
        .in_d(in_d),
        .in_u_4(in_u_4),
        .\ma/a_plus_b_minus_q_carry_i_14__3 (\ma/a_plus_b_minus_q_carry_i_14__3 ),
        .\ma/a_plus_b_minus_q_carry_i_14__3_0 (\ma/a_plus_b_minus_q_carry_i_14__3_0 ),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_10(mode_10),
        .mode_2(mode_2),
        .mode_3(mode_3),
        .mode_4(mode_4),
        .mode_5(mode_5),
        .mode_6(mode_6),
        .mode_7(mode_7),
        .mode_8(mode_8),
        .mode_9(mode_9),
        .out1_carry__1(out1_carry__1),
        .out_d_3(out_d_3),
        .out_d_4(out_d_4),
        .out_u(out_u),
        .ram_reg_0_7_0_0(ram_reg_0_7_0_0),
        .sub_out(sub_out),
        .switch_5(switch_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_27
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_3,
    i___1_carry__2_i_14__5,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    a_mul_b__0_0,
    A,
    B,
    in_u_3,
    out_u,
    \ma/a_plus_b_minus_q_carry_i_14__2 ,
    dout,
    CO,
    \_inferred__1/i___1_carry__2 ,
    ram_reg_0_7_21_21_i_1__0,
    ram_reg_0_7_22_22_i_1__0,
    MEM_d_out_4,
    out_d_2,
    ram_reg_0_15_0_0,
    switch_4,
    \ma/a_plus_b_minus_q_carry_i_14__2_0 ,
    \ma/a_plus_b_minus_q_carry_i_14__2_1 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_3;
  output [0:0]i___1_carry__2_i_14__5;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [21:0]a_mul_b__0_0;
  input [22:0]A;
  input [0:0]B;
  input [10:0]in_u_3;
  input [11:0]out_u;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  input [11:0]dout;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [20:0]ram_reg_0_7_21_21_i_1__0;
  input [0:0]ram_reg_0_7_22_22_i_1__0;
  input [20:0]MEM_d_out_4;
  input [21:0]out_d_2;
  input [0:0]ram_reg_0_15_0_0;
  input switch_4;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__2_1 ;

  wire [22:0]A;
  wire [0:0]B;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [20:0]MEM_d_out_4;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire [21:0]a_mul_b__0_0;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire a_mul_b_n_24;
  wire a_mul_b_n_25;
  wire a_mul_b_n_26;
  wire a_mul_b_n_27;
  wire a_mul_b_n_28;
  wire a_mul_b_n_29;
  wire a_mul_b_n_30;
  wire a_mul_b_n_31;
  wire a_mul_b_n_32;
  wire a_mul_b_n_33;
  wire a_mul_b_n_34;
  wire a_mul_b_n_35;
  wire a_mul_b_n_36;
  wire a_mul_b_n_37;
  wire a_mul_b_n_38;
  wire a_mul_b_n_39;
  wire a_mul_b_n_40;
  wire a_mul_b_n_41;
  wire a_mul_b_n_42;
  wire a_mul_b_n_43;
  wire a_mul_b_n_44;
  wire a_mul_b_n_45;
  wire a_mul_b_n_46;
  wire a_mul_b_n_47;
  wire a_mul_b_n_48;
  wire a_mul_b_n_49;
  wire a_mul_b_n_50;
  wire a_mul_b_n_51;
  wire a_mul_b_n_52;
  wire a_mul_b_n_53;
  wire [11:0]dout;
  wire [0:0]i___1_carry__2_i_14__5;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [10:0]in_u_3;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__2 ;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__2_0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__2_1 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [21:0]out_d_2;
  wire [21:0]out_d_3;
  wire [11:0]out_u;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]ram_reg_0_15_0_0;
  wire [20:0]ram_reg_0_7_21_21_i_1__0;
  wire [0:0]ram_reg_0_7_22_22_i_1__0;
  wire switch_4;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_29 MR
       (.CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_4(MEM_d_out_4),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .dout(dout),
        .i___1_carry__2_i_14__5(i___1_carry__2_i_14__5),
        .in_d(in_d),
        .in_u_3(in_u_3),
        .\ma/a_plus_b_minus_q_carry_i_14__2 (\ma/a_plus_b_minus_q_carry_i_14__2 ),
        .\ma/a_plus_b_minus_q_carry_i_14__2_0 (\ma/a_plus_b_minus_q_carry_i_14__2_0 ),
        .\ma/a_plus_b_minus_q_carry_i_14__2_1 (\ma/a_plus_b_minus_q_carry_i_14__2_1 ),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_10(mode_10),
        .mode_2(mode_2),
        .mode_3(mode_3),
        .mode_4(mode_4),
        .mode_5(mode_5),
        .mode_6(mode_6),
        .mode_7(mode_7),
        .mode_8(mode_8),
        .mode_9(mode_9),
        .out_d_2(out_d_2),
        .out_d_3(out_d_3),
        .out_u(out_u),
        .ram_reg_0_15_0_0(ram_reg_0_15_0_0),
        .ram_reg_0_7_21_21_i_1__0(ram_reg_0_7_21_21_i_1__0),
        .ram_reg_0_7_22_22_i_1__0(ram_reg_0_7_22_22_i_1__0),
        .switch_4(switch_4));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,a_mul_b__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({a_mul_b_n_24,a_mul_b_n_25,a_mul_b_n_26,a_mul_b_n_27,a_mul_b_n_28,a_mul_b_n_29,a_mul_b_n_30,a_mul_b_n_31,a_mul_b_n_32,a_mul_b_n_33,a_mul_b_n_34,a_mul_b_n_35,a_mul_b_n_36,a_mul_b_n_37,a_mul_b_n_38,a_mul_b_n_39,a_mul_b_n_40,a_mul_b_n_41,a_mul_b_n_42,a_mul_b_n_43,a_mul_b_n_44,a_mul_b_n_45,a_mul_b_n_46,a_mul_b_n_47,a_mul_b_n_48,a_mul_b_n_49,a_mul_b_n_50,a_mul_b_n_51,a_mul_b_n_52,a_mul_b_n_53}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,a_mul_b__0_0[21:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_31
   (DI,
    mode,
    mode_0,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_1,
    mode_2,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    out_d_2,
    i___1_carry__2_i_14__3,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    mul_in_0,
    A,
    in_u_2,
    out1_carry__1,
    out1_carry__1_0,
    CO,
    \_inferred__1/i___1_carry__2 ,
    sub_out,
    MEM_d_out_3,
    out1_carry__1_i_1__1,
    out_d_1,
    ram_reg_0_31_0_0,
    switch_3,
    \ma/a_plus_b_minus_q_carry_i_14__1 ,
    \ma/a_plus_b_minus_q_carry_i_14__1_0 );
  output [2:0]DI;
  output mode;
  output [15:0]mode_0;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [0:0]\MEM_cnt_reg[0]_3 ;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [0:0]\MEM_cnt_reg[0]_5 ;
  output mode_1;
  output mode_2;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output [21:0]out_d_2;
  output [0:0]i___1_carry__2_i_14__3;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [22:0]mul_in_0;
  input [14:0]A;
  input [10:0]in_u_2;
  input [11:0]out1_carry__1;
  input [11:0]out1_carry__1_0;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]sub_out;
  input [19:0]MEM_d_out_3;
  input [0:0]out1_carry__1_i_1__1;
  input [21:0]out_d_1;
  input [0:0]ram_reg_0_31_0_0;
  input switch_3;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  input \ma/a_plus_b_minus_q_carry_i_14__1_0 ;

  wire [14:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [0:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [0:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [19:0]MEM_d_out_3;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire [0:0]i___1_carry__2_i_14__3;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [10:0]in_u_2;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__1 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__1_0 ;
  wire mode;
  wire [15:0]mode_0;
  wire mode_1;
  wire mode_10;
  wire mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [11:0]out1_carry__1;
  wire [11:0]out1_carry__1_0;
  wire [0:0]out1_carry__1_i_1__1;
  wire [21:0]out_d_1;
  wire [21:0]out_d_2;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]ram_reg_0_31_0_0;
  wire [21:0]sub_out;
  wire switch_3;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_33 MR
       (.A(A[3]),
        .CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_3(MEM_d_out_3),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .i___1_carry__2_i_14__3(i___1_carry__2_i_14__3),
        .in_d(in_d),
        .in_u_2(in_u_2),
        .\ma/a_plus_b_minus_q_carry_i_14__1 (\ma/a_plus_b_minus_q_carry_i_14__1 ),
        .\ma/a_plus_b_minus_q_carry_i_14__1_0 (\ma/a_plus_b_minus_q_carry_i_14__1_0 ),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_10(mode_10),
        .mode_2(mode_2),
        .mode_3(mode_3),
        .mode_4(mode_4),
        .mode_5(mode_5),
        .mode_6(mode_6),
        .mode_7(mode_7),
        .mode_8(mode_8),
        .mode_9(mode_9),
        .out1_carry__1(out1_carry__1),
        .out1_carry__1_0(out1_carry__1_0),
        .out1_carry__1_i_1__1(out1_carry__1_i_1__1),
        .out_d_1(out_d_1),
        .out_d_2(out_d_2),
        .ram_reg_0_31_0_0(ram_reg_0_31_0_0),
        .sub_out(sub_out),
        .switch_3(switch_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14:9],A[9:5],A[5:4],A[4],A[5],A[3:2],A[14],A[1:0],A[3],1'b1,A[14]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14:9],A[9:5],A[5:4],A[4],A[5],A[3:2],A[14],A[1:0],A[3],1'b1,A[14]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_35
   (mode,
    DI,
    mode_0,
    mode_1,
    S,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    \MEM_cnt_reg[0]_1 ,
    \MEM_cnt_reg[0]_2 ,
    \MEM_cnt_reg[0]_3 ,
    mode_2,
    \MEM_cnt_reg[0]_4 ,
    \MEM_cnt_reg[0]_5 ,
    mode_3,
    mode_4,
    mode_5,
    mode_6,
    mode_7,
    mode_8,
    mode_9,
    mode_10,
    mode_11,
    mode_12,
    out_d_1,
    out1_carry__0_i_9__0,
    in_d,
    \MEM_cnt_reg[0]_6 ,
    mul_in_0,
    A,
    in_u_1,
    dout,
    out_u,
    CO,
    \_inferred__1/i___1_carry__2 ,
    sub_out,
    MEM_d_out_2,
    out1_carry__1_i_1__0,
    out_d_0,
    ram_reg_0_63_0_0,
    switch_2,
    \ma/a_plus_b_minus_q_carry_i_14__0 ,
    \ma/a_plus_b_minus_q_carry_i_14__0_0 );
  output [0:0]mode;
  output [2:0]DI;
  output mode_0;
  output [14:0]mode_1;
  output [2:0]S;
  output [1:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output [2:0]\MEM_cnt_reg[0]_1 ;
  output [0:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\MEM_cnt_reg[0]_3 ;
  output [0:0]mode_2;
  output [3:0]\MEM_cnt_reg[0]_4 ;
  output [1:0]\MEM_cnt_reg[0]_5 ;
  output mode_3;
  output mode_4;
  output mode_5;
  output mode_6;
  output mode_7;
  output mode_8;
  output mode_9;
  output mode_10;
  output mode_11;
  output mode_12;
  output [21:0]out_d_1;
  output [1:0]out1_carry__0_i_9__0;
  output [22:0]in_d;
  output [0:0]\MEM_cnt_reg[0]_6 ;
  input [22:0]mul_in_0;
  input [6:0]A;
  input [11:0]in_u_1;
  input [11:0]dout;
  input [11:0]out_u;
  input [0:0]CO;
  input \_inferred__1/i___1_carry__2 ;
  input [21:0]sub_out;
  input [11:0]MEM_d_out_2;
  input [8:0]out1_carry__1_i_1__0;
  input [21:0]out_d_0;
  input [0:0]ram_reg_0_63_0_0;
  input switch_2;
  input [0:0]\ma/a_plus_b_minus_q_carry_i_14__0 ;
  input \ma/a_plus_b_minus_q_carry_i_14__0_0 ;

  wire [6:0]A;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [1:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [2:0]\MEM_cnt_reg[0]_1 ;
  wire [0:0]\MEM_cnt_reg[0]_2 ;
  wire [1:0]\MEM_cnt_reg[0]_3 ;
  wire [3:0]\MEM_cnt_reg[0]_4 ;
  wire [1:0]\MEM_cnt_reg[0]_5 ;
  wire [0:0]\MEM_cnt_reg[0]_6 ;
  wire [11:0]MEM_d_out_2;
  wire [2:0]S;
  wire \_inferred__1/i___1_carry__2 ;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire [11:0]dout;
  wire [22:0]in;
  wire [22:0]in_d;
  wire [11:0]in_u_1;
  wire [0:0]\ma/a_plus_b_minus_q_carry_i_14__0 ;
  wire \ma/a_plus_b_minus_q_carry_i_14__0_0 ;
  wire [0:0]mode;
  wire mode_0;
  wire [14:0]mode_1;
  wire mode_10;
  wire mode_11;
  wire mode_12;
  wire [0:0]mode_2;
  wire mode_3;
  wire mode_4;
  wire mode_5;
  wire mode_6;
  wire mode_7;
  wire mode_8;
  wire mode_9;
  wire [22:0]mul_in_0;
  wire [1:0]out1_carry__0_i_9__0;
  wire [8:0]out1_carry__1_i_1__0;
  wire [21:0]out_d_0;
  wire [21:0]out_d_1;
  wire [11:0]out_u;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [0:0]ram_reg_0_63_0_0;
  wire [21:0]sub_out;
  wire switch_2;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_37 MR
       (.A(A[6]),
        .CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\MEM_cnt_reg[0]_3 (\MEM_cnt_reg[0]_3 ),
        .\MEM_cnt_reg[0]_4 (\MEM_cnt_reg[0]_4 ),
        .\MEM_cnt_reg[0]_5 (\MEM_cnt_reg[0]_5 ),
        .\MEM_cnt_reg[0]_6 (\MEM_cnt_reg[0]_6 ),
        .MEM_d_out_2(MEM_d_out_2),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry__2 (\_inferred__1/i___1_carry__2 ),
        .adder_3__0_carry__0_0(in[16:0]),
        .dout(dout),
        .in_d(in_d),
        .in_u_1(in_u_1),
        .\ma/a_plus_b_minus_q_carry_i_14__0 (\ma/a_plus_b_minus_q_carry_i_14__0 ),
        .\ma/a_plus_b_minus_q_carry_i_14__0_0 (\ma/a_plus_b_minus_q_carry_i_14__0_0 ),
        .mode(mode_0),
        .mode_0(mode_1),
        .mode_1(mode_3),
        .mode_10(mode_12),
        .mode_11(mode_2),
        .mode_2(mode_4),
        .mode_3(mode_5),
        .mode_4(mode_6),
        .mode_5(mode_7),
        .mode_6(mode_8),
        .mode_7(mode_9),
        .mode_8(mode_10),
        .mode_9(mode_11),
        .out1_carry__0_i_9__0_0(out1_carry__0_i_9__0),
        .out1_carry__1_i_1__0(out1_carry__1_i_1__0),
        .out_d_0(out_d_0),
        .out_d_1(out_d_1),
        .out_u(out_u),
        .ram_reg_0_63_0_0(ram_reg_0_63_0_0),
        .sub_out(sub_out),
        .switch_2(switch_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[6],mode,mode,mode,A[6],A[6],mode,1'b0,1'b1,1'b1,A[5],A[6],mode,A[6],mode,A[6],mode,A[4:0],mode}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[6],mode,mode,mode,A[6],A[6],mode,1'b0,1'b1,1'b1,A[5],A[6],mode,A[6],mode,A[6],mode,A[4:0],mode}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    a_mul_b_i_18
       (.I0(A[6]),
        .O(mode));
endmodule

(* ORIG_REF_NAME = "mod_mul" *) 
module mod_mul_39
   (O,
    a_mul_b_0,
    a_mul_b_1,
    adder_4__23_carry__4_i_3,
    S,
    mode,
    mode_0,
    DI,
    mode_1,
    \MEM_cnt_reg[0] ,
    \MEM_cnt_reg[0]_0 ,
    mode_2,
    \MEM_cnt_reg[0]_1 ,
    out1_carry__1_i_19,
    \MEM_cnt_reg[0]_2 ,
    \NTT_in_u[21] ,
    \NTT_in_u[20] ,
    \NTT_in_u[18] ,
    switch_reg,
    switch_reg_0,
    out_d_0,
    out1_carry__0_i_9,
    switch_reg_1,
    switch_reg_2,
    switch_reg_3,
    out1_carry__1_i_13,
    switch_reg_4,
    switch_reg_5,
    NTT_out_d_OBUF,
    mul_in_0,
    A,
    out_u,
    NTT_in_u_IBUF,
    in_u_0,
    in_d_0,
    \_inferred__1/i___1_carry ,
    out1_carry,
    out1_carry_0,
    out1_carry_1,
    out1_carry_2,
    out1_carry__0,
    out1_carry__0_0,
    out1_carry__0_1,
    out1_carry__0_2,
    CO,
    i___1_carry__2_i_8,
    sub_out,
    \_inferred__1/i___1_carry__0 ,
    out_d_7,
    \NTT_out_d[0] );
  output [1:0]O;
  output [3:0]a_mul_b_0;
  output [3:0]a_mul_b_1;
  output [10:0]adder_4__23_carry__4_i_3;
  output [3:0]S;
  output mode;
  output mode_0;
  output [3:0]DI;
  output [10:0]mode_1;
  output [3:0]\MEM_cnt_reg[0] ;
  output [3:0]\MEM_cnt_reg[0]_0 ;
  output mode_2;
  output [3:0]\MEM_cnt_reg[0]_1 ;
  output [3:0]out1_carry__1_i_19;
  output [2:0]\MEM_cnt_reg[0]_2 ;
  output [1:0]\NTT_in_u[21] ;
  output [1:0]\NTT_in_u[20] ;
  output [3:0]\NTT_in_u[18] ;
  output [3:0]switch_reg;
  output [3:0]switch_reg_0;
  output [21:0]out_d_0;
  output [2:0]out1_carry__0_i_9;
  output [2:0]switch_reg_1;
  output [3:0]switch_reg_2;
  output [3:0]switch_reg_3;
  output [2:0]out1_carry__1_i_13;
  output [0:0]switch_reg_4;
  output [0:0]switch_reg_5;
  output [22:0]NTT_out_d_OBUF;
  input [22:0]mul_in_0;
  input [1:0]A;
  input [11:0]out_u;
  input [11:0]NTT_in_u_IBUF;
  input [22:0]in_u_0;
  input [20:0]in_d_0;
  input \_inferred__1/i___1_carry ;
  input out1_carry;
  input out1_carry_0;
  input out1_carry_1;
  input out1_carry_2;
  input out1_carry__0;
  input out1_carry__0_0;
  input out1_carry__0_1;
  input out1_carry__0_2;
  input [0:0]CO;
  input [1:0]i___1_carry__2_i_8;
  input [21:0]sub_out;
  input \_inferred__1/i___1_carry__0 ;
  input [21:0]out_d_7;
  input [0:0]\NTT_out_d[0] ;

  wire [1:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]\MEM_cnt_reg[0] ;
  wire [3:0]\MEM_cnt_reg[0]_0 ;
  wire [3:0]\MEM_cnt_reg[0]_1 ;
  wire [2:0]\MEM_cnt_reg[0]_2 ;
  wire [3:0]\NTT_in_u[18] ;
  wire [1:0]\NTT_in_u[20] ;
  wire [1:0]\NTT_in_u[21] ;
  wire [11:0]NTT_in_u_IBUF;
  wire [0:0]\NTT_out_d[0] ;
  wire [22:0]NTT_out_d_OBUF;
  wire [1:0]O;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry ;
  wire \_inferred__1/i___1_carry__0 ;
  wire [3:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire a_mul_b__0_n_77;
  wire a_mul_b__0_n_78;
  wire a_mul_b__0_n_80;
  wire a_mul_b__0_n_81;
  wire a_mul_b__0_n_82;
  wire a_mul_b__0_n_83;
  wire a_mul_b__0_n_84;
  wire a_mul_b__0_n_85;
  wire a_mul_b__0_n_86;
  wire a_mul_b__0_n_87;
  wire a_mul_b__0_n_88;
  wire a_mul_b__0_n_90;
  wire a_mul_b__0_n_91;
  wire a_mul_b__0_n_92;
  wire a_mul_b__0_n_93;
  wire a_mul_b__0_n_94;
  wire a_mul_b__0_n_95;
  wire a_mul_b__0_n_96;
  wire a_mul_b__0_n_97;
  wire a_mul_b__0_n_98;
  wire a_mul_b_n_106;
  wire a_mul_b_n_107;
  wire a_mul_b_n_108;
  wire a_mul_b_n_109;
  wire a_mul_b_n_110;
  wire a_mul_b_n_111;
  wire a_mul_b_n_112;
  wire a_mul_b_n_113;
  wire a_mul_b_n_114;
  wire a_mul_b_n_115;
  wire a_mul_b_n_116;
  wire a_mul_b_n_117;
  wire a_mul_b_n_118;
  wire a_mul_b_n_119;
  wire a_mul_b_n_120;
  wire a_mul_b_n_121;
  wire a_mul_b_n_122;
  wire a_mul_b_n_123;
  wire a_mul_b_n_124;
  wire a_mul_b_n_125;
  wire a_mul_b_n_126;
  wire a_mul_b_n_127;
  wire a_mul_b_n_128;
  wire a_mul_b_n_129;
  wire a_mul_b_n_130;
  wire a_mul_b_n_131;
  wire a_mul_b_n_132;
  wire a_mul_b_n_133;
  wire a_mul_b_n_134;
  wire a_mul_b_n_135;
  wire a_mul_b_n_136;
  wire a_mul_b_n_137;
  wire a_mul_b_n_138;
  wire a_mul_b_n_139;
  wire a_mul_b_n_140;
  wire a_mul_b_n_141;
  wire a_mul_b_n_142;
  wire a_mul_b_n_143;
  wire a_mul_b_n_144;
  wire a_mul_b_n_145;
  wire a_mul_b_n_146;
  wire a_mul_b_n_147;
  wire a_mul_b_n_148;
  wire a_mul_b_n_149;
  wire a_mul_b_n_150;
  wire a_mul_b_n_151;
  wire a_mul_b_n_152;
  wire a_mul_b_n_153;
  wire [10:0]adder_4__23_carry__4_i_3;
  wire [1:0]i___1_carry__2_i_8;
  wire [22:0]in;
  wire [20:0]in_d_0;
  wire [22:0]in_u_0;
  wire mode;
  wire mode_0;
  wire [10:0]mode_1;
  wire mode_2;
  wire [22:0]mul_in_0;
  wire out1_carry;
  wire out1_carry_0;
  wire out1_carry_1;
  wire out1_carry_2;
  wire out1_carry__0;
  wire out1_carry__0_0;
  wire out1_carry__0_1;
  wire out1_carry__0_2;
  wire [2:0]out1_carry__0_i_9;
  wire [2:0]out1_carry__1_i_13;
  wire [3:0]out1_carry__1_i_19;
  wire [21:0]out_d_0;
  wire [21:0]out_d_7;
  wire [11:0]out_u;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [21:0]sub_out;
  wire [3:0]switch_reg;
  wire [3:0]switch_reg_0;
  wire [2:0]switch_reg_1;
  wire [3:0]switch_reg_2;
  wire [3:0]switch_reg_3;
  wire [0:0]switch_reg_4;
  wire [0:0]switch_reg_5;
  wire NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_a_mul_b_P_UNCONNECTED;
  wire NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_a_mul_b__0_OVERFLOW_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_a_mul_b__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_a_mul_b__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_a_mul_b__0_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_a_mul_b__0_P_UNCONNECTED;
  wire [47:0]NLW_a_mul_b__0_PCOUT_UNCONNECTED;

  Modular_Reduction_41 MR
       (.A(A[1]),
        .CO(CO),
        .DI(DI),
        .\MEM_cnt_reg[0] (\MEM_cnt_reg[0] ),
        .\MEM_cnt_reg[0]_0 (\MEM_cnt_reg[0]_0 ),
        .\MEM_cnt_reg[0]_1 (\MEM_cnt_reg[0]_1 ),
        .\MEM_cnt_reg[0]_2 (\MEM_cnt_reg[0]_2 ),
        .\NTT_in_u[18] (\NTT_in_u[18] ),
        .\NTT_in_u[20] (\NTT_in_u[20] ),
        .\NTT_in_u[21] (\NTT_in_u[21] ),
        .NTT_in_u_IBUF(NTT_in_u_IBUF),
        .\NTT_out_d[0] (\NTT_out_d[0] ),
        .NTT_out_d_OBUF(NTT_out_d_OBUF),
        .O(O),
        .P({a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .S(S),
        .\_inferred__1/i___1_carry (\_inferred__1/i___1_carry ),
        .\_inferred__1/i___1_carry__0 (\_inferred__1/i___1_carry__0 ),
        .a_mul_b(a_mul_b_0),
        .a_mul_b_0(a_mul_b_1),
        .adder_3__0_carry__0_0(in[16:0]),
        .adder_4__23_carry__0_i_4_0(adder_4__23_carry__4_i_3[6:3]),
        .adder_4__23_carry__1_i_4_0(adder_4__23_carry__4_i_3[9:7]),
        .adder_4__23_carry__4_i_3_0(adder_4__23_carry__4_i_3[10]),
        .adder_4__23_carry_i_5_0(adder_4__23_carry__4_i_3[2:0]),
        .i___1_carry__2_i_8(i___1_carry__2_i_8),
        .in_d_0(in_d_0),
        .in_u_0(in_u_0),
        .mode(mode),
        .mode_0(mode_0),
        .mode_1(mode_1),
        .mode_2(mode_2),
        .out1_carry(out1_carry),
        .out1_carry_0(out1_carry_0),
        .out1_carry_1(out1_carry_1),
        .out1_carry_2(out1_carry_2),
        .out1_carry__0(out1_carry__0),
        .out1_carry__0_0(out1_carry__0_0),
        .out1_carry__0_1(out1_carry__0_1),
        .out1_carry__0_2(out1_carry__0_2),
        .out1_carry__0_i_9_0(out1_carry__0_i_9),
        .out1_carry__1_i_13_0(out1_carry__1_i_13),
        .out1_carry__1_i_19_0(out1_carry__1_i_19),
        .out_d_0(out_d_0),
        .out_d_7(out_d_7),
        .out_u(out_u),
        .sub_out(sub_out),
        .switch_reg(switch_reg),
        .switch_reg_0(switch_reg_0),
        .switch_reg_1(switch_reg_1),
        .switch_reg_2(switch_reg_2),
        .switch_reg_3(switch_reg_3),
        .switch_reg_4(switch_reg_4),
        .switch_reg_5(switch_reg_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[0],A[1],A,A[1],A,A,1'b0,A[0],A[0],A[0],A[0],A[1],A[1],A[1],A[1],A[1],A[1],A[1],1'b1,A[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,mul_in_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b_P_UNCONNECTED[47:17],in[16:0]}),
        .PATTERNBDETECT(NLW_a_mul_b_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    a_mul_b__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[0],A[1],A,A[1],A,A,1'b0,A[0],A[0],A[0],A[0],A[1],A[1],A[1],A[1],A[1],A[1],A[1],1'b1,A[1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_a_mul_b__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_in_0[22:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_a_mul_b__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_a_mul_b__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_a_mul_b__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_a_mul_b__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_a_mul_b__0_OVERFLOW_UNCONNECTED),
        .P({NLW_a_mul_b__0_P_UNCONNECTED[47:29],a_mul_b__0_n_77,a_mul_b__0_n_78,p_2_in,a_mul_b__0_n_80,a_mul_b__0_n_81,a_mul_b__0_n_82,a_mul_b__0_n_83,a_mul_b__0_n_84,a_mul_b__0_n_85,a_mul_b__0_n_86,a_mul_b__0_n_87,a_mul_b__0_n_88,p_0_in,a_mul_b__0_n_90,a_mul_b__0_n_91,a_mul_b__0_n_92,a_mul_b__0_n_93,a_mul_b__0_n_94,a_mul_b__0_n_95,a_mul_b__0_n_96,a_mul_b__0_n_97,a_mul_b__0_n_98,p_1_in,in[22:17]}),
        .PATTERNBDETECT(NLW_a_mul_b__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_a_mul_b__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({a_mul_b_n_106,a_mul_b_n_107,a_mul_b_n_108,a_mul_b_n_109,a_mul_b_n_110,a_mul_b_n_111,a_mul_b_n_112,a_mul_b_n_113,a_mul_b_n_114,a_mul_b_n_115,a_mul_b_n_116,a_mul_b_n_117,a_mul_b_n_118,a_mul_b_n_119,a_mul_b_n_120,a_mul_b_n_121,a_mul_b_n_122,a_mul_b_n_123,a_mul_b_n_124,a_mul_b_n_125,a_mul_b_n_126,a_mul_b_n_127,a_mul_b_n_128,a_mul_b_n_129,a_mul_b_n_130,a_mul_b_n_131,a_mul_b_n_132,a_mul_b_n_133,a_mul_b_n_134,a_mul_b_n_135,a_mul_b_n_136,a_mul_b_n_137,a_mul_b_n_138,a_mul_b_n_139,a_mul_b_n_140,a_mul_b_n_141,a_mul_b_n_142,a_mul_b_n_143,a_mul_b_n_144,a_mul_b_n_145,a_mul_b_n_146,a_mul_b_n_147,a_mul_b_n_148,a_mul_b_n_149,a_mul_b_n_150,a_mul_b_n_151,a_mul_b_n_152,a_mul_b_n_153}),
        .PCOUT(NLW_a_mul_b__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_a_mul_b__0_UNDERFLOW_UNCONNECTED));
endmodule

module mod_sub
   (CO,
    sub_out,
    \NTT_in_d[10] ,
    \NTT_in_d[11] ,
    \NTT_in_d[9] ,
    \NTT_in_d[8] ,
    \NTT_in_d[7] ,
    \NTT_in_d[6] ,
    \NTT_in_d[5] ,
    \NTT_in_d[4] ,
    \NTT_in_d[3] ,
    DI,
    out1_carry__0_0,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry__2_i_5__6,
    i___1_carry__2_i_5__6_0,
    a_mul_b,
    S,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    NTT_in_d_IBUF,
    out1_carry__0_i_3__6);
  output [0:0]CO;
  output [22:0]sub_out;
  output \NTT_in_d[10] ;
  output \NTT_in_d[11] ;
  output \NTT_in_d[9] ;
  output \NTT_in_d[8] ;
  output \NTT_in_d[7] ;
  output \NTT_in_d[6] ;
  output \NTT_in_d[5] ;
  output \NTT_in_d[4] ;
  output \NTT_in_d[3] ;
  input [3:0]DI;
  input [3:0]out1_carry__0_0;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry__2_i_5__6;
  input [3:0]i___1_carry__2_i_5__6_0;
  input [2:0]a_mul_b;
  input [3:0]S;
  input [3:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [8:0]NTT_in_d_IBUF;
  input [0:0]out1_carry__0_i_3__6;

  wire [0:0]CO;
  wire [3:0]DI;
  wire \NTT_in_d[10] ;
  wire \NTT_in_d[11] ;
  wire \NTT_in_d[3] ;
  wire \NTT_in_d[4] ;
  wire \NTT_in_d[5] ;
  wire \NTT_in_d[6] ;
  wire \NTT_in_d[7] ;
  wire \NTT_in_d[8] ;
  wire \NTT_in_d[9] ;
  wire [8:0]NTT_in_d_IBUF;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [3:0]i___1_carry__2_i_5__6;
  wire [3:0]i___1_carry__2_i_5__6_0;
  wire [3:0]out1_carry__0_0;
  wire [0:0]out1_carry__0_i_3__6;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry_n_0;
  wire [22:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O(sub_out[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_0),
        .O(sub_out[7:4]),
        .S(a_mul_b_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_2),
        .O(sub_out[11:8]),
        .S(a_mul_b_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_4),
        .O(sub_out[15:12]),
        .S(a_mul_b_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[19:16]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[22:20]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT2 #(
    .INIT(4'h8)) 
    i___1_carry__0_i_12__6
       (.I0(NTT_in_d_IBUF[0]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[3] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(out1_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry__0_i_15__0
       (.I0(NTT_in_d_IBUF[7]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[10] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry__0_i_18__0
       (.I0(NTT_in_d_IBUF[8]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[11] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry__0_i_21__6
       (.I0(NTT_in_d_IBUF[5]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[8] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry__0_i_24__6
       (.I0(NTT_in_d_IBUF[6]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[9] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_5__6),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_5__6_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry_i_10__0
       (.I0(NTT_in_d_IBUF[3]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[6] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry_i_13__0
       (.I0(NTT_in_d_IBUF[4]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[7] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry_i_16__0
       (.I0(NTT_in_d_IBUF[1]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[4] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    out1_carry_i_19__0
       (.I0(NTT_in_d_IBUF[2]),
        .I1(out1_carry__0_i_3__6),
        .O(\NTT_in_d[5] ));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_16
   (CO,
    sub_out_0,
    \ram_reg[19] ,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_5__5,
    i___1_carry__2_i_5__5_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2);
  output [0:0]CO;
  output [20:0]sub_out_0;
  output [1:0]\ram_reg[19] ;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_5__5;
  input [3:0]i___1_carry__2_i_5__5_0;
  input [2:0]a_mul_b;
  input [3:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [3:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [3:0]i___1_carry__2_i_5__5;
  wire [3:0]i___1_carry__2_i_5__5_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [1:0]\ram_reg[19] ;
  wire [20:0]sub_out_0;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O({sub_out_0[2:0],\ram_reg[19] [0]}),
        .S(a_mul_b_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out_0[6:3]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out_0[10:7]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out_0[14:11]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out_0[18:15]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],\ram_reg[19] [1],sub_out_0[20:19]}),
        .S({1'b0,a_mul_b__0_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_5__5),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_5__5_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_20
   (CO,
    sub_out,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_7__4,
    i___1_carry__2_i_7__4_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    dout,
    \_inferred__1/i___1_carry_1 ,
    out_u,
    \_inferred__1/i___1_carry_2 );
  output [0:0]CO;
  output [22:0]sub_out;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_7__4;
  input [3:0]i___1_carry__2_i_7__4_0;
  input [2:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [0:0]\_inferred__1/i___1_carry_0 ;
  input [0:0]dout;
  input [0:0]\_inferred__1/i___1_carry_1 ;
  input [0:0]out_u;
  input \_inferred__1/i___1_carry_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\_inferred__1/i___1_carry_0 ;
  wire [0:0]\_inferred__1/i___1_carry_1 ;
  wire \_inferred__1/i___1_carry_2 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [0:0]dout;
  wire [3:0]i___1_carry__2_i_7__4;
  wire [3:0]i___1_carry__2_i_7__4_0;
  wire i___1_carry_i_6__5_n_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [0:0]out_u;
  wire [22:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O(sub_out[3:0]),
        .S({a_mul_b_0[2:1],i___1_carry_i_6__5_n_0,a_mul_b_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out[7:4]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out[11:8]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out[15:12]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[19:16]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[22:20]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__5
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(dout),
        .I3(\_inferred__1/i___1_carry_1 ),
        .I4(out_u),
        .I5(\_inferred__1/i___1_carry_2 ),
        .O(i___1_carry_i_6__5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_7__4),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_7__4_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_24
   (CO,
    sub_out,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_5__3,
    i___1_carry__2_i_5__3_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    out_u,
    \_inferred__1/i___1_carry_1 ,
    \_inferred__1/i___1_carry_2 ,
    \_inferred__1/i___1_carry_3 );
  output [0:0]CO;
  output [22:0]sub_out;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_5__3;
  input [3:0]i___1_carry__2_i_5__3_0;
  input [2:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [0:0]\_inferred__1/i___1_carry_0 ;
  input [0:0]out_u;
  input [0:0]\_inferred__1/i___1_carry_1 ;
  input [0:0]\_inferred__1/i___1_carry_2 ;
  input \_inferred__1/i___1_carry_3 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\_inferred__1/i___1_carry_0 ;
  wire [0:0]\_inferred__1/i___1_carry_1 ;
  wire [0:0]\_inferred__1/i___1_carry_2 ;
  wire \_inferred__1/i___1_carry_3 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [3:0]i___1_carry__2_i_5__3;
  wire [3:0]i___1_carry__2_i_5__3_0;
  wire i___1_carry_i_6__4_n_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [0:0]out_u;
  wire [22:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O(sub_out[3:0]),
        .S({a_mul_b_0[2:1],i___1_carry_i_6__4_n_0,a_mul_b_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out[7:4]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out[11:8]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out[15:12]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[19:16]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[22:20]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__4
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(out_u),
        .I3(\_inferred__1/i___1_carry_1 ),
        .I4(\_inferred__1/i___1_carry_2 ),
        .I5(\_inferred__1/i___1_carry_3 ),
        .O(i___1_carry_i_6__4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_5__3),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_5__3_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_28
   (CO,
    i___1_carry__4_i_5__2,
    i___1_carry__4_i_5__2_0,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_5__2,
    i___1_carry__2_i_5__2_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    out_u,
    \_inferred__1/i___1_carry_1 ,
    dout,
    \_inferred__1/i___1_carry_2 );
  output [0:0]CO;
  output [21:0]i___1_carry__4_i_5__2;
  output [0:0]i___1_carry__4_i_5__2_0;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_5__2;
  input [3:0]i___1_carry__2_i_5__2_0;
  input [2:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [0:0]\_inferred__1/i___1_carry_0 ;
  input [0:0]out_u;
  input [0:0]\_inferred__1/i___1_carry_1 ;
  input [0:0]dout;
  input \_inferred__1/i___1_carry_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [0:0]\_inferred__1/i___1_carry_0 ;
  wire [0:0]\_inferred__1/i___1_carry_1 ;
  wire \_inferred__1/i___1_carry_2 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [0:0]dout;
  wire [3:0]i___1_carry__2_i_5__2;
  wire [3:0]i___1_carry__2_i_5__2_0;
  wire [21:0]i___1_carry__4_i_5__2;
  wire [0:0]i___1_carry__4_i_5__2_0;
  wire i___1_carry_i_6__3_n_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [0:0]out_u;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O(i___1_carry__4_i_5__2[3:0]),
        .S({a_mul_b_0[2:1],i___1_carry_i_6__3_n_0,a_mul_b_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(i___1_carry__4_i_5__2[7:4]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(i___1_carry__4_i_5__2[11:8]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(i___1_carry__4_i_5__2[15:12]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(i___1_carry__4_i_5__2[19:16]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],i___1_carry__4_i_5__2_0,i___1_carry__4_i_5__2[21:20]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__3
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(out_u),
        .I3(\_inferred__1/i___1_carry_1 ),
        .I4(dout),
        .I5(\_inferred__1/i___1_carry_2 ),
        .O(i___1_carry_i_6__3_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_5__2),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_5__2_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_32
   (CO,
    sub_out,
    O,
    mul_in_0,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_5__1,
    i___1_carry__2_i_5__1_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    \_inferred__1/i___1_carry_1 ,
    A,
    \_inferred__1/i___1_carry_2 ,
    \_inferred__1/i___1_carry_3 ,
    a_mul_b__0_3);
  output [0:0]CO;
  output [21:0]sub_out;
  output [0:0]O;
  output [0:0]mul_in_0;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_5__1;
  input [3:0]i___1_carry__2_i_5__1_0;
  input [1:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [0:0]\_inferred__1/i___1_carry_0 ;
  input [0:0]\_inferred__1/i___1_carry_1 ;
  input [0:0]A;
  input [0:0]\_inferred__1/i___1_carry_2 ;
  input \_inferred__1/i___1_carry_3 ;
  input [0:0]a_mul_b__0_3;

  wire [0:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]O;
  wire [3:0]S;
  wire [0:0]\_inferred__1/i___1_carry_0 ;
  wire [0:0]\_inferred__1/i___1_carry_1 ;
  wire [0:0]\_inferred__1/i___1_carry_2 ;
  wire \_inferred__1/i___1_carry_3 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [1:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [0:0]a_mul_b__0_3;
  wire [3:0]i___1_carry__2_i_5__1;
  wire [3:0]i___1_carry__2_i_5__1_0;
  wire i___1_carry_i_3__1_n_0;
  wire i___1_carry_i_6__2_n_0;
  wire [0:0]mul_in_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [21:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,i___1_carry_i_3__1_n_0,1'b0}),
        .O({sub_out[2:0],O}),
        .S({a_mul_b_0[2:1],i___1_carry_i_6__2_n_0,a_mul_b_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out[6:3]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out[10:7]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out[14:11]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[18:15]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[21:19]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT3 #(
    .INIT(8'hE4)) 
    a_mul_b__0_i_1__1
       (.I0(A),
        .I1(a_mul_b__0_3),
        .I2(sub_out[21]),
        .O(mul_in_0));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3__1
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(\_inferred__1/i___1_carry_1 ),
        .I3(A),
        .I4(\_inferred__1/i___1_carry_2 ),
        .O(i___1_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__2
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(\_inferred__1/i___1_carry_1 ),
        .I3(A),
        .I4(\_inferred__1/i___1_carry_2 ),
        .I5(\_inferred__1/i___1_carry_3 ),
        .O(i___1_carry_i_6__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_5__1),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_5__1_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_36
   (CO,
    sub_out,
    O,
    out1_carry__0_0,
    S,
    DI,
    out1_carry__1_0,
    i___1_carry__2_i_7__0,
    i___1_carry__2_i_7__0_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    dout,
    A,
    out_u,
    \_inferred__1/i___1_carry_1 );
  output [0:0]CO;
  output [21:0]sub_out;
  output [0:0]O;
  input [3:0]out1_carry__0_0;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]out1_carry__1_0;
  input [3:0]i___1_carry__2_i_7__0;
  input [3:0]i___1_carry__2_i_7__0_0;
  input [2:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [0:0]\_inferred__1/i___1_carry_0 ;
  input [0:0]dout;
  input [0:0]A;
  input [0:0]out_u;
  input \_inferred__1/i___1_carry_1 ;

  wire [0:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]O;
  wire [3:0]S;
  wire [0:0]\_inferred__1/i___1_carry_0 ;
  wire \_inferred__1/i___1_carry_1 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [2:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [0:0]dout;
  wire [3:0]i___1_carry__2_i_7__0;
  wire [3:0]i___1_carry__2_i_7__0_0;
  wire i___1_carry_i_6__1_n_0;
  wire [3:0]out1_carry__0_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire out1_carry_n_0;
  wire [0:0]out_u;
  wire [21:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,1'b0}),
        .O({sub_out[2:0],O}),
        .S({a_mul_b_0[2:1],i___1_carry_i_6__1_n_0,a_mul_b_0[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out[6:3]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out[10:7]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out[14:11]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[18:15]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[21:19]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT6 #(
    .INIT(64'hE7EEE77718111888)) 
    i___1_carry_i_6__1
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 ),
        .I2(dout),
        .I3(A),
        .I4(out_u),
        .I5(\_inferred__1/i___1_carry_1 ),
        .O(i___1_carry_i_6__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(out1_carry__0_0),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_7__0),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_7__0_0));
endmodule

(* ORIG_REF_NAME = "mod_sub" *) 
module mod_sub_40
   (CO,
    sub_out,
    O,
    mul_in_0,
    DI,
    S,
    out1_carry__1_0,
    out1_carry__1_1,
    i___1_carry__2_i_6,
    i___1_carry__2_i_6_0,
    a_mul_b,
    a_mul_b_0,
    a_mul_b_1,
    a_mul_b_2,
    a_mul_b_3,
    a_mul_b_4,
    a_mul_b_5,
    a_mul_b_6,
    a_mul_b__0,
    a_mul_b__0_0,
    a_mul_b__0_1,
    a_mul_b__0_2,
    \_inferred__1/i___1_carry_0 ,
    out_u,
    A,
    NTT_in_u_IBUF,
    NTT_in_d_IBUF);
  output [0:0]CO;
  output [21:0]sub_out;
  output [0:0]O;
  output [22:0]mul_in_0;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]out1_carry__1_0;
  input [3:0]out1_carry__1_1;
  input [3:0]i___1_carry__2_i_6;
  input [3:0]i___1_carry__2_i_6_0;
  input [0:0]a_mul_b;
  input [2:0]a_mul_b_0;
  input [3:0]a_mul_b_1;
  input [3:0]a_mul_b_2;
  input [3:0]a_mul_b_3;
  input [3:0]a_mul_b_4;
  input [3:0]a_mul_b_5;
  input [3:0]a_mul_b_6;
  input [3:0]a_mul_b__0;
  input [3:0]a_mul_b__0_0;
  input [1:0]a_mul_b__0_1;
  input [2:0]a_mul_b__0_2;
  input [1:0]\_inferred__1/i___1_carry_0 ;
  input [1:0]out_u;
  input [0:0]A;
  input [1:0]NTT_in_u_IBUF;
  input [22:0]NTT_in_d_IBUF;

  wire [0:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [22:0]NTT_in_d_IBUF;
  wire [1:0]NTT_in_u_IBUF;
  wire [0:0]O;
  wire [3:0]S;
  wire [1:0]\_inferred__1/i___1_carry_0 ;
  wire \_inferred__1/i___1_carry__0_n_0 ;
  wire \_inferred__1/i___1_carry__1_n_0 ;
  wire \_inferred__1/i___1_carry__2_n_0 ;
  wire \_inferred__1/i___1_carry__3_n_0 ;
  wire \_inferred__1/i___1_carry_n_0 ;
  wire [0:0]a_mul_b;
  wire [2:0]a_mul_b_0;
  wire [3:0]a_mul_b_1;
  wire [3:0]a_mul_b_2;
  wire [3:0]a_mul_b_3;
  wire [3:0]a_mul_b_4;
  wire [3:0]a_mul_b_5;
  wire [3:0]a_mul_b_6;
  wire [3:0]a_mul_b__0;
  wire [3:0]a_mul_b__0_0;
  wire [1:0]a_mul_b__0_1;
  wire [2:0]a_mul_b__0_2;
  wire [3:0]i___1_carry__2_i_6;
  wire [3:0]i___1_carry__2_i_6_0;
  wire i___1_carry_i_2_n_0;
  wire i___1_carry_i_3_n_0;
  wire i___1_carry_i_7_n_0;
  wire [22:0]mul_in_0;
  wire out1_carry__0_n_0;
  wire [3:0]out1_carry__1_0;
  wire [3:0]out1_carry__1_1;
  wire out1_carry_n_0;
  wire [1:0]out_u;
  wire [21:0]sub_out;
  wire [2:0]\NLW__inferred__1/i___1_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED ;
  wire [3:3]\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED ;
  wire [2:0]NLW_out1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_out1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \_inferred__1/i___1_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___1_carry_n_0 ,\NLW__inferred__1/i___1_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({a_mul_b,i___1_carry_i_2_n_0,i___1_carry_i_3_n_0,1'b0}),
        .O({sub_out[2:0],O}),
        .S({a_mul_b_0,i___1_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__0 
       (.CI(\_inferred__1/i___1_carry_n_0 ),
        .CO({\_inferred__1/i___1_carry__0_n_0 ,\NLW__inferred__1/i___1_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_1),
        .O(sub_out[6:3]),
        .S(a_mul_b_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__1 
       (.CI(\_inferred__1/i___1_carry__0_n_0 ),
        .CO({\_inferred__1/i___1_carry__1_n_0 ,\NLW__inferred__1/i___1_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_3),
        .O(sub_out[10:7]),
        .S(a_mul_b_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__2 
       (.CI(\_inferred__1/i___1_carry__1_n_0 ),
        .CO({\_inferred__1/i___1_carry__2_n_0 ,\NLW__inferred__1/i___1_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b_5),
        .O(sub_out[14:11]),
        .S(a_mul_b_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__3 
       (.CI(\_inferred__1/i___1_carry__2_n_0 ),
        .CO({\_inferred__1/i___1_carry__3_n_0 ,\NLW__inferred__1/i___1_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(a_mul_b__0),
        .O(sub_out[18:15]),
        .S(a_mul_b__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i___1_carry__4 
       (.CI(\_inferred__1/i___1_carry__3_n_0 ),
        .CO(\NLW__inferred__1/i___1_carry__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_mul_b__0_1}),
        .O({\NLW__inferred__1/i___1_carry__4_O_UNCONNECTED [3],sub_out[21:19]}),
        .S({1'b0,a_mul_b__0_2}));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_1
       (.I0(sub_out[21]),
        .I1(A),
        .I2(NTT_in_d_IBUF[22]),
        .O(mul_in_0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_2
       (.I0(sub_out[20]),
        .I1(A),
        .I2(NTT_in_d_IBUF[21]),
        .O(mul_in_0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_3
       (.I0(sub_out[19]),
        .I1(A),
        .I2(NTT_in_d_IBUF[20]),
        .O(mul_in_0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_4
       (.I0(sub_out[18]),
        .I1(A),
        .I2(NTT_in_d_IBUF[19]),
        .O(mul_in_0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_5
       (.I0(sub_out[17]),
        .I1(A),
        .I2(NTT_in_d_IBUF[18]),
        .O(mul_in_0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b__0_i_6
       (.I0(sub_out[16]),
        .I1(A),
        .I2(NTT_in_d_IBUF[17]),
        .O(mul_in_0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_1
       (.I0(sub_out[15]),
        .I1(A),
        .I2(NTT_in_d_IBUF[16]),
        .O(mul_in_0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_10
       (.I0(sub_out[6]),
        .I1(A),
        .I2(NTT_in_d_IBUF[7]),
        .O(mul_in_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_11
       (.I0(sub_out[5]),
        .I1(A),
        .I2(NTT_in_d_IBUF[6]),
        .O(mul_in_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_12
       (.I0(sub_out[4]),
        .I1(A),
        .I2(NTT_in_d_IBUF[5]),
        .O(mul_in_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_13
       (.I0(sub_out[3]),
        .I1(A),
        .I2(NTT_in_d_IBUF[4]),
        .O(mul_in_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_14
       (.I0(sub_out[2]),
        .I1(A),
        .I2(NTT_in_d_IBUF[3]),
        .O(mul_in_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_15
       (.I0(sub_out[1]),
        .I1(A),
        .I2(NTT_in_d_IBUF[2]),
        .O(mul_in_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_16
       (.I0(sub_out[0]),
        .I1(A),
        .I2(NTT_in_d_IBUF[1]),
        .O(mul_in_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_17
       (.I0(O),
        .I1(A),
        .I2(NTT_in_d_IBUF[0]),
        .O(mul_in_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_2
       (.I0(sub_out[14]),
        .I1(A),
        .I2(NTT_in_d_IBUF[15]),
        .O(mul_in_0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_3
       (.I0(sub_out[13]),
        .I1(A),
        .I2(NTT_in_d_IBUF[14]),
        .O(mul_in_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_4
       (.I0(sub_out[12]),
        .I1(A),
        .I2(NTT_in_d_IBUF[13]),
        .O(mul_in_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_5
       (.I0(sub_out[11]),
        .I1(A),
        .I2(NTT_in_d_IBUF[12]),
        .O(mul_in_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_6
       (.I0(sub_out[10]),
        .I1(A),
        .I2(NTT_in_d_IBUF[11]),
        .O(mul_in_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_7
       (.I0(sub_out[9]),
        .I1(A),
        .I2(NTT_in_d_IBUF[10]),
        .O(mul_in_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_8
       (.I0(sub_out[8]),
        .I1(A),
        .I2(NTT_in_d_IBUF[9]),
        .O(mul_in_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    a_mul_b_i_9
       (.I0(sub_out[7]),
        .I1(A),
        .I2(NTT_in_d_IBUF[8]),
        .O(mul_in_0[8]));
  LUT5 #(
    .INIT(32'h71777111)) 
    i___1_carry_i_2
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 [1]),
        .I2(out_u[1]),
        .I3(A),
        .I4(NTT_in_u_IBUF[1]),
        .O(i___1_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hB2BBB222)) 
    i___1_carry_i_3
       (.I0(CO),
        .I1(\_inferred__1/i___1_carry_0 [0]),
        .I2(out_u[0]),
        .I3(A),
        .I4(NTT_in_u_IBUF[0]),
        .O(i___1_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h56A6A959)) 
    i___1_carry_i_7
       (.I0(CO),
        .I1(NTT_in_u_IBUF[0]),
        .I2(A),
        .I3(out_u[0]),
        .I4(\_inferred__1/i___1_carry_0 [0]),
        .O(i___1_carry_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry
       (.CI(1'b0),
        .CO({out1_carry_n_0,NLW_out1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_out1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__0
       (.CI(out1_carry_n_0),
        .CO({out1_carry__0_n_0,NLW_out1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(out1_carry__1_0),
        .O(NLW_out1_carry__0_O_UNCONNECTED[3:0]),
        .S(out1_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 out1_carry__1
       (.CI(out1_carry__0_n_0),
        .CO({CO,NLW_out1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(i___1_carry__2_i_6),
        .O(NLW_out1_carry__1_O_UNCONNECTED[3:0]),
        .S(i___1_carry__2_i_6_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
