{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426619312988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426619312988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 13:08:32 2015 " "Processing started: Tue Mar 17 13:08:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426619312988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426619312988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426619312988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426619313405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lzc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lzc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc-behavioral " "Found design unit 1: lzc-behavioral" {  } { { "vhdl source/lzc.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/lzc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313819 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc " "Found entity 1: lzc" {  } { { "vhdl source/lzc.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/lzc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/vga_sync_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/vga_sync_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync_controller-vga_sync_controller_arch " "Found design unit 1: vga_sync_controller-vga_sync_controller_arch" {  } { { "vhdl source/vga_sync_controller.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/vga_sync_controller.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313824 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_controller " "Found entity 1: vga_sync_controller" {  } { { "vhdl source/vga_sync_controller.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/vga_sync_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/bit8_to_3xbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/bit8_to_3xbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_to_3xBCD-bit8_to_3xBCD_arch " "Found design unit 1: bit8_to_3xBCD-bit8_to_3xBCD_arch" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313829 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_to_3xBCD " "Found entity 1: bit8_to_3xBCD" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313835 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313841 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313846 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_hex_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_HEX_DECODER-DE2_HEX_DECODER_arch " "Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313851 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_HEX_DECODER " "Found entity 1: DE2_HEX_DECODER" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_board_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313857 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Found entity 1: DE2_Board_top_level" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313863 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_sram-SYN " "Found design unit 1: lcd_sram-SYN" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313868 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_SRAM " "Found entity 1: LCD_SRAM" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_raster-rtl " "Found design unit 1: vga_raster-rtl" {  } { { "vhdl source/vga_raster.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/vga_raster.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313874 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_raster " "Found entity 1: vga_raster" {  } { { "vhdl source/vga_raster.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/vga_raster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rom_ross_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rom_ross_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ross_r-SYN " "Found design unit 1: rom_ross_r-SYN" {  } { { "output_files/rom_ross_r.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_r.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313879 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_ross_r " "Found entity 1: rom_ross_r" {  } { { "output_files/rom_ross_r.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_r.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rom_ross_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rom_ross_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ross_g-SYN " "Found design unit 1: rom_ross_g-SYN" {  } { { "output_files/rom_ross_g.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_g.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313884 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_ross_g " "Found entity 1: rom_ross_g" {  } { { "output_files/rom_ross_g.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_g.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rom_ross_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rom_ross_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ross_b-SYN " "Found design unit 1: rom_ross_b-SYN" {  } { { "output_files/rom_ross_b.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313889 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_ross_b " "Found entity 1: rom_ross_b" {  } { { "output_files/rom_ross_b.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/output_files/rom_ross_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313895 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/rsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/rsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSR-RSR_arch " "Found design unit 1: RSR-RSR_arch" {  } { { "vhdl source/rsr.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/rsr.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313900 ""} { "Info" "ISGN_ENTITY_NAME" "1 RSR " "Found entity 1: RSR" {  } { { "vhdl source/rsr.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/rsr.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/init_guess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/init_guess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INIT_GUESS-INIT_GUESS_arch " "Found design unit 1: INIT_GUESS-INIT_GUESS_arch" {  } { { "vhdl source/init_guess.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/init_guess.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313908 ""} { "Info" "ISGN_ENTITY_NAME" "1 INIT_GUESS " "Found entity 1: INIT_GUESS" {  } { { "vhdl source/init_guess.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/init_guess.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/interate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/interate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERATE-INTERATE_arch " "Found design unit 1: INTERATE-INTERATE_arch" {  } { { "vhdl source/interate.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/interate.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313913 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERATE " "Found entity 1: INTERATE" {  } { { "vhdl source/interate.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/interate.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426619313913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426619313913 ""}
{ "Error" "EVRFX_VHDL_TYPE_ERROR_IN_QUALIFIED_EXPRESSION_EXPECTED_ANOTHER_TYPE" "SHIFT_LEFT std_logic_vector init_guess.vhd(85) " "VHDL Qualified Expression error at init_guess.vhd(85): SHIFT_LEFT type specified in Qualified Expression must match std_logic_vector type that is implied for expression by context" {  } { { "vhdl source/init_guess.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/init_guess.vhd" 85 0 0 } }  } 0 10511 "VHDL Qualified Expression error at %3!s!: %1!s! type specified in Qualified Expression must match %2!s! type that is implied for expression by context" 0 0 "Quartus II" 0 -1 1426619313917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426619314091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 17 13:08:34 2015 " "Processing ended: Tue Mar 17 13:08:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426619314091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426619314091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426619314091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426619314091 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426619314681 ""}
