i915_error_state_get	,	F_68
unpin_work	,	V_108
EDP_PSR_STATUS_STATE_BUFON	,	V_403
"PP_DIR_BASE: 0x%08x\n"	,	L_217
intel_fbdev	,	V_326
INTTOEXT_BASE_ILK	,	V_233
fbdev	,	V_332
count_vmas	,	F_36
seq_puts	,	F_16
I915_BIT_6_SWIZZLE_9	,	V_346
i915_debugfs_cleanup	,	F_182
__user	,	T_7
seq_putc	,	F_30
i915_max_freq_set	,	F_160
ips	,	V_340
"not supported on this platform"	,	L_239
"not supported by panel"	,	L_240
size	,	V_26
"pch: %d\n"	,	L_4
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_153
"%u objects, %zu bytes\n"	,	L_31
unused	,	V_175
"Video Turbo Mode: %s\n"	,	L_141
max_freq	,	V_201
PSR_NO_SOURCE	,	V_387
A	,	V_68
B	,	V_69
i915_cache_sharing_set	,	F_168
ssize_t	,	T_6
PSR_MODULE_PARAM	,	V_389
"RC6 residency since boot: %u\n"	,	L_154
gt_perf_status	,	V_186
SEP_SEMICOLON	,	F_7
file_operations	,	V_457
PIDTYPE_PID	,	V_97
"Interrupt mask:      %08x\n"	,	L_70
S_IRUSR	,	V_455
i915_drop_caches_get	,	F_152
"RC3\n"	,	L_148
EDP_PSR_STATUS_STATE_SRDONACK	,	V_400
a	,	V_70
b	,	V_72
status_page	,	V_151
"Lowest (RPN) frequency: %dMHz\n"	,	L_107
"Pipe %c stat:         %08x\n"	,	L_71
MEMSWCTL	,	V_179
"unknown\n"	,	L_137
RSX_STATUS_ON	,	V_252
"mode not supported"	,	L_167
EDP_PSR_STATUS_STATE_BUFOFF	,	V_402
i	,	V_117
drm_i915_gem_object	,	V_14
rpmodectl1	,	V_258
m	,	V_3
"%s requests:\n"	,	L_49
RSX_STATUS_RS1	,	V_255
I915_HAS_FBC	,	F_105
s	,	V_45
t	,	V_46
v	,	V_1
RSX_STATUS_RS2	,	V_256
RSX_STATUS_RS3	,	V_257
x	,	T_1
MEMMODE_FSTART_MASK	,	V_245
num_fence_regs	,	V_148
"DDC = 0x%08x\n"	,	L_206
i915_gem_request_info	,	F_48
DSPFW3	,	V_311
i915_is_ggtt	,	F_15
"Render p-state limit: %d\n"	,	L_98
irq_received	,	V_146
"RC6++ voltage: %dmV\n"	,	L_159
PSR_SPRITE_ENABLED	,	V_393
vma	,	V_24
GEN6_CAGF_SHIFT	,	V_215
refcount	,	V_338
WM1_LP_SR_EN	,	V_306
"unsupported on this chipset\n"	,	L_185
"no P-state info available\n"	,	L_116
helper	,	V_333
"RP CUR UP: %dus\n"	,	L_102
ret	,	V_60
pc8	,	V_426
i915_mch_val	,	F_116
list	,	V_48
"Pipe %c stat:\t%08x\n"	,	L_57
RING_PP_DIR_BASE_READ	,	F_136
"not tiled"	,	L_244
HAS_IPS	,	F_108
spin_unlock_irqrestore	,	F_47
MEMMODE_FMAX_MASK	,	V_247
drm_info_list	,	V_465
GEN6_PCODE_READ_RC6VIDS	,	V_270
DROP_ALL	,	V_435
private	,	V_7
"Stolen:\n"	,	L_30
error_str	,	V_167
"gen: %d\n"	,	L_3
kmalloc	,	F_122
root	,	V_454
TILECTL	,	V_361
GEN6_RPSTAT1	,	V_205
seqno	,	V_119
EDP_PSR_STATUS_AUX_SENDING	,	V_415
ent	,	V_449
info_list	,	V_466
GEN6_RP_STATE_LIMITS	,	V_189
chipset	,	V_314
swizzle_string	,	F_129
"Reserved fences = %d\n"	,	L_83
dev_private	,	V_54
IS_PINEVIEW	,	F_114
GEN6_GT_GFX_RC6pp	,	V_288
"user size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_190
PSR_NOT_TILED	,	V_392
get_global_flag	,	F_11
"self-refresh: %s\n"	,	L_178
"Total power: %ld\n"	,	L_184
per_file_stats	,	F_32
no_psr_reason	,	V_386
"Gated voltage change: %s\n"	,	L_123
i915_wedged_set	,	F_147
FBC_MODE_TOO_LARGE	,	V_296
"GPU idle: %s\n"	,	L_272
DISP_ARB_CTL	,	V_363
EDP_PSR_PERF_CNT	,	V_420
IS_I915GM	,	F_113
i915_forcewake_fops	,	V_456
INACTIVE_LIST	,	V_64
event_lock	,	V_107
GT_FREQUENCY_MULTIPLIER	,	V_204
"DPIO_DIV_B: 0x%08x\n"	,	L_226
gt_core_status	,	V_259
"Interrupt enable:    %08x\n"	,	L_68
FBC_NO_OUTPUT	,	V_293
obj_exec_link	,	V_71
PSR_PWR_WELL_ENABLED	,	V_391
gtt	,	V_56
mode_config	,	V_330
EDP_PSR_STATUS_LINK_FULL_OFF	,	V_407
emitted_jiffies	,	V_121
drm_add_fake_info_node	,	F_170
default_context	,	V_343
GEN6_PMIIR	,	V_132
MEMMODE_HWIDLE_EN	,	V_242
describe_obj	,	F_12
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_352
DRM_INFO	,	F_148
"PSR Current State: "	,	L_249
I915_BIT_6_SWIZZLE_9_10_11	,	V_349
"DPIO_FASTCLK_DISABLE: 0x%08x\n"	,	L_233
psrperf	,	V_383
"DPIO_DIV_A: 0x%08x\n"	,	L_225
I915_BIT_6_SWIZZLE_9_10_17	,	V_351
"DPIO_REFSFR_B: 0x%08x\n"	,	L_228
"scanout buffer not tiled"	,	L_170
pin_mappable	,	V_43
PSR_HSW_NOT_DDIA	,	V_396
i915_gem_obj_ggtt_size	,	F_25
ACTIVE_LIST	,	V_62
i915_hw_ppgtt	,	V_366
EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK	,	V_413
cnt	,	V_155
i915_gem_object_info	,	F_34
"TILECTL = 0x%08x\n"	,	L_212
"P"	,	L_5
EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT	,	V_412
sr_enabled	,	V_304
PIPESTAT	,	F_56
drm_debugfs_create_files	,	F_181
read_domains	,	V_27
"Dropping caches: 0x%08llx\n"	,	L_278
minor	,	V_10
GEN6_PMIER	,	V_131
FBC_MULTIPLE_PIPES	,	V_299
pid	,	V_96
GEN6_GT_PERF_STATUS	,	V_187
i915_address_space	,	V_55
bit_6_swizzle_y	,	V_354
bit_6_swizzle_x	,	V_353
"Disable count: %d\n"	,	L_273
cagf	,	V_193
"RC6   voltage: %dmV\n"	,	L_157
"DPIO_LPF_COEFF_B: 0x%08x\n"	,	L_232
GEN6_RC_CTL_RC6_ENABLE	,	V_276
GEN6_RCn_MASK	,	V_279
spin_lock_irq	,	F_95
pipe	,	V_103
drm_debugfs_remove_files	,	F_183
disable_count	,	V_429
IPS_CTL	,	V_302
"DPINVGTT:\t%08x\n"	,	L_67
DROP_ACTIVE	,	V_437
rstdbyctl	,	V_235
"fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_189
uintptr_t	,	T_2
"Fence %d, pin count = %d, object = "	,	L_85
old_fb_obj	,	V_112
pipe_name	,	F_42
"South Display Interrupt mask:		%08x\n"	,	L_77
struct_mutex	,	V_61
i915_min_freq_get	,	F_164
gen6_gt_force_wake_put	,	F_86
list_add	,	F_24
IS_CRESTLINE	,	F_110
list_for_each_entry	,	F_14
MEMMODE_RCLK_GATE	,	V_244
"RS2 VID: %d\n"	,	L_128
"RC7\n"	,	L_150
rp_state_limits	,	V_188
units	,	V_423
cache_level	,	V_32
DROP_BOUND	,	V_440
EDP_PSR_STATUS_LINK_FULL_ON	,	V_408
"South Display Interrupt identity:	%08x\n"	,	L_76
"Deep RC6 Enabled: %s\n"	,	L_144
"unused"	,	L_86
"%u purgeable objects, %zu bytes\n"	,	L_36
"Link is fully off\n"	,	L_258
i915_debugfs_list	,	V_463
"enabled"	,	L_179
"Requested VID: %d\n"	,	L_91
write_domain	,	V_28
inttoext	,	V_232
VLV_DPFLIPSTAT	,	V_135
"Resetting error state\n"	,	L_88
EDP_PSR_STATUS_CTL	,	V_397
i915_gem_pageflip_info	,	F_41
I915_MADV_DONTNEED	,	V_35
rps	,	V_219
"bit6 swizzle for X-tiling = %s\n"	,	L_204
"RC1e Enabled: %s\n"	,	L_142
"    %d @ %d\n"	,	L_50
"unknown"	,	L_202
GEN6_RC_CTL_RC6p_ENABLE	,	V_277
IS_ERR	,	F_176
"i915_forcewake_user"	,	L_282
drm_info_node	,	V_5
crstanddelay	,	V_176
ring	,	V_47
hw_max	,	V_220
"Old framebuffer gtt_offset 0x%08lx\n"	,	L_47
PUNIT_FUSE_BUS1	,	V_225
vlv_gpu_freq	,	F_89
rpcurup	,	V_196
PXVFREQ_PX_SHIFT	,	V_230
stats	,	V_76
C0DRB3	,	V_356
pin_count	,	V_17
"eLLC: %zuMB\n"	,	L_235
vlv_punit_read	,	F_88
"multiple pipes are enabled"	,	L_171
"Nominal (RP1) frequency: %dMHz\n"	,	L_108
"Master IER:\t%08x\n"	,	L_58
memcpy_fromio	,	F_123
_DPIO_CORE_CLK_B	,	V_377
_DPIO_CORE_CLK_A	,	V_376
IS_I945GM	,	F_112
MSR_RAPL_POWER_UNIT	,	V_424
loff_t	,	T_8
do_div	,	F_163
"Starting frequency: P%d\n"	,	L_124
DPIO_CTL	,	V_371
HSW_CAGF_SHIFT	,	V_213
GFP_KERNEL	,	V_162
i915_error_state_read	,	F_72
enable_stall_check	,	V_111
GEN6_MBC_SNPCR_SHIFT	,	V_446
i915_cache_level_str	,	F_13
"Max P-state: P%d\n"	,	L_125
"Boost freq: %d\n"	,	L_120
" (%s)"	,	L_24
"RS1\n"	,	L_134
MEMMODE_FMIN_MASK	,	V_249
list_del_init	,	F_31
rgvstat	,	V_180
i_private	,	V_161
mutex_unlock	,	F_19
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_43
pos	,	V_165
"Unknown\n"	,	L_151
"%u pinned mappable objects, %zu bytes\n"	,	L_37
intel_opregion	,	V_322
typeof	,	F_29
RSX_STATUS_RC1	,	V_253
i915_gem_obj_ggtt_offset	,	F_46
seq_file	,	V_2
i915_sr_status	,	F_109
delayfreq	,	V_227
regs	,	V_266
"X"	,	L_8
GEN6_RC_CONTROL	,	V_269
min_delay	,	V_319
i915_debugfs_create	,	F_178
"Manually setting min freq to %llu\n"	,	L_280
GEN6_RP_CUR_DOWN	,	V_210
FBC_BAD_PLANE	,	V_297
mutex_lock	,	F_87
rp_state_cap	,	V_190
"ECOCHK: 0x%08x\n"	,	L_222
DROP_RETIRE	,	V_439
GEN6_MBCUNIT_SNPCR	,	V_444
PUNIT_REG_GPU_LFM	,	V_226
"%d prepares\n"	,	L_46
rc6vids	,	V_261
count_objects	,	F_35
sandybridge_pcode_read	,	F_101
"Y"	,	L_9
intel_fbc_enabled	,	F_106
obj_rank_by_stolen	,	F_20
"Sending AUX: %s\n"	,	L_264
"Current RC state: "	,	L_146
"Chipset power: %ld\n"	,	L_182
SDEIMR	,	V_145
priv	,	V_67
"sprite enabled"	,	L_245
i915_min_freq_set	,	F_165
unlock	,	V_438
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_186
GTIER	,	V_128
GEN6_RC0	,	V_280
mm_list	,	V_93
GEN6_RC3	,	V_282
EDP_PSR_STATUS_STATE_SRDENT	,	V_401
GEN6_RC6	,	V_283
GEN6_RC7	,	V_284
"enabled\n"	,	L_176
i915_opregion	,	F_121
mutex_lock_interruptible	,	F_18
IER	,	V_137
name	,	V_36
"current GPU freq: %d MHz\n"	,	L_115
GEN6_PMIMR	,	V_133
rgvmodectl	,	V_234
MAP_TO_MV	,	F_91
"South Display Interrupt enable:		%08x\n"	,	L_75
next	,	V_436
rpcurdown	,	V_199
FBC_UNSUPPORTED_MODE	,	V_295
"holds a forcewake reference \n"	,	L_139
"disabled per chip default"	,	L_173
gen6_drpc_info	,	F_94
"%llu"	,	L_270
mappable_end	,	V_94
FBC_CHIP_DEFAULT	,	V_301
kzalloc	,	F_67
"DPIO_CTL: 0x%08x\n"	,	L_224
"SW control enabled: %s\n"	,	L_122
mappable_size	,	V_85
start	,	V_41
"min GPU freq: %d MHz\n"	,	L_114
seq_write	,	F_124
ptr	,	V_74
"%u [%u] objects, %zu [%zu] bytes in gtt\n"	,	L_32
GEN6_RP_CONTROL	,	V_268
I915_FENCE_REG_NONE	,	V_39
"Wait for AUX to acknowledge on SRD exit\n"	,	L_255
IPS_ENABLE	,	V_303
"ARB_MODE = 0x%08x\n"	,	L_213
intel_crtc	,	V_101
"%u fault mappable objects, %zu bytes\n"	,	L_38
"Render IER:\t%08x\n"	,	L_59
mappable_count	,	V_83
total_obj_size	,	V_57
list_empty	,	F_27
"unsupported by this chipset"	,	L_164
"unsupported\n"	,	L_223
drm_device	,	V_8
i915_error_state_buf_release	,	F_76
"RC6+ residency since boot: %u\n"	,	L_155
"Enabled: %s\n"	,	L_275
freq_sts	,	V_221
HAS_LLC	,	F_141
next_seqno	,	V_174
"RC1\n"	,	L_132
pwrctx	,	V_341
SDEIIR	,	V_144
DRM_DEBUG_DRIVER	,	F_64
debugfs_list	,	V_453
"Graphics Interrupt enable:		%08x\n"	,	L_78
fbc	,	V_289
i915_ring_stop_get	,	F_150
object_count	,	V_90
"yes"	,	L_1
GTIIR	,	V_129
"RC information inaccurate because somebody "	,	L_138
for_each_ring	,	F_49
"Performance Counter: %u\n"	,	L_269
crtc	,	V_102
PRINT_FLAG	,	F_6
IIR	,	V_138
"Graphics Interrupt identity:		%08x\n"	,	L_79
" (fence: %d)"	,	L_18
"North Display Interrupt enable:		%08x\n"	,	L_72
I915_DEBUGFS_ENTRIES	,	V_464
"RPNSWREQ: %dMHz\n"	,	L_99
FW_BLC_SELF	,	V_307
I915_BIT_6_SWIZZLE_9_17	,	V_350
flags	,	V_100
i915_drop_caches_set	,	F_153
enabled	,	V_431
GEN6_DECODE_RC6_VID	,	F_102
GEN6_RPNSWREQ	,	V_202
rpprevup	,	V_197
I915_BIT_6_SWIZZLE_9_11	,	V_348
I915_BIT_6_SWIZZLE_9_10	,	V_347
"PP_DIR_DCLV: 0x%08x\n"	,	L_219
OPREGION_SIZE	,	V_324
i915_forcewake_open	,	F_172
i915_cache_sharing_get	,	F_167
spin_unlock_irq	,	F_96
GEN6_GT_GFX_RC6	,	V_286
"Wait for TG/Stream to send on frame of data after SRD conditions are met\n"	,	L_251
"Render standby enabled: %s\n"	,	L_129
debugfs_root	,	V_461
"Link Status: "	,	L_257
fence_reg_start	,	V_147
tiling_mode	,	V_18
i915_ring_seqno_info	,	F_50
intel_device_info	,	V_11
HSW_CAGF_MASK	,	V_212
"PSR Entry Count: %u\n"	,	L_261
width	,	V_334
forcewake_count	,	V_262
"RS2 (RC6)\n"	,	L_135
"\n"	,	L_28
fault_mappable	,	V_44
list_first_entry	,	F_28
GEN6_TURBO_DISABLE	,	V_203
"Graphics Interrupt mask:		%08x\n"	,	L_80
gpu_error	,	V_432
"CAGF: %dMHz\n"	,	L_100
"Port hotplug:\t%08x\n"	,	L_65
i915_error_state_write	,	F_63
FBC_STOLEN_TOO_SMALL	,	V_294
"GT_PERF_STATUS: 0x%08x\n"	,	L_94
"Interrupt identity:  %08x\n"	,	L_69
"RC6 Enabled: %s\n"	,	L_143
"Idle Count: %u\n"	,	L_268
SDEIER	,	V_143
for_each_pipe	,	F_55
" "	,	L_7
i915_debugfs_files	,	V_462
C1DRB3	,	V_357
GTIMR	,	V_130
"RC6++ residency since boot: %u\n"	,	L_156
IMR	,	V_139
MEMSTAT_VID_MASK	,	V_182
MEMMODE_FMAX_SHIFT	,	V_248
reqf	,	V_194
GEN6_RP_MEDIA_MODE_MASK	,	V_273
MEMMODE_BOOST_FREQ_SHIFT	,	V_241
vlv_freq_opcode	,	F_161
INTEL_PCH_TYPE	,	F_5
GEN6_RP_PREV_UP	,	V_208
"FBC enabled\n"	,	L_161
intel_framebuffer	,	V_328
ppos	,	V_156
"PM IMR:\t\t%08x\n"	,	L_64
MEMMODE_FSTART_SHIFT	,	V_246
"HD boost: %s\n"	,	L_119
"%zu [%lu] gtt total\n"	,	L_39
temp	,	V_313
DPINVGTT	,	V_136
i915_pc8_status	,	F_145
i915_dpio_info	,	F_138
FBC_MODULE_PARAM	,	V_300
intel_ring_buffer	,	V_114
plane	,	V_104
unbound	,	V_82
"%s\n"	,	L_216
i915_capabilities	,	F_2
i915_gem_retire_requests	,	F_155
"DPIO_CORE_CLK_A: 0x%08x\n"	,	L_229
has_global_gtt_mapping	,	V_22
bound_list	,	V_92
i915_wedged_get	,	F_146
EDP_PSR_STATUS_COUNT_MASK	,	V_411
inode	,	V_160
"bit9/bit10"	,	L_197
EDP_PSR_PERF_CNT_MASK	,	V_421
dev	,	V_9
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_109
i915_inttoext_table	,	F_92
"Current VID: %d\n"	,	L_92
"Sending Idle: %s\n"	,	L_265
"Current RS state: "	,	L_130
dpio_lock	,	V_370
ARRAY_SIZE	,	F_180
IS_HASWELL	,	F_85
"GFX power: %ld\n"	,	L_183
active	,	V_79
GEN6_CURIAVG_MASK	,	V_218
HAS_PCH_SPLIT	,	F_57
MEMSTAT_PSTATE_MASK	,	V_184
" (g"	,	L_20
object_memory	,	V_91
"Stopping rings 0x%08llx\n"	,	L_277
yesno	,	F_1
intel_unpin_work	,	V_105
I915_READ16	,	F_81
"g"	,	L_10
EDP_PSR_STATUS_LINK_MASK	,	V_406
""	,	L_13
i915_gpu_idle	,	F_154
i915_gem_stolen_list_info	,	F_22
"LLC: %s\n"	,	L_234
"RC information accurate: %s\n"	,	L_140
"Total %d objects, %zu bytes, %zu GTT size\n"	,	L_29
DEIMR	,	V_142
EDP_PSR_ENABLE	,	V_385
DEV_INFO_FOR_EACH_FLAG	,	F_8
GEN6_CURICONT_MASK	,	V_216
IS_GEN7	,	F_59
uncore	,	V_263
i915_destroy_error_state	,	F_65
IS_GEN4	,	F_132
hw_lock	,	V_222
IS_GEN3	,	F_131
"Reset state\n"	,	L_250
IS_GEN6	,	F_58
IS_GEN5	,	F_83
ia_freq	,	V_318
"DPIO_REFSFR_A: 0x%08x\n"	,	L_227
get_seqno	,	V_122
"bit6 swizzle for Y-tiling = %s\n"	,	L_205
"Display IIR_RW:\t%08x\n"	,	L_55
"Render p-state VID: %d\n"	,	L_97
GEN6_RP_CUR_UP_EI	,	V_206
PXVFREQ_PX_MASK	,	V_229
last_fenced_seqno	,	V_31
jiffies	,	V_120
"FBC disabled: "	,	L_162
fence_regs	,	V_149
"FBC actived, but currently disabled in hardware"	,	L_163
EDP_PSR_STATUS_LINK_STANDBY	,	V_409
pending_flip_obj	,	V_113
"Display IIR:\t%08x\n"	,	L_54
PUNIT_REG_GPU_FREQ_STS	,	V_223
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_240
plane_name	,	F_43
"Link is in standby\n"	,	L_260
vlv_dpio_read	,	F_139
total_gtt_size	,	V_58
INTEL_FLIP_COMPLETE	,	V_110
"Manually setting max freq to %llu\n"	,	L_279
inactive_list	,	V_65
EDP_PSR_STATUS_IDLE_MASK	,	V_419
" (display)"	,	L_17
"Flip queued on pipe %c (plane %c)\n"	,	L_42
"no outputs"	,	L_165
info	,	V_12
" purgeable"	,	L_14
count	,	V_59
"Render IMR:\t%08x\n"	,	L_61
EDP_PSR_STATUS_SENDING_TP1	,	V_418
"Manually setting uncore sharing to %llu\n"	,	L_281
fb	,	V_329
fops	,	V_458
_DPIO_LPF_COEFF_B	,	V_379
ring_list	,	V_78
VLV_IMR	,	V_126
_DPIO_LPF_COEFF_A	,	V_378
swizzle	,	V_344
reset_counter	,	V_433
"  %u [%u] active objects, %zu [%zu] bytes\n"	,	L_33
i915_gem_framebuffer_info	,	F_125
debugfs_remove	,	F_171
DEIIR	,	V_141
"Current P-state: %d\n"	,	L_93
"MAD_DIMM_C1 = 0x%08x\n"	,	L_210
MEMSTAT_PSTATE_SHIFT	,	V_185
"disabled per module param (default off)"	,	L_172
PSR_NO_SINK	,	V_388
"PSR disabled: "	,	L_238
EDP_PSR_CTL	,	V_384
i915_error_state_file_priv	,	V_157
"max GPU freq: %d MHz\n"	,	L_113
get_pid_task	,	F_39
"Active:\n"	,	L_25
"RC1E\n"	,	L_133
MEMMODE_BOOST_EN	,	V_239
PSR_S3D_ENABLED	,	V_394
GEN6_RC_CTL_RC6pp_ENABLE	,	V_278
"gtt offset: %08lx, size: %08lx)"	,	L_21
obj	,	V_15
"power well enabled"	,	L_243
crstandvid	,	V_236
EDP_PSR_STATUS_SENDING_IDLE	,	V_416
"interlaced enabled"	,	L_247
ENOMEM	,	V_163
"Max Sleep Timer Counter: %u\n"	,	L_262
DPIO_FASTCLK_DISABLE	,	V_380
"Stall check waiting for page flip ioctl, "	,	L_45
RSX_STATUS_MASK	,	V_251
"RP CUR DOWN EI: %dus\n"	,	L_104
bits_per_pixel	,	V_337
dev_priv	,	V_53
"Stall check enabled, "	,	L_44
inactive	,	V_80
"RP CUR DOWN: %dus\n"	,	L_105
MEMMODECTL	,	V_237
i915_drpc_info	,	F_103
madv	,	V_34
lock	,	V_264
"Interrupts received: %d\n"	,	L_81
id	,	V_73
ARB_MODE	,	V_362
i915_gem_object_list_info	,	F_17
" dirty"	,	L_12
i915_max_freq_get	,	F_159
FBC_OK	,	V_291
"bit9/bit10/bit11"	,	L_199
VLV_IIR	,	V_124
list_for_each_entry_safe	,	F_156
"disabled"	,	L_180
i915_forcewake_create	,	F_174
i915_error_state_to_str	,	F_74
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_111
"bit9/bit17"	,	L_200
"Display IER:\t%08x\n"	,	L_53
i915_hws_info	,	F_62
"Min P-state: P%d\n"	,	L_126
"disabled by flag"	,	L_241
hws	,	V_150
"Wait for TG/Stream to acknowledge the SRD VDM exit\n"	,	L_256
i915_error_state_release	,	F_69
DEIER	,	V_140
"none"	,	L_195
"Requirements met: %s\n"	,	L_271
file	,	V_88
i915_context_status	,	F_127
"p"	,	L_6
i915_gem_gtt_info	,	F_40
GEN6_RC_CTL_RC1e_ENABLE	,	V_275
u16	,	T_10
GEN6_RP_MEDIA_TURBO	,	V_271
map	,	V_231
"bug"	,	L_203
"%u unbound objects, %zu bytes\n"	,	L_35
"render context "	,	L_192
"RC6\n"	,	L_149
trace_i915_reg_rw	,	F_100
i915_debugfs_init	,	F_179
purgeable_size	,	V_86
renderctx	,	V_342
ppgtt	,	V_367
rpstat	,	V_192
"Core Power Down: %s\n"	,	L_152
gen6_gt_force_wake_get	,	F_84
"FBC unsupported on this chipset\n"	,	L_160
"Graphics Interrupt mask (%s):	%08x\n"	,	L_82
_DPIO_REFSFR_B	,	V_375
_DPIO_REFSFR_A	,	V_374
size_t	,	T_3
i915_vma	,	V_23
u32	,	T_4
PORT_HOTPLUG_EN	,	V_134
"North Display Interrupt mask:		%08x\n"	,	L_74
ret_count	,	V_169
FORCEWAKE_ACK	,	V_265
GEN6_RP_STATE_CAP	,	V_191
MAD_DIMM_C2	,	V_360
MAD_DIMM_C1	,	V_359
MAD_DIMM_C0	,	V_358
mm	,	V_89
"DDR freq: %d MHz\n"	,	L_112
i915_emon_status	,	F_115
VLV_IER	,	V_123
filp	,	V_153
last_read_seqno	,	V_29
WM1_LP_ILK	,	V_305
spin_lock_irqsave	,	F_44
header	,	V_325
MEMSTAT_ILK	,	V_181
"New framebuffer gtt_offset 0x%08lx\n"	,	L_48
"HSW ties PSR to DDI A (eDP)"	,	L_248
"Requested P-state: %d\n"	,	L_90
"not supported\n"	,	L_175
head	,	V_51
"RP CUR UP EI: %dus\n"	,	L_101
total	,	V_77
"MAD_DIMM_C2 = 0x%08x\n"	,	L_211
PSR_INTERLACED_ENABLED	,	V_395
" (pp"	,	L_19
request_list	,	V_118
ubuf	,	V_154
"PM IIR:\t\t%08x\n"	,	L_63
get_pin_flag	,	F_9
i915_next_seqno_get	,	F_77
PXVFREQ_BASE	,	V_228
container_of	,	F_21
userbuf	,	V_164
u64	,	T_9
"bit9/bit11"	,	L_198
bytes	,	V_172
drm_file	,	V_87
GEN6_RP_PREV_DOWN	,	V_211
pages_pin_count	,	V_442
"on\n"	,	L_131
"IRQs disabled: %s\n"	,	L_274
VLV_MASTER_IER	,	V_127
GAM_ECOCHK	,	V_369
GEN6_RP_ENABLE	,	V_272
GEN6_CAGF_MASK	,	V_214
I915_TILING_X	,	V_20
"FBC unsupported on plane"	,	L_169
i915_vma_unbind	,	F_157
I915_WRITE	,	F_169
"GFXEC: %ld\n"	,	L_188
i915_edp_psr_status	,	F_142
GEN6_RP_CUR_UP	,	V_207
"Max overclocked frequency: %dMHz\n"	,	L_110
"%d\t\t%d\t\t\t\t%d\n"	,	L_187
i915_ring_stop_set	,	F_151
I915_TILING_Y	,	V_21
height	,	V_335
dent	,	V_451
object_idr	,	V_95
snpcr	,	V_443
i915_chipset_val	,	F_117
node	,	V_6
i915_ring_freq_table	,	F_119
stop_rings	,	V_434
i915_interrupt_info	,	F_52
PSR_CRTC_NOT_ACTIVE	,	V_390
rgvswctl	,	V_178
i915_gfx_val	,	F_118
LIST_HEAD	,	F_23
drm_minor	,	V_447
GEN6_GT_GFX_RC6_LOCKED	,	V_285
"Wait for buffer turn on\n"	,	L_254
seq_printf	,	F_4
"Had AUX error: %s\n"	,	L_263
EDP_PSR_STATUS_COUNT_SHIFT	,	V_410
"DPIO_CORE_CLK_B: 0x%08x\n"	,	L_230
RSX_STATUS_RC1E	,	V_254
"DISP_ARB_CTL = 0x%08x\n"	,	L_214
INTEL_INFO	,	F_3
"%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu unbound)\n"	,	L_40
RING_MODE_GEN7	,	F_134
i915_gem_object_put_pages	,	F_158
key	,	V_450
valleyview_set_rps	,	F_166
dirty	,	V_33
gem_request	,	V_116
atomic_read	,	F_45
"Deepest RC6 Enabled: %s\n"	,	L_145
IS_VALLEYVIEW	,	F_53
i915_gem_obj_ggtt_bound	,	F_33
"bit9/bit10/bit17"	,	L_201
drm_i915_private	,	V_52
i915_llc	,	F_140
"aliasing PPGTT:\n"	,	L_220
"Sending TP1: %s\n"	,	L_267
global_list	,	V_81
"bit9"	,	L_196
" (pinned x %d)"	,	L_16
buf	,	V_171
"unknown reason"	,	L_174
S_IWUSR	,	V_460
"Render IIR:\t%08x\n"	,	L_60
GEN6_GT_CORE_STATUS	,	V_267
"pd gtt offset: 0x%08x\n"	,	L_221
"w/ctx: %d, w/o ctx: %d\n"	,	L_89
EDP_PSR_STATUS_STATE_AUXACK	,	V_404
"forcewake count = %u\n"	,	L_194
i915_forcewake_release	,	F_173
EDP_PSR_STATUS_STATE_IDLE	,	V_399
i915_next_seqno_set	,	F_78
"RPSTAT1: 0x%08x\n"	,	L_95
RING_PP_DIR_BASE	,	F_135
I915_TILING_NONE	,	V_19
i915_error_state_buf_init	,	F_73
i915_ppgtt_info	,	F_133
fb_lock	,	V_339
"stereo 3d enabled"	,	L_246
vm	,	V_40
"%pK: %s%s%s %8zdKiB %02x %02x %u %u %u%s%s%s"	,	L_11
"crtc not active"	,	L_242
"SRD entry\n"	,	L_252
ellc_size	,	V_381
pending	,	V_109
"mode too large"	,	L_168
"   "	,	L_27
"Display IMR:\t%08x\n"	,	L_56
"C1DRB3 = 0x%04x\n"	,	L_208
psrstat	,	V_382
gpu_idle	,	V_428
" (stolen: %08lx)"	,	L_22
simple_read_from_buffer	,	F_75
"  %u [%u] inactive objects, %zu [%zu] bytes\n"	,	L_34
dentry	,	V_448
PINEVIEW_SELF_REFRESH_EN	,	V_312
"RS1 VID: %d\n"	,	L_127
EDP_PSR_STATUS_AUX_ERROR	,	V_414
idr_for_each	,	F_38
i915_fbc_status	,	F_104
last_write_seqno	,	V_30
i915_handle_error	,	F_149
base	,	V_25
i915_ips_status	,	F_107
FW_BLC_SELF_EN	,	V_308
error_priv	,	V_158
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_321
page_addr	,	V_152
rcctl1	,	V_260
"no"	,	L_2
user_pin_count	,	V_16
GEN6_RP_CUR_DOWN_EI	,	V_209
"not enough stolen memory"	,	L_166
"No flip due on pipe %c (plane %c)\n"	,	L_41
"Current sequence (%s): %u\n"	,	L_52
RING_PP_DIR_DCLV	,	F_137
val	,	V_173
comm	,	V_98
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_87
RCX_SW_EXIT	,	V_250
rpprevdown	,	V_200
work	,	V_106
"RC3 (RC6+)\n"	,	L_136
i915_gem_set_seqno	,	F_79
"P%02dVIDFREQ: 0x%08x (VID: %d)\n"	,	L_117
"DPFLIPSTAT:\t%08x\n"	,	L_66
fence_reg	,	V_38
"Manually setting wedged to %llu\n"	,	L_276
GFX_MODE	,	V_364
"No requests\n"	,	L_51
"North Display Interrupt identity:	%08x\n"	,	L_73
GEN6_RP_MEDIA_SW_MODE	,	V_274
"disabled\n"	,	L_177
"DPIO_LPF_COEFF_A: 0x%08x\n"	,	L_231
RSTDBYCTL	,	V_238
FBC_UNSUPPORTED	,	V_292
ENODEV	,	V_316
private_data	,	V_159
kfree	,	F_71
GEN6_MBC_SNPCR_MASK	,	V_445
i915_error_state_open	,	F_66
I915_READ	,	F_54
mutex	,	V_331
debugfs_create_file	,	F_175
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_218
ironlake_drpc_info	,	F_93
out	,	V_170
gpu_freq	,	V_317
gen	,	V_13
rpupei	,	V_195
EDP_PSR_STATUS_STATE_SRDOFFACK	,	V_405
GEN6_CURBSYTAVG_MASK	,	V_217
power	,	V_422
to_intel_framebuffer	,	F_126
i915_swizzle_info	,	F_130
active_list	,	V_63
irqs_disabled	,	V_430
"RC6+  voltage: %dmV\n"	,	L_158
"GFX_MODE: 0x%08x\n"	,	L_215
GEN6_CORE_CPD_STATE_MASK	,	V_281
EINVAL	,	V_66
"Core Power Down\n"	,	L_147
depth	,	V_336
"PSR not supported on this platform\n"	,	L_236
DROP_UNBOUND	,	V_441
gfx	,	V_315
"power context "	,	L_191
"RP PREV UP: %dus\n"	,	L_103
udelay	,	F_98
info_ent	,	V_49
rpdownei	,	V_198
I915_READ_IMR	,	F_60
MEMMODE_SWMODE_EN	,	V_243
MEMSTAT_VID_SHIFT	,	V_183
I915_BIT_6_SWIZZLE_NONE	,	V_345
mem_freq	,	V_224
data	,	V_4
tmp_pos	,	V_168
"INTTOEXT%02d: 0x%08x\n"	,	L_118
i915_delayfreq_table	,	F_90
list_sort	,	F_26
"Render p-state ratio: %d\n"	,	L_96
IS_I945G	,	F_111
drm_i915_private_t	,	T_5
INSTPM_SELF_EN	,	V_310
I915_READ_NOTRACE	,	F_97
"C0DRB3 = 0x%04x\n"	,	L_207
"Inactive:\n"	,	L_26
EDP_PSR_STATUS_SENDING_TP2_TP3	,	V_417
S_IRUGO	,	V_459
i915_gen6_forcewake_count_info	,	F_128
DCC	,	V_355
gen6_set_rps	,	F_162
debugfs_lock	,	V_452
"GMCH temp: %ld\n"	,	L_181
PTR_ERR	,	F_177
EDP_PSR_STATUS_STATE_MASK	,	V_398
rdmsrl	,	F_144
drm_i915_error_state_buf	,	V_166
opregion	,	V_323
"Wait for buffer turn off\n"	,	L_253
pd_offset	,	V_368
"Link is fully on\n"	,	L_259
i915_error_state_put	,	F_70
"Sending TP2 TP3: %s\n"	,	L_266
i915_gem_seqno_info	,	F_51
i915_rstdby_delays	,	F_80
INSTPM	,	V_309
_DPIO_DIV_B	,	V_373
max_delay	,	V_320
_DPIO_DIV_A	,	V_372
file_stats	,	V_75
"MAD_DIMM_C0 = 0x%08x\n"	,	L_209
i915_cur_delayinfo	,	F_82
pin_display	,	V_37
"Total fences = %d\n"	,	L_84
purgeable_count	,	V_84
" (%s mappable)"	,	L_23
"HW default context %s ring "	,	L_193
i915_energy_uJ	,	F_143
readl	,	F_99
list_head	,	V_50
"HW control enabled: %s\n"	,	L_121
ifbdev	,	V_327
"PSR enabled\n"	,	L_237
no_fbc_reason	,	V_290
list_for_each_entry_reverse	,	F_37
CRSTANDVID	,	V_177
FBC_NOT_TILED	,	V_298
"RP PREV DOWN: %dus\n"	,	L_106
GEN6_GT_GFX_RC6p	,	V_287
PINNED_LIST	,	V_99
i915_gem_fence_regs_info	,	F_61
MCH_SECP_NRG_STTS	,	V_425
stolen	,	V_42
drm_i915_gem_request	,	V_115
aliasing_ppgtt	,	V_365
i915_gfxec	,	F_120
requirements_met	,	V_427
get_tiling_flag	,	F_10
VLV_IIR_RW	,	V_125
"PM IER:\t\t%08x\n"	,	L_62
