

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sqrt_loop'
================================================================
* Date:           Sat Jun 24 07:22:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  7.058 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46|  4.600 us|  4.600 us|   46|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |       44|       44|         1|          1|          4|    44|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_V = alloca i32 1"   --->   Operation 6 'alloca' 'A_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_4_read = read i88 @_ssdm_op_Read.ap_auto.i88, i88 %r_V_4"   --->   Operation 8 'read' 'r_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i86 0, i86 %A_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i88 %r_V_4_read, i88 %p_Val2_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i44 0, i44 %p_Repl2_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi88ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.42ns)   --->   "%icmp_ln85 = icmp_eq  i6 %i_1, i6 44" [src/headers/fxp_sqrt.h:85]   --->   Operation 15 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 44, i64 44, i64 44"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, i6 1" [src/headers/fxp_sqrt.h:85]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZlSILi88ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv, void %_Z8fxp_sqrtILi87ELi32ELi87ELi32EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERKS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [src/headers/fxp_sqrt.h:85]   --->   Operation 18 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Repl2_load_1 = load i44 %p_Repl2_s"   --->   Operation 19 'load' 'p_Repl2_load_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_load = load i88 %p_Val2_s"   --->   Operation 20 'load' 'p_Val2_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%A_V_load = load i86 %A_V"   --->   Operation 21 'load' 'A_V_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_10" [src/headers/fxp_sqrt.h:86]   --->   Operation 22 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26"   --->   Operation 23 'specloopname' 'specloopname_ln1016' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp2 = partselect i2 @_ssdm_op_PartSelect.i2.i88.i32.i32, i88 %p_Val2_load, i32 86, i32 87"   --->   Operation 24 'partselect' 'tmp2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i86.i2, i86 %A_V_load, i2 %tmp2"   --->   Operation 25 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_V = shl i88 %p_Val2_load, i88 2"   --->   Operation 26 'shl' 'X_V' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i44.i2, i44 %p_Repl2_load_1, i2 1"   --->   Operation 27 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i46 %p_Result_3"   --->   Operation 28 'zext' 'zext_ln75' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (4.20ns)   --->   "%T_V = sub i88 %p_Result_2, i88 %zext_ln75"   --->   Operation 29 'sub' 'T_V' <Predicate = (!icmp_ln85)> <Delay = 4.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%trunc_ln1027 = trunc i44 %p_Repl2_load_1"   --->   Operation 30 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%Q_V_2 = shl i44 %p_Repl2_load_1, i44 1"   --->   Operation 31 'shl' 'Q_V_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i88.i32, i88 %T_V, i32 87"   --->   Operation 32 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node Q_V_1)   --->   "%p_Result_4 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i43.i1, i43 %trunc_ln1027, i1 1"   --->   Operation 33 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.26ns) (out node of the LUT)   --->   "%Q_V_1 = select i1 %p_Result_s, i44 %Q_V_2, i44 %p_Result_4"   --->   Operation 34 'select' 'Q_V_1' <Predicate = (!icmp_ln85)> <Delay = 1.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i86 %A_V_load"   --->   Operation 35 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i84.i2, i84 %trunc_ln642, i2 %tmp2"   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln642_1 = trunc i88 %T_V"   --->   Operation 37 'trunc' 'trunc_ln642_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.05ns)   --->   "%A_V_3 = select i1 %p_Result_s, i86 %tmp_6, i86 %trunc_ln642_1"   --->   Operation 38 'select' 'A_V_3' <Predicate = (!icmp_ln85)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln85 = store i6 %i_2, i6 %i" [src/headers/fxp_sqrt.h:85]   --->   Operation 39 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln85 = store i86 %A_V_3, i86 %A_V" [src/headers/fxp_sqrt.h:85]   --->   Operation 40 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i88 %X_V, i88 %p_Val2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln85 = store i44 %Q_V_1, i44 %p_Repl2_s" [src/headers/fxp_sqrt.h:85]   --->   Operation 42 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_ZlSILi88ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i" [src/headers/fxp_sqrt.h:85]   --->   Operation 43 'br' 'br_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i44 %p_Repl2_s"   --->   Operation 44 'load' 'p_Repl2_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i44P0A, i44 %Q_V_2_out, i44 %p_Repl2_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [8]  (1.59 ns)

 <State 2>: 7.06ns
The critical path consists of the following:
	'load' operation ('p_Repl2_load_1') on local variable '__Repl2__' [20]  (0 ns)
	'sub' operation ('T.V') [30]  (4.21 ns)
	'select' operation ('Q.V') [35]  (1.26 ns)
	'store' operation ('store_ln85', src/headers/fxp_sqrt.h:85) of variable 'Q.V' on local variable '__Repl2__' [43]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
