KEY LIBERO "2024.2"
KEY CAPTURE "2024.2.0.13"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\tcl_monster\libero_projects\tmr\miv_tmr_mpf300"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
CORETIMER_LIB
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREAHBLSRAM_PF\2.8.100\COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1764431649"
SIZE="372"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="752"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A.cxf"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B.cxf"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1764431653"
SIZE="2315"
PARENT="<project>\component\work\CoreTimer_A\CoreTimer_A.cxf"
PARENT="<project>\component\work\CoreTimer_B\CoreTimer_B.cxf"
PARENT="<project>\component\work\CoreTimer_C\CoreTimer_C.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1705695982"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1705695982"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1705695982"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1705695982"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.7.100\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="779"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A.cxf"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B.cxf"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1764431650"
SIZE="246"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v,hdl"
STATE="utd"
TIME="1705695992"
SIZE="2231213"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v,hdl"
STATE="utd"
TIME="1761234965"
SIZE="2646538"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v,hdl"
STATE="utd"
TIME="1761234965"
SIZE="2731825"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="1084"
PARENT="<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.cxf"
PARENT="<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.cxf"
PARENT="<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v,hdl"
STATE="utd"
TIME="1705695992"
SIZE="8274"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v,hdl"
STATE="utd"
TIME="1705695992"
SIZE="91878"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v,hdl"
STATE="utd"
TIME="1705695992"
SIZE="18418"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v,hdl"
STATE="utd"
TIME="1705695992"
SIZE="769533"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.1.200\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="12804"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A.v,hdl"
STATE="utd"
TIME="1764431652"
SIZE="11221"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="3318"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4040"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="8106"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="11228"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="2485"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="48774"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4659"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="9144"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="25151"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="36297"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4722"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="122555"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1764431652"
SIZE="29300"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="13858"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\wave_vlog.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="12804"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B.v,hdl"
STATE="utd"
TIME="1764431652"
SIZE="11221"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="3318"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4040"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="8106"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="11228"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="2485"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="48774"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4659"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="9144"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="25151"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="36297"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4722"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="122555"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1764431652"
SIZE="29300"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="13858"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\wave_vlog.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C.cxf,actgen_cxf"
STATE="utd"
TIME="1764431653"
SIZE="12804"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C.v,hdl"
STATE="utd"
TIME="1764431653"
SIZE="11221"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="3318"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4040"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="8106"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="11228"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="2485"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="48774"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4659"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="9144"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="25151"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="36297"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="4722"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="122555"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1764431652"
SIZE="29300"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431652"
SIZE="13858"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\wave_vlog.do,do"
STATE="utd"
TIME="1764431652"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_A\CoreTimer_A.cxf,actgen_cxf"
STATE="utd"
TIME="1764431653"
SIZE="3835"
ENDFILE
VALUE "<project>\component\work\CoreTimer_A\CoreTimer_A.v,hdl"
STATE="utd"
TIME="1764431653"
SIZE="3037"
PARENT="<project>\component\work\CoreTimer_A\CoreTimer_A.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_B\CoreTimer_B.cxf,actgen_cxf"
STATE="utd"
TIME="1764431653"
SIZE="3835"
ENDFILE
VALUE "<project>\component\work\CoreTimer_B\CoreTimer_B.v,hdl"
STATE="utd"
TIME="1764431653"
SIZE="3037"
PARENT="<project>\component\work\CoreTimer_B\CoreTimer_B.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C\CoreTimer_C.cxf,actgen_cxf"
STATE="utd"
TIME="1764431653"
SIZE="3835"
ENDFILE
VALUE "<project>\component\work\CoreTimer_C\CoreTimer_C.v,hdl"
STATE="utd"
TIME="1764431653"
SIZE="3037"
PARENT="<project>\component\work\CoreTimer_C\CoreTimer_C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="6009"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="5286"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="605"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="4142"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A.cxf"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431651"
SIZE="1011"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1764431651"
SIZE="2034"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8118"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="11270"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="2521"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="48870"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4665"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="9162"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="25217"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="36333"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4728"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="122543"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13262"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="14320"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13967"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8300"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="21171"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8868"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8984"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="6009"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="5286"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="605"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="4142"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B.cxf"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431651"
SIZE="1011"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1764431651"
SIZE="2034"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8118"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="11270"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="2521"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="48870"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4665"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="9162"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="25217"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="36333"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4728"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="122543"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13262"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="14320"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13967"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8300"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="21171"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8868"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8984"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C.cxf,actgen_cxf"
STATE="utd"
TIME="1764431652"
SIZE="6009"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="5286"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="605"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1764431651"
SIZE="4142"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C.cxf"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1764431651"
SIZE="1011"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1764431651"
SIZE="2034"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8118"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="11270"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="2521"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="48870"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4665"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="9162"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="25217"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="36333"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="4728"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="122543"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13262"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="14320"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="13967"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8300"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="21171"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1764431651"
SIZE="8868"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1764431651"
SIZE="8984"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="14235"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="17264"
PARENT="<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A_0\MIV_RV32_CORE_A_MIV_RV32_CORE_A_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="500"
PARENT="<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A_0\rtl\miv_rv32.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="33267"
PARENT="<project>\component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A_0\MIV_RV32_CORE_A_MIV_RV32_CORE_A_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="14235"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="17264"
PARENT="<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B_0\MIV_RV32_CORE_B_MIV_RV32_CORE_B_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="500"
PARENT="<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B_0\rtl\miv_rv32.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="33267"
PARENT="<project>\component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B_0\MIV_RV32_CORE_B_MIV_RV32_CORE_B_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.cxf,actgen_cxf"
STATE="utd"
TIME="1764431645"
SIZE="14235"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="17264"
PARENT="<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C_0\MIV_RV32_CORE_C_MIV_RV32_CORE_C_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1764431644"
SIZE="500"
PARENT="<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C_0\rtl\miv_rv32.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="33267"
PARENT="<project>\component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C_0\MIV_RV32_CORE_C_MIV_RV32_CORE_C_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1764431645"
SIZE="852"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v,hdl"
STATE="utd"
TIME="1764431645"
SIZE="24908"
PARENT="<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v,hdl"
STATE="utd"
TIME="1764431645"
SIZE="32265"
PARENT="<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1764431645"
SIZE="9605"
PARENT="<project>\component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf,actgen_cxf"
STATE="utd"
TIME="1764431647"
SIZE="5928"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.v,hdl"
STATE="utd"
TIME="1764431646"
SIZE="20462"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1764431646"
SIZE="784"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_A\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1764431646"
SIZE="91534"
PARENT="<project>\component\work\PF_SRAM_AHB_A\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1764431647"
SIZE="852"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v,hdl"
STATE="utd"
TIME="1764431647"
SIZE="24908"
PARENT="<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v,hdl"
STATE="utd"
TIME="1764431647"
SIZE="32265"
PARENT="<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1764431647"
SIZE="9605"
PARENT="<project>\component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf,actgen_cxf"
STATE="utd"
TIME="1764431649"
SIZE="5928"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.v,hdl"
STATE="utd"
TIME="1764431648"
SIZE="20462"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1764431648"
SIZE="784"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_B\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1764431648"
SIZE="91534"
PARENT="<project>\component\work\PF_SRAM_AHB_B\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1764431649"
SIZE="852"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v,hdl"
STATE="utd"
TIME="1764431649"
SIZE="24908"
PARENT="<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v,hdl"
STATE="utd"
TIME="1764431649"
SIZE="32265"
PARENT="<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1764431649"
SIZE="9605"
PARENT="<project>\component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf,actgen_cxf"
STATE="utd"
TIME="1764431650"
SIZE="5928"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.v,hdl"
STATE="utd"
TIME="1764431650"
SIZE="20462"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1764431650"
SIZE="784"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.cxf"
ENDFILE
VALUE "<project>\component\work\PF_SRAM_AHB_C\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1764431650"
SIZE="91534"
PARENT="<project>\component\work\PF_SRAM_AHB_C\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TMR_TOP\TMR_TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1764431684"
SIZE="4298"
ENDFILE
VALUE "<project>\hdl\ahb_tmr_voter.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="10959"
ENDFILE
VALUE "<project>\hdl\gpio_voter_32bit.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="899"
ENDFILE
VALUE "<project>\hdl\memory_read_voter.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="1573"
ENDFILE
VALUE "<project>\hdl\tmr_functional_outputs.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="3466"
ENDFILE
VALUE "<project>\hdl\triple_voter_1bit.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="2237"
ENDFILE
VALUE "<project>\hdl\triple_voter_64bit.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="2145"
ENDFILE
VALUE "<project>\hdl\uart_tx_voter.v,hdl"
STATE="utd"
TIME="1764431644"
SIZE="898"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1764431652"
SIZE="2823"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1764431652"
SIZE="23755"
PARENT="<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\CoreGPIO_A_CoreGPIO_A_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\CoreGPIO_B_CoreGPIO_B_0_CoreGPIO.cxf"
PARENT="<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\CoreGPIO_C_CoreGPIO_C_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1764431651"
SIZE="2906"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1764431651"
SIZE="13597"
PARENT="<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb.cxf"
PARENT="<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1705695982"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CoreGPIO_A_CoreGPIO_A_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb::work"
FILE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb::work"
FILE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb::work"
FILE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreGPIO_C_CoreGPIO_C_0_CoreGPIO
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreGPIO_B_CoreGPIO_B_0_CoreGPIO
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreGPIO_A_CoreGPIO_A_0_CoreGPIO
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_C\CoreUARTapb_C_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_B\CoreUARTapb_B_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreUARTapb_A\CoreUARTapb_A_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST CoreGPIO_C_CoreGPIO_C_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C\CoreGPIO_C_0\wave_vlog.do,do"
ENDLIST
LIST CoreGPIO_B_CoreGPIO_B_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_B\CoreGPIO_B_0\wave_vlog.do,do"
ENDLIST
LIST CoreGPIO_A_CoreGPIO_A_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_A\CoreGPIO_A_0\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microchip/Libero_SoC_v2024.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microchip\Libero_SoC_v2024.2\ModelSim\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microchip\Libero_SoC_v2024.2\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ENDLIST
LIST ModuleSubBlockList
LIST "ahb_tmr_voter::work","hdl\ahb_tmr_voter.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_A::work","component\work\CoreGPIO_A\CoreGPIO_A.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_CoreGPIO::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_CoreGPIO::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_B::work","component\work\CoreGPIO_B\CoreGPIO_B.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_CoreGPIO::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_CoreGPIO::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C::work","component\work\CoreGPIO_C\CoreGPIO_C.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_CoreGPIO::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_CoreGPIO::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_A::work","component\work\CoreTimer_A\CoreTimer_A.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_B::work","component\work\CoreTimer_B\CoreTimer_B.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_C::work","component\work\CoreTimer_C\CoreTimer_C.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A::work","component\work\CoreUARTapb_A\CoreUARTapb_A.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_Clock_gen::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_COREUART::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_fifo_256x8::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_fifo_ctrl_256::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_fifo_ctrl_256::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_ram256x8_g5::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_ram256x8_g5::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_Rx_async::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_Tx_async::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B::work","component\work\CoreUARTapb_B\CoreUARTapb_B.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_Clock_gen::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_COREUART::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_fifo_256x8::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_fifo_ctrl_256::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_fifo_ctrl_256::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_ram256x8_g5::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_ram256x8_g5::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_Rx_async::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_Tx_async::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C::work","component\work\CoreUARTapb_C\CoreUARTapb_C.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_Clock_gen::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_COREUART::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_fifo_256x8::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_fifo_ctrl_256::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_fifo_ctrl_256::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_ram256x8_g5::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_ram256x8_g5::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_Rx_async::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_Tx_async::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_COREUART::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_Clock_gen::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_Rx_async::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_Tx_async::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_fifo_256x8::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_COREUART::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_Clock_gen::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_Rx_async::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_Tx_async::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_fifo_256x8::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_COREUART::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_Clock_gen::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_Rx_async::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_Tx_async::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_fifo_256x8::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_hart::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_hart::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_ahb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_apb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_axi_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_debug::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_icache::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_tcm_tas_apb_target::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_tcm::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_udma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_subsys_regs::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_regs::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "gpio_voter_32bit::work","hdl\gpio_voter_32bit.v","FALSE","FALSE"
ENDLIST
LIST "memory_read_voter::work","hdl\memory_read_voter.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_common_buffer_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_control_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_iteration_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_A::work","component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CORE_A_MIV_RV32_CORE_A_0_MIV_RV32::work","component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A_0\rtl\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_A_MIV_RV32_CORE_A_0_MIV_RV32::work","component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A_0\rtl\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_B::work","component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CORE_B_MIV_RV32_CORE_B_0_MIV_RV32::work","component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B_0\rtl\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_B_MIV_RV32_CORE_B_0_MIV_RV32::work","component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B_0\rtl\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_C::work","component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CORE_C_MIV_RV32_CORE_C_0_MIV_RV32::work","component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C_0\rtl\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_CORE_C_MIV_RV32_CORE_C_0_MIV_RV32::work","component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C_0\rtl\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ipcore::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_div_sqrt_top_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_norm_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_nrbd_nrsc_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_preprocess_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_cast_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_divsqrt_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_div_sqrt_top_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_divsqrt_th_32::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_dp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_frbus::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_fma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_fma_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_noncomp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_block::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_fmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_multifmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_fmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_fma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_noncomp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_opgroup_multifmt_slice::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_cast_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_divsqrt_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_divsqrt_th_32::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_fma_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_sdotp_multi_wrapper::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_sdotp_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_classifier::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_rounding::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_sdotp_multi_wrapper::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_sdotp_multi::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fpnew_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fpnew_opgroup_block::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_hart_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_icache_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_iteration_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_norm_div_sqrt_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_nrbd_nrsc_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_control_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_ctrl::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_ff1::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_pack_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_prepare::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_ff1::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_round_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_special::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_srt_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fdsu_top::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_ctrl::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_pack_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_prepare::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_round_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_special::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fdsu_srt_single::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_dp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gated_clk_cell::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_pa_fpu_src_type::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_frbus::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pa_fpu_src_type::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_preprocess_mvp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_arb_tree::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lzc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_ahb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_apb_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_axi_initiator::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_debug::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_icache::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_array::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_icache_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_pkg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_tcm::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_tcm_tas_apb_target::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_subsys_udma::work","component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_A::work","component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_A\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_A_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_A\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_A\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_A_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_B::work","component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_B\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_B_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_B\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_B\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_B_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C::work","component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_C\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_ECC::work","component\work\PF_SRAM_AHB_C\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v","FALSE","FALSE"
ENDLIST
LIST "PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\PF_SRAM_AHB_C\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHB_C_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
ENDLIST
LIST "tmr_functional_outputs::work","hdl\tmr_functional_outputs.v","FALSE","FALSE"
ENDLIST
LIST "TMR_TOP::work","component\work\TMR_TOP\TMR_TOP.cxf","TRUE","FALSE"
SUBBLOCK "ahb_tmr_voter::work","hdl\ahb_tmr_voter.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_A::work","component\work\CoreGPIO_A\CoreGPIO_A.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_B::work","component\work\CoreGPIO_B\CoreGPIO_B.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C::work","component\work\CoreGPIO_C\CoreGPIO_C.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_A::work","component\work\CoreUARTapb_A\CoreUARTapb_A.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_B::work","component\work\CoreUARTapb_B\CoreUARTapb_B.v","TRUE","FALSE"
SUBBLOCK "CoreUARTapb_C::work","component\work\CoreUARTapb_C\CoreUARTapb_C.v","TRUE","FALSE"
SUBBLOCK "gpio_voter_32bit::work","hdl\gpio_voter_32bit.v","FALSE","FALSE"
SUBBLOCK "MIV_RV32_CORE_A::work","component\work\MIV_RV32_CORE_A\MIV_RV32_CORE_A.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CORE_B::work","component\work\MIV_RV32_CORE_B\MIV_RV32_CORE_B.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_CORE_C::work","component\work\MIV_RV32_CORE_C\MIV_RV32_CORE_C.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_A::work","component\work\PF_SRAM_AHB_A\PF_SRAM_AHB_A.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_B::work","component\work\PF_SRAM_AHB_B\PF_SRAM_AHB_B.v","TRUE","FALSE"
SUBBLOCK "PF_SRAM_AHB_C::work","component\work\PF_SRAM_AHB_C\PF_SRAM_AHB_C.v","TRUE","FALSE"
SUBBLOCK "tmr_functional_outputs::work","hdl\tmr_functional_outputs.v","FALSE","FALSE"
SUBBLOCK "triple_voter_1bit::work","hdl\triple_voter_1bit.v","FALSE","FALSE"
SUBBLOCK "triple_voter_64bit::work","hdl\triple_voter_64bit.v","FALSE","FALSE"
SUBBLOCK "uart_tx_voter::work","hdl\uart_tx_voter.v","FALSE","FALSE"
ENDLIST
LIST "triple_voter_1bit::work","hdl\triple_voter_1bit.v","FALSE","FALSE"
ENDLIST
LIST "triple_voter_64bit::work","hdl\triple_voter_64bit.v","FALSE","FALSE"
ENDLIST
LIST "uart_tx_voter::work","hdl\uart_tx_voter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_AHBL::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_BFM_MAIN::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_AHBLAPB::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_BFM_MAIN::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_APB2APB::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_APBSLAVE::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_AHBL::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_BFM_MAIN::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_AHBLAPB::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_BFM_MAIN::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_APB2APB::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_APBSLAVE::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_AHBL::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_BFM_MAIN::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_AHBLAPB::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_BFM_MAIN::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_APB2APB::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_APBSLAVE::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_AHBL::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_MAIN::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_AHBLAPB::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFMA1l1OII::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_MAIN::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_AHBSLAVE::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APB2APB::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APBSLAVE::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFMA1l1OII::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_AHBL::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_MAIN::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_AHBLAPB::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFMA1l1OII::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_MAIN::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_AHBSLAVE::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APB2APB::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APBSLAVE::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFMA1l1OII::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_AHBL::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_MAIN::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_AHBLAPB::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFMA1l1OII::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_MAIN::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_AHBSLAVE::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APB2APB::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APBSLAVE::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APBSLAVEEXT::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFMA1l1OII::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_APB::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_BFMA1l1OII::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_BFM_MAIN::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_MAIN::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFMA1l1OII::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_APB::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_BFMA1l1OII::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_BFM_MAIN::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_MAIN::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFMA1l1OII::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_APB::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_BFMA1l1OII::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_BFM_MAIN::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_MAIN::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFMA1l1OII::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APB::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFMA1l1OII::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_MAIN::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_MAIN::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFMA1l1OII::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APB::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFMA1l1OII::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_MAIN::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_MAIN::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFMA1l1OII::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_AHBSLAVEEXT::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APB::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFMA1l1OII::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_MAIN::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_MAIN::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFMA1l1OII::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_A_CoreGPIO_A_0_BFM_MAIN::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_B_CoreGPIO_B_0_BFM_MAIN::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C_CoreGPIO_C_0_BFM_MAIN::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_A_CoreUARTapb_A_0_BFM_MAIN::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_B_CoreUARTapb_B_0_BFM_MAIN::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreUARTapb_C_CoreUARTapb_C_0_BFM_MAIN::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_CoreGPIO::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_A_CoreGPIO_A_0_BFM_APB::work","component\work\CoreGPIO_A\CoreGPIO_A_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_CoreGPIO::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_B_CoreGPIO_B_0_BFM_APB::work","component\work\CoreGPIO_B\CoreGPIO_B_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_CoreGPIO::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_C_CoreGPIO_C_0_BFM_APB::work","component\work\CoreGPIO_C\CoreGPIO_C_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_CoreUARTapb::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_A_CoreUARTapb_A_0_BFM_APB::work","component\work\CoreUARTapb_A\CoreUARTapb_A_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_CoreUARTapb::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_B_CoreUARTapb_B_0_BFM_APB::work","component\work\CoreUARTapb_B\CoreUARTapb_B_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_CoreUARTapb::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_C_CoreUARTapb_C_0_BFM_APB::work","component\work\CoreUARTapb_C\CoreUARTapb_C_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
