
*** Running vivado
    with args -log ZyboCarDesign_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ZyboCarDesign_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ZyboCarDesign_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_processing_system7_0_0/ZyboCarDesign_processing_system7_0_0.xdc] for cell 'ZyboCarDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_processing_system7_0_0/ZyboCarDesign_processing_system7_0_0.xdc] for cell 'ZyboCarDesign_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_rst_processing_system7_0_100M_0/ZyboCarDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZyboCarDesign_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_rst_processing_system7_0_100M_0/ZyboCarDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZyboCarDesign_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_rst_processing_system7_0_100M_0/ZyboCarDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZyboCarDesign_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_rst_processing_system7_0_100M_0/ZyboCarDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZyboCarDesign_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_gpio_0_0/ZyboCarDesign_axi_gpio_0_0_board.xdc] for cell 'ZyboCarDesign_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_gpio_0_0/ZyboCarDesign_axi_gpio_0_0_board.xdc] for cell 'ZyboCarDesign_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_gpio_0_0/ZyboCarDesign_axi_gpio_0_0.xdc] for cell 'ZyboCarDesign_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_gpio_0_0/ZyboCarDesign_axi_gpio_0_0.xdc] for cell 'ZyboCarDesign_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_uartlite_0_0/ZyboCarDesign_axi_uartlite_0_0_board.xdc] for cell 'ZyboCarDesign_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_uartlite_0_0/ZyboCarDesign_axi_uartlite_0_0_board.xdc] for cell 'ZyboCarDesign_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_uartlite_0_0/ZyboCarDesign_axi_uartlite_0_0.xdc] for cell 'ZyboCarDesign_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/sources_1/bd/ZyboCarDesign/ip/ZyboCarDesign_axi_uartlite_0_0/ZyboCarDesign_axi_uartlite_0_0.xdc] for cell 'ZyboCarDesign_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/constrs_1/imports/PMOD/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.srcs/constrs_1/imports/PMOD/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 451.766 ; gain = 270.027
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 454.695 ; gain = 2.930
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17474e5e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 921.535 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 129 cells.
Phase 2 Constant Propagation | Checksum: 13da3a77c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 921.535 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 255 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 205 unconnected cells.
Phase 3 Sweep | Checksum: 1be62fb8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 921.535 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1be62fb8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 921.535 ; gain = 0.000
Implement Debug Cores | Checksum: 182c02d5e
Logic Optimization | Checksum: 182c02d5e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 1be62fb8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 921.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 921.535 ; gain = 469.770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 921.535 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.runs/impl_1/ZyboCarDesign_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f5b41f3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 921.535 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 921.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 921.535 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 4990828e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 921.535 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 4990828e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 4990828e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 47e8b1bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7c830ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1b7bab2c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2.1.2.1 Place Init Design | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2.1 Placer Initialization Core | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 2 Placer Initialization | Checksum: 1b7422ae9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 162bf5ba1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 162bf5ba1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19d5a2d9e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 18df36e19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 18df36e19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 21cce7c3c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2129f2094

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 4.6 Small Shape Detail Placement | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 4 Detail Placement | Checksum: 1b7d6c31e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 12568f370

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 12568f370

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.453. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 5.2.2 Post Placement Optimization | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 5.2 Post Commit Optimization | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 5.5 Placer Reporting | Checksum: 1b05f4503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 930.602 ; gain = 9.066

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 21ee7587e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 930.602 ; gain = 9.066
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21ee7587e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 930.602 ; gain = 9.066
Ending Placer Task | Checksum: 1586a0cbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 930.602 ; gain = 9.066
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 930.602 ; gain = 9.066
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 930.602 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 930.602 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 930.602 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 930.602 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d085fc14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 976.980 ; gain = 46.379

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d085fc14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 979.395 ; gain = 48.793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d085fc14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 986.609 ; gain = 56.008
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1772d28e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.44   | TNS=0      | WHS=-0.144 | THS=-23.1  |

Phase 2 Router Initialization | Checksum: ae2becfd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 179a895b2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f4702b3f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.8    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 206f69dcc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ab6394db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.8    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6c893f07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
Phase 4 Rip-up And Reroute | Checksum: 6c893f07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 70890bdb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.81   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 70890bdb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 70890bdb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: eabb7eff

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.81   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: f5f26d31

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.52759 %
  Global Horizontal Routing Utilization  = 0.744715 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11a50be3b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11a50be3b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d53bc87a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.81   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1d53bc87a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 995.172 ; gain = 64.570
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 995.172 ; gain = 64.570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.615 . Memory (MB): peak = 995.172 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.runs/impl_1/ZyboCarDesign_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZyboCarDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1332.457 ; gain = 323.727
WARNING: [Vivado_Tcl 4-319] File ZyboCarDesign_wrapper.mmi does not exist
bdTcl: C:/Users/Kasper/Documents/GitHub/TIHSC/AI_Project/ZyboCar/ZyboCar.runs/impl_1/.Xil/Vivado-3228-KASPER-PC/HWH/ZyboCarDesign_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Wed May 27 14:47:56 2015...
