-- generated by newgenasym Wed Aug 12 14:41:25 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lt5578 is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND10:     INOUT  STD_LOGIC;    
	GND11:     INOUT  STD_LOGIC;    
	GND12:     INOUT  STD_LOGIC;    
	GND13:     INOUT  STD_LOGIC;    
	GND14:     INOUT  STD_LOGIC;    
	GND15:     INOUT  STD_LOGIC;    
	GND16:     INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	GND9:      INOUT  STD_LOGIC;    
	\if+\:     INOUT  STD_LOGIC;    
	\if-\:     INOUT  STD_LOGIC;    
	LO:        INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	RF:        INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC;    
	VCC3:      INOUT  STD_LOGIC;    
	VCC4:      INOUT  STD_LOGIC);
end lt5578;
