Classic Timing Analyzer report for Counter8bit
Sun May 13 21:42:47 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.354 ns                                       ; SET                        ; Counter_8bit:inst|count[1] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.597 ns                                       ; Counter_8bit:inst|count[4] ; CountValue[4]              ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.287 ns                                       ; SET                        ; Counter_8bit:inst|count[0] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[4] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[4] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[3] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[4] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[3] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[5] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[3] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[6] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[5] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[3] ; Counter_8bit:inst|count[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[1] ; Counter_8bit:inst|count[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[4] ; Counter_8bit:inst|count[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[6] ; Counter_8bit:inst|count[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[5] ; Counter_8bit:inst|count[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[3] ; Counter_8bit:inst|count[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[2] ; Counter_8bit:inst|count[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[7] ; Counter_8bit:inst|count[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_8bit:inst|count[0] ; Counter_8bit:inst|count[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[7] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[6] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[5] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[4] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[3] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[2] ; CLK      ;
; N/A   ; None         ; 0.354 ns   ; SET  ; Counter_8bit:inst|count[1] ; CLK      ;
; N/A   ; None         ; -0.057 ns  ; SET  ; Counter_8bit:inst|count[0] ; CLK      ;
+-------+--------------+------------+------+----------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+----------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To            ; From Clock ;
+-------+--------------+------------+----------------------------+---------------+------------+
; N/A   ; None         ; 6.597 ns   ; Counter_8bit:inst|count[4] ; CountValue[4] ; CLK        ;
; N/A   ; None         ; 6.588 ns   ; Counter_8bit:inst|count[7] ; CountValue[7] ; CLK        ;
; N/A   ; None         ; 6.584 ns   ; Counter_8bit:inst|count[6] ; CountValue[6] ; CLK        ;
; N/A   ; None         ; 6.389 ns   ; Counter_8bit:inst|count[1] ; CountValue[1] ; CLK        ;
; N/A   ; None         ; 6.387 ns   ; Counter_8bit:inst|count[0] ; CountValue[0] ; CLK        ;
; N/A   ; None         ; 6.379 ns   ; Counter_8bit:inst|count[5] ; CountValue[5] ; CLK        ;
; N/A   ; None         ; 6.361 ns   ; Counter_8bit:inst|count[3] ; CountValue[3] ; CLK        ;
; N/A   ; None         ; 6.360 ns   ; Counter_8bit:inst|count[2] ; CountValue[2] ; CLK        ;
+-------+--------------+------------+----------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; 0.287 ns  ; SET  ; Counter_8bit:inst|count[0] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[7] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[6] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[5] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[4] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[3] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[2] ; CLK      ;
; N/A           ; None        ; -0.124 ns ; SET  ; Counter_8bit:inst|count[1] ; CLK      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 13 21:42:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter8bit -c Counter8bit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "Counter_8bit:inst|count[1]" and destination register "Counter_8bit:inst|count[7]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.768 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N1; Fanout = 3; REG Node = 'Counter_8bit:inst|count[1]'
            Info: 2: + IC(0.505 ns) + CELL(0.414 ns) = 0.919 ns; Loc. = LCCOMB_X63_Y1_N0; Fanout = 2; COMB Node = 'Counter_8bit:inst|count[1]~8'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.990 ns; Loc. = LCCOMB_X63_Y1_N2; Fanout = 2; COMB Node = 'Counter_8bit:inst|count[2]~10'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.061 ns; Loc. = LCCOMB_X63_Y1_N4; Fanout = 2; COMB Node = 'Counter_8bit:inst|count[3]~12'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.132 ns; Loc. = LCCOMB_X63_Y1_N6; Fanout = 2; COMB Node = 'Counter_8bit:inst|count[4]~14'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.203 ns; Loc. = LCCOMB_X63_Y1_N8; Fanout = 2; COMB Node = 'Counter_8bit:inst|count[5]~16'
            Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.274 ns; Loc. = LCCOMB_X63_Y1_N10; Fanout = 1; COMB Node = 'Counter_8bit:inst|count[6]~18'
            Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.684 ns; Loc. = LCCOMB_X63_Y1_N12; Fanout = 1; COMB Node = 'Counter_8bit:inst|count[7]~19'
            Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.768 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst|count[7]'
            Info: Total cell delay = 1.263 ns ( 71.44 % )
            Info: Total interconnect delay = 0.505 ns ( 28.56 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst|count[7]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N1; Fanout = 3; REG Node = 'Counter_8bit:inst|count[1]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Counter_8bit:inst|count[7]" (data pin = "SET", clock pin = "CLK") is 0.354 ns
    Info: + Longest pin to register delay is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; PIN Node = 'SET'
        Info: 2: + IC(1.417 ns) + CELL(0.660 ns) = 3.076 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst|count[7]'
        Info: Total cell delay = 1.659 ns ( 53.93 % )
        Info: Total interconnect delay = 1.417 ns ( 46.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N13; Fanout = 2; REG Node = 'Counter_8bit:inst|count[7]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "CLK" to destination pin "CountValue[4]" through register "Counter_8bit:inst|count[4]" is 6.597 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N7; Fanout = 3; REG Node = 'Counter_8bit:inst|count[4]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.661 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N7; Fanout = 3; REG Node = 'Counter_8bit:inst|count[4]'
        Info: 2: + IC(0.853 ns) + CELL(2.808 ns) = 3.661 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'CountValue[4]'
        Info: Total cell delay = 2.808 ns ( 76.70 % )
        Info: Total interconnect delay = 0.853 ns ( 23.30 % )
Info: th for register "Counter_8bit:inst|count[0]" (data pin = "SET", clock pin = "CLK") is 0.287 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 4; REG Node = 'Counter_8bit:inst|count[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 8; PIN Node = 'SET'
        Info: 2: + IC(1.432 ns) + CELL(0.150 ns) = 2.581 ns; Loc. = LCCOMB_X63_Y1_N22; Fanout = 1; COMB Node = 'Counter_8bit:inst|count[0]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.665 ns; Loc. = LCFF_X63_Y1_N23; Fanout = 4; REG Node = 'Counter_8bit:inst|count[0]'
        Info: Total cell delay = 1.233 ns ( 46.27 % )
        Info: Total interconnect delay = 1.432 ns ( 53.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Sun May 13 21:42:48 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


