// Seed: 3380152736
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = ~-1;
  assign id_1 = id_2;
endmodule
module module_1;
  wire id_2, id_3, id_4, id_5;
  assign id_1 = 1;
  module_0 modCall_1 (id_4);
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11 = id_8, id_12, id_13;
endmodule
module module_2 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    id_24,
    input wor id_11,
    output wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    input wire id_17,
    output wire id_18,
    input uwire id_19,
    input uwire id_20,
    output wor id_21,
    output supply0 id_22
);
  wire id_25;
  assign id_18 = id_9;
  module_0 modCall_1 (id_24);
  wire id_26;
endmodule
