
build/debug/SGC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098d8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000590  08009a78  08009a78  0000aa78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a008  0800a008  0000c150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a008  0800a008  0000b008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a010  0800a010  0000c150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a010  0800a010  0000b010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a014  0800a014  0000b014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800a018  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007164  20000150  0800a168  0000c150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200072b4  0800a168  0000c2b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c150  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000c180  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031e7d  00000000  00000000  0000c1b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007dcc  00000000  00000000  0003e036  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00015fb1  00000000  00000000  00045e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001f58  00000000  00000000  0005bdb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000196f  00000000  00000000  0005dd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000229b1  00000000  00000000  0005f67f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000af39  00000000  00000000  00082030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005408  00000000  00000000  0008cf6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000194  00000000  00000000  00092374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <strlen>:
 80001a0:	4603      	mov	r3, r0
 80001a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001a6:	2a00      	cmp	r2, #0
 80001a8:	d1fb      	bne.n	80001a2 <strlen+0x2>
 80001aa:	1a18      	subs	r0, r3, r0
 80001ac:	3801      	subs	r0, #1
 80001ae:	4770      	bx	lr

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_uldivmod>:
 8000250:	b953      	cbnz	r3, 8000268 <__aeabi_uldivmod+0x18>
 8000252:	b94a      	cbnz	r2, 8000268 <__aeabi_uldivmod+0x18>
 8000254:	2900      	cmp	r1, #0
 8000256:	bf08      	it	eq
 8000258:	2800      	cmpeq	r0, #0
 800025a:	bf1c      	itt	ne
 800025c:	f04f 31ff 	movne.w	r1, #4294967295
 8000260:	f04f 30ff 	movne.w	r0, #4294967295
 8000264:	f000 b80c 	b.w	8000280 <__aeabi_idiv0>
 8000268:	f1ad 0c08 	sub.w	ip, sp, #8
 800026c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000270:	f009 fa7a 	bl	8009768 <__udivmoddi4>
 8000274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027c:	b004      	add	sp, #16
 800027e:	4770      	bx	lr

08000280 <__aeabi_idiv0>:
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop

08000284 <__do_global_dtors_aux>:
 8000284:	b510      	push	{r4, lr}
 8000286:	4c05      	ldr	r4, [pc, #20]	@ (800029c <__do_global_dtors_aux+0x18>)
 8000288:	7823      	ldrb	r3, [r4, #0]
 800028a:	b933      	cbnz	r3, 800029a <__do_global_dtors_aux+0x16>
 800028c:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <__do_global_dtors_aux+0x1c>)
 800028e:	b113      	cbz	r3, 8000296 <__do_global_dtors_aux+0x12>
 8000290:	4804      	ldr	r0, [pc, #16]	@ (80002a4 <__do_global_dtors_aux+0x20>)
 8000292:	f3af 8000 	nop.w
 8000296:	2301      	movs	r3, #1
 8000298:	7023      	strb	r3, [r4, #0]
 800029a:	bd10      	pop	{r4, pc}
 800029c:	20000150 	.word	0x20000150
 80002a0:	00000000 	.word	0x00000000
 80002a4:	08009a60 	.word	0x08009a60

080002a8 <frame_dummy>:
 80002a8:	b508      	push	{r3, lr}
 80002aa:	4b03      	ldr	r3, [pc, #12]	@ (80002b8 <frame_dummy+0x10>)
 80002ac:	b11b      	cbz	r3, 80002b6 <frame_dummy+0xe>
 80002ae:	4903      	ldr	r1, [pc, #12]	@ (80002bc <frame_dummy+0x14>)
 80002b0:	4803      	ldr	r0, [pc, #12]	@ (80002c0 <frame_dummy+0x18>)
 80002b2:	f3af 8000 	nop.w
 80002b6:	bd08      	pop	{r3, pc}
 80002b8:	00000000 	.word	0x00000000
 80002bc:	20000154 	.word	0x20000154
 80002c0:	08009a60 	.word	0x08009a60

080002c4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002c4:	b500      	push	{lr}
 80002c6:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002c8:	2300      	movs	r3, #0
 80002ca:	9300      	str	r3, [sp, #0]
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	9302      	str	r3, [sp, #8]
 80002d0:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80002d2:	4861      	ldr	r0, [pc, #388]	@ (8000458 <MX_ADC1_Init+0x194>)
 80002d4:	4a61      	ldr	r2, [pc, #388]	@ (800045c <MX_ADC1_Init+0x198>)
 80002d6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80002d8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80002dc:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002de:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80002e0:	2201      	movs	r2, #1
 80002e2:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002e4:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002e6:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002ea:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002ec:	495c      	ldr	r1, [pc, #368]	@ (8000460 <MX_ADC1_Init+0x19c>)
 80002ee:	6281      	str	r1, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002f0:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 13;
 80002f2:	210d      	movs	r1, #13
 80002f4:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002f6:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002fa:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002fc:	f002 f968 	bl	80025d0 <HAL_ADC_Init>
 8000300:	2800      	cmp	r0, #0
 8000302:	d17e      	bne.n	8000402 <MX_ADC1_Init+0x13e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000304:	2300      	movs	r3, #0
 8000306:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000308:	2201      	movs	r2, #1
 800030a:	9201      	str	r2, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800030c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800030e:	4669      	mov	r1, sp
 8000310:	4851      	ldr	r0, [pc, #324]	@ (8000458 <MX_ADC1_Init+0x194>)
 8000312:	f002 fa87 	bl	8002824 <HAL_ADC_ConfigChannel>
 8000316:	2800      	cmp	r0, #0
 8000318:	d176      	bne.n	8000408 <MX_ADC1_Init+0x144>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800031a:	2301      	movs	r3, #1
 800031c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 800031e:	2302      	movs	r3, #2
 8000320:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000322:	4669      	mov	r1, sp
 8000324:	484c      	ldr	r0, [pc, #304]	@ (8000458 <MX_ADC1_Init+0x194>)
 8000326:	f002 fa7d 	bl	8002824 <HAL_ADC_ConfigChannel>
 800032a:	2800      	cmp	r0, #0
 800032c:	d16f      	bne.n	800040e <MX_ADC1_Init+0x14a>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800032e:	2302      	movs	r3, #2
 8000330:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000332:	2303      	movs	r3, #3
 8000334:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000336:	4669      	mov	r1, sp
 8000338:	4847      	ldr	r0, [pc, #284]	@ (8000458 <MX_ADC1_Init+0x194>)
 800033a:	f002 fa73 	bl	8002824 <HAL_ADC_ConfigChannel>
 800033e:	2800      	cmp	r0, #0
 8000340:	d168      	bne.n	8000414 <MX_ADC1_Init+0x150>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000342:	2303      	movs	r3, #3
 8000344:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 4;
 8000346:	2304      	movs	r3, #4
 8000348:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800034a:	4669      	mov	r1, sp
 800034c:	4842      	ldr	r0, [pc, #264]	@ (8000458 <MX_ADC1_Init+0x194>)
 800034e:	f002 fa69 	bl	8002824 <HAL_ADC_ConfigChannel>
 8000352:	2800      	cmp	r0, #0
 8000354:	d161      	bne.n	800041a <MX_ADC1_Init+0x156>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000356:	2304      	movs	r3, #4
 8000358:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 5;
 800035a:	2305      	movs	r3, #5
 800035c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800035e:	4669      	mov	r1, sp
 8000360:	483d      	ldr	r0, [pc, #244]	@ (8000458 <MX_ADC1_Init+0x194>)
 8000362:	f002 fa5f 	bl	8002824 <HAL_ADC_ConfigChannel>
 8000366:	2800      	cmp	r0, #0
 8000368:	d15a      	bne.n	8000420 <MX_ADC1_Init+0x15c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800036a:	2305      	movs	r3, #5
 800036c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 6;
 800036e:	2306      	movs	r3, #6
 8000370:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000372:	4669      	mov	r1, sp
 8000374:	4838      	ldr	r0, [pc, #224]	@ (8000458 <MX_ADC1_Init+0x194>)
 8000376:	f002 fa55 	bl	8002824 <HAL_ADC_ConfigChannel>
 800037a:	2800      	cmp	r0, #0
 800037c:	d153      	bne.n	8000426 <MX_ADC1_Init+0x162>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800037e:	2306      	movs	r3, #6
 8000380:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 7;
 8000382:	2307      	movs	r3, #7
 8000384:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000386:	4669      	mov	r1, sp
 8000388:	4833      	ldr	r0, [pc, #204]	@ (8000458 <MX_ADC1_Init+0x194>)
 800038a:	f002 fa4b 	bl	8002824 <HAL_ADC_ConfigChannel>
 800038e:	2800      	cmp	r0, #0
 8000390:	d14c      	bne.n	800042c <MX_ADC1_Init+0x168>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000392:	2307      	movs	r3, #7
 8000394:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 8;
 8000396:	2308      	movs	r3, #8
 8000398:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800039a:	4669      	mov	r1, sp
 800039c:	482e      	ldr	r0, [pc, #184]	@ (8000458 <MX_ADC1_Init+0x194>)
 800039e:	f002 fa41 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003a2:	2800      	cmp	r0, #0
 80003a4:	d145      	bne.n	8000432 <MX_ADC1_Init+0x16e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80003a6:	230e      	movs	r3, #14
 80003a8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 9;
 80003aa:	2309      	movs	r3, #9
 80003ac:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ae:	4669      	mov	r1, sp
 80003b0:	4829      	ldr	r0, [pc, #164]	@ (8000458 <MX_ADC1_Init+0x194>)
 80003b2:	f002 fa37 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003b6:	2800      	cmp	r0, #0
 80003b8:	d13e      	bne.n	8000438 <MX_ADC1_Init+0x174>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80003ba:	230a      	movs	r3, #10
 80003bc:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 10;
 80003be:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003c0:	4669      	mov	r1, sp
 80003c2:	4825      	ldr	r0, [pc, #148]	@ (8000458 <MX_ADC1_Init+0x194>)
 80003c4:	f002 fa2e 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003c8:	2800      	cmp	r0, #0
 80003ca:	d138      	bne.n	800043e <MX_ADC1_Init+0x17a>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80003cc:	230b      	movs	r3, #11
 80003ce:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 11;
 80003d0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003d2:	4669      	mov	r1, sp
 80003d4:	4820      	ldr	r0, [pc, #128]	@ (8000458 <MX_ADC1_Init+0x194>)
 80003d6:	f002 fa25 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003da:	bb98      	cbnz	r0, 8000444 <MX_ADC1_Init+0x180>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80003dc:	230c      	movs	r3, #12
 80003de:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 12;
 80003e0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e2:	4669      	mov	r1, sp
 80003e4:	481c      	ldr	r0, [pc, #112]	@ (8000458 <MX_ADC1_Init+0x194>)
 80003e6:	f002 fa1d 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003ea:	bb70      	cbnz	r0, 800044a <MX_ADC1_Init+0x186>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80003ec:	230d      	movs	r3, #13
 80003ee:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 13;
 80003f0:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003f2:	4669      	mov	r1, sp
 80003f4:	4818      	ldr	r0, [pc, #96]	@ (8000458 <MX_ADC1_Init+0x194>)
 80003f6:	f002 fa15 	bl	8002824 <HAL_ADC_ConfigChannel>
 80003fa:	bb48      	cbnz	r0, 8000450 <MX_ADC1_Init+0x18c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003fc:	b005      	add	sp, #20
 80003fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000402:	f001 f8c7 	bl	8001594 <Error_Handler>
 8000406:	e77d      	b.n	8000304 <MX_ADC1_Init+0x40>
    Error_Handler();
 8000408:	f001 f8c4 	bl	8001594 <Error_Handler>
 800040c:	e785      	b.n	800031a <MX_ADC1_Init+0x56>
    Error_Handler();
 800040e:	f001 f8c1 	bl	8001594 <Error_Handler>
 8000412:	e78c      	b.n	800032e <MX_ADC1_Init+0x6a>
    Error_Handler();
 8000414:	f001 f8be 	bl	8001594 <Error_Handler>
 8000418:	e793      	b.n	8000342 <MX_ADC1_Init+0x7e>
    Error_Handler();
 800041a:	f001 f8bb 	bl	8001594 <Error_Handler>
 800041e:	e79a      	b.n	8000356 <MX_ADC1_Init+0x92>
    Error_Handler();
 8000420:	f001 f8b8 	bl	8001594 <Error_Handler>
 8000424:	e7a1      	b.n	800036a <MX_ADC1_Init+0xa6>
    Error_Handler();
 8000426:	f001 f8b5 	bl	8001594 <Error_Handler>
 800042a:	e7a8      	b.n	800037e <MX_ADC1_Init+0xba>
    Error_Handler();
 800042c:	f001 f8b2 	bl	8001594 <Error_Handler>
 8000430:	e7af      	b.n	8000392 <MX_ADC1_Init+0xce>
    Error_Handler();
 8000432:	f001 f8af 	bl	8001594 <Error_Handler>
 8000436:	e7b6      	b.n	80003a6 <MX_ADC1_Init+0xe2>
    Error_Handler();
 8000438:	f001 f8ac 	bl	8001594 <Error_Handler>
 800043c:	e7bd      	b.n	80003ba <MX_ADC1_Init+0xf6>
    Error_Handler();
 800043e:	f001 f8a9 	bl	8001594 <Error_Handler>
 8000442:	e7c3      	b.n	80003cc <MX_ADC1_Init+0x108>
    Error_Handler();
 8000444:	f001 f8a6 	bl	8001594 <Error_Handler>
 8000448:	e7c8      	b.n	80003dc <MX_ADC1_Init+0x118>
    Error_Handler();
 800044a:	f001 f8a3 	bl	8001594 <Error_Handler>
 800044e:	e7cd      	b.n	80003ec <MX_ADC1_Init+0x128>
    Error_Handler();
 8000450:	f001 f8a0 	bl	8001594 <Error_Handler>
}
 8000454:	e7d2      	b.n	80003fc <MX_ADC1_Init+0x138>
 8000456:	bf00      	nop
 8000458:	200001cc 	.word	0x200001cc
 800045c:	40012000 	.word	0x40012000
 8000460:	0f000001 	.word	0x0f000001

08000464 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000466:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000468:	2300      	movs	r3, #0
 800046a:	9303      	str	r3, [sp, #12]
 800046c:	9304      	str	r3, [sp, #16]
 800046e:	9305      	str	r3, [sp, #20]
 8000470:	9306      	str	r3, [sp, #24]
 8000472:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000474:	6802      	ldr	r2, [r0, #0]
 8000476:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800047a:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 800047e:	429a      	cmp	r2, r3
 8000480:	d001      	beq.n	8000486 <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000482:	b009      	add	sp, #36	@ 0x24
 8000484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000486:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000488:	2500      	movs	r5, #0
 800048a:	9500      	str	r5, [sp, #0]
 800048c:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8000490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000492:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000496:	645a      	str	r2, [r3, #68]	@ 0x44
 8000498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800049a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800049e:	9200      	str	r2, [sp, #0]
 80004a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a2:	9501      	str	r5, [sp, #4]
 80004a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004a6:	f042 0204 	orr.w	r2, r2, #4
 80004aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80004ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004ae:	f002 0204 	and.w	r2, r2, #4
 80004b2:	9201      	str	r2, [sp, #4]
 80004b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b6:	9502      	str	r5, [sp, #8]
 80004b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80004ba:	f042 0201 	orr.w	r2, r2, #1
 80004be:	631a      	str	r2, [r3, #48]	@ 0x30
 80004c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	9302      	str	r3, [sp, #8]
 80004c8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AD_INPUT1_PIN_Pin|AD_INPUT2_PIN_Pin|AD_INPUT3_PIN_Pin|AD_INPUT4_PIN_Pin
 80004ca:	231f      	movs	r3, #31
 80004cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004ce:	2703      	movs	r7, #3
 80004d0:	9704      	str	r7, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d2:	ae03      	add	r6, sp, #12
 80004d4:	4631      	mov	r1, r6
 80004d6:	4814      	ldr	r0, [pc, #80]	@ (8000528 <HAL_ADC_MspInit+0xc4>)
 80004d8:	f002 fcea 	bl	8002eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ETB1_SENSE1_Pin|ETB1_SENSE2_Pin|ETB2_SENSE1_Pin|ETB2_SENSE2_Pin
 80004dc:	23ff      	movs	r3, #255	@ 0xff
 80004de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004e0:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e2:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e4:	4631      	mov	r1, r6
 80004e6:	4811      	ldr	r0, [pc, #68]	@ (800052c <HAL_ADC_MspInit+0xc8>)
 80004e8:	f002 fce2 	bl	8002eb0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 80004ec:	4810      	ldr	r0, [pc, #64]	@ (8000530 <HAL_ADC_MspInit+0xcc>)
 80004ee:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <HAL_ADC_MspInit+0xd0>)
 80004f0:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80004f2:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80004f4:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80004f6:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80004f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004fc:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80004fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000502:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000508:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800050a:	61c5      	str	r5, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800050c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000510:	6203      	str	r3, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000512:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000514:	f002 fb44 	bl	8002ba0 <HAL_DMA_Init>
 8000518:	b918      	cbnz	r0, 8000522 <HAL_ADC_MspInit+0xbe>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800051a:	4b05      	ldr	r3, [pc, #20]	@ (8000530 <HAL_ADC_MspInit+0xcc>)
 800051c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800051e:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8000520:	e7af      	b.n	8000482 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8000522:	f001 f837 	bl	8001594 <Error_Handler>
 8000526:	e7f8      	b.n	800051a <HAL_ADC_MspInit+0xb6>
 8000528:	40020800 	.word	0x40020800
 800052c:	40020000 	.word	0x40020000
 8000530:	2000016c 	.word	0x2000016c
 8000534:	40026410 	.word	0x40026410

08000538 <analog_inputs_start_conversion>:
 * 
 * This function triggers the ADC to begin converting the analog signals
 * to digital values.
 */
void analog_inputs_start_conversion()
{
 8000538:	b508      	push	{r3, lr}
    if (hadc == NULL)
 800053a:	4b07      	ldr	r3, [pc, #28]	@ (8000558 <analog_inputs_start_conversion+0x20>)
 800053c:	6818      	ldr	r0, [r3, #0]
 800053e:	b110      	cbz	r0, 8000546 <analog_inputs_start_conversion+0xe>
    {
        return;
    }
    if (conversion_is_happening)
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <analog_inputs_start_conversion+0x24>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	b103      	cbz	r3, 8000548 <analog_inputs_start_conversion+0x10>
        return;
    }
    
    conversion_is_happening = true;
    HAL_ADC_Start_DMA(hadc, (uint32_t*)&analog_data.raw_values, ANALOG_INPUTS_MAX);
}
 8000546:	bd08      	pop	{r3, pc}
    conversion_is_happening = true;
 8000548:	4b04      	ldr	r3, [pc, #16]	@ (800055c <analog_inputs_start_conversion+0x24>)
 800054a:	2201      	movs	r2, #1
 800054c:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start_DMA(hadc, (uint32_t*)&analog_data.raw_values, ANALOG_INPUTS_MAX);
 800054e:	220d      	movs	r2, #13
 8000550:	4903      	ldr	r1, [pc, #12]	@ (8000560 <analog_inputs_start_conversion+0x28>)
 8000552:	f002 f869 	bl	8002628 <HAL_ADC_Start_DMA>
 8000556:	e7f6      	b.n	8000546 <analog_inputs_start_conversion+0xe>
 8000558:	20000234 	.word	0x20000234
 800055c:	20000214 	.word	0x20000214
 8000560:	20000218 	.word	0x20000218

08000564 <HAL_ADC_ConvCpltCallback>:
    conversion_is_happening = false;
 8000564:	4b01      	ldr	r3, [pc, #4]	@ (800056c <HAL_ADC_ConvCpltCallback+0x8>)
 8000566:	2200      	movs	r2, #0
 8000568:	701a      	strb	r2, [r3, #0]
}
 800056a:	4770      	bx	lr
 800056c:	20000214 	.word	0x20000214

08000570 <analog_inputs_init>:
{
 8000570:	b510      	push	{r4, lr}
    if (adc_handle == NULL)
 8000572:	b190      	cbz	r0, 800059a <analog_inputs_init+0x2a>
    hadc = adc_handle;
 8000574:	4a0b      	ldr	r2, [pc, #44]	@ (80005a4 <analog_inputs_init+0x34>)
 8000576:	6010      	str	r0, [r2, #0]
    conversion_is_happening = true;
 8000578:	2401      	movs	r4, #1
 800057a:	4a0b      	ldr	r2, [pc, #44]	@ (80005a8 <analog_inputs_init+0x38>)
 800057c:	7014      	strb	r4, [r2, #0]
    HAL_ADC_Start_DMA(hadc, (uint32_t*)&analog_data.raw_values, ANALOG_INPUTS_MAX);
 800057e:	220d      	movs	r2, #13
 8000580:	490a      	ldr	r1, [pc, #40]	@ (80005ac <analog_inputs_init+0x3c>)
 8000582:	f002 f851 	bl	8002628 <HAL_ADC_Start_DMA>
    osTimerId_t timer_id = osTimerNew(
 8000586:	2300      	movs	r3, #0
 8000588:	461a      	mov	r2, r3
 800058a:	4621      	mov	r1, r4
 800058c:	4808      	ldr	r0, [pc, #32]	@ (80005b0 <analog_inputs_init+0x40>)
 800058e:	f000 f8cf 	bl	8000730 <osTimerNew>
    osTimerStart(timer_id, 1);
 8000592:	4621      	mov	r1, r4
 8000594:	f000 f920 	bl	80007d8 <osTimerStart>
}
 8000598:	bd10      	pop	{r4, pc}
        log_error("Analog input init failed! adc handle is null.");
 800059a:	4806      	ldr	r0, [pc, #24]	@ (80005b4 <analog_inputs_init+0x44>)
 800059c:	f000 fa96 	bl	8000acc <log_error>
        return;
 80005a0:	e7fa      	b.n	8000598 <analog_inputs_init+0x28>
 80005a2:	bf00      	nop
 80005a4:	20000234 	.word	0x20000234
 80005a8:	20000214 	.word	0x20000214
 80005ac:	20000218 	.word	0x20000218
 80005b0:	08000539 	.word	0x08000539
 80005b4:	08009ae0 	.word	0x08009ae0

080005b8 <analog_inputs_get_data>:
#if ANALOG_INPUTS_ADC_BITS == 12
uint16_t analog_inputs_get_data(analog_input_channel_t input_index)
#elif ANALOG_INPUTS_ADC_BITS == 24
uint32_t analog_inputs_get_data(analog_input_channel_t input_index)
#endif
{
 80005b8:	b508      	push	{r3, lr}
    if (input_index > (ANALOG_INPUTS_MAX - 1))
 80005ba:	280c      	cmp	r0, #12
 80005bc:	d804      	bhi.n	80005c8 <analog_inputs_get_data+0x10>
    {
        log_error("Invalid index in analog input.");
        return 0;
    }
    return analog_data.raw_values[input_index];
 80005be:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <analog_inputs_get_data+0x1c>)
 80005c0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80005c4:	b280      	uxth	r0, r0

}
 80005c6:	bd08      	pop	{r3, pc}
        log_error("Invalid index in analog input.");
 80005c8:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <analog_inputs_get_data+0x20>)
 80005ca:	f000 fa7f 	bl	8000acc <log_error>
        return 0;
 80005ce:	2000      	movs	r0, #0
 80005d0:	e7f9      	b.n	80005c6 <analog_inputs_get_data+0xe>
 80005d2:	bf00      	nop
 80005d4:	20000218 	.word	0x20000218
 80005d8:	08009b10 	.word	0x08009b10

080005dc <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80005dc:	b508      	push	{r3, lr}
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80005de:	f006 fd44 	bl	800706a <pvTimerGetTimerID>

  if (callb != NULL) {
 80005e2:	b110      	cbz	r0, 80005ea <TimerCallback+0xe>
    callb->func (callb->arg);
 80005e4:	6802      	ldr	r2, [r0, #0]
 80005e6:	6840      	ldr	r0, [r0, #4]
 80005e8:	4790      	blx	r2
  }
}
 80005ea:	bd08      	pop	{r3, pc}

080005ec <SysTick_Handler>:
void SysTick_Handler (void) {
 80005ec:	b508      	push	{r3, lr}
  SysTick->CTRL;
 80005ee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80005f2:	691b      	ldr	r3, [r3, #16]
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80005f4:	f005 ffe2 	bl	80065bc <xTaskGetSchedulerState>
 80005f8:	2801      	cmp	r0, #1
 80005fa:	d100      	bne.n	80005fe <SysTick_Handler+0x12>
}
 80005fc:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 80005fe:	f001 f911 	bl	8001824 <xPortSysTickHandler>
}
 8000602:	e7fb      	b.n	80005fc <SysTick_Handler+0x10>

08000604 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000604:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 8000608:	b92b      	cbnz	r3, 8000616 <osKernelInitialize+0x12>
    if (KernelState == osKernelInactive) {
 800060a:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <osKernelInitialize+0x20>)
 800060c:	6818      	ldr	r0, [r3, #0]
 800060e:	b928      	cbnz	r0, 800061c <osKernelInitialize+0x18>
      KernelState = osKernelReady;
 8000610:	2201      	movs	r2, #1
 8000612:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8000614:	4770      	bx	lr
    stat = osErrorISR;
 8000616:	f06f 0005 	mvn.w	r0, #5
 800061a:	4770      	bx	lr
      stat = osError;
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	200008f0 	.word	0x200008f0

08000628 <osKernelStart>:
 8000628:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 800062c:	b973      	cbnz	r3, 800064c <osKernelStart+0x24>
    if (KernelState == osKernelReady) {
 800062e:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <osKernelStart+0x30>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d10d      	bne.n	8000652 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 8000636:	b510      	push	{r4, lr}
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	2400      	movs	r4, #0
 800063a:	4b08      	ldr	r3, [pc, #32]	@ (800065c <osKernelStart+0x34>)
 800063c:	77dc      	strb	r4, [r3, #31]
      KernelState = osKernelRunning;
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <osKernelStart+0x30>)
 8000640:	2202      	movs	r2, #2
 8000642:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8000644:	f005 fcd2 	bl	8005fec <vTaskStartScheduler>
      stat = osOK;
 8000648:	4620      	mov	r0, r4
}
 800064a:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800064c:	f06f 0005 	mvn.w	r0, #5
 8000650:	4770      	bx	lr
      stat = osError;
 8000652:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000656:	4770      	bx	lr
 8000658:	200008f0 	.word	0x200008f0
 800065c:	e000ed00 	.word	0xe000ed00

08000660 <osThreadNew>:
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8000660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000662:	b087      	sub	sp, #28
  hTask = NULL;
 8000664:	2400      	movs	r4, #0
 8000666:	9405      	str	r4, [sp, #20]
 8000668:	f3ef 8405 	mrs	r4, IPSR
  if (!IS_IRQ() && (func != NULL)) {
 800066c:	bb04      	cbnz	r4, 80006b0 <osThreadNew+0x50>
 800066e:	b1f8      	cbz	r0, 80006b0 <osThreadNew+0x50>
    if (attr != NULL) {
 8000670:	2a00      	cmp	r2, #0
 8000672:	d034      	beq.n	80006de <osThreadNew+0x7e>
      if (attr->name != NULL) {
 8000674:	6815      	ldr	r5, [r2, #0]
      if (attr->priority != osPriorityNone) {
 8000676:	6993      	ldr	r3, [r2, #24]
 8000678:	b12b      	cbz	r3, 8000686 <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 800067a:	461e      	mov	r6, r3
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800067c:	3b01      	subs	r3, #1
 800067e:	2b37      	cmp	r3, #55	@ 0x37
 8000680:	d902      	bls.n	8000688 <osThreadNew+0x28>
        return (NULL);
 8000682:	2000      	movs	r0, #0
 8000684:	e015      	b.n	80006b2 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;
 8000686:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8000688:	6853      	ldr	r3, [r2, #4]
 800068a:	f013 0f01 	tst.w	r3, #1
 800068e:	d13f      	bne.n	8000710 <osThreadNew+0xb0>
      if (attr->stack_size > 0U) {
 8000690:	6954      	ldr	r4, [r2, #20]
 8000692:	b184      	cbz	r4, 80006b6 <osThreadNew+0x56>
        stack = attr->stack_size / sizeof(StackType_t);
 8000694:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000698:	6893      	ldr	r3, [r2, #8]
 800069a:	b12b      	cbz	r3, 80006a8 <osThreadNew+0x48>
 800069c:	68d7      	ldr	r7, [r2, #12]
 800069e:	2f5b      	cmp	r7, #91	@ 0x5b
 80006a0:	d902      	bls.n	80006a8 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80006a2:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80006a4:	b107      	cbz	r7, 80006a8 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80006a6:	b984      	cbnz	r4, 80006ca <osThreadNew+0x6a>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80006a8:	b143      	cbz	r3, 80006bc <osThreadNew+0x5c>
    mem  = -1;
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295
      if (mem == 0) {
 80006ae:	b30b      	cbz	r3, 80006f4 <osThreadNew+0x94>
  return ((osThreadId_t)hTask);
 80006b0:	9805      	ldr	r0, [sp, #20]
}
 80006b2:	b007      	add	sp, #28
 80006b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80006b6:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80006ba:	e7ed      	b.n	8000698 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80006bc:	68d3      	ldr	r3, [r2, #12]
 80006be:	b9a3      	cbnz	r3, 80006ea <osThreadNew+0x8a>
 80006c0:	6913      	ldr	r3, [r2, #16]
 80006c2:	b1ab      	cbz	r3, 80006f0 <osThreadNew+0x90>
    mem  = -1;
 80006c4:	f04f 33ff 	mov.w	r3, #4294967295
 80006c8:	e7f1      	b.n	80006ae <osThreadNew+0x4e>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80006ca:	9302      	str	r3, [sp, #8]
 80006cc:	9701      	str	r7, [sp, #4]
 80006ce:	9600      	str	r6, [sp, #0]
 80006d0:	460b      	mov	r3, r1
 80006d2:	4662      	mov	r2, ip
 80006d4:	4629      	mov	r1, r5
 80006d6:	f005 fc1b 	bl	8005f10 <xTaskCreateStatic>
 80006da:	9005      	str	r0, [sp, #20]
 80006dc:	e7e8      	b.n	80006b0 <osThreadNew+0x50>
    name = NULL;
 80006de:	4615      	mov	r5, r2
      mem = 0;
 80006e0:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80006e2:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 80006e4:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80006e8:	e7e1      	b.n	80006ae <osThreadNew+0x4e>
    mem  = -1;
 80006ea:	f04f 33ff 	mov.w	r3, #4294967295
 80006ee:	e7de      	b.n	80006ae <osThreadNew+0x4e>
          mem = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	e7dc      	b.n	80006ae <osThreadNew+0x4e>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80006f4:	ab05      	add	r3, sp, #20
 80006f6:	9301      	str	r3, [sp, #4]
 80006f8:	9600      	str	r6, [sp, #0]
 80006fa:	460b      	mov	r3, r1
 80006fc:	fa1f f28c 	uxth.w	r2, ip
 8000700:	4629      	mov	r1, r5
 8000702:	f005 fc40 	bl	8005f86 <xTaskCreate>
 8000706:	2801      	cmp	r0, #1
 8000708:	d0d2      	beq.n	80006b0 <osThreadNew+0x50>
            hTask = NULL;
 800070a:	2300      	movs	r3, #0
 800070c:	9305      	str	r3, [sp, #20]
 800070e:	e7cf      	b.n	80006b0 <osThreadNew+0x50>
        return (NULL);
 8000710:	2000      	movs	r0, #0
 8000712:	e7ce      	b.n	80006b2 <osThreadNew+0x52>

08000714 <osDelay>:
osStatus_t osDelay (uint32_t ticks) {
 8000714:	b508      	push	{r3, lr}
 8000716:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 800071a:	b933      	cbnz	r3, 800072a <osDelay+0x16>
    if (ticks != 0U) {
 800071c:	b908      	cbnz	r0, 8000722 <osDelay+0xe>
    stat = osOK;
 800071e:	2000      	movs	r0, #0
}
 8000720:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8000722:	f005 fdc5 	bl	80062b0 <vTaskDelay>
    stat = osOK;
 8000726:	2000      	movs	r0, #0
 8000728:	e7fa      	b.n	8000720 <osDelay+0xc>
    stat = osErrorISR;
 800072a:	f06f 0005 	mvn.w	r0, #5
 800072e:	e7f7      	b.n	8000720 <osDelay+0xc>

08000730 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8000730:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000734:	b083      	sub	sp, #12
 8000736:	f3ef 8705 	mrs	r7, IPSR
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;

  if (!IS_IRQ() && (func != NULL)) {
 800073a:	2f00      	cmp	r7, #0
 800073c:	d143      	bne.n	80007c6 <osTimerNew+0x96>
 800073e:	4606      	mov	r6, r0
 8000740:	4689      	mov	r9, r1
 8000742:	4615      	mov	r5, r2
 8000744:	461c      	mov	r4, r3
 8000746:	2800      	cmp	r0, #0
 8000748:	d03f      	beq.n	80007ca <osTimerNew+0x9a>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800074a:	2008      	movs	r0, #8
 800074c:	f000 fc6e 	bl	800102c <pvPortMalloc>

    if (callb != NULL) {
 8000750:	4680      	mov	r8, r0
 8000752:	2800      	cmp	r0, #0
 8000754:	d03b      	beq.n	80007ce <osTimerNew+0x9e>
      callb->func = func;
 8000756:	6006      	str	r6, [r0, #0]
      callb->arg  = argument;
 8000758:	6045      	str	r5, [r0, #4]

      if (type == osTimerOnce) {
 800075a:	f1b9 0f00 	cmp.w	r9, #0
 800075e:	d000      	beq.n	8000762 <osTimerNew+0x32>
        reload = pdFALSE;
      } else {
        reload = pdTRUE;
 8000760:	2701      	movs	r7, #1
      }

      mem  = -1;
      name = NULL;

      if (attr != NULL) {
 8000762:	b304      	cbz	r4, 80007a6 <osTimerNew+0x76>
        if (attr->name != NULL) {
 8000764:	6820      	ldr	r0, [r4, #0]
          name = attr->name;
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8000766:	68a3      	ldr	r3, [r4, #8]
 8000768:	b113      	cbz	r3, 8000770 <osTimerNew+0x40>
 800076a:	68e2      	ldr	r2, [r4, #12]
 800076c:	2a2b      	cmp	r2, #43	@ 0x2b
 800076e:	d810      	bhi.n	8000792 <osTimerNew+0x62>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8000770:	b153      	cbz	r3, 8000788 <osTimerNew+0x58>
      mem  = -1;
 8000772:	f04f 33ff 	mov.w	r3, #4294967295
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
        #endif
      }
      else {
        if (mem == 0) {
 8000776:	b1db      	cbz	r3, 80007b0 <osTimerNew+0x80>
  hTimer = NULL;
 8000778:	2400      	movs	r4, #0
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
        vPortFree (callb);
 800077a:	4640      	mov	r0, r8
 800077c:	f000 fcd8 	bl	8001130 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
}
 8000780:	4620      	mov	r0, r4
 8000782:	b003      	add	sp, #12
 8000784:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8000788:	68e3      	ldr	r3, [r4, #12]
 800078a:	b17b      	cbz	r3, 80007ac <osTimerNew+0x7c>
      mem  = -1;
 800078c:	f04f 33ff 	mov.w	r3, #4294967295
 8000790:	e7f1      	b.n	8000776 <osTimerNew+0x46>
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8000792:	9301      	str	r3, [sp, #4]
 8000794:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <osTimerNew+0xa4>)
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	4643      	mov	r3, r8
 800079a:	463a      	mov	r2, r7
 800079c:	2101      	movs	r1, #1
 800079e:	f006 faaf 	bl	8006d00 <xTimerCreateStatic>
 80007a2:	4604      	mov	r4, r0
 80007a4:	e00c      	b.n	80007c0 <osTimerNew+0x90>
      name = NULL;
 80007a6:	4620      	mov	r0, r4
        mem = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	e7e4      	b.n	8000776 <osTimerNew+0x46>
            mem = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	e7e2      	b.n	8000776 <osTimerNew+0x46>
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80007b0:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <osTimerNew+0xa4>)
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	4643      	mov	r3, r8
 80007b6:	463a      	mov	r2, r7
 80007b8:	2101      	movs	r1, #1
 80007ba:	f006 fa85 	bl	8006cc8 <xTimerCreate>
 80007be:	4604      	mov	r4, r0
      if ((hTimer == NULL) && (callb != NULL)) {
 80007c0:	2c00      	cmp	r4, #0
 80007c2:	d1dd      	bne.n	8000780 <osTimerNew+0x50>
 80007c4:	e7d9      	b.n	800077a <osTimerNew+0x4a>
  hTimer = NULL;
 80007c6:	2400      	movs	r4, #0
 80007c8:	e7da      	b.n	8000780 <osTimerNew+0x50>
 80007ca:	2400      	movs	r4, #0
 80007cc:	e7d8      	b.n	8000780 <osTimerNew+0x50>
 80007ce:	4604      	mov	r4, r0
  return ((osTimerId_t)hTimer);
 80007d0:	e7d6      	b.n	8000780 <osTimerNew+0x50>
 80007d2:	bf00      	nop
 80007d4:	080005dd 	.word	0x080005dd

080007d8 <osTimerStart>:
 80007d8:	f3ef 8305 	mrs	r3, IPSR

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
  osStatus_t stat;

  if (IS_IRQ()) {
 80007dc:	b96b      	cbnz	r3, 80007fa <osTimerStart+0x22>
 80007de:	460a      	mov	r2, r1
    stat = osErrorISR;
  }
  else if (hTimer == NULL) {
 80007e0:	b170      	cbz	r0, 8000800 <osTimerStart+0x28>
osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80007e2:	b500      	push	{lr}
 80007e4:	b083      	sub	sp, #12
    stat = osErrorParameter;
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2104      	movs	r1, #4
 80007ea:	f006 fab3 	bl	8006d54 <xTimerGenericCommand>
 80007ee:	2801      	cmp	r0, #1
 80007f0:	d109      	bne.n	8000806 <osTimerStart+0x2e>
      stat = osOK;
 80007f2:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 80007f4:	b003      	add	sp, #12
 80007f6:	f85d fb04 	ldr.w	pc, [sp], #4
    stat = osErrorISR;
 80007fa:	f06f 0005 	mvn.w	r0, #5
 80007fe:	4770      	bx	lr
    stat = osErrorParameter;
 8000800:	f06f 0003 	mvn.w	r0, #3
}
 8000804:	4770      	bx	lr
      stat = osErrorResource;
 8000806:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800080a:	e7f3      	b.n	80007f4 <osTimerStart+0x1c>

0800080c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800080c:	b508      	push	{r3, lr}
 800080e:	f3ef 8305 	mrs	r3, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 8000812:	b9cb      	cbnz	r3, 8000848 <osEventFlagsNew+0x3c>
    mem = -1;

    if (attr != NULL) {
 8000814:	b1a0      	cbz	r0, 8000840 <osEventFlagsNew+0x34>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8000816:	6883      	ldr	r3, [r0, #8]
 8000818:	b113      	cbz	r3, 8000820 <osEventFlagsNew+0x14>
 800081a:	68c2      	ldr	r2, [r0, #12]
 800081c:	2a1f      	cmp	r2, #31
 800081e:	d80b      	bhi.n	8000838 <osEventFlagsNew+0x2c>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8000820:	b12b      	cbz	r3, 800082e <osEventFlagsNew+0x22>
    mem = -1;
 8000822:	f04f 33ff 	mov.w	r3, #4294967295
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8000826:	b98b      	cbnz	r3, 800084c <osEventFlagsNew+0x40>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8000828:	f000 f9b1 	bl	8000b8e <xEventGroupCreate>
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
}
 800082c:	bd08      	pop	{r3, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800082e:	68c3      	ldr	r3, [r0, #12]
 8000830:	b143      	cbz	r3, 8000844 <osEventFlagsNew+0x38>
    mem = -1;
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	e7f6      	b.n	8000826 <osEventFlagsNew+0x1a>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8000838:	4618      	mov	r0, r3
 800083a:	f000 f983 	bl	8000b44 <xEventGroupCreateStatic>
 800083e:	e7f5      	b.n	800082c <osEventFlagsNew+0x20>
      mem = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	e7f0      	b.n	8000826 <osEventFlagsNew+0x1a>
          mem = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	e7ee      	b.n	8000826 <osEventFlagsNew+0x1a>
  hEventGroup = NULL;
 8000848:	2000      	movs	r0, #0
 800084a:	e7ef      	b.n	800082c <osEventFlagsNew+0x20>
 800084c:	2000      	movs	r0, #0
  return ((osEventFlagsId_t)hEventGroup);
 800084e:	e7ed      	b.n	800082c <osEventFlagsNew+0x20>

08000850 <osEventFlagsSet>:
uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8000850:	b1f8      	cbz	r0, 8000892 <osEventFlagsSet+0x42>
uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8000852:	b510      	push	{r4, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	460c      	mov	r4, r1
  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8000858:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 800085c:	d21c      	bcs.n	8000898 <osEventFlagsSet+0x48>
 800085e:	f3ef 8205 	mrs	r2, IPSR
    rflags = (uint32_t)osErrorParameter;
  }
  else if (IS_IRQ()) {
 8000862:	b19a      	cbz	r2, 800088c <osEventFlagsSet+0x3c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8000864:	2200      	movs	r2, #0
 8000866:	9201      	str	r2, [sp, #4]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8000868:	aa01      	add	r2, sp, #4
 800086a:	f000 f9e9 	bl	8000c40 <xEventGroupSetBitsFromISR>
 800086e:	b1b8      	cbz	r0, 80008a0 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
    } else {
      rflags = flags;
      portYIELD_FROM_ISR (yield);
 8000870:	9b01      	ldr	r3, [sp, #4]
 8000872:	b1c3      	cbz	r3, 80008a6 <osEventFlagsSet+0x56>
 8000874:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800087c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8000880:	f3bf 8f4f 	dsb	sy
 8000884:	f3bf 8f6f 	isb	sy
      rflags = flags;
 8000888:	4620      	mov	r0, r4
 800088a:	e007      	b.n	800089c <osEventFlagsSet+0x4c>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800088c:	f000 f98d 	bl	8000baa <xEventGroupSetBits>
 8000890:	e004      	b.n	800089c <osEventFlagsSet+0x4c>
    rflags = (uint32_t)osErrorParameter;
 8000892:	f06f 0003 	mvn.w	r0, #3
  }

  return (rflags);
}
 8000896:	4770      	bx	lr
    rflags = (uint32_t)osErrorParameter;
 8000898:	f06f 0003 	mvn.w	r0, #3
}
 800089c:	b002      	add	sp, #8
 800089e:	bd10      	pop	{r4, pc}
      rflags = (uint32_t)osErrorResource;
 80008a0:	f06f 0002 	mvn.w	r0, #2
 80008a4:	e7fa      	b.n	800089c <osEventFlagsSet+0x4c>
      rflags = flags;
 80008a6:	4620      	mov	r0, r4
  return (rflags);
 80008a8:	e7f8      	b.n	800089c <osEventFlagsSet+0x4c>

080008aa <osMessageQueuePut>:
  }

  return ((osMessageQueueId_t)hQueue);
}

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80008aa:	b510      	push	{r4, lr}
 80008ac:	b082      	sub	sp, #8
 80008ae:	461c      	mov	r4, r3
 80008b0:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80008b4:	b1c3      	cbz	r3, 80008e8 <osMessageQueuePut+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80008b6:	b318      	cbz	r0, 8000900 <osMessageQueuePut+0x56>
 80008b8:	b329      	cbz	r1, 8000906 <osMessageQueuePut+0x5c>
 80008ba:	bb3c      	cbnz	r4, 800090c <osMessageQueuePut+0x62>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80008bc:	2300      	movs	r3, #0
 80008be:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80008c0:	aa01      	add	r2, sp, #4
 80008c2:	f001 fa94 	bl	8001dee <xQueueGenericSendFromISR>
 80008c6:	2801      	cmp	r0, #1
 80008c8:	d123      	bne.n	8000912 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80008ca:	9801      	ldr	r0, [sp, #4]
 80008cc:	b150      	cbz	r0, 80008e4 <osMessageQueuePut+0x3a>
 80008ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80008d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008d6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80008da:	f3bf 8f4f 	dsb	sy
 80008de:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80008e2:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80008e4:	b002      	add	sp, #8
 80008e6:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80008e8:	b1b0      	cbz	r0, 8000918 <osMessageQueuePut+0x6e>
 80008ea:	b1c1      	cbz	r1, 800091e <osMessageQueuePut+0x74>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80008ec:	2300      	movs	r3, #0
 80008ee:	4622      	mov	r2, r4
 80008f0:	f001 f9b9 	bl	8001c66 <xQueueGenericSend>
 80008f4:	2801      	cmp	r0, #1
 80008f6:	d015      	beq.n	8000924 <osMessageQueuePut+0x7a>
        if (timeout != 0U) {
 80008f8:	b1b4      	cbz	r4, 8000928 <osMessageQueuePut+0x7e>
          stat = osErrorTimeout;
 80008fa:	f06f 0001 	mvn.w	r0, #1
 80008fe:	e7f1      	b.n	80008e4 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8000900:	f06f 0003 	mvn.w	r0, #3
 8000904:	e7ee      	b.n	80008e4 <osMessageQueuePut+0x3a>
 8000906:	f06f 0003 	mvn.w	r0, #3
 800090a:	e7eb      	b.n	80008e4 <osMessageQueuePut+0x3a>
 800090c:	f06f 0003 	mvn.w	r0, #3
 8000910:	e7e8      	b.n	80008e4 <osMessageQueuePut+0x3a>
        stat = osErrorResource;
 8000912:	f06f 0002 	mvn.w	r0, #2
 8000916:	e7e5      	b.n	80008e4 <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8000918:	f06f 0003 	mvn.w	r0, #3
 800091c:	e7e2      	b.n	80008e4 <osMessageQueuePut+0x3a>
 800091e:	f06f 0003 	mvn.w	r0, #3
 8000922:	e7df      	b.n	80008e4 <osMessageQueuePut+0x3a>
  stat = osOK;
 8000924:	2000      	movs	r0, #0
 8000926:	e7dd      	b.n	80008e4 <osMessageQueuePut+0x3a>
          stat = osErrorResource;
 8000928:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800092c:	e7da      	b.n	80008e4 <osMessageQueuePut+0x3a>
	...

08000930 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8000930:	4b03      	ldr	r3, [pc, #12]	@ (8000940 <vApplicationGetIdleTaskMemory+0x10>)
 8000932:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8000934:	4b03      	ldr	r3, [pc, #12]	@ (8000944 <vApplicationGetIdleTaskMemory+0x14>)
 8000936:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000938:	2380      	movs	r3, #128	@ 0x80
 800093a:	6013      	str	r3, [r2, #0]
}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	20000894 	.word	0x20000894
 8000944:	20000694 	.word	0x20000694

08000948 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8000948:	4b03      	ldr	r3, [pc, #12]	@ (8000958 <vApplicationGetTimerTaskMemory+0x10>)
 800094a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800094c:	4b03      	ldr	r3, [pc, #12]	@ (800095c <vApplicationGetTimerTaskMemory+0x14>)
 800094e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8000950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000954:	6013      	str	r3, [r2, #0]
}
 8000956:	4770      	bx	lr
 8000958:	20000638 	.word	0x20000638
 800095c:	20000238 	.word	0x20000238

08000960 <controller_init_with_defaults>:

configuration_t configuration = {0};
engine_t engine = {0};

void controller_init_with_defaults()
{   
 8000960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000962:	b089      	sub	sp, #36	@ 0x24
    /* Initialize engine flags */
    static const osEventFlagsAttr_t engine_flags_attributes =
    {
        .name = "engine_flags"
    };
    engine.flags = osEventFlagsNew(&engine_flags_attributes);
 8000964:	482a      	ldr	r0, [pc, #168]	@ (8000a10 <controller_init_with_defaults+0xb0>)
 8000966:	f7ff ff51 	bl	800080c <osEventFlagsNew>
 800096a:	4e2a      	ldr	r6, [pc, #168]	@ (8000a14 <controller_init_with_defaults+0xb4>)
 800096c:	64b0      	str	r0, [r6, #72]	@ 0x48

    /* Initialize engine stats to 0 */
    engine.total_revolutions = 0;
 800096e:	2500      	movs	r5, #0
 8000970:	6035      	str	r5, [r6, #0]
    engine.crankshaft_angle = 0;
 8000972:	2700      	movs	r7, #0
 8000974:	6077      	str	r7, [r6, #4]
    engine.camshaft_angle = 0;
 8000976:	60b7      	str	r7, [r6, #8]
    engine.rpm = 0;
 8000978:	60f7      	str	r7, [r6, #12]
    engine.cylinder_count = 4;
 800097a:	2204      	movs	r2, #4
 800097c:	7432      	strb	r2, [r6, #16]
    engine.spinning_state = SS_STOPPED;
 800097e:	7475      	strb	r5, [r6, #17]
    engine.trigger.initialized = false;
 8000980:	f806 5f1c 	strb.w	r5, [r6, #28]!

    /* Start controller timing */
    controller_timing_start(&htim2);
 8000984:	4824      	ldr	r0, [pc, #144]	@ (8000a18 <controller_init_with_defaults+0xb8>)
 8000986:	f006 fb97 	bl	80070b8 <controller_timing_start>

    /* Init analog inputs*/
    analog_inputs_init(&hadc1);
 800098a:	4824      	ldr	r0, [pc, #144]	@ (8000a1c <controller_init_with_defaults+0xbc>)
 800098c:	f7ff fdf0 	bl	8000570 <analog_inputs_init>

    
    configuration.engine_displacment = 2.4f;
 8000990:	4c23      	ldr	r4, [pc, #140]	@ (8000a20 <controller_init_with_defaults+0xc0>)
 8000992:	4b24      	ldr	r3, [pc, #144]	@ (8000a24 <controller_init_with_defaults+0xc4>)
 8000994:	6023      	str	r3, [r4, #0]
    configuration.firing_order = FO_1342;
 8000996:	7125      	strb	r5, [r4, #4]
    configuration.fuel_type = FUEL_TYPE_GAS;
 8000998:	7165      	strb	r5, [r4, #5]
    
    
    configuration.cranking_rpm_threshold = 400;
 800099a:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <controller_init_with_defaults+0xc8>)
 800099c:	60e3      	str	r3, [r4, #12]
    configuration.cranking_advance = 10.0f;
 800099e:	4b23      	ldr	r3, [pc, #140]	@ (8000a2c <controller_init_with_defaults+0xcc>)
 80009a0:	6123      	str	r3, [r4, #16]
    configuration.cranking_throttle = 10;
 80009a2:	6163      	str	r3, [r4, #20]
    
    configuration.ignition_mode = IM_WASTED_SPARK;
 80009a4:	2303      	movs	r3, #3
 80009a6:	7623      	strb	r3, [r4, #24]
    configuration.ignition_dwell = 3.0f;
 80009a8:	4b21      	ldr	r3, [pc, #132]	@ (8000a30 <controller_init_with_defaults+0xd0>)
 80009aa:	61e3      	str	r3, [r4, #28]
    configuration.ignition_is_multi_spark = false;
 80009ac:	f884 5020 	strb.w	r5, [r4, #32]
    configuration.ignition_multi_spark_number_of_sparks = 0;
 80009b0:	f884 5021 	strb.w	r5, [r4, #33]	@ 0x21
    configuration.ignition_multi_spark_rpm_threshold = 0;
 80009b4:	6267      	str	r7, [r4, #36]	@ 0x24
    configuration.ignition_multi_spark_rest_time = 0;
 80009b6:	62a7      	str	r7, [r4, #40]	@ 0x28
    
    
    /* Initialize trigger */
    configuration.trigger.filtering = TRIGGER_FILTERING_NONE;
 80009b8:	71a5      	strb	r5, [r4, #6]
    configuration.trigger.full_teeth = 60;
 80009ba:	233c      	movs	r3, #60	@ 0x3c
 80009bc:	71e3      	strb	r3, [r4, #7]
    configuration.trigger.missing_teeth = 2;
 80009be:	2302      	movs	r3, #2
 80009c0:	7223      	strb	r3, [r4, #8]
    trigger_init(&engine.trigger, &configuration.trigger);
 80009c2:	1da1      	adds	r1, r4, #6
 80009c4:	4630      	mov	r0, r6
 80009c6:	f006 fc7d 	bl	80072c4 <trigger_init>
        .wide_open_throttle_adc_value = 4095,
        .is_inverted = false
    };
    
    /* CLT */
    configuration.clt_sensor_type = SENSOR_CLT_TYPE_TEST;
 80009ca:	f884 5940 	strb.w	r5, [r4, #2368]	@ 0x940
    static thermistor_t sensor_clt = {0};
    sensor_clt_init(&sensor_clt, configuration.clt_sensor_type);
 80009ce:	4629      	mov	r1, r5
 80009d0:	4818      	ldr	r0, [pc, #96]	@ (8000a34 <controller_init_with_defaults+0xd4>)
 80009d2:	f001 fc5b 	bl	800228c <sensor_clt_init>

    /* IAT */
    configuration.iat_sensor_type = SENSOR_IAT_TYPE_TEST;
 80009d6:	f884 5941 	strb.w	r5, [r4, #2369]	@ 0x941
    static thermistor_t sensor_iat = {0};
    sensor_iat_init(&sensor_iat, configuration.iat_sensor_type);
 80009da:	4629      	mov	r1, r5
 80009dc:	4816      	ldr	r0, [pc, #88]	@ (8000a38 <controller_init_with_defaults+0xd8>)
 80009de:	f001 fbd9 	bl	8002194 <sensor_iat_init>

    /* MAP */
    configuration.map_sensor_type = SENSOR_MAP_TYPE_TEST;
 80009e2:	f884 5942 	strb.w	r5, [r4, #2370]	@ 0x942
    static sensor_map_t sensor_map = {0};
    sensor_map_init(&sensor_map, configuration.map_sensor_type);
 80009e6:	4629      	mov	r1, r5
 80009e8:	4814      	ldr	r0, [pc, #80]	@ (8000a3c <controller_init_with_defaults+0xdc>)
 80009ea:	f001 fbad 	bl	8002148 <sensor_map_init>

    /* OPS */
    static sensor_ops_t sensor_ops = {0};
    sensor_ops_init(&sensor_ops);
 80009ee:	4814      	ldr	r0, [pc, #80]	@ (8000a40 <controller_init_with_defaults+0xe0>)
 80009f0:	f001 fccc 	bl	800238c <sensor_ops_init>
    //static fan_control_t fan1 = {.on_flag = ENGINE_FLAG_FAN_ON, .pin = {FAN1_GPIO_Port, FAN1_Pin}, .temp_off = 80.0f, .temp_on = 85.0f};
    //fan_control_update(&fan1);


    /* Initialize ignition */
    ignition_output_conf_t ignition_output_conf =
 80009f4:	466c      	mov	r4, sp
 80009f6:	4d13      	ldr	r5, [pc, #76]	@ (8000a44 <controller_init_with_defaults+0xe4>)
 80009f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .output[0] = {.gpio = IGNITION_OUTPUT1_GPIO_Port, .pin = IGNITION_OUTPUT1_Pin},
        .output[1] = {.gpio = IGNITION_OUTPUT2_GPIO_Port, .pin = IGNITION_OUTPUT2_Pin},
        .output[2] = {.gpio = IGNITION_OUTPUT3_GPIO_Port, .pin = IGNITION_OUTPUT3_Pin},
        .output[3] = {.gpio = IGNITION_OUTPUT4_GPIO_Port, .pin = IGNITION_OUTPUT4_Pin}
    };
    ignition_init(&ignition_output_conf);
 8000a04:	4668      	mov	r0, sp
 8000a06:	f000 fc2d 	bl	8001264 <ignition_init>

}
 8000a0a:	b009      	add	sp, #36	@ 0x24
 8000a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	08009ee0 	.word	0x08009ee0
 8000a14:	20000938 	.word	0x20000938
 8000a18:	20005a24 	.word	0x20005a24
 8000a1c:	200001cc 	.word	0x200001cc
 8000a20:	20000994 	.word	0x20000994
 8000a24:	4019999a 	.word	0x4019999a
 8000a28:	43c80000 	.word	0x43c80000
 8000a2c:	41200000 	.word	0x41200000
 8000a30:	40400000 	.word	0x40400000
 8000a34:	20000920 	.word	0x20000920
 8000a38:	20000908 	.word	0x20000908
 8000a3c:	20000900 	.word	0x20000900
 8000a40:	200008f8 	.word	0x200008f8
 8000a44:	08009a78 	.word	0x08009a78

08000a48 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000a48:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <MX_CRC_Init+0x18>)
 8000a4c:	4b05      	ldr	r3, [pc, #20]	@ (8000a64 <MX_CRC_Init+0x1c>)
 8000a4e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a50:	f002 f81a 	bl	8002a88 <HAL_CRC_Init>
 8000a54:	b900      	cbnz	r0, 8000a58 <MX_CRC_Init+0x10>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a56:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a58:	f000 fd9c 	bl	8001594 <Error_Handler>
}
 8000a5c:	e7fb      	b.n	8000a56 <MX_CRC_Init+0xe>
 8000a5e:	bf00      	nop
 8000a60:	20001330 	.word	0x20001330
 8000a64:	40023000 	.word	0x40023000

08000a68 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8000a68:	6802      	ldr	r2, [r0, #0]
 8000a6a:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <HAL_CRC_MspInit+0x28>)
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d000      	beq.n	8000a72 <HAL_CRC_MspInit+0xa>
 8000a70:	4770      	bx	lr
{
 8000a72:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000a74:	2300      	movs	r3, #0
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_CRC_MspInit+0x2c>)
 8000a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a7c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000a80:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a88:	9301      	str	r3, [sp, #4]
 8000a8a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000a8c:	b002      	add	sp, #8
 8000a8e:	4770      	bx	lr
 8000a90:	40023000 	.word	0x40023000
 8000a94:	40023800 	.word	0x40023800

08000a98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a98:	b500      	push	{lr}
 8000a9a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	9201      	str	r2, [sp, #4]
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <MX_DMA_Init+0x30>)
 8000aa2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000aa4:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 8000aa8:	6319      	str	r1, [r3, #48]	@ 0x30
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ab0:	9301      	str	r3, [sp, #4]
 8000ab2:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	2038      	movs	r0, #56	@ 0x38
 8000ab8:	f001 ffd2 	bl	8002a60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000abc:	2038      	movs	r0, #56	@ 0x38
 8000abe:	f001 ffdf 	bl	8002a80 <HAL_NVIC_EnableIRQ>

}
 8000ac2:	b003      	add	sp, #12
 8000ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ac8:	40023800 	.word	0x40023800

08000acc <log_error>:
#include "error_handling.h"


void log_error(const char* message)
{
    if (message == NULL) return;
 8000acc:	b1c0      	cbz	r0, 8000b00 <log_error+0x34>
{
 8000ace:	b570      	push	{r4, r5, r6, lr}
 8000ad0:	b09a      	sub	sp, #104	@ 0x68
 8000ad2:	4606      	mov	r6, r0

    uint8_t buffer[ERROR_HANDLING_BUFFER_SIZE] = {0};
 8000ad4:	ac01      	add	r4, sp, #4
 8000ad6:	2564      	movs	r5, #100	@ 0x64
 8000ad8:	462a      	mov	r2, r5
 8000ada:	2100      	movs	r1, #0
 8000adc:	4620      	mov	r0, r4
 8000ade:	f008 f88f 	bl	8008c00 <memset>

    snprintf((char*)buffer, ERROR_HANDLING_BUFFER_SIZE, "Error: %s\n", message);
 8000ae2:	4633      	mov	r3, r6
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <log_error+0x38>)
 8000ae6:	4629      	mov	r1, r5
 8000ae8:	4620      	mov	r0, r4
 8000aea:	f008 f853 	bl	8008b94 <sniprintf>

    CDC_Transmit_FS(buffer, strlen((char*)buffer));
 8000aee:	4620      	mov	r0, r4
 8000af0:	f7ff fb56 	bl	80001a0 <strlen>
 8000af4:	b281      	uxth	r1, r0
 8000af6:	4620      	mov	r0, r4
 8000af8:	f007 f838 	bl	8007b6c <CDC_Transmit_FS>
}
 8000afc:	b01a      	add	sp, #104	@ 0x68
 8000afe:	bd70      	pop	{r4, r5, r6, pc}
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	08009b40 	.word	0x08009b40

08000b08 <log_warning>:

void log_warning(const char* message)
{
    if (message == NULL) return;
 8000b08:	b1c0      	cbz	r0, 8000b3c <log_warning+0x34>
{
 8000b0a:	b570      	push	{r4, r5, r6, lr}
 8000b0c:	b09a      	sub	sp, #104	@ 0x68
 8000b0e:	4606      	mov	r6, r0

    uint8_t buffer[ERROR_HANDLING_BUFFER_SIZE] = {0};
 8000b10:	ac01      	add	r4, sp, #4
 8000b12:	2564      	movs	r5, #100	@ 0x64
 8000b14:	462a      	mov	r2, r5
 8000b16:	2100      	movs	r1, #0
 8000b18:	4620      	mov	r0, r4
 8000b1a:	f008 f871 	bl	8008c00 <memset>

    snprintf((char*)buffer, ERROR_HANDLING_BUFFER_SIZE, "Warning: %s\n", message);
 8000b1e:	4633      	mov	r3, r6
 8000b20:	4a07      	ldr	r2, [pc, #28]	@ (8000b40 <log_warning+0x38>)
 8000b22:	4629      	mov	r1, r5
 8000b24:	4620      	mov	r0, r4
 8000b26:	f008 f835 	bl	8008b94 <sniprintf>

    CDC_Transmit_FS(buffer, strlen((char*)buffer));
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	f7ff fb38 	bl	80001a0 <strlen>
 8000b30:	b281      	uxth	r1, r0
 8000b32:	4620      	mov	r0, r4
 8000b34:	f007 f81a 	bl	8007b6c <CDC_Transmit_FS>
 8000b38:	b01a      	add	sp, #104	@ 0x68
 8000b3a:	bd70      	pop	{r4, r5, r6, pc}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	08009b4c 	.word	0x08009b4c

08000b44 <xEventGroupCreateStatic>:
	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8000b44:	b180      	cbz	r0, 8000b68 <xEventGroupCreateStatic+0x24>
	{
 8000b46:	b510      	push	{r4, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	4604      	mov	r4, r0
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8000b4c:	2320      	movs	r3, #32
 8000b4e:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8000b50:	9b01      	ldr	r3, [sp, #4]
 8000b52:	2b20      	cmp	r3, #32
 8000b54:	d011      	beq.n	8000b7a <xEventGroupCreateStatic+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b5a:	f383 8811 	msr	BASEPRI, r3
 8000b5e:	f3bf 8f6f 	isb	sy
 8000b62:	f3bf 8f4f 	dsb	sy
 8000b66:	e7fe      	b.n	8000b66 <xEventGroupCreateStatic+0x22>
 8000b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b6c:	f383 8811 	msr	BASEPRI, r3
 8000b70:	f3bf 8f6f 	isb	sy
 8000b74:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventGroupBuffer );
 8000b78:	e7fe      	b.n	8000b78 <xEventGroupCreateStatic+0x34>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8000b80:	f000 fcae 	bl	80014e0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8000b84:	2301      	movs	r3, #1
 8000b86:	7723      	strb	r3, [r4, #28]
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
	}
 8000b88:	4620      	mov	r0, r4
 8000b8a:	b002      	add	sp, #8
 8000b8c:	bd10      	pop	{r4, pc}

08000b8e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8000b8e:	b538      	push	{r3, r4, r5, lr}
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8000b90:	2020      	movs	r0, #32
 8000b92:	f000 fa4b 	bl	800102c <pvPortMalloc>

		if( pxEventBits != NULL )
 8000b96:	4604      	mov	r4, r0
 8000b98:	b128      	cbz	r0, 8000ba6 <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 8000b9a:	2500      	movs	r5, #0
 8000b9c:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8000ba0:	f000 fc9e 	bl	80014e0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8000ba4:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
	}
 8000ba6:	4620      	mov	r0, r4
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}

08000baa <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8000baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
EventGroup_t *pxEventBits = xEventGroup;
BaseType_t xMatchFound = pdFALSE;

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8000bac:	b168      	cbz	r0, 8000bca <xEventGroupSetBits+0x20>
 8000bae:	460d      	mov	r5, r1
 8000bb0:	4604      	mov	r4, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8000bb2:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8000bb6:	d311      	bcc.n	8000bdc <xEventGroupSetBits+0x32>
 8000bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bbc:	f383 8811 	msr	BASEPRI, r3
 8000bc0:	f3bf 8f6f 	isb	sy
 8000bc4:	f3bf 8f4f 	dsb	sy
 8000bc8:	e7fe      	b.n	8000bc8 <xEventGroupSetBits+0x1e>
 8000bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bce:	f383 8811 	msr	BASEPRI, r3
 8000bd2:	f3bf 8f6f 	isb	sy
 8000bd6:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 8000bda:	e7fe      	b.n	8000bda <xEventGroupSetBits+0x30>

	pxList = &( pxEventBits->xTasksWaitingForBits );
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bdc:	f100 060c 	add.w	r6, r0, #12
	vTaskSuspendAll();
 8000be0:	f005 fa50 	bl	8006084 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8000be4:	6920      	ldr	r0, [r4, #16]

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8000be6:	6823      	ldr	r3, [r4, #0]
 8000be8:	432b      	orrs	r3, r5
 8000bea:	6023      	str	r3, [r4, #0]
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8000bec:	2700      	movs	r7, #0

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8000bee:	e00a      	b.n	8000c06 <xEventGroupSetBits+0x5c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8000bf0:	6821      	ldr	r1, [r4, #0]
 8000bf2:	ea32 0101 	bics.w	r1, r2, r1
 8000bf6:	d105      	bne.n	8000c04 <xEventGroupSetBits+0x5a>
 8000bf8:	e011      	b.n	8000c1e <xEventGroupSetBits+0x74>
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8000bfa:	6821      	ldr	r1, [r4, #0]
 8000bfc:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 8000c00:	f005 fc42 	bl	8006488 <vTaskRemoveFromUnorderedEventList>
{
 8000c04:	4628      	mov	r0, r5
		while( pxListItem != pxListEnd )
 8000c06:	42b0      	cmp	r0, r6
 8000c08:	d00e      	beq.n	8000c28 <xEventGroupSetBits+0x7e>
			pxNext = listGET_NEXT( pxListItem );
 8000c0a:	6845      	ldr	r5, [r0, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8000c0c:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8000c0e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8000c12:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8000c16:	d1eb      	bne.n	8000bf0 <xEventGroupSetBits+0x46>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8000c18:	6821      	ldr	r1, [r4, #0]
 8000c1a:	4211      	tst	r1, r2
 8000c1c:	d0f2      	beq.n	8000c04 <xEventGroupSetBits+0x5a>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8000c1e:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000c22:	d0ea      	beq.n	8000bfa <xEventGroupSetBits+0x50>
					uxBitsToClear |= uxBitsWaitedFor;
 8000c24:	4317      	orrs	r7, r2
 8000c26:	e7e8      	b.n	8000bfa <xEventGroupSetBits+0x50>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8000c28:	6823      	ldr	r3, [r4, #0]
 8000c2a:	ea23 0307 	bic.w	r3, r3, r7
 8000c2e:	6023      	str	r3, [r4, #0]
	}
	( void ) xTaskResumeAll();
 8000c30:	f005 fac2 	bl	80061b8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
}
 8000c34:	6820      	ldr	r0, [r4, #0]
 8000c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000c38 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8000c38:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8000c3a:	f7ff ffb6 	bl	8000baa <xEventGroupSetBits>
}
 8000c3e:	bd08      	pop	{r3, pc}

08000c40 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8000c40:	b508      	push	{r3, lr}
 8000c42:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8000c44:	460a      	mov	r2, r1
 8000c46:	4601      	mov	r1, r0
 8000c48:	4801      	ldr	r0, [pc, #4]	@ (8000c50 <xEventGroupSetBitsFromISR+0x10>)
 8000c4a:	f006 fa21 	bl	8007090 <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 8000c4e:	bd08      	pop	{r3, pc}
 8000c50:	08000c39 	.word	0x08000c39

08000c54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c54:	b508      	push	{r3, lr}
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000c56:	f006 fca3 	bl	80075a0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */

  osDelay(100);
 8000c5a:	2064      	movs	r0, #100	@ 0x64
 8000c5c:	f7ff fd5a 	bl	8000714 <osDelay>
  
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 8000c60:	2001      	movs	r0, #1
 8000c62:	f7ff fd57 	bl	8000714 <osDelay>
  for(;;)
 8000c66:	e7fb      	b.n	8000c60 <StartDefaultTask+0xc>

08000c68 <start_fuel_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_fuel_task */
void start_fuel_task(void *argument)
{
 8000c68:	b508      	push	{r3, lr}


  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f7ff fd52 	bl	8000714 <osDelay>
  for(;;)
 8000c70:	e7fb      	b.n	8000c6a <start_fuel_task+0x2>
	...

08000c74 <trigger_simulator_task>:
{
 8000c74:	b508      	push	{r3, lr}
  osDelay(100);
 8000c76:	2064      	movs	r0, #100	@ 0x64
 8000c78:	f7ff fd4c 	bl	8000714 <osDelay>
  trigger_simulator_init(60, 2, trigger_tooth_handle);
 8000c7c:	4a10      	ldr	r2, [pc, #64]	@ (8000cc0 <trigger_simulator_task+0x4c>)
 8000c7e:	2102      	movs	r1, #2
 8000c80:	203c      	movs	r0, #60	@ 0x3c
 8000c82:	f006 fc2f 	bl	80074e4 <trigger_simulator_init>
    simulated_rpm = (rpm_t)mapf((float)analog_inputs_get_data(ANALOG_INPUT_ETB2_SENSE2), 0.0f, 4095.0f, 10.0f, 1000.0f);
 8000c86:	2003      	movs	r0, #3
 8000c88:	f7ff fc96 	bl	80005b8 <analog_inputs_get_data>
 8000c8c:	ee07 0a90 	vmov	s15, r0
 8000c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
    if (in_max == in_min)
    {
        return 0.0f; // Avoid division by zero
    }
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000c94:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000cc4 <trigger_simulator_task+0x50>
 8000c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c9c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cc8 <trigger_simulator_task+0x54>
 8000ca0:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8000ca4:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8000ca8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8000cac:	4b07      	ldr	r3, [pc, #28]	@ (8000ccc <trigger_simulator_task+0x58>)
 8000cae:	ed83 0a00 	vstr	s0, [r3]
    trigger_simulator_update(simulated_rpm);
 8000cb2:	f006 fc25 	bl	8007500 <trigger_simulator_update>
    osDelay(1);
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f7ff fd2c 	bl	8000714 <osDelay>
  for(;;)
 8000cbc:	e7e3      	b.n	8000c86 <trigger_simulator_task+0x12>
 8000cbe:	bf00      	nop
 8000cc0:	08007341 	.word	0x08007341
 8000cc4:	44778000 	.word	0x44778000
 8000cc8:	457ff000 	.word	0x457ff000
 8000ccc:	20000000 	.word	0x20000000

08000cd0 <controller_init_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controller_init_task */
void controller_init_task(void *argument)
{
 8000cd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN controller_init_task */

  controller_init_with_defaults();
 8000cd2:	f7ff fe45 	bl	8000960 <controller_init_with_defaults>


  for (size_t i = 0; i < (sizeof(test_table.x_bins) / sizeof(test_table.x_bins[0])); i++)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	e00e      	b.n	8000cf8 <controller_init_task+0x28>
  {
    test_table.x_bins[i] = i * 100;  // Example values
 8000cda:	2364      	movs	r3, #100	@ 0x64
 8000cdc:	fb02 f303 	mul.w	r3, r2, r3
 8000ce0:	f502 7080 	add.w	r0, r2, #256	@ 0x100
 8000ce4:	492d      	ldr	r1, [pc, #180]	@ (8000d9c <controller_init_task+0xcc>)
 8000ce6:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cf2:	edc1 7a00 	vstr	s15, [r1]
  for (size_t i = 0; i < (sizeof(test_table.x_bins) / sizeof(test_table.x_bins[0])); i++)
 8000cf6:	3201      	adds	r2, #1
 8000cf8:	2a0f      	cmp	r2, #15
 8000cfa:	d9ee      	bls.n	8000cda <controller_init_task+0xa>
  }
  for (size_t i = 0; i < (sizeof(test_table.y_bins) / sizeof(test_table.y_bins[0])); i++)
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	e00e      	b.n	8000d1e <controller_init_task+0x4e>
  {
    test_table.y_bins[i] = i * 10;  // Example values
 8000d00:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000d04:	0052      	lsls	r2, r2, #1
 8000d06:	f503 7088 	add.w	r0, r3, #272	@ 0x110
 8000d0a:	4924      	ldr	r1, [pc, #144]	@ (8000d9c <controller_init_task+0xcc>)
 8000d0c:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8000d10:	ee07 2a90 	vmov	s15, r2
 8000d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d18:	edc1 7a00 	vstr	s15, [r1]
  for (size_t i = 0; i < (sizeof(test_table.y_bins) / sizeof(test_table.y_bins[0])); i++)
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	2b0f      	cmp	r3, #15
 8000d20:	d9ee      	bls.n	8000d00 <controller_init_task+0x30>
  }
  for (size_t i = 0; i < (sizeof(test_table.data) / sizeof(test_table.data[0])); i++)
 8000d22:	2000      	movs	r0, #0
 8000d24:	e011      	b.n	8000d4a <controller_init_task+0x7a>
  {
    for (size_t j = 0; j < (sizeof(test_table.data[0]) / sizeof(test_table.data[0][0])); j++)
    {
      test_table.data[i][j] = (i + 1) * (j + 1);  // Example values
 8000d26:	1c5a      	adds	r2, r3, #1
 8000d28:	fb00 2102 	mla	r1, r0, r2, r2
 8000d2c:	ee07 1a90 	vmov	s15, r1
 8000d30:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000d34:	4919      	ldr	r1, [pc, #100]	@ (8000d9c <controller_init_task+0xcc>)
 8000d36:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8000d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d3e:	edc3 7a00 	vstr	s15, [r3]
    for (size_t j = 0; j < (sizeof(test_table.data[0]) / sizeof(test_table.data[0][0])); j++)
 8000d42:	4613      	mov	r3, r2
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d9ee      	bls.n	8000d26 <controller_init_task+0x56>
  for (size_t i = 0; i < (sizeof(test_table.data) / sizeof(test_table.data[0])); i++)
 8000d48:	3001      	adds	r0, #1
 8000d4a:	280f      	cmp	r0, #15
 8000d4c:	d80c      	bhi.n	8000d68 <controller_init_task+0x98>
    for (size_t j = 0; j < (sizeof(test_table.data[0]) / sizeof(test_table.data[0][0])); j++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e7f8      	b.n	8000d44 <controller_init_task+0x74>
    load = 11.25f;  // Simulate load increase
    if (rpm > 5000)
    {
      rpm = -1000;
    }
    table_value = table_2d_get_value(&test_table, rpm, load);
 8000d52:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8000da0 <controller_init_task+0xd0>
 8000d56:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <controller_init_task+0xd4>)
 8000d58:	ed93 0a00 	vldr	s0, [r3]
 8000d5c:	480f      	ldr	r0, [pc, #60]	@ (8000d9c <controller_init_task+0xcc>)
 8000d5e:	f004 fe8b 	bl	8005a78 <table_2d_get_value>
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <controller_init_task+0xd8>)
 8000d64:	ed83 0a00 	vstr	s0, [r3]
    osDelay(100);
 8000d68:	2064      	movs	r0, #100	@ 0x64
 8000d6a:	f7ff fcd3 	bl	8000714 <osDelay>
    rpm += 10;  // Simulate RPM increase
 8000d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <controller_init_task+0xd4>)
 8000d70:	edd3 7a00 	vldr	s15, [r3]
 8000d74:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000d78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d7c:	edc3 7a00 	vstr	s15, [r3]
    load = 11.25f;  // Simulate load increase
 8000d80:	4b0a      	ldr	r3, [pc, #40]	@ (8000dac <controller_init_task+0xdc>)
 8000d82:	4a0b      	ldr	r2, [pc, #44]	@ (8000db0 <controller_init_task+0xe0>)
 8000d84:	601a      	str	r2, [r3, #0]
    if (rpm > 5000)
 8000d86:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000db4 <controller_init_task+0xe4>
 8000d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d92:	ddde      	ble.n	8000d52 <controller_init_task+0x82>
      rpm = -1000;
 8000d94:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <controller_init_task+0xd4>)
 8000d96:	4a08      	ldr	r2, [pc, #32]	@ (8000db8 <controller_init_task+0xe8>)
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	e7da      	b.n	8000d52 <controller_init_task+0x82>
 8000d9c:	2000135c 	.word	0x2000135c
 8000da0:	41340000 	.word	0x41340000
 8000da4:	2000133c 	.word	0x2000133c
 8000da8:	20001358 	.word	0x20001358
 8000dac:	20001338 	.word	0x20001338
 8000db0:	41340000 	.word	0x41340000
 8000db4:	459c4000 	.word	0x459c4000
 8000db8:	c47a0000 	.word	0xc47a0000

08000dbc <sensors_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensors_task */
void sensors_task(void *argument)
{
 8000dbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN sensors_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f7ff fca8 	bl	8000714 <osDelay>
    engine.clt = sensor_clt_get();
 8000dc4:	f001 fab6 	bl	8002334 <sensor_clt_get>
 8000dc8:	4c05      	ldr	r4, [pc, #20]	@ (8000de0 <sensors_task+0x24>)
 8000dca:	ed84 0a14 	vstr	s0, [r4, #80]	@ 0x50
    engine.iat = sensor_iat_get();
 8000dce:	f001 fa2f 	bl	8002230 <sensor_iat_get>
 8000dd2:	ed84 0a15 	vstr	s0, [r4, #84]	@ 0x54
    engine.oil_pressure = sensor_ops_get();
 8000dd6:	f001 faed 	bl	80023b4 <sensor_ops_get>
 8000dda:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
  for(;;)
 8000dde:	e7ee      	b.n	8000dbe <sensors_task+0x2>
 8000de0:	20000938 	.word	0x20000938

08000de4 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000de4:	b508      	push	{r3, lr}
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000de6:	4a14      	ldr	r2, [pc, #80]	@ (8000e38 <MX_FREERTOS_Init+0x54>)
 8000de8:	2100      	movs	r1, #0
 8000dea:	4814      	ldr	r0, [pc, #80]	@ (8000e3c <MX_FREERTOS_Init+0x58>)
 8000dec:	f7ff fc38 	bl	8000660 <osThreadNew>
 8000df0:	4b13      	ldr	r3, [pc, #76]	@ (8000e40 <MX_FREERTOS_Init+0x5c>)
 8000df2:	6018      	str	r0, [r3, #0]
  trig_simHandle = osThreadNew(trigger_simulator_task, NULL, &trig_sim_attributes);
 8000df4:	4a13      	ldr	r2, [pc, #76]	@ (8000e44 <MX_FREERTOS_Init+0x60>)
 8000df6:	2100      	movs	r1, #0
 8000df8:	4813      	ldr	r0, [pc, #76]	@ (8000e48 <MX_FREERTOS_Init+0x64>)
 8000dfa:	f7ff fc31 	bl	8000660 <osThreadNew>
 8000dfe:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <MX_FREERTOS_Init+0x68>)
 8000e00:	6018      	str	r0, [r3, #0]
  fuel_taskHandle = osThreadNew(start_fuel_task, NULL, &fuel_task_attributes);
 8000e02:	4a13      	ldr	r2, [pc, #76]	@ (8000e50 <MX_FREERTOS_Init+0x6c>)
 8000e04:	2100      	movs	r1, #0
 8000e06:	4813      	ldr	r0, [pc, #76]	@ (8000e54 <MX_FREERTOS_Init+0x70>)
 8000e08:	f7ff fc2a 	bl	8000660 <osThreadNew>
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <MX_FREERTOS_Init+0x74>)
 8000e0e:	6018      	str	r0, [r3, #0]
  init_taskHandle = osThreadNew(controller_init_task, NULL, &init_task_attributes);
 8000e10:	4a12      	ldr	r2, [pc, #72]	@ (8000e5c <MX_FREERTOS_Init+0x78>)
 8000e12:	2100      	movs	r1, #0
 8000e14:	4812      	ldr	r0, [pc, #72]	@ (8000e60 <MX_FREERTOS_Init+0x7c>)
 8000e16:	f7ff fc23 	bl	8000660 <osThreadNew>
 8000e1a:	4b12      	ldr	r3, [pc, #72]	@ (8000e64 <MX_FREERTOS_Init+0x80>)
 8000e1c:	6018      	str	r0, [r3, #0]
  sensor_taskHandle = osThreadNew(sensors_task, NULL, &sensor_task_attributes);
 8000e1e:	4a12      	ldr	r2, [pc, #72]	@ (8000e68 <MX_FREERTOS_Init+0x84>)
 8000e20:	2100      	movs	r1, #0
 8000e22:	4812      	ldr	r0, [pc, #72]	@ (8000e6c <MX_FREERTOS_Init+0x88>)
 8000e24:	f7ff fc1c 	bl	8000660 <osThreadNew>
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <MX_FREERTOS_Init+0x8c>)
 8000e2a:	6018      	str	r0, [r3, #0]
  engine_flagsHandle = osEventFlagsNew(&engine_flags_attributes);
 8000e2c:	4811      	ldr	r0, [pc, #68]	@ (8000e74 <MX_FREERTOS_Init+0x90>)
 8000e2e:	f7ff fced 	bl	800080c <osEventFlagsNew>
 8000e32:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <MX_FREERTOS_Init+0x94>)
 8000e34:	6018      	str	r0, [r3, #0]
}
 8000e36:	bd08      	pop	{r3, pc}
 8000e38:	08009f90 	.word	0x08009f90
 8000e3c:	08000c55 	.word	0x08000c55
 8000e40:	20001354 	.word	0x20001354
 8000e44:	08009f6c 	.word	0x08009f6c
 8000e48:	08000c75 	.word	0x08000c75
 8000e4c:	20001350 	.word	0x20001350
 8000e50:	08009f48 	.word	0x08009f48
 8000e54:	08000c69 	.word	0x08000c69
 8000e58:	2000134c 	.word	0x2000134c
 8000e5c:	08009f24 	.word	0x08009f24
 8000e60:	08000cd1 	.word	0x08000cd1
 8000e64:	20001348 	.word	0x20001348
 8000e68:	08009f00 	.word	0x08009f00
 8000e6c:	08000dbd 	.word	0x08000dbd
 8000e70:	20001344 	.word	0x20001344
 8000e74:	08009ef0 	.word	0x08009ef0
 8000e78:	20001340 	.word	0x20001340

08000e7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e80:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	ad05      	add	r5, sp, #20
 8000e84:	2400      	movs	r4, #0
 8000e86:	9405      	str	r4, [sp, #20]
 8000e88:	9406      	str	r4, [sp, #24]
 8000e8a:	9407      	str	r4, [sp, #28]
 8000e8c:	9408      	str	r4, [sp, #32]
 8000e8e:	9409      	str	r4, [sp, #36]	@ 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e90:	9401      	str	r4, [sp, #4]
 8000e92:	4b31      	ldr	r3, [pc, #196]	@ (8000f58 <MX_GPIO_Init+0xdc>)
 8000e94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e96:	f042 0204 	orr.w	r2, r2, #4
 8000e9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e9e:	f002 0204 	and.w	r2, r2, #4
 8000ea2:	9201      	str	r2, [sp, #4]
 8000ea4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ea6:	9402      	str	r4, [sp, #8]
 8000ea8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eaa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000eae:	631a      	str	r2, [r3, #48]	@ 0x30
 8000eb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eb2:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000eb6:	9202      	str	r2, [sp, #8]
 8000eb8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	9403      	str	r4, [sp, #12]
 8000ebc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ebe:	f042 0201 	orr.w	r2, r2, #1
 8000ec2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ec4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ec6:	f002 0201 	and.w	r2, r2, #1
 8000eca:	9203      	str	r2, [sp, #12]
 8000ecc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ece:	9404      	str	r4, [sp, #16]
 8000ed0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed2:	f042 0202 	orr.w	r2, r2, #2
 8000ed6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	9304      	str	r3, [sp, #16]
 8000ee0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ee2:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8000f60 <MX_GPIO_Init+0xe4>
 8000ee6:	4622      	mov	r2, r4
 8000ee8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eec:	4640      	mov	r0, r8
 8000eee:	f002 f8ca 	bl	8003086 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FAN1_Pin|FAN2_Pin|IGNITION_OUTPUT4_Pin|IGNITION_OUTPUT3_Pin
 8000ef2:	4e1a      	ldr	r6, [pc, #104]	@ (8000f5c <MX_GPIO_Init+0xe0>)
 8000ef4:	4622      	mov	r2, r4
 8000ef6:	f24f 4104 	movw	r1, #62468	@ 0xf404
 8000efa:	4630      	mov	r0, r6
 8000efc:	f002 f8c3 	bl	8003086 <HAL_GPIO_WritePin>
                          |IGNITION_OUTPUT2_Pin|IGNITION_OUTPUT1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f04:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f06:	2701      	movs	r7, #1
 8000f08:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	4629      	mov	r1, r5
 8000f10:	4640      	mov	r0, r8
 8000f12:	f001 ffcd 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FAN1_Pin FAN2_Pin IGNITION_OUTPUT4_Pin IGNITION_OUTPUT3_Pin
                           IGNITION_OUTPUT2_Pin IGNITION_OUTPUT1_Pin */
  GPIO_InitStruct.Pin = FAN1_Pin|FAN2_Pin|IGNITION_OUTPUT4_Pin|IGNITION_OUTPUT3_Pin
 8000f16:	f24f 4304 	movw	r3, #62468	@ 0xf404
 8000f1a:	9305      	str	r3, [sp, #20]
                          |IGNITION_OUTPUT2_Pin|IGNITION_OUTPUT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f22:	4629      	mov	r1, r5
 8000f24:	4630      	mov	r0, r6
 8000f26:	f001 ffc3 	bl	8002eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f2e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f34:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	4629      	mov	r1, r5
 8000f3a:	4630      	mov	r0, r6
 8000f3c:	f001 ffb8 	bl	8002eb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f40:	4622      	mov	r2, r4
 8000f42:	2105      	movs	r1, #5
 8000f44:	2017      	movs	r0, #23
 8000f46:	f001 fd8b 	bl	8002a60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f4a:	2017      	movs	r0, #23
 8000f4c:	f001 fd98 	bl	8002a80 <HAL_NVIC_EnableIRQ>

}
 8000f50:	b00a      	add	sp, #40	@ 0x28
 8000f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	40020800 	.word	0x40020800

08000f64 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000f64:	4a12      	ldr	r2, [pc, #72]	@ (8000fb0 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000f66:	f012 0f07 	tst.w	r2, #7
 8000f6a:	d01e      	beq.n	8000faa <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000f6c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000f6e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000f72:	f5c1 5370 	rsb	r3, r1, #15360	@ 0x3c00
 8000f76:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000f78:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000f7a:	480e      	ldr	r0, [pc, #56]	@ (8000fb4 <prvHeapInit+0x50>)
 8000f7c:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8000f7e:	2100      	movs	r1, #0
 8000f80:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000f82:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8000f84:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000f86:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8000f8a:	480b      	ldr	r0, [pc, #44]	@ (8000fb8 <prvHeapInit+0x54>)
 8000f8c:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8000f8e:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000f90:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000f92:	1a99      	subs	r1, r3, r2
 8000f94:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000f96:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <prvHeapInit+0x58>)
 8000f9a:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <prvHeapInit+0x5c>)
 8000f9e:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <prvHeapInit+0x60>)
 8000fa2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000faa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8000fae:	e7e4      	b.n	8000f7a <prvHeapInit+0x16>
 8000fb0:	200017fc 	.word	0x200017fc
 8000fb4:	200017f4 	.word	0x200017f4
 8000fb8:	200017f0 	.word	0x200017f0
 8000fbc:	200017e8 	.word	0x200017e8
 8000fc0:	200017ec 	.word	0x200017ec
 8000fc4:	200017dc 	.word	0x200017dc

08000fc8 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000fc8:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <prvInsertBlockIntoFreeList+0x5c>)
 8000fca:	461a      	mov	r2, r3
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4283      	cmp	r3, r0
 8000fd0:	d3fb      	bcc.n	8000fca <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000fd2:	6851      	ldr	r1, [r2, #4]
 8000fd4:	eb02 0c01 	add.w	ip, r2, r1
 8000fd8:	4584      	cmp	ip, r0
 8000fda:	d009      	beq.n	8000ff0 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000fdc:	6841      	ldr	r1, [r0, #4]
 8000fde:	eb00 0c01 	add.w	ip, r0, r1
 8000fe2:	4563      	cmp	r3, ip
 8000fe4:	d009      	beq.n	8000ffa <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000fe6:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000fe8:	4290      	cmp	r0, r2
 8000fea:	d019      	beq.n	8001020 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000fec:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8000fee:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000ff0:	6840      	ldr	r0, [r0, #4]
 8000ff2:	4401      	add	r1, r0
 8000ff4:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8000ff6:	4610      	mov	r0, r2
 8000ff8:	e7f0      	b.n	8000fdc <prvInsertBlockIntoFreeList+0x14>
{
 8000ffa:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8001028 <prvInsertBlockIntoFreeList+0x60>)
 8000ffe:	6824      	ldr	r4, [r4, #0]
 8001000:	42a3      	cmp	r3, r4
 8001002:	d00b      	beq.n	800101c <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	4419      	add	r1, r3
 8001008:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800100a:	6813      	ldr	r3, [r2, #0]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8001010:	4290      	cmp	r0, r2
 8001012:	d000      	beq.n	8001016 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001014:	6010      	str	r0, [r2, #0]
	}
}
 8001016:	f85d 4b04 	ldr.w	r4, [sp], #4
 800101a:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800101c:	6004      	str	r4, [r0, #0]
 800101e:	e7f7      	b.n	8001010 <prvInsertBlockIntoFreeList+0x48>
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	200017f4 	.word	0x200017f4
 8001028:	200017f0 	.word	0x200017f0

0800102c <pvPortMalloc>:
{
 800102c:	b538      	push	{r3, r4, r5, lr}
 800102e:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001030:	f005 f828 	bl	8006084 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001034:	4b38      	ldr	r3, [pc, #224]	@ (8001118 <pvPortMalloc+0xec>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	b1b3      	cbz	r3, 8001068 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800103a:	4b38      	ldr	r3, [pc, #224]	@ (800111c <pvPortMalloc+0xf0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	421c      	tst	r4, r3
 8001040:	d150      	bne.n	80010e4 <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 8001042:	2c00      	cmp	r4, #0
 8001044:	d050      	beq.n	80010e8 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 8001046:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800104a:	f014 0f07 	tst.w	r4, #7
 800104e:	d002      	beq.n	8001056 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001050:	f022 0207 	bic.w	r2, r2, #7
 8001054:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001056:	2a00      	cmp	r2, #0
 8001058:	d055      	beq.n	8001106 <pvPortMalloc+0xda>
 800105a:	4b31      	ldr	r3, [pc, #196]	@ (8001120 <pvPortMalloc+0xf4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4293      	cmp	r3, r2
 8001060:	d353      	bcc.n	800110a <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 8001062:	4930      	ldr	r1, [pc, #192]	@ (8001124 <pvPortMalloc+0xf8>)
 8001064:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001066:	e004      	b.n	8001072 <pvPortMalloc+0x46>
			prvHeapInit();
 8001068:	f7ff ff7c 	bl	8000f64 <prvHeapInit>
 800106c:	e7e5      	b.n	800103a <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 800106e:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8001070:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001072:	6863      	ldr	r3, [r4, #4]
 8001074:	4293      	cmp	r3, r2
 8001076:	d202      	bcs.n	800107e <pvPortMalloc+0x52>
 8001078:	6823      	ldr	r3, [r4, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d1f7      	bne.n	800106e <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 800107e:	4b26      	ldr	r3, [pc, #152]	@ (8001118 <pvPortMalloc+0xec>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	42a3      	cmp	r3, r4
 8001084:	d043      	beq.n	800110e <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001086:	680d      	ldr	r5, [r1, #0]
 8001088:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800108a:	6823      	ldr	r3, [r4, #0]
 800108c:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800108e:	6863      	ldr	r3, [r4, #4]
 8001090:	1a9b      	subs	r3, r3, r2
 8001092:	2b10      	cmp	r3, #16
 8001094:	d910      	bls.n	80010b8 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001096:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001098:	f010 0f07 	tst.w	r0, #7
 800109c:	d008      	beq.n	80010b0 <pvPortMalloc+0x84>
 800109e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010a2:	f383 8811 	msr	BASEPRI, r3
 80010a6:	f3bf 8f6f 	isb	sy
 80010aa:	f3bf 8f4f 	dsb	sy
 80010ae:	e7fe      	b.n	80010ae <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80010b0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80010b2:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80010b4:	f7ff ff88 	bl	8000fc8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80010b8:	6862      	ldr	r2, [r4, #4]
 80010ba:	4919      	ldr	r1, [pc, #100]	@ (8001120 <pvPortMalloc+0xf4>)
 80010bc:	680b      	ldr	r3, [r1, #0]
 80010be:	1a9b      	subs	r3, r3, r2
 80010c0:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80010c2:	4919      	ldr	r1, [pc, #100]	@ (8001128 <pvPortMalloc+0xfc>)
 80010c4:	6809      	ldr	r1, [r1, #0]
 80010c6:	428b      	cmp	r3, r1
 80010c8:	d201      	bcs.n	80010ce <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80010ca:	4917      	ldr	r1, [pc, #92]	@ (8001128 <pvPortMalloc+0xfc>)
 80010cc:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80010ce:	4b13      	ldr	r3, [pc, #76]	@ (800111c <pvPortMalloc+0xf0>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 80010da:	4a14      	ldr	r2, [pc, #80]	@ (800112c <pvPortMalloc+0x100>)
 80010dc:	6813      	ldr	r3, [r2, #0]
 80010de:	3301      	adds	r3, #1
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	e002      	b.n	80010ea <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 80010e4:	2500      	movs	r5, #0
 80010e6:	e000      	b.n	80010ea <pvPortMalloc+0xbe>
 80010e8:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 80010ea:	f005 f865 	bl	80061b8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80010ee:	f015 0f07 	tst.w	r5, #7
 80010f2:	d00e      	beq.n	8001112 <pvPortMalloc+0xe6>
 80010f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010f8:	f383 8811 	msr	BASEPRI, r3
 80010fc:	f3bf 8f6f 	isb	sy
 8001100:	f3bf 8f4f 	dsb	sy
 8001104:	e7fe      	b.n	8001104 <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 8001106:	2500      	movs	r5, #0
 8001108:	e7ef      	b.n	80010ea <pvPortMalloc+0xbe>
 800110a:	2500      	movs	r5, #0
 800110c:	e7ed      	b.n	80010ea <pvPortMalloc+0xbe>
 800110e:	2500      	movs	r5, #0
 8001110:	e7eb      	b.n	80010ea <pvPortMalloc+0xbe>
}
 8001112:	4628      	mov	r0, r5
 8001114:	bd38      	pop	{r3, r4, r5, pc}
 8001116:	bf00      	nop
 8001118:	200017f0 	.word	0x200017f0
 800111c:	200017dc 	.word	0x200017dc
 8001120:	200017ec 	.word	0x200017ec
 8001124:	200017f4 	.word	0x200017f4
 8001128:	200017e8 	.word	0x200017e8
 800112c:	200017e4 	.word	0x200017e4

08001130 <vPortFree>:
	if( pv != NULL )
 8001130:	2800      	cmp	r0, #0
 8001132:	d034      	beq.n	800119e <vPortFree+0x6e>
{
 8001134:	b538      	push	{r3, r4, r5, lr}
 8001136:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8001138:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800113c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001140:	4a17      	ldr	r2, [pc, #92]	@ (80011a0 <vPortFree+0x70>)
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	4213      	tst	r3, r2
 8001146:	d108      	bne.n	800115a <vPortFree+0x2a>
 8001148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800114c:	f383 8811 	msr	BASEPRI, r3
 8001150:	f3bf 8f6f 	isb	sy
 8001154:	f3bf 8f4f 	dsb	sy
 8001158:	e7fe      	b.n	8001158 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800115a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800115e:	b141      	cbz	r1, 8001172 <vPortFree+0x42>
 8001160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001164:	f383 8811 	msr	BASEPRI, r3
 8001168:	f3bf 8f6f 	isb	sy
 800116c:	f3bf 8f4f 	dsb	sy
 8001170:	e7fe      	b.n	8001170 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001172:	ea23 0302 	bic.w	r3, r3, r2
 8001176:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800117a:	f004 ff83 	bl	8006084 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800117e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8001182:	4a08      	ldr	r2, [pc, #32]	@ (80011a4 <vPortFree+0x74>)
 8001184:	6813      	ldr	r3, [r2, #0]
 8001186:	440b      	add	r3, r1
 8001188:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800118a:	4628      	mov	r0, r5
 800118c:	f7ff ff1c 	bl	8000fc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8001190:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <vPortFree+0x78>)
 8001192:	6813      	ldr	r3, [r2, #0]
 8001194:	3301      	adds	r3, #1
 8001196:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8001198:	f005 f80e 	bl	80061b8 <xTaskResumeAll>
}
 800119c:	bd38      	pop	{r3, r4, r5, pc}
 800119e:	4770      	bx	lr
 80011a0:	200017dc 	.word	0x200017dc
 80011a4:	200017ec 	.word	0x200017ec
 80011a8:	200017e0 	.word	0x200017e0

080011ac <ignition_coil_begin_charge>:
 * 
 * @param coil_index The index of the coil to be charged.
 */
void ignition_coil_begin_charge(void *arg)
{
    if (arg == NULL)
 80011ac:	b310      	cbz	r0, 80011f4 <ignition_coil_begin_charge+0x48>
{
 80011ae:	b570      	push	{r4, r5, r6, lr}
 80011b0:	4604      	mov	r4, r0
    {
        return;
    }
    uint8_t *coil_index = (uint8_t*)arg;

    if (coil_index[1] > IGNITION_MAX_OUTPUTS - 1)
 80011b2:	7843      	ldrb	r3, [r0, #1]
 80011b4:	2b03      	cmp	r3, #3
 80011b6:	d819      	bhi.n	80011ec <ignition_coil_begin_charge+0x40>
    {
        log_error("Unkown ignition output");
        return;
    }
    ignition_coil_state[coil_index[0]] = IGNITION_COIL_STATE_CHARGING;
 80011b8:	7802      	ldrb	r2, [r0, #0]
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <ignition_coil_begin_charge+0x4c>)
 80011bc:	2601      	movs	r6, #1
 80011be:	549e      	strb	r6, [r3, r2]
    ignition_coil_state[coil_index[1]] = IGNITION_COIL_STATE_CHARGING;
 80011c0:	7842      	ldrb	r2, [r0, #1]
 80011c2:	549e      	strb	r6, [r3, r2]
    HAL_GPIO_WritePin(ignition_outputs[coil_index[0]].gpio, ignition_outputs[coil_index[0]].pin, GPIO_PIN_SET);
 80011c4:	7803      	ldrb	r3, [r0, #0]
 80011c6:	4d0d      	ldr	r5, [pc, #52]	@ (80011fc <ignition_coil_begin_charge+0x50>)
 80011c8:	eb05 01c3 	add.w	r1, r5, r3, lsl #3
 80011cc:	4632      	mov	r2, r6
 80011ce:	8889      	ldrh	r1, [r1, #4]
 80011d0:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 80011d4:	f001 ff57 	bl	8003086 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ignition_outputs[coil_index[1]].gpio, ignition_outputs[coil_index[1]].pin, GPIO_PIN_SET);
 80011d8:	7863      	ldrb	r3, [r4, #1]
 80011da:	eb05 01c3 	add.w	r1, r5, r3, lsl #3
 80011de:	4632      	mov	r2, r6
 80011e0:	8889      	ldrh	r1, [r1, #4]
 80011e2:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 80011e6:	f001 ff4e 	bl	8003086 <HAL_GPIO_WritePin>
}
 80011ea:	bd70      	pop	{r4, r5, r6, pc}
        log_error("Unkown ignition output");
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <ignition_coil_begin_charge+0x54>)
 80011ee:	f7ff fc6d 	bl	8000acc <log_error>
        return;
 80011f2:	e7fa      	b.n	80011ea <ignition_coil_begin_charge+0x3e>
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20005404 	.word	0x20005404
 80011fc:	20005408 	.word	0x20005408
 8001200:	08009b98 	.word	0x08009b98

08001204 <ignition_coil_fire_spark>:
 * 
 * @param coil_index The index of the coil to fire the spark from.
 */
void ignition_coil_fire_spark(void *arg)
{
    if (arg == NULL)
 8001204:	b320      	cbz	r0, 8001250 <ignition_coil_fire_spark+0x4c>
{
 8001206:	b570      	push	{r4, r5, r6, lr}
 8001208:	4604      	mov	r4, r0
    {
        return;
    }
    
    uint8_t *coil_index = (uint8_t*)arg;
    if (coil_index[1] > IGNITION_MAX_OUTPUTS - 1)
 800120a:	7843      	ldrb	r3, [r0, #1]
 800120c:	2b03      	cmp	r3, #3
 800120e:	d81b      	bhi.n	8001248 <ignition_coil_fire_spark+0x44>
    {
        log_error("Unkown ignition output");
        return;
    }
    
    ignition_coil_state[coil_index[0]] = IGNITION_COIL_STATE_NOT_CHARGING;
 8001210:	7802      	ldrb	r2, [r0, #0]
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <ignition_coil_fire_spark+0x50>)
 8001214:	2500      	movs	r5, #0
 8001216:	549d      	strb	r5, [r3, r2]
    ignition_coil_state[coil_index[1]] = IGNITION_COIL_STATE_NOT_CHARGING;
 8001218:	7842      	ldrb	r2, [r0, #1]
 800121a:	549d      	strb	r5, [r3, r2]
    HAL_GPIO_WritePin(ignition_outputs[coil_index[0]].gpio, ignition_outputs[coil_index[0]].pin, GPIO_PIN_RESET);
 800121c:	7803      	ldrb	r3, [r0, #0]
 800121e:	4e0e      	ldr	r6, [pc, #56]	@ (8001258 <ignition_coil_fire_spark+0x54>)
 8001220:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
 8001224:	462a      	mov	r2, r5
 8001226:	8889      	ldrh	r1, [r1, #4]
 8001228:	f856 0033 	ldr.w	r0, [r6, r3, lsl #3]
 800122c:	f001 ff2b 	bl	8003086 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ignition_outputs[coil_index[1]].gpio, ignition_outputs[coil_index[1]].pin, GPIO_PIN_RESET);
 8001230:	7863      	ldrb	r3, [r4, #1]
 8001232:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
 8001236:	462a      	mov	r2, r5
 8001238:	8889      	ldrh	r1, [r1, #4]
 800123a:	f856 0033 	ldr.w	r0, [r6, r3, lsl #3]
 800123e:	f001 ff22 	bl	8003086 <HAL_GPIO_WritePin>
    spark_is_in_progress = false;
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <ignition_coil_fire_spark+0x58>)
 8001244:	701d      	strb	r5, [r3, #0]
}
 8001246:	bd70      	pop	{r4, r5, r6, pc}
        log_error("Unkown ignition output");
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <ignition_coil_fire_spark+0x5c>)
 800124a:	f7ff fc3f 	bl	8000acc <log_error>
        return;
 800124e:	e7fa      	b.n	8001246 <ignition_coil_fire_spark+0x42>
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	20005404 	.word	0x20005404
 8001258:	20005408 	.word	0x20005408
 800125c:	200053fe 	.word	0x200053fe
 8001260:	08009b98 	.word	0x08009b98

08001264 <ignition_init>:
{
 8001264:	b510      	push	{r4, lr}
    if (output_conf == NULL)
 8001266:	b190      	cbz	r0, 800128e <ignition_init+0x2a>
 8001268:	4601      	mov	r1, r0
    switch (configuration.firing_order)
 800126a:	4b27      	ldr	r3, [pc, #156]	@ (8001308 <ignition_init+0xa4>)
 800126c:	791b      	ldrb	r3, [r3, #4]
 800126e:	b993      	cbnz	r3, 8001296 <ignition_init+0x32>
            engine.cylinder_count = 4;
 8001270:	4a26      	ldr	r2, [pc, #152]	@ (800130c <ignition_init+0xa8>)
 8001272:	2004      	movs	r0, #4
 8001274:	7410      	strb	r0, [r2, #16]
            ignition_order[0] = 1;
 8001276:	4b26      	ldr	r3, [pc, #152]	@ (8001310 <ignition_init+0xac>)
 8001278:	2401      	movs	r4, #1
 800127a:	701c      	strb	r4, [r3, #0]
            ignition_order[1] = 3;
 800127c:	2403      	movs	r4, #3
 800127e:	705c      	strb	r4, [r3, #1]
            ignition_order[2] = 4;
 8001280:	7098      	strb	r0, [r3, #2]
            ignition_order[3] = 2;
 8001282:	2002      	movs	r0, #2
 8001284:	70d8      	strb	r0, [r3, #3]
    engine.firing_interval = (angle_t)720 / engine.cylinder_count;
 8001286:	4b23      	ldr	r3, [pc, #140]	@ (8001314 <ignition_init+0xb0>)
 8001288:	6153      	str	r3, [r2, #20]
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 800128a:	2300      	movs	r3, #0
 800128c:	e013      	b.n	80012b6 <ignition_init+0x52>
        log_error("ignition init failed. No output config");
 800128e:	4822      	ldr	r0, [pc, #136]	@ (8001318 <ignition_init+0xb4>)
 8001290:	f7ff fc1c 	bl	8000acc <log_error>
        return;
 8001294:	e002      	b.n	800129c <ignition_init+0x38>
            log_error("ignition init failed. unkown firing order.");
 8001296:	4821      	ldr	r0, [pc, #132]	@ (800131c <ignition_init+0xb8>)
 8001298:	f7ff fc18 	bl	8000acc <log_error>
}
 800129c:	bd10      	pop	{r4, pc}
        ignition_outputs[i].gpio = output_conf->output[i].gpio;
 800129e:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
 80012a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001320 <ignition_init+0xbc>)
 80012a4:	f842 0033 	str.w	r0, [r2, r3, lsl #3]
        ignition_outputs[i].pin = output_conf->output[i].pin;
 80012a8:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
 80012ac:	6840      	ldr	r0, [r0, #4]
 80012ae:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80012b2:	6050      	str	r0, [r2, #4]
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 80012b4:	3301      	adds	r3, #1
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d9f1      	bls.n	800129e <ignition_init+0x3a>
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 80012ba:	2400      	movs	r4, #0
 80012bc:	e008      	b.n	80012d0 <ignition_init+0x6c>
        ignition_coil_state[i] = HAL_GPIO_ReadPin(ignition_outputs[i].gpio, ignition_outputs->pin);
 80012be:	4b18      	ldr	r3, [pc, #96]	@ (8001320 <ignition_init+0xbc>)
 80012c0:	8899      	ldrh	r1, [r3, #4]
 80012c2:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 80012c6:	f001 fed7 	bl	8003078 <HAL_GPIO_ReadPin>
 80012ca:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <ignition_init+0xc0>)
 80012cc:	5518      	strb	r0, [r3, r4]
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 80012ce:	3401      	adds	r4, #1
 80012d0:	2c03      	cmp	r4, #3
 80012d2:	d9f4      	bls.n	80012be <ignition_init+0x5a>
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 80012d4:	2400      	movs	r4, #0
 80012d6:	e007      	b.n	80012e8 <ignition_init+0x84>
        HAL_GPIO_WritePin(ignition_outputs[i].gpio, ignition_outputs->pin, GPIO_PIN_RESET);
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <ignition_init+0xbc>)
 80012da:	2200      	movs	r2, #0
 80012dc:	8899      	ldrh	r1, [r3, #4]
 80012de:	f853 0034 	ldr.w	r0, [r3, r4, lsl #3]
 80012e2:	f001 fed0 	bl	8003086 <HAL_GPIO_WritePin>
    for (size_t i = 0; i < IGNITION_MAX_OUTPUTS; i++)
 80012e6:	3401      	adds	r4, #1
 80012e8:	2c03      	cmp	r4, #3
 80012ea:	d9f5      	bls.n	80012d8 <ignition_init+0x74>
    if (configuration.ignition_is_multi_spark && !IS_IN_RANGE(configuration.ignition_multi_spark_number_of_sparks, 0, IGNITION_MULTI_SPARK_MAX_SPARKS))
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <ignition_init+0xa4>)
 80012ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0d2      	beq.n	800129c <ignition_init+0x38>
 80012f6:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <ignition_init+0xa4>)
 80012f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012fc:	2b08      	cmp	r3, #8
 80012fe:	d9cd      	bls.n	800129c <ignition_init+0x38>
        log_warning("Multi spark is enabled but number of sparks are 0.");
 8001300:	4809      	ldr	r0, [pc, #36]	@ (8001328 <ignition_init+0xc4>)
 8001302:	f7ff fc01 	bl	8000b08 <log_warning>
 8001306:	e7c9      	b.n	800129c <ignition_init+0x38>
 8001308:	20000994 	.word	0x20000994
 800130c:	20000938 	.word	0x20000938
 8001310:	20005400 	.word	0x20005400
 8001314:	43340000 	.word	0x43340000
 8001318:	08009bb0 	.word	0x08009bb0
 800131c:	08009bd8 	.word	0x08009bd8
 8001320:	20005408 	.word	0x20005408
 8001324:	20005404 	.word	0x20005404
 8001328:	08009c04 	.word	0x08009c04

0800132c <ignition_trigger_event_handle>:
{
 800132c:	b530      	push	{r4, r5, lr}
 800132e:	b085      	sub	sp, #20
    if (engine.firing_interval == 0)
 8001330:	4b5d      	ldr	r3, [pc, #372]	@ (80014a8 <ignition_trigger_event_handle+0x17c>)
 8001332:	edd3 7a05 	vldr	s15, [r3, #20]
 8001336:	eef5 7a40 	vcmp.f32	s15, #0.0
 800133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133e:	f000 80a4 	beq.w	800148a <ignition_trigger_event_handle+0x15e>
    if (configuration.ignition_mode == IM_NO_IGNITION)
 8001342:	4b5a      	ldr	r3, [pc, #360]	@ (80014ac <ignition_trigger_event_handle+0x180>)
 8001344:	7e1b      	ldrb	r3, [r3, #24]
 8001346:	2b00      	cmp	r3, #0
 8001348:	f000 80a6 	beq.w	8001498 <ignition_trigger_event_handle+0x16c>
    if (!IS_IN_RANGE(configuration.ignition_dwell, IGNITION_MIN_DWELL_TIME_MS, IGNITION_MAX_DWELL_TIME_MS))
 800134c:	4b57      	ldr	r3, [pc, #348]	@ (80014ac <ignition_trigger_event_handle+0x180>)
 800134e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001352:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001356:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	f2c0 8098 	blt.w	8001492 <ignition_trigger_event_handle+0x166>
 8001362:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001366:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	f200 8090 	bhi.w	8001492 <ignition_trigger_event_handle+0x166>
    uint8_t phase = (uint8_t)(crankshaft_angle / engine.firing_interval);
 8001372:	eec0 6a27 	vdiv.f32	s13, s0, s15
 8001376:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800137a:	edcd 6a01 	vstr	s13, [sp, #4]
 800137e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    volatile angle_t next_spark_angle = phase * engine.firing_interval - spark_advance + engine.firing_interval;
 8001382:	ee06 3a90 	vmov	s13, r3
 8001386:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800138a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800138e:	eeb3 6a0e 	vmov.f32	s12, #62	@ 0x41f00000  30.0
 8001392:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8001396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800139a:	edcd 7a03 	vstr	s15, [sp, #12]
    volatile angle_t next_dwell_angle = next_spark_angle - (float)configuration.ignition_dwell * (float)1000 * degrees_per_microsecond(rpm);
 800139e:	eddd 7a03 	vldr	s15, [sp, #12]
 80013a2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80014b0 <ignition_trigger_event_handle+0x184>
 80013a6:	ee27 7a26 	vmul.f32	s14, s14, s13
 * @brief Function to calculate the degrees the engine turns in one microsecond.
 * @note Returns 0 if rpm is 0.
 */
static inline angle_t degrees_per_microsecond(rpm_t rpm)
{
    if (rpm == 0)
 80013aa:	eef5 0a40 	vcmp.f32	s1, #0.0
 80013ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b2:	d073      	beq.n	800149c <ignition_trigger_event_handle+0x170>
    {
        return 0.0f;
    }
    return (angle_t)(rpm * 360.0f) / (60.0f * 1e6f);
 80013b4:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80014b4 <ignition_trigger_event_handle+0x188>
 80013b8:	ee60 6aa6 	vmul.f32	s13, s1, s13
 80013bc:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80014b8 <ignition_trigger_event_handle+0x18c>
 80013c0:	ee86 6aa5 	vdiv.f32	s12, s13, s11
 80013c4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80013c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013cc:	edcd 7a02 	vstr	s15, [sp, #8]
    next_firing_cylinders[0] = ignition_order[phase] - 1;
 80013d0:	4c3a      	ldr	r4, [pc, #232]	@ (80014bc <ignition_trigger_event_handle+0x190>)
 80013d2:	5ce2      	ldrb	r2, [r4, r3]
 80013d4:	3a01      	subs	r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	4939      	ldr	r1, [pc, #228]	@ (80014c0 <ignition_trigger_event_handle+0x194>)
 80013da:	700a      	strb	r2, [r1, #0]
    next_firing_cylinders[1] = ignition_order[phase] - 1;
 80013dc:	704a      	strb	r2, [r1, #1]
        next_firing_cylinders[1] = ignition_order[phase + 2] - 1;
 80013de:	3302      	adds	r3, #2
 80013e0:	5ce3      	ldrb	r3, [r4, r3]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	704b      	strb	r3, [r1, #1]
    bool is_synced = engine.trigger.sync_status == TS_FULLY_SYNCED;
 80013e6:	4b30      	ldr	r3, [pc, #192]	@ (80014a8 <ignition_trigger_event_handle+0x17c>)
 80013e8:	7f5b      	ldrb	r3, [r3, #29]
    if (is_synced && (next_dwell_angle - crankshaft_angle) < 10 && !spark_is_in_progress && (next_dwell_angle - crankshaft_angle) > 0)
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d154      	bne.n	8001498 <ignition_trigger_event_handle+0x16c>
 80013ee:	eddd 7a02 	vldr	s15, [sp, #8]
 80013f2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80013f6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	d549      	bpl.n	8001498 <ignition_trigger_event_handle+0x16c>
 8001404:	4b2f      	ldr	r3, [pc, #188]	@ (80014c4 <ignition_trigger_event_handle+0x198>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d145      	bne.n	8001498 <ignition_trigger_event_handle+0x16c>
 800140c:	eddd 7a02 	vldr	s15, [sp, #8]
 8001410:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001414:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	dd3c      	ble.n	8001498 <ignition_trigger_event_handle+0x16c>
        spark_is_in_progress = true;
 800141e:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <ignition_trigger_event_handle+0x198>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
        time_us_t dwell_start_time_us = current_time_us + (time_us_t)((next_dwell_angle - crankshaft_angle) * microseconds_per_degree(rpm));
 8001424:	ed9d 7a02 	vldr	s14, [sp, #8]
 8001428:	ee37 7a40 	vsub.f32	s14, s14, s0
    if (rpm == 0)
 800142c:	eef5 0a40 	vcmp.f32	s1, #0.0
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	d035      	beq.n	80014a2 <ignition_trigger_event_handle+0x176>
    return (time_us_t) 60.0f * 1e6f / (rpm * 360.0f);
 8001436:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80014b4 <ignition_trigger_event_handle+0x188>
 800143a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800143e:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80014b8 <ignition_trigger_event_handle+0x18c>
 8001442:	eec6 7aa0 	vdiv.f32	s15, s13, s1
 8001446:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800144a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800144e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001452:	eebc 7ac7 	vcvt.u32.f32	s14, s14
        time_us_t spark_start_time_us = current_time_us + (time_us_t)((next_spark_angle - crankshaft_angle) * microseconds_per_degree(rpm));
 8001456:	eddd 6a03 	vldr	s13, [sp, #12]
 800145a:	ee76 6ac0 	vsub.f32	s13, s13, s0
 800145e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001466:	ee17 4a90 	vmov	r4, s15
 800146a:	4404      	add	r4, r0
        scheduler_schedule_event_with_arg(dwell_start_time_us, ignition_coil_begin_charge, (void*)next_firing_cylinders);
 800146c:	4d14      	ldr	r5, [pc, #80]	@ (80014c0 <ignition_trigger_event_handle+0x194>)
 800146e:	462a      	mov	r2, r5
 8001470:	4915      	ldr	r1, [pc, #84]	@ (80014c8 <ignition_trigger_event_handle+0x19c>)
 8001472:	ee17 3a10 	vmov	r3, s14
 8001476:	4403      	add	r3, r0
 8001478:	4618      	mov	r0, r3
 800147a:	f005 fedb 	bl	8007234 <scheduler_schedule_event_with_arg>
        scheduler_schedule_event_with_arg(spark_start_time_us, ignition_coil_fire_spark, (void*)next_firing_cylinders);
 800147e:	462a      	mov	r2, r5
 8001480:	4912      	ldr	r1, [pc, #72]	@ (80014cc <ignition_trigger_event_handle+0x1a0>)
 8001482:	4620      	mov	r0, r4
 8001484:	f005 fed6 	bl	8007234 <scheduler_schedule_event_with_arg>
 8001488:	e006      	b.n	8001498 <ignition_trigger_event_handle+0x16c>
        log_error("ignition not initialized.");
 800148a:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <ignition_trigger_event_handle+0x1a4>)
 800148c:	f7ff fb1e 	bl	8000acc <log_error>
        return;
 8001490:	e002      	b.n	8001498 <ignition_trigger_event_handle+0x16c>
        log_error("ignition dwell out of bounds.");
 8001492:	4810      	ldr	r0, [pc, #64]	@ (80014d4 <ignition_trigger_event_handle+0x1a8>)
 8001494:	f7ff fb1a 	bl	8000acc <log_error>
}
 8001498:	b005      	add	sp, #20
 800149a:	bd30      	pop	{r4, r5, pc}
        return 0.0f;
 800149c:	ed9f 6a0e 	vldr	s12, [pc, #56]	@ 80014d8 <ignition_trigger_event_handle+0x1ac>
 80014a0:	e790      	b.n	80013c4 <ignition_trigger_event_handle+0x98>
        return 0;
 80014a2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80014dc <ignition_trigger_event_handle+0x1b0>
 80014a6:	e7d0      	b.n	800144a <ignition_trigger_event_handle+0x11e>
 80014a8:	20000938 	.word	0x20000938
 80014ac:	20000994 	.word	0x20000994
 80014b0:	447a0000 	.word	0x447a0000
 80014b4:	43b40000 	.word	0x43b40000
 80014b8:	4c64e1c0 	.word	0x4c64e1c0
 80014bc:	20005400 	.word	0x20005400
 80014c0:	200053fc 	.word	0x200053fc
 80014c4:	200053fe 	.word	0x200053fe
 80014c8:	080011ad 	.word	0x080011ad
 80014cc:	08001205 	.word	0x08001205
 80014d0:	08009c38 	.word	0x08009c38
 80014d4:	08009c54 	.word	0x08009c54
	...

080014e0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014e0:	f100 0308 	add.w	r3, r0, #8
 80014e4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80014e6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ea:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014ec:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014ee:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80014f4:	4770      	bx	lr

080014f6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80014fa:	4770      	bx	lr

080014fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80014fc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80014fe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001504:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001506:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001508:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800150a:	6803      	ldr	r3, [r0, #0]
 800150c:	3301      	adds	r3, #1
 800150e:	6003      	str	r3, [r0, #0]
}
 8001510:	4770      	bx	lr

08001512 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001512:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001514:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001516:	f1b5 3fff 	cmp.w	r5, #4294967295
 800151a:	d011      	beq.n	8001540 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800151c:	f100 0308 	add.w	r3, r0, #8
 8001520:	461c      	mov	r4, r3
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	42aa      	cmp	r2, r5
 8001528:	d9fa      	bls.n	8001520 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800152a:	6863      	ldr	r3, [r4, #4]
 800152c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800152e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001530:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001532:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001534:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001536:	6803      	ldr	r3, [r0, #0]
 8001538:	3301      	adds	r3, #1
 800153a:	6003      	str	r3, [r0, #0]
}
 800153c:	bc30      	pop	{r4, r5}
 800153e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8001540:	6904      	ldr	r4, [r0, #16]
 8001542:	e7f2      	b.n	800152a <vListInsert+0x18>

08001544 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001544:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001546:	6841      	ldr	r1, [r0, #4]
 8001548:	6882      	ldr	r2, [r0, #8]
 800154a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800154c:	6841      	ldr	r1, [r0, #4]
 800154e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4282      	cmp	r2, r0
 8001554:	d006      	beq.n	8001564 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001556:	2200      	movs	r2, #0
 8001558:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	3a01      	subs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001560:	6818      	ldr	r0, [r3, #0]
}
 8001562:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001564:	6882      	ldr	r2, [r0, #8]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	e7f5      	b.n	8001556 <uxListRemove+0x12>

0800156a <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  __NOP();
 800156a:	bf00      	nop
  if (GPIO_Pin == GPIO_PIN_9)
 800156c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8001570:	d000      	beq.n	8001574 <HAL_GPIO_EXTI_Callback+0xa>
 8001572:	4770      	bx	lr
{
 8001574:	b508      	push	{r3, lr}
  {
    trigger_tooth_handle();
 8001576:	f005 fee3 	bl	8007340 <trigger_tooth_handle>
  }
}
 800157a:	bd08      	pop	{r3, pc}

0800157c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800157c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 800157e:	6802      	ldr	r2, [r0, #0]
 8001580:	4b03      	ldr	r3, [pc, #12]	@ (8001590 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001582:	429a      	cmp	r2, r3
 8001584:	d000      	beq.n	8001588 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001586:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001588:	f000 ff62 	bl	8002450 <HAL_IncTick>
}
 800158c:	e7fb      	b.n	8001586 <HAL_TIM_PeriodElapsedCallback+0xa>
 800158e:	bf00      	nop
 8001590:	40014800 	.word	0x40014800

08001594 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001594:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001596:	e7fe      	b.n	8001596 <Error_Handler+0x2>

08001598 <SystemClock_Config>:
{
 8001598:	b510      	push	{r4, lr}
 800159a:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159c:	ac08      	add	r4, sp, #32
 800159e:	2230      	movs	r2, #48	@ 0x30
 80015a0:	2100      	movs	r1, #0
 80015a2:	4620      	mov	r0, r4
 80015a4:	f007 fb2c 	bl	8008c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	2300      	movs	r3, #0
 80015aa:	9303      	str	r3, [sp, #12]
 80015ac:	9304      	str	r3, [sp, #16]
 80015ae:	9305      	str	r3, [sp, #20]
 80015b0:	9306      	str	r3, [sp, #24]
 80015b2:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	4a21      	ldr	r2, [pc, #132]	@ (800163c <SystemClock_Config+0xa4>)
 80015b8:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80015ba:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80015be:	6411      	str	r1, [r2, #64]	@ 0x40
 80015c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80015c2:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80015c6:	9201      	str	r2, [sp, #4]
 80015c8:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80015ca:	9302      	str	r3, [sp, #8]
 80015cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001640 <SystemClock_Config+0xa8>)
 80015ce:	6813      	ldr	r3, [r2, #0]
 80015d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	6813      	ldr	r3, [r2, #0]
 80015dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015e0:	9302      	str	r3, [sp, #8]
 80015e2:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015e4:	2301      	movs	r3, #1
 80015e6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015ec:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ee:	2302      	movs	r3, #2
 80015f0:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015f6:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80015f8:	2319      	movs	r3, #25
 80015fa:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015fc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001600:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001602:	2304      	movs	r3, #4
 8001604:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001606:	2307      	movs	r3, #7
 8001608:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800160a:	4620      	mov	r0, r4
 800160c:	f002 fbae 	bl	8003d6c <HAL_RCC_OscConfig>
 8001610:	b978      	cbnz	r0, 8001632 <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001612:	230f      	movs	r3, #15
 8001614:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001616:	2102      	movs	r1, #2
 8001618:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800161e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001622:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001624:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001626:	a803      	add	r0, sp, #12
 8001628:	f002 fdf0 	bl	800420c <HAL_RCC_ClockConfig>
 800162c:	b918      	cbnz	r0, 8001636 <SystemClock_Config+0x9e>
}
 800162e:	b014      	add	sp, #80	@ 0x50
 8001630:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001632:	f7ff ffaf 	bl	8001594 <Error_Handler>
    Error_Handler();
 8001636:	f7ff ffad 	bl	8001594 <Error_Handler>
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000

08001644 <main>:
{
 8001644:	b508      	push	{r3, lr}
  HAL_Init();
 8001646:	f000 fee9 	bl	800241c <HAL_Init>
  SystemClock_Config();
 800164a:	f7ff ffa5 	bl	8001598 <SystemClock_Config>
  MX_GPIO_Init();
 800164e:	f7ff fc15 	bl	8000e7c <MX_GPIO_Init>
  MX_DMA_Init();
 8001652:	f7ff fa21 	bl	8000a98 <MX_DMA_Init>
  MX_TIM3_Init();
 8001656:	f005 fa17 	bl	8006a88 <MX_TIM3_Init>
  MX_ADC1_Init();
 800165a:	f7fe fe33 	bl	80002c4 <MX_ADC1_Init>
  MX_TIM1_Init();
 800165e:	f005 f9af 	bl	80069c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001662:	f005 f8bd 	bl	80067e0 <MX_TIM2_Init>
  MX_CRC_Init();
 8001666:	f7ff f9ef 	bl	8000a48 <MX_CRC_Init>
  osKernelInitialize();
 800166a:	f7fe ffcb 	bl	8000604 <osKernelInitialize>
  MX_FREERTOS_Init();
 800166e:	f7ff fbb9 	bl	8000de4 <MX_FREERTOS_Init>
  osKernelStart();
 8001672:	f7fe ffd9 	bl	8000628 <osKernelStart>
  while (1)
 8001676:	e7fe      	b.n	8001676 <main+0x32>

08001678 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001678:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800167e:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <prvTaskExitError+0x3c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001686:	d008      	beq.n	800169a <prvTaskExitError+0x22>
 8001688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800168c:	f383 8811 	msr	BASEPRI, r3
 8001690:	f3bf 8f6f 	isb	sy
 8001694:	f3bf 8f4f 	dsb	sy
 8001698:	e7fe      	b.n	8001698 <prvTaskExitError+0x20>
 800169a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800169e:	f383 8811 	msr	BASEPRI, r3
 80016a2:	f3bf 8f6f 	isb	sy
 80016a6:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80016aa:	9b01      	ldr	r3, [sp, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0fc      	beq.n	80016aa <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80016b0:	b002      	add	sp, #8
 80016b2:	4770      	bx	lr
 80016b4:	20000004 	.word	0x20000004

080016b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80016b8:	4808      	ldr	r0, [pc, #32]	@ (80016dc <prvPortStartFirstTask+0x24>)
 80016ba:	6800      	ldr	r0, [r0, #0]
 80016bc:	6800      	ldr	r0, [r0, #0]
 80016be:	f380 8808 	msr	MSP, r0
 80016c2:	f04f 0000 	mov.w	r0, #0
 80016c6:	f380 8814 	msr	CONTROL, r0
 80016ca:	b662      	cpsie	i
 80016cc:	b661      	cpsie	f
 80016ce:	f3bf 8f4f 	dsb	sy
 80016d2:	f3bf 8f6f 	isb	sy
 80016d6:	df00      	svc	0
 80016d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80016da:	0000      	.short	0x0000
 80016dc:	e000ed08 	.word	0xe000ed08

080016e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80016e0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80016f0 <vPortEnableVFP+0x10>
 80016e4:	6801      	ldr	r1, [r0, #0]
 80016e6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80016ea:	6001      	str	r1, [r0, #0]
 80016ec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80016ee:	0000      	.short	0x0000
 80016f0:	e000ed88 	.word	0xe000ed88

080016f4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80016f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016f8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80016fc:	f021 0101 	bic.w	r1, r1, #1
 8001700:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001704:	4b05      	ldr	r3, [pc, #20]	@ (800171c <pxPortInitialiseStack+0x28>)
 8001706:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800170a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800170e:	f06f 0302 	mvn.w	r3, #2
 8001712:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8001716:	3844      	subs	r0, #68	@ 0x44
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	08001679 	.word	0x08001679

08001720 <SVC_Handler>:
	__asm volatile (
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <pxCurrentTCBConst2>)
 8001722:	6819      	ldr	r1, [r3, #0]
 8001724:	6808      	ldr	r0, [r1, #0]
 8001726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800172a:	f380 8809 	msr	PSP, r0
 800172e:	f3bf 8f6f 	isb	sy
 8001732:	f04f 0000 	mov.w	r0, #0
 8001736:	f380 8811 	msr	BASEPRI, r0
 800173a:	4770      	bx	lr
 800173c:	f3af 8000 	nop.w

08001740 <pxCurrentTCBConst2>:
 8001740:	200059d8 	.word	0x200059d8

08001744 <vPortEnterCritical>:
 8001744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001748:	f383 8811 	msr	BASEPRI, r3
 800174c:	f3bf 8f6f 	isb	sy
 8001750:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8001754:	4a0b      	ldr	r2, [pc, #44]	@ (8001784 <vPortEnterCritical+0x40>)
 8001756:	6813      	ldr	r3, [r2, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800175c:	2b01      	cmp	r3, #1
 800175e:	d000      	beq.n	8001762 <vPortEnterCritical+0x1e>
}
 8001760:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001762:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001766:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800176a:	f013 0fff 	tst.w	r3, #255	@ 0xff
 800176e:	d0f7      	beq.n	8001760 <vPortEnterCritical+0x1c>
 8001770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001774:	f383 8811 	msr	BASEPRI, r3
 8001778:	f3bf 8f6f 	isb	sy
 800177c:	f3bf 8f4f 	dsb	sy
 8001780:	e7fe      	b.n	8001780 <vPortEnterCritical+0x3c>
 8001782:	bf00      	nop
 8001784:	20000004 	.word	0x20000004

08001788 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001788:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <vPortExitCritical+0x28>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	b943      	cbnz	r3, 80017a0 <vPortExitCritical+0x18>
 800178e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001792:	f383 8811 	msr	BASEPRI, r3
 8001796:	f3bf 8f6f 	isb	sy
 800179a:	f3bf 8f4f 	dsb	sy
 800179e:	e7fe      	b.n	800179e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80017a0:	3b01      	subs	r3, #1
 80017a2:	4a03      	ldr	r2, [pc, #12]	@ (80017b0 <vPortExitCritical+0x28>)
 80017a4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80017a6:	b90b      	cbnz	r3, 80017ac <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80017a8:	f383 8811 	msr	BASEPRI, r3
}
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000004 	.word	0x20000004
	...

080017c0 <PendSV_Handler>:
	__asm volatile
 80017c0:	f3ef 8009 	mrs	r0, PSP
 80017c4:	f3bf 8f6f 	isb	sy
 80017c8:	4b15      	ldr	r3, [pc, #84]	@ (8001820 <pxCurrentTCBConst>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	f01e 0f10 	tst.w	lr, #16
 80017d0:	bf08      	it	eq
 80017d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80017d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017da:	6010      	str	r0, [r2, #0]
 80017dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80017e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80017e4:	f380 8811 	msr	BASEPRI, r0
 80017e8:	f3bf 8f4f 	dsb	sy
 80017ec:	f3bf 8f6f 	isb	sy
 80017f0:	f004 fd84 	bl	80062fc <vTaskSwitchContext>
 80017f4:	f04f 0000 	mov.w	r0, #0
 80017f8:	f380 8811 	msr	BASEPRI, r0
 80017fc:	bc09      	pop	{r0, r3}
 80017fe:	6819      	ldr	r1, [r3, #0]
 8001800:	6808      	ldr	r0, [r1, #0]
 8001802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001806:	f01e 0f10 	tst.w	lr, #16
 800180a:	bf08      	it	eq
 800180c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001810:	f380 8809 	msr	PSP, r0
 8001814:	f3bf 8f6f 	isb	sy
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	f3af 8000 	nop.w

08001820 <pxCurrentTCBConst>:
 8001820:	200059d8 	.word	0x200059d8

08001824 <xPortSysTickHandler>:
{
 8001824:	b508      	push	{r3, lr}
	__asm volatile
 8001826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800182a:	f383 8811 	msr	BASEPRI, r3
 800182e:	f3bf 8f6f 	isb	sy
 8001832:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8001836:	f004 fc33 	bl	80060a0 <xTaskIncrementTick>
 800183a:	b128      	cbz	r0, 8001848 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800183c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001840:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001844:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8001848:	2300      	movs	r3, #0
 800184a:	f383 8811 	msr	BASEPRI, r3
}
 800184e:	bd08      	pop	{r3, pc}

08001850 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001850:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8001854:	2300      	movs	r3, #0
 8001856:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001858:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800185a:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <vPortSetupTimerInterrupt+0x20>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4905      	ldr	r1, [pc, #20]	@ (8001874 <vPortSetupTimerInterrupt+0x24>)
 8001860:	fba1 1303 	umull	r1, r3, r1, r3
 8001864:	099b      	lsrs	r3, r3, #6
 8001866:	3b01      	subs	r3, #1
 8001868:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800186a:	2307      	movs	r3, #7
 800186c:	6113      	str	r3, [r2, #16]
}
 800186e:	4770      	bx	lr
 8001870:	20000010 	.word	0x20000010
 8001874:	10624dd3 	.word	0x10624dd3

08001878 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001878:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800187c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001880:	4b3d      	ldr	r3, [pc, #244]	@ (8001978 <xPortStartScheduler+0x100>)
 8001882:	429a      	cmp	r2, r3
 8001884:	d01c      	beq.n	80018c0 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001886:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800188a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800188e:	4b3b      	ldr	r3, [pc, #236]	@ (800197c <xPortStartScheduler+0x104>)
 8001890:	429a      	cmp	r2, r3
 8001892:	d01e      	beq.n	80018d2 <xPortStartScheduler+0x5a>
{
 8001894:	b530      	push	{r4, r5, lr}
 8001896:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001898:	4b39      	ldr	r3, [pc, #228]	@ (8001980 <xPortStartScheduler+0x108>)
 800189a:	781a      	ldrb	r2, [r3, #0]
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80018a0:	22ff      	movs	r2, #255	@ 0xff
 80018a2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80018ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80018b0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80018b4:	4a33      	ldr	r2, [pc, #204]	@ (8001984 <xPortStartScheduler+0x10c>)
 80018b6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80018b8:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <xPortStartScheduler+0x110>)
 80018ba:	2207      	movs	r2, #7
 80018bc:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80018be:	e01b      	b.n	80018f8 <xPortStartScheduler+0x80>
	__asm volatile
 80018c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018c4:	f383 8811 	msr	BASEPRI, r3
 80018c8:	f3bf 8f6f 	isb	sy
 80018cc:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80018d0:	e7fe      	b.n	80018d0 <xPortStartScheduler+0x58>
 80018d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018d6:	f383 8811 	msr	BASEPRI, r3
 80018da:	f3bf 8f6f 	isb	sy
 80018de:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80018e2:	e7fe      	b.n	80018e2 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 80018e4:	4a28      	ldr	r2, [pc, #160]	@ (8001988 <xPortStartScheduler+0x110>)
 80018e6:	6813      	ldr	r3, [r2, #0]
 80018e8:	3b01      	subs	r3, #1
 80018ea:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80018ec:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80018f8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80018fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001900:	d1f0      	bne.n	80018e4 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <xPortStartScheduler+0x110>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b03      	cmp	r3, #3
 8001908:	d008      	beq.n	800191c <xPortStartScheduler+0xa4>
 800190a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800190e:	f383 8811 	msr	BASEPRI, r3
 8001912:	f3bf 8f6f 	isb	sy
 8001916:	f3bf 8f4f 	dsb	sy
 800191a:	e7fe      	b.n	800191a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800191c:	021b      	lsls	r3, r3, #8
 800191e:	4a1a      	ldr	r2, [pc, #104]	@ (8001988 <xPortStartScheduler+0x110>)
 8001920:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001922:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001926:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001928:	9b01      	ldr	r3, [sp, #4]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <xPortStartScheduler+0x108>)
 800192e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001930:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8001934:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8001938:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800193c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001940:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8001944:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8001948:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800194c:	f7ff ff80 	bl	8001850 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001950:	2500      	movs	r5, #0
 8001952:	4b0e      	ldr	r3, [pc, #56]	@ (800198c <xPortStartScheduler+0x114>)
 8001954:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8001956:	f7ff fec3 	bl	80016e0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800195a:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800195e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001962:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8001966:	f7ff fea7 	bl	80016b8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800196a:	f004 fcc7 	bl	80062fc <vTaskSwitchContext>
	prvTaskExitError();
 800196e:	f7ff fe83 	bl	8001678 <prvTaskExitError>
}
 8001972:	4628      	mov	r0, r5
 8001974:	b003      	add	sp, #12
 8001976:	bd30      	pop	{r4, r5, pc}
 8001978:	410fc271 	.word	0x410fc271
 800197c:	410fc270 	.word	0x410fc270
 8001980:	e000e400 	.word	0xe000e400
 8001984:	2000542c 	.word	0x2000542c
 8001988:	20005428 	.word	0x20005428
 800198c:	20000004 	.word	0x20000004

08001990 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8001990:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001994:	2b0f      	cmp	r3, #15
 8001996:	d90e      	bls.n	80019b6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001998:	4a11      	ldr	r2, [pc, #68]	@ (80019e0 <vPortValidateInterruptPriority+0x50>)
 800199a:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800199c:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <vPortValidateInterruptPriority+0x54>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d208      	bcs.n	80019b6 <vPortValidateInterruptPriority+0x26>
 80019a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019a8:	f383 8811 	msr	BASEPRI, r3
 80019ac:	f3bf 8f6f 	isb	sy
 80019b0:	f3bf 8f4f 	dsb	sy
 80019b4:	e7fe      	b.n	80019b4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80019b6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80019ba:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80019be:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80019c2:	4a09      	ldr	r2, [pc, #36]	@ (80019e8 <vPortValidateInterruptPriority+0x58>)
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d908      	bls.n	80019dc <vPortValidateInterruptPriority+0x4c>
 80019ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019ce:	f383 8811 	msr	BASEPRI, r3
 80019d2:	f3bf 8f6f 	isb	sy
 80019d6:	f3bf 8f4f 	dsb	sy
 80019da:	e7fe      	b.n	80019da <vPortValidateInterruptPriority+0x4a>
	}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000e3f0 	.word	0xe000e3f0
 80019e4:	2000542c 	.word	0x2000542c
 80019e8:	20005428 	.word	0x20005428

080019ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80019ec:	b510      	push	{r4, lr}
 80019ee:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80019f0:	f7ff fea8 	bl	8001744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80019f4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80019f6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d004      	beq.n	8001a06 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 80019fc:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 80019fe:	f7ff fec3 	bl	8001788 <vPortExitCritical>

	return xReturn;
}
 8001a02:	4620      	mov	r0, r4
 8001a04:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8001a06:	2401      	movs	r4, #1
 8001a08:	e7f9      	b.n	80019fe <prvIsQueueFull+0x12>

08001a0a <prvIsQueueEmpty>:
{
 8001a0a:	b510      	push	{r4, lr}
 8001a0c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001a0e:	f7ff fe99 	bl	8001744 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001a12:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001a14:	b923      	cbnz	r3, 8001a20 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8001a16:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8001a18:	f7ff feb6 	bl	8001788 <vPortExitCritical>
}
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8001a20:	2400      	movs	r4, #0
 8001a22:	e7f9      	b.n	8001a18 <prvIsQueueEmpty+0xe>

08001a24 <prvCopyDataToQueue>:
{
 8001a24:	b570      	push	{r4, r5, r6, lr}
 8001a26:	4604      	mov	r4, r0
 8001a28:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a2a:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001a2c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001a2e:	b95a      	cbnz	r2, 8001a48 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	b11b      	cbz	r3, 8001a3c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8001a34:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001a36:	3601      	adds	r6, #1
 8001a38:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 8001a3a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001a3c:	6880      	ldr	r0, [r0, #8]
 8001a3e:	f004 fdcd 	bl	80065dc <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60a3      	str	r3, [r4, #8]
 8001a46:	e7f6      	b.n	8001a36 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8001a48:	b96d      	cbnz	r5, 8001a66 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001a4a:	6840      	ldr	r0, [r0, #4]
 8001a4c:	f007 f90c 	bl	8008c68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001a50:	6863      	ldr	r3, [r4, #4]
 8001a52:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001a54:	4413      	add	r3, r2
 8001a56:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001a58:	68a2      	ldr	r2, [r4, #8]
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d319      	bcc.n	8001a92 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a5e:	6823      	ldr	r3, [r4, #0]
 8001a60:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8001a62:	4628      	mov	r0, r5
 8001a64:	e7e7      	b.n	8001a36 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001a66:	68c0      	ldr	r0, [r0, #12]
 8001a68:	f007 f8fe 	bl	8008c68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001a6c:	68e3      	ldr	r3, [r4, #12]
 8001a6e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001a70:	4251      	negs	r1, r2
 8001a72:	1a9b      	subs	r3, r3, r2
 8001a74:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001a76:	6822      	ldr	r2, [r4, #0]
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d202      	bcs.n	8001a82 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001a7c:	68a3      	ldr	r3, [r4, #8]
 8001a7e:	440b      	add	r3, r1
 8001a80:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001a82:	2d02      	cmp	r5, #2
 8001a84:	d001      	beq.n	8001a8a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8001a86:	2000      	movs	r0, #0
 8001a88:	e7d5      	b.n	8001a36 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001a8a:	b126      	cbz	r6, 8001a96 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8001a8c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8001a8e:	2000      	movs	r0, #0
 8001a90:	e7d1      	b.n	8001a36 <prvCopyDataToQueue+0x12>
 8001a92:	4628      	mov	r0, r5
 8001a94:	e7cf      	b.n	8001a36 <prvCopyDataToQueue+0x12>
 8001a96:	2000      	movs	r0, #0
 8001a98:	e7cd      	b.n	8001a36 <prvCopyDataToQueue+0x12>

08001a9a <prvCopyDataFromQueue>:
{
 8001a9a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001a9c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001a9e:	b16a      	cbz	r2, 8001abc <prvCopyDataFromQueue+0x22>
{
 8001aa0:	b510      	push	{r4, lr}
 8001aa2:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001aa4:	68d9      	ldr	r1, [r3, #12]
 8001aa6:	4411      	add	r1, r2
 8001aa8:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001aaa:	689c      	ldr	r4, [r3, #8]
 8001aac:	42a1      	cmp	r1, r4
 8001aae:	d301      	bcc.n	8001ab4 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001ab0:	6819      	ldr	r1, [r3, #0]
 8001ab2:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001ab4:	68d9      	ldr	r1, [r3, #12]
 8001ab6:	f007 f8d7 	bl	8008c68 <memcpy>
}
 8001aba:	bd10      	pop	{r4, pc}
 8001abc:	4770      	bx	lr

08001abe <prvUnlockQueue>:
{
 8001abe:	b538      	push	{r3, r4, r5, lr}
 8001ac0:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8001ac2:	f7ff fe3f 	bl	8001744 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001ac6:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 8001aca:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001acc:	e001      	b.n	8001ad2 <prvUnlockQueue+0x14>
			--cTxLock;
 8001ace:	3c01      	subs	r4, #1
 8001ad0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ad2:	2c00      	cmp	r4, #0
 8001ad4:	dd0a      	ble.n	8001aec <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ad6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001ad8:	b143      	cbz	r3, 8001aec <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ada:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8001ade:	f004 fc8d 	bl	80063fc <xTaskRemoveFromEventList>
 8001ae2:	2800      	cmp	r0, #0
 8001ae4:	d0f3      	beq.n	8001ace <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8001ae6:	f004 fd63 	bl	80065b0 <vTaskMissedYield>
 8001aea:	e7f0      	b.n	8001ace <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8001aec:	23ff      	movs	r3, #255	@ 0xff
 8001aee:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8001af2:	f7ff fe49 	bl	8001788 <vPortExitCritical>
	taskENTER_CRITICAL();
 8001af6:	f7ff fe25 	bl	8001744 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001afa:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8001afe:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b00:	e001      	b.n	8001b06 <prvUnlockQueue+0x48>
				--cRxLock;
 8001b02:	3c01      	subs	r4, #1
 8001b04:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b06:	2c00      	cmp	r4, #0
 8001b08:	dd0a      	ble.n	8001b20 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b0a:	692b      	ldr	r3, [r5, #16]
 8001b0c:	b143      	cbz	r3, 8001b20 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b0e:	f105 0010 	add.w	r0, r5, #16
 8001b12:	f004 fc73 	bl	80063fc <xTaskRemoveFromEventList>
 8001b16:	2800      	cmp	r0, #0
 8001b18:	d0f3      	beq.n	8001b02 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8001b1a:	f004 fd49 	bl	80065b0 <vTaskMissedYield>
 8001b1e:	e7f0      	b.n	8001b02 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8001b20:	23ff      	movs	r3, #255	@ 0xff
 8001b22:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8001b26:	f7ff fe2f 	bl	8001788 <vPortExitCritical>
}
 8001b2a:	bd38      	pop	{r3, r4, r5, pc}

08001b2c <xQueueGenericReset>:
{
 8001b2c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8001b2e:	b1e0      	cbz	r0, 8001b6a <xQueueGenericReset+0x3e>
 8001b30:	460d      	mov	r5, r1
 8001b32:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001b34:	f7ff fe06 	bl	8001744 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001b3c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001b3e:	fb01 3002 	mla	r0, r1, r2, r3
 8001b42:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b44:	2000      	movs	r0, #0
 8001b46:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b48:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b4a:	3a01      	subs	r2, #1
 8001b4c:	fb02 3301 	mla	r3, r2, r1, r3
 8001b50:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001b52:	23ff      	movs	r3, #255	@ 0xff
 8001b54:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001b58:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8001b5c:	b9fd      	cbnz	r5, 8001b9e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b5e:	6923      	ldr	r3, [r4, #16]
 8001b60:	b963      	cbnz	r3, 8001b7c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8001b62:	f7ff fe11 	bl	8001788 <vPortExitCritical>
}
 8001b66:	2001      	movs	r0, #1
 8001b68:	bd38      	pop	{r3, r4, r5, pc}
 8001b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b6e:	f383 8811 	msr	BASEPRI, r3
 8001b72:	f3bf 8f6f 	isb	sy
 8001b76:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8001b7a:	e7fe      	b.n	8001b7a <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b7c:	f104 0010 	add.w	r0, r4, #16
 8001b80:	f004 fc3c 	bl	80063fc <xTaskRemoveFromEventList>
 8001b84:	2800      	cmp	r0, #0
 8001b86:	d0ec      	beq.n	8001b62 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8001b88:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001b8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b90:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001b94:	f3bf 8f4f 	dsb	sy
 8001b98:	f3bf 8f6f 	isb	sy
 8001b9c:	e7e1      	b.n	8001b62 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b9e:	f104 0010 	add.w	r0, r4, #16
 8001ba2:	f7ff fc9d 	bl	80014e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001ba6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001baa:	f7ff fc99 	bl	80014e0 <vListInitialise>
 8001bae:	e7d8      	b.n	8001b62 <xQueueGenericReset+0x36>

08001bb0 <prvInitialiseNewQueue>:
{
 8001bb0:	b538      	push	{r3, r4, r5, lr}
 8001bb2:	461d      	mov	r5, r3
 8001bb4:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	b949      	cbnz	r1, 8001bce <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001bba:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8001bbc:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001bbe:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	f7ff ffb2 	bl	8001b2c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8001bc8:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 8001bcc:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bce:	6022      	str	r2, [r4, #0]
 8001bd0:	e7f4      	b.n	8001bbc <prvInitialiseNewQueue+0xc>

08001bd2 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001bd2:	b940      	cbnz	r0, 8001be6 <xQueueGenericCreateStatic+0x14>
 8001bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bd8:	f383 8811 	msr	BASEPRI, r3
 8001bdc:	f3bf 8f6f 	isb	sy
 8001be0:	f3bf 8f4f 	dsb	sy
 8001be4:	e7fe      	b.n	8001be4 <xQueueGenericCreateStatic+0x12>
	{
 8001be6:	b510      	push	{r4, lr}
 8001be8:	b084      	sub	sp, #16
 8001bea:	461c      	mov	r4, r3
 8001bec:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 8001bee:	b153      	cbz	r3, 8001c06 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001bf0:	b192      	cbz	r2, 8001c18 <xQueueGenericCreateStatic+0x46>
 8001bf2:	b989      	cbnz	r1, 8001c18 <xQueueGenericCreateStatic+0x46>
 8001bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bf8:	f383 8811 	msr	BASEPRI, r3
 8001bfc:	f3bf 8f6f 	isb	sy
 8001c00:	f3bf 8f4f 	dsb	sy
 8001c04:	e7fe      	b.n	8001c04 <xQueueGenericCreateStatic+0x32>
 8001c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c0a:	f383 8811 	msr	BASEPRI, r3
 8001c0e:	f3bf 8f6f 	isb	sy
 8001c12:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8001c16:	e7fe      	b.n	8001c16 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c18:	b16a      	cbz	r2, 8001c36 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001c1a:	2350      	movs	r3, #80	@ 0x50
 8001c1c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001c1e:	9b03      	ldr	r3, [sp, #12]
 8001c20:	2b50      	cmp	r3, #80	@ 0x50
 8001c22:	d013      	beq.n	8001c4c <xQueueGenericCreateStatic+0x7a>
 8001c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c28:	f383 8811 	msr	BASEPRI, r3
 8001c2c:	f3bf 8f6f 	isb	sy
 8001c30:	f3bf 8f4f 	dsb	sy
 8001c34:	e7fe      	b.n	8001c34 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c36:	2900      	cmp	r1, #0
 8001c38:	d0ef      	beq.n	8001c1a <xQueueGenericCreateStatic+0x48>
 8001c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c3e:	f383 8811 	msr	BASEPRI, r3
 8001c42:	f3bf 8f6f 	isb	sy
 8001c46:	f3bf 8f4f 	dsb	sy
 8001c4a:	e7fe      	b.n	8001c4a <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001c4c:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001c54:	9400      	str	r4, [sp, #0]
 8001c56:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001c5a:	4660      	mov	r0, ip
 8001c5c:	f7ff ffa8 	bl	8001bb0 <prvInitialiseNewQueue>
	}
 8001c60:	4620      	mov	r0, r4
 8001c62:	b004      	add	sp, #16
 8001c64:	bd10      	pop	{r4, pc}

08001c66 <xQueueGenericSend>:
{
 8001c66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c68:	b085      	sub	sp, #20
 8001c6a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8001c6c:	b188      	cbz	r0, 8001c92 <xQueueGenericSend+0x2c>
 8001c6e:	460f      	mov	r7, r1
 8001c70:	461d      	mov	r5, r3
 8001c72:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c74:	b1b1      	cbz	r1, 8001ca4 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c76:	2d02      	cmp	r5, #2
 8001c78:	d120      	bne.n	8001cbc <xQueueGenericSend+0x56>
 8001c7a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d01d      	beq.n	8001cbc <xQueueGenericSend+0x56>
 8001c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c84:	f383 8811 	msr	BASEPRI, r3
 8001c88:	f3bf 8f6f 	isb	sy
 8001c8c:	f3bf 8f4f 	dsb	sy
 8001c90:	e7fe      	b.n	8001c90 <xQueueGenericSend+0x2a>
 8001c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c96:	f383 8811 	msr	BASEPRI, r3
 8001c9a:	f3bf 8f6f 	isb	sy
 8001c9e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8001ca2:	e7fe      	b.n	8001ca2 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ca4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0e5      	beq.n	8001c76 <xQueueGenericSend+0x10>
 8001caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cae:	f383 8811 	msr	BASEPRI, r3
 8001cb2:	f3bf 8f6f 	isb	sy
 8001cb6:	f3bf 8f4f 	dsb	sy
 8001cba:	e7fe      	b.n	8001cba <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001cbc:	f004 fc7e 	bl	80065bc <xTaskGetSchedulerState>
 8001cc0:	4606      	mov	r6, r0
 8001cc2:	b958      	cbnz	r0, 8001cdc <xQueueGenericSend+0x76>
 8001cc4:	9b01      	ldr	r3, [sp, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d048      	beq.n	8001d5c <xQueueGenericSend+0xf6>
 8001cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cce:	f383 8811 	msr	BASEPRI, r3
 8001cd2:	f3bf 8f6f 	isb	sy
 8001cd6:	f3bf 8f4f 	dsb	sy
 8001cda:	e7fe      	b.n	8001cda <xQueueGenericSend+0x74>
 8001cdc:	2600      	movs	r6, #0
 8001cde:	e03d      	b.n	8001d5c <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001ce0:	462a      	mov	r2, r5
 8001ce2:	4639      	mov	r1, r7
 8001ce4:	4620      	mov	r0, r4
 8001ce6:	f7ff fe9d 	bl	8001a24 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001cec:	b97b      	cbnz	r3, 8001d0e <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 8001cee:	b148      	cbz	r0, 8001d04 <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8001cf0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001cf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cf8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001cfc:	f3bf 8f4f 	dsb	sy
 8001d00:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8001d04:	f7ff fd40 	bl	8001788 <vPortExitCritical>
				return pdPASS;
 8001d08:	2001      	movs	r0, #1
}
 8001d0a:	b005      	add	sp, #20
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001d0e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001d12:	f004 fb73 	bl	80063fc <xTaskRemoveFromEventList>
 8001d16:	2800      	cmp	r0, #0
 8001d18:	d0f4      	beq.n	8001d04 <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 8001d1a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d22:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001d26:	f3bf 8f4f 	dsb	sy
 8001d2a:	f3bf 8f6f 	isb	sy
 8001d2e:	e7e9      	b.n	8001d04 <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 8001d30:	f7ff fd2a 	bl	8001788 <vPortExitCritical>
					return errQUEUE_FULL;
 8001d34:	2000      	movs	r0, #0
 8001d36:	e7e8      	b.n	8001d0a <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d38:	a802      	add	r0, sp, #8
 8001d3a:	f004 fbe9 	bl	8006510 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d3e:	2601      	movs	r6, #1
 8001d40:	e019      	b.n	8001d76 <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 8001d42:	2300      	movs	r3, #0
 8001d44:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001d48:	e021      	b.n	8001d8e <xQueueGenericSend+0x128>
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001d50:	e023      	b.n	8001d9a <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 8001d52:	4620      	mov	r0, r4
 8001d54:	f7ff feb3 	bl	8001abe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d58:	f004 fa2e 	bl	80061b8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8001d5c:	f7ff fcf2 	bl	8001744 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001d60:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001d62:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d3bb      	bcc.n	8001ce0 <xQueueGenericSend+0x7a>
 8001d68:	2d02      	cmp	r5, #2
 8001d6a:	d0b9      	beq.n	8001ce0 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d6c:	9b01      	ldr	r3, [sp, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0de      	beq.n	8001d30 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 8001d72:	2e00      	cmp	r6, #0
 8001d74:	d0e0      	beq.n	8001d38 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 8001d76:	f7ff fd07 	bl	8001788 <vPortExitCritical>
		vTaskSuspendAll();
 8001d7a:	f004 f983 	bl	8006084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d7e:	f7ff fce1 	bl	8001744 <vPortEnterCritical>
 8001d82:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8001d86:	b252      	sxtb	r2, r2
 8001d88:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001d8c:	d0d9      	beq.n	8001d42 <xQueueGenericSend+0xdc>
 8001d8e:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8001d92:	b252      	sxtb	r2, r2
 8001d94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001d98:	d0d7      	beq.n	8001d4a <xQueueGenericSend+0xe4>
 8001d9a:	f7ff fcf5 	bl	8001788 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d9e:	a901      	add	r1, sp, #4
 8001da0:	a802      	add	r0, sp, #8
 8001da2:	f004 fbc1 	bl	8006528 <xTaskCheckForTimeOut>
 8001da6:	b9d8      	cbnz	r0, 8001de0 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001da8:	4620      	mov	r0, r4
 8001daa:	f7ff fe1f 	bl	80019ec <prvIsQueueFull>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d0cf      	beq.n	8001d52 <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001db2:	9901      	ldr	r1, [sp, #4]
 8001db4:	f104 0010 	add.w	r0, r4, #16
 8001db8:	f004 faec 	bl	8006394 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	f7ff fe7e 	bl	8001abe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001dc2:	f004 f9f9 	bl	80061b8 <xTaskResumeAll>
 8001dc6:	2800      	cmp	r0, #0
 8001dc8:	d1c8      	bne.n	8001d5c <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8001dca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dd2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001dd6:	f3bf 8f4f 	dsb	sy
 8001dda:	f3bf 8f6f 	isb	sy
 8001dde:	e7bd      	b.n	8001d5c <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8001de0:	4620      	mov	r0, r4
 8001de2:	f7ff fe6c 	bl	8001abe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001de6:	f004 f9e7 	bl	80061b8 <xTaskResumeAll>
			return errQUEUE_FULL;
 8001dea:	2000      	movs	r0, #0
 8001dec:	e78d      	b.n	8001d0a <xQueueGenericSend+0xa4>

08001dee <xQueueGenericSendFromISR>:
{
 8001dee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8001df2:	b190      	cbz	r0, 8001e1a <xQueueGenericSendFromISR+0x2c>
 8001df4:	460f      	mov	r7, r1
 8001df6:	4616      	mov	r6, r2
 8001df8:	461c      	mov	r4, r3
 8001dfa:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001dfc:	b1b1      	cbz	r1, 8001e2c <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001dfe:	2c02      	cmp	r4, #2
 8001e00:	d120      	bne.n	8001e44 <xQueueGenericSendFromISR+0x56>
 8001e02:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d01d      	beq.n	8001e44 <xQueueGenericSendFromISR+0x56>
 8001e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e0c:	f383 8811 	msr	BASEPRI, r3
 8001e10:	f3bf 8f6f 	isb	sy
 8001e14:	f3bf 8f4f 	dsb	sy
 8001e18:	e7fe      	b.n	8001e18 <xQueueGenericSendFromISR+0x2a>
 8001e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e1e:	f383 8811 	msr	BASEPRI, r3
 8001e22:	f3bf 8f6f 	isb	sy
 8001e26:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8001e2a:	e7fe      	b.n	8001e2a <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e2c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0e5      	beq.n	8001dfe <xQueueGenericSendFromISR+0x10>
 8001e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e36:	f383 8811 	msr	BASEPRI, r3
 8001e3a:	f3bf 8f6f 	isb	sy
 8001e3e:	f3bf 8f4f 	dsb	sy
 8001e42:	e7fe      	b.n	8001e42 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001e44:	f7ff fda4 	bl	8001990 <vPortValidateInterruptPriority>
	__asm volatile
 8001e48:	f3ef 8811 	mrs	r8, BASEPRI
 8001e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e50:	f383 8811 	msr	BASEPRI, r3
 8001e54:	f3bf 8f6f 	isb	sy
 8001e58:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e5c:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8001e5e:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d306      	bcc.n	8001e72 <xQueueGenericSendFromISR+0x84>
 8001e64:	2c02      	cmp	r4, #2
 8001e66:	d004      	beq.n	8001e72 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8001e68:	2000      	movs	r0, #0
	__asm volatile
 8001e6a:	f388 8811 	msr	BASEPRI, r8
}
 8001e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e72:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8001e76:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001e7a:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e7c:	4622      	mov	r2, r4
 8001e7e:	4639      	mov	r1, r7
 8001e80:	4628      	mov	r0, r5
 8001e82:	f7ff fdcf 	bl	8001a24 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8001e86:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001e8a:	d006      	beq.n	8001e9a <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001e8c:	f109 0301 	add.w	r3, r9, #1
 8001e90:	b25b      	sxtb	r3, r3
 8001e92:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8001e96:	2001      	movs	r0, #1
 8001e98:	e7e7      	b.n	8001e6a <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e9a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001e9c:	b90b      	cbnz	r3, 8001ea2 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	e7e3      	b.n	8001e6a <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ea2:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8001ea6:	f004 faa9 	bl	80063fc <xTaskRemoveFromEventList>
 8001eaa:	b118      	cbz	r0, 8001eb4 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8001eac:	b126      	cbz	r6, 8001eb8 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001eae:	2001      	movs	r0, #1
 8001eb0:	6030      	str	r0, [r6, #0]
 8001eb2:	e7da      	b.n	8001e6a <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	e7d8      	b.n	8001e6a <xQueueGenericSendFromISR+0x7c>
 8001eb8:	2001      	movs	r0, #1
 8001eba:	e7d6      	b.n	8001e6a <xQueueGenericSendFromISR+0x7c>

08001ebc <xQueueReceive>:
{
 8001ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8001ec2:	b190      	cbz	r0, 8001eea <xQueueReceive+0x2e>
 8001ec4:	460f      	mov	r7, r1
 8001ec6:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ec8:	b1c1      	cbz	r1, 8001efc <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001eca:	f004 fb77 	bl	80065bc <xTaskGetSchedulerState>
 8001ece:	4606      	mov	r6, r0
 8001ed0:	bb00      	cbnz	r0, 8001f14 <xQueueReceive+0x58>
 8001ed2:	9b01      	ldr	r3, [sp, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d05e      	beq.n	8001f96 <xQueueReceive+0xda>
	__asm volatile
 8001ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001edc:	f383 8811 	msr	BASEPRI, r3
 8001ee0:	f3bf 8f6f 	isb	sy
 8001ee4:	f3bf 8f4f 	dsb	sy
 8001ee8:	e7fe      	b.n	8001ee8 <xQueueReceive+0x2c>
 8001eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eee:	f383 8811 	msr	BASEPRI, r3
 8001ef2:	f3bf 8f6f 	isb	sy
 8001ef6:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8001efa:	e7fe      	b.n	8001efa <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001efc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0e3      	beq.n	8001eca <xQueueReceive+0xe>
 8001f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f06:	f383 8811 	msr	BASEPRI, r3
 8001f0a:	f3bf 8f6f 	isb	sy
 8001f0e:	f3bf 8f4f 	dsb	sy
 8001f12:	e7fe      	b.n	8001f12 <xQueueReceive+0x56>
 8001f14:	2600      	movs	r6, #0
 8001f16:	e03e      	b.n	8001f96 <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001f18:	4639      	mov	r1, r7
 8001f1a:	4620      	mov	r0, r4
 8001f1c:	f7ff fdbd 	bl	8001a9a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001f20:	3d01      	subs	r5, #1
 8001f22:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f24:	6923      	ldr	r3, [r4, #16]
 8001f26:	b923      	cbnz	r3, 8001f32 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8001f28:	f7ff fc2e 	bl	8001788 <vPortExitCritical>
				return pdPASS;
 8001f2c:	2001      	movs	r0, #1
}
 8001f2e:	b005      	add	sp, #20
 8001f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f32:	f104 0010 	add.w	r0, r4, #16
 8001f36:	f004 fa61 	bl	80063fc <xTaskRemoveFromEventList>
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	d0f4      	beq.n	8001f28 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8001f3e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f46:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8001f4a:	f3bf 8f4f 	dsb	sy
 8001f4e:	f3bf 8f6f 	isb	sy
 8001f52:	e7e9      	b.n	8001f28 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8001f54:	f7ff fc18 	bl	8001788 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8001f58:	2000      	movs	r0, #0
 8001f5a:	e7e8      	b.n	8001f2e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001f5c:	a802      	add	r0, sp, #8
 8001f5e:	f004 fad7 	bl	8006510 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001f62:	2601      	movs	r6, #1
 8001f64:	e021      	b.n	8001faa <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8001f66:	2300      	movs	r3, #0
 8001f68:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001f6c:	e029      	b.n	8001fc2 <xQueueReceive+0x106>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8001f74:	e02b      	b.n	8001fce <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8001f76:	4620      	mov	r0, r4
 8001f78:	f7ff fda1 	bl	8001abe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f7c:	f004 f91c 	bl	80061b8 <xTaskResumeAll>
 8001f80:	e009      	b.n	8001f96 <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff fd9b 	bl	8001abe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f88:	f004 f916 	bl	80061b8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	f7ff fd3c 	bl	8001a0a <prvIsQueueEmpty>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d13f      	bne.n	8002016 <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8001f96:	f7ff fbd5 	bl	8001744 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f9a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f9c:	2d00      	cmp	r5, #0
 8001f9e:	d1bb      	bne.n	8001f18 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001fa0:	9b01      	ldr	r3, [sp, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0d6      	beq.n	8001f54 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8001fa6:	2e00      	cmp	r6, #0
 8001fa8:	d0d8      	beq.n	8001f5c <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8001faa:	f7ff fbed 	bl	8001788 <vPortExitCritical>
		vTaskSuspendAll();
 8001fae:	f004 f869 	bl	8006084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001fb2:	f7ff fbc7 	bl	8001744 <vPortEnterCritical>
 8001fb6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc0:	d0d1      	beq.n	8001f66 <xQueueReceive+0xaa>
 8001fc2:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d0cf      	beq.n	8001f6e <xQueueReceive+0xb2>
 8001fce:	f7ff fbdb 	bl	8001788 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001fd2:	a901      	add	r1, sp, #4
 8001fd4:	a802      	add	r0, sp, #8
 8001fd6:	f004 faa7 	bl	8006528 <xTaskCheckForTimeOut>
 8001fda:	2800      	cmp	r0, #0
 8001fdc:	d1d1      	bne.n	8001f82 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001fde:	4620      	mov	r0, r4
 8001fe0:	f7ff fd13 	bl	8001a0a <prvIsQueueEmpty>
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d0c6      	beq.n	8001f76 <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001fe8:	9901      	ldr	r1, [sp, #4]
 8001fea:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8001fee:	f004 f9d1 	bl	8006394 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f7ff fd63 	bl	8001abe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001ff8:	f004 f8de 	bl	80061b8 <xTaskResumeAll>
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	d1ca      	bne.n	8001f96 <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 8002000:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002008:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800200c:	f3bf 8f4f 	dsb	sy
 8002010:	f3bf 8f6f 	isb	sy
 8002014:	e7bf      	b.n	8001f96 <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 8002016:	2000      	movs	r0, #0
 8002018:	e789      	b.n	8001f2e <xQueueReceive+0x72>
	...

0800201c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800201c:	2300      	movs	r3, #0
 800201e:	2b07      	cmp	r3, #7
 8002020:	d80c      	bhi.n	800203c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002022:	4a07      	ldr	r2, [pc, #28]	@ (8002040 <vQueueAddToRegistry+0x24>)
 8002024:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002028:	b10a      	cbz	r2, 800202e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800202a:	3301      	adds	r3, #1
 800202c:	e7f7      	b.n	800201e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800202e:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <vQueueAddToRegistry+0x24>)
 8002030:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002034:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002038:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800203a:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	20005430 	.word	0x20005430

08002044 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002044:	b570      	push	{r4, r5, r6, lr}
 8002046:	4604      	mov	r4, r0
 8002048:	460d      	mov	r5, r1
 800204a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800204c:	f7ff fb7a 	bl	8001744 <vPortEnterCritical>
 8002050:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8002054:	b25b      	sxtb	r3, r3
 8002056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205a:	d00d      	beq.n	8002078 <vQueueWaitForMessageRestricted+0x34>
 800205c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8002060:	b25b      	sxtb	r3, r3
 8002062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002066:	d00b      	beq.n	8002080 <vQueueWaitForMessageRestricted+0x3c>
 8002068:	f7ff fb8e 	bl	8001788 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800206c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800206e:	b15b      	cbz	r3, 8002088 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002070:	4620      	mov	r0, r4
 8002072:	f7ff fd24 	bl	8001abe <prvUnlockQueue>
	}
 8002076:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8002078:	2300      	movs	r3, #0
 800207a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800207e:	e7ed      	b.n	800205c <vQueueWaitForMessageRestricted+0x18>
 8002080:	2300      	movs	r3, #0
 8002082:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002086:	e7ef      	b.n	8002068 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002088:	4632      	mov	r2, r6
 800208a:	4629      	mov	r1, r5
 800208c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8002090:	f004 f998 	bl	80063c4 <vTaskPlaceOnEventListRestricted>
 8002094:	e7ec      	b.n	8002070 <vQueueWaitForMessageRestricted+0x2c>
	...

08002098 <resistor_init>:
#include "resistor.h"

void resistor_init(resistor_t* resistor, float pull_resistor, resistor_pull_type_t pull_type, analog_input_channel_t analog_input)
{
 8002098:	b508      	push	{r3, lr}
    if (resistor == NULL)
 800209a:	b120      	cbz	r0, 80020a6 <resistor_init+0xe>
    {
        log_error("Resistor init failed!");
        return;
    }
    resistor->pull_resistor = pull_resistor;
 800209c:	ed80 0a01 	vstr	s0, [r0, #4]
    resistor->pull_type = pull_type;
 80020a0:	7001      	strb	r1, [r0, #0]
    resistor->analog_input = analog_input;
 80020a2:	7202      	strb	r2, [r0, #8]
}
 80020a4:	bd08      	pop	{r3, pc}
        log_error("Resistor init failed!");
 80020a6:	4802      	ldr	r0, [pc, #8]	@ (80020b0 <resistor_init+0x18>)
 80020a8:	f7fe fd10 	bl	8000acc <log_error>
        return;
 80020ac:	e7fa      	b.n	80020a4 <resistor_init+0xc>
 80020ae:	bf00      	nop
 80020b0:	08009c74 	.word	0x08009c74

080020b4 <resistor_get_resistance>:

/**
 * @todo div by zero will break this!
 */
float resistor_get_resistance(const resistor_t *resistor)
{
 80020b4:	b510      	push	{r4, lr}
 80020b6:	4604      	mov	r4, r0
    uint16_t adc_value = analog_inputs_get_data(resistor->analog_input);
 80020b8:	7a00      	ldrb	r0, [r0, #8]
 80020ba:	f7fe fa7d 	bl	80005b8 <analog_inputs_get_data>
 80020be:	ee07 0a10 	vmov	s14, r0
    float voltage = ((float)adc_value / (float)ADC_MAX_VALUE) * (float)ADC_REF_VOLTAGE;
 80020c2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80020c6:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002130 <resistor_get_resistance+0x7c>
 80020ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002134 <resistor_get_resistance+0x80>
 80020d2:	ee67 7a87 	vmul.f32	s15, s15, s14
    // simple check to see if the sensor is open circuit or not
    if (!IS_IN_RANGE(voltage, 0.05f * ADC_REF_VOLTAGE, 0.95f * ADC_REF_VOLTAGE))
 80020d6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002138 <resistor_get_resistance+0x84>
 80020da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e2:	db13      	blt.n	800210c <resistor_get_resistance+0x58>
 80020e4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800213c <resistor_get_resistance+0x88>
 80020e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	d80c      	bhi.n	800210c <resistor_get_resistance+0x58>
    {
        log_error("Resistor open circuit.");
        return NAN;
    }
    if (resistor->pull_type == RESISTOR_PULL_UP) {
 80020f2:	7823      	ldrb	r3, [r4, #0]
 80020f4:	b983      	cbnz	r3, 8002118 <resistor_get_resistance+0x64>
        return (voltage * (float)resistor->pull_resistor) / ((float)ADC_REF_VOLTAGE - voltage);
 80020f6:	edd4 6a01 	vldr	s13, [r4, #4]
 80020fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80020fe:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002134 <resistor_get_resistance+0x80>
 8002102:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002106:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 800210a:	e004      	b.n	8002116 <resistor_get_resistance+0x62>
        log_error("Resistor open circuit.");
 800210c:	480c      	ldr	r0, [pc, #48]	@ (8002140 <resistor_get_resistance+0x8c>)
 800210e:	f7fe fcdd 	bl	8000acc <log_error>
        return NAN;
 8002112:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8002144 <resistor_get_resistance+0x90>
    } else { // PULL_DOWN
        return ((ADC_REF_VOLTAGE - voltage) * (float)resistor->pull_resistor) / voltage;
    }
}
 8002116:	bd10      	pop	{r4, pc}
        return ((ADC_REF_VOLTAGE - voltage) * (float)resistor->pull_resistor) / voltage;
 8002118:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002134 <resistor_get_resistance+0x80>
 800211c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002120:	edd4 6a01 	vldr	s13, [r4, #4]
 8002124:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002128:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800212c:	e7f3      	b.n	8002116 <resistor_get_resistance+0x62>
 800212e:	bf00      	nop
 8002130:	457ff000 	.word	0x457ff000
 8002134:	40533333 	.word	0x40533333
 8002138:	3e28f5c3 	.word	0x3e28f5c3
 800213c:	4048a3d7 	.word	0x4048a3d7
 8002140:	08009c8c 	.word	0x08009c8c
 8002144:	7fc00000 	.word	0x7fc00000

08002148 <sensor_map_init>:
    }
    return result;
}

void sensor_map_init(sensor_map_t *sensor, sensor_map_type_t type)
{
 8002148:	b510      	push	{r4, lr}
    if (sensor == NULL)
 800214a:	b168      	cbz	r0, 8002168 <sensor_map_init+0x20>
 800214c:	4604      	mov	r4, r0
    {
        log_error("map sensor is null");
        return;
    }
    switch (type)
 800214e:	b179      	cbz	r1, 8002170 <sensor_map_init+0x28>
 8002150:	2901      	cmp	r1, #1
 8002152:	d115      	bne.n	8002180 <sensor_map_init+0x38>
         * a simple linear sensor
         */
        /**
         * @todo actually calculate these values!
         */
        sensor->adc_value_0_bar = 100;
 8002154:	2364      	movs	r3, #100	@ 0x64
 8002156:	8003      	strh	r3, [r0, #0]
        sensor->adc_value_1_bar = 3000;
 8002158:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800215c:	8043      	strh	r3, [r0, #2]
        sensor->analog_channel = ANALOG_INPUT_SENSOR_MAP_PIN;
 800215e:	2304      	movs	r3, #4
 8002160:	7103      	strb	r3, [r0, #4]
    
    default:
        log_error("map sensor type not configured!");
        break;
    }
    map_sensor = sensor;
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <sensor_map_init+0x40>)
 8002164:	601c      	str	r4, [r3, #0]
}
 8002166:	bd10      	pop	{r4, pc}
        log_error("map sensor is null");
 8002168:	4808      	ldr	r0, [pc, #32]	@ (800218c <sensor_map_init+0x44>)
 800216a:	f7fe fcaf 	bl	8000acc <log_error>
        return;
 800216e:	e7fa      	b.n	8002166 <sensor_map_init+0x1e>
        sensor->adc_value_0_bar = 100;
 8002170:	2364      	movs	r3, #100	@ 0x64
 8002172:	8003      	strh	r3, [r0, #0]
        sensor->adc_value_1_bar = 3000;
 8002174:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002178:	8043      	strh	r3, [r0, #2]
        sensor->analog_channel = ANALOG_INPUT_SENSOR_MAP_PIN;
 800217a:	2304      	movs	r3, #4
 800217c:	7103      	strb	r3, [r0, #4]
        break;
 800217e:	e7f0      	b.n	8002162 <sensor_map_init+0x1a>
        log_error("map sensor type not configured!");
 8002180:	4803      	ldr	r0, [pc, #12]	@ (8002190 <sensor_map_init+0x48>)
 8002182:	f7fe fca3 	bl	8000acc <log_error>
        break;
 8002186:	e7ec      	b.n	8002162 <sensor_map_init+0x1a>
 8002188:	20005488 	.word	0x20005488
 800218c:	08009ca4 	.word	0x08009ca4
 8002190:	08009cb8 	.word	0x08009cb8

08002194 <sensor_iat_init>:
    }
    return result;
}

void sensor_iat_init(thermistor_t *sensor, sensor_iat_type_t type)
{
 8002194:	b570      	push	{r4, r5, r6, lr}
 8002196:	b08a      	sub	sp, #40	@ 0x28
 8002198:	4604      	mov	r4, r0
    switch (type)
 800219a:	b1e9      	cbz	r1, 80021d8 <sensor_iat_init+0x44>
 800219c:	2901      	cmp	r1, #1
 800219e:	d138      	bne.n	8002212 <sensor_iat_init+0x7e>
    {
        case SENSOR_IAT_TYPE_BOSCH_816:
            resistor_init(&sensor->resistor, 10000, RESISTOR_PULL_UP, ANALOG_INPUT_SENSOR_IAT_PIN);
 80021a0:	2205      	movs	r2, #5
 80021a2:	2100      	movs	r1, #0
 80021a4:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800221c <sensor_iat_init+0x88>
 80021a8:	f7ff ff76 	bl	8002098 <resistor_init>
            thermistor_conf_t bosch_816_iat_conf = 
 80021ac:	ad04      	add	r5, sp, #16
 80021ae:	4e1c      	ldr	r6, [pc, #112]	@ (8002220 <sensor_iat_init+0x8c>)
 80021b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80021b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b4:	e896 0003 	ldmia.w	r6, {r0, r1}
 80021b8:	e885 0003 	stmia.w	r5, {r0, r1}
                .resistance_3 = 322.5f,
                .tempC_1 = -10.0f,
                .tempC_2 = 25.0f,
                .tempC_3 = 80.0f
            };
            thermistor_init(sensor, bosch_816_iat_conf);
 80021bc:	ab0a      	add	r3, sp, #40	@ 0x28
 80021be:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80021c2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80021c6:	ab04      	add	r3, sp, #16
 80021c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ca:	4620      	mov	r0, r4
 80021cc:	f004 fa4e 	bl	800666c <thermistor_init>
            sensor_iat = sensor;
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <sensor_iat_init+0x90>)
 80021d2:	601c      	str	r4, [r3, #0]
            break;
    default:
        log_error("iat sensor type not configured!");
        break;
    }
}
 80021d4:	b00a      	add	sp, #40	@ 0x28
 80021d6:	bd70      	pop	{r4, r5, r6, pc}
            resistor_init(&sensor->resistor, 10000, RESISTOR_PULL_UP, ANALOG_INPUT_SENSOR_IAT_PIN);
 80021d8:	2205      	movs	r2, #5
 80021da:	2100      	movs	r1, #0
 80021dc:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800221c <sensor_iat_init+0x88>
 80021e0:	f7ff ff5a 	bl	8002098 <resistor_init>
            thermistor_conf_t genric_5k =
 80021e4:	f10d 0c10 	add.w	ip, sp, #16
 80021e8:	4d0f      	ldr	r5, [pc, #60]	@ (8002228 <sensor_iat_init+0x94>)
 80021ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80021f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021f4:	e88c 0003 	stmia.w	ip, {r0, r1}
            thermistor_init(sensor, genric_5k);
 80021f8:	ab0a      	add	r3, sp, #40	@ 0x28
 80021fa:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80021fe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002202:	ab04      	add	r3, sp, #16
 8002204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002206:	4620      	mov	r0, r4
 8002208:	f004 fa30 	bl	800666c <thermistor_init>
            sensor_iat = sensor;
 800220c:	4b05      	ldr	r3, [pc, #20]	@ (8002224 <sensor_iat_init+0x90>)
 800220e:	601c      	str	r4, [r3, #0]
            break;
 8002210:	e7e0      	b.n	80021d4 <sensor_iat_init+0x40>
        log_error("iat sensor type not configured!");
 8002212:	4806      	ldr	r0, [pc, #24]	@ (800222c <sensor_iat_init+0x98>)
 8002214:	f7fe fc5a 	bl	8000acc <log_error>
}
 8002218:	e7dc      	b.n	80021d4 <sensor_iat_init+0x40>
 800221a:	bf00      	nop
 800221c:	461c4000 	.word	0x461c4000
 8002220:	08009a98 	.word	0x08009a98
 8002224:	20005484 	.word	0x20005484
 8002228:	08009ab0 	.word	0x08009ab0
 800222c:	08009cd8 	.word	0x08009cd8

08002230 <sensor_iat_get>:

temperature_t sensor_iat_get()
{
 8002230:	b508      	push	{r3, lr}
    if (sensor_iat == NULL)
 8002232:	4b10      	ldr	r3, [pc, #64]	@ (8002274 <sensor_iat_get+0x44>)
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	b180      	cbz	r0, 800225a <sensor_iat_get+0x2a>
    {
        log_error("iat sensor is null");
        return SENSOR_IAT_FAIL_SAFE;
    }
    temperature_t temperature = thermistor_get_temp(sensor_iat);
 8002238:	f004 fa8c 	bl	8006754 <thermistor_get_temp>
    if (!IS_IN_RANGE(temperature, FIRMWARE_LIMIT_MIN_TEMP, FIRMWARE_LIMIT_MAX_TEMP))
 800223c:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8002278 <sensor_iat_get+0x48>
 8002240:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002248:	db0d      	blt.n	8002266 <sensor_iat_get+0x36>
 800224a:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800227c <sensor_iat_get+0x4c>
 800224e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002256:	d806      	bhi.n	8002266 <sensor_iat_get+0x36>
    {
        log_error("iat sensor out of range!");
        return SENSOR_IAT_FAIL_SAFE;
    }
    return temperature;
}
 8002258:	bd08      	pop	{r3, pc}
        log_error("iat sensor is null");
 800225a:	4809      	ldr	r0, [pc, #36]	@ (8002280 <sensor_iat_get+0x50>)
 800225c:	f7fe fc36 	bl	8000acc <log_error>
        return SENSOR_IAT_FAIL_SAFE;
 8002260:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8002284 <sensor_iat_get+0x54>
 8002264:	e7f8      	b.n	8002258 <sensor_iat_get+0x28>
        log_error("iat sensor out of range!");
 8002266:	4808      	ldr	r0, [pc, #32]	@ (8002288 <sensor_iat_get+0x58>)
 8002268:	f7fe fc30 	bl	8000acc <log_error>
        return SENSOR_IAT_FAIL_SAFE;
 800226c:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8002284 <sensor_iat_get+0x54>
 8002270:	e7f2      	b.n	8002258 <sensor_iat_get+0x28>
 8002272:	bf00      	nop
 8002274:	20005484 	.word	0x20005484
 8002278:	c2480000 	.word	0xc2480000
 800227c:	43160000 	.word	0x43160000
 8002280:	08009cf8 	.word	0x08009cf8
 8002284:	42200000 	.word	0x42200000
 8002288:	08009d0c 	.word	0x08009d0c

0800228c <sensor_clt_init>:

void sensor_clt_init(thermistor_t *sensor, sensor_clt_type_t type)
{
 800228c:	b570      	push	{r4, r5, r6, lr}
 800228e:	b08a      	sub	sp, #40	@ 0x28
    if (sensor == NULL)
 8002290:	b1f8      	cbz	r0, 80022d2 <sensor_clt_init+0x46>
 8002292:	4604      	mov	r4, r0
    {
        log_error("clt sensor is null");
        return;
    }
    switch (type)
 8002294:	b309      	cbz	r1, 80022da <sensor_clt_init+0x4e>
 8002296:	2901      	cmp	r1, #1
 8002298:	d13c      	bne.n	8002314 <sensor_clt_init+0x88>
    {
    /* Actually make this a proper thing */
    case SENSOR_CLT_TYPE_NISSAN:
        resistor_init(&sensor->resistor, 10000, RESISTOR_PULL_UP, ANALOG_INPUT_SENSOR_CLT_PIN);
 800229a:	2206      	movs	r2, #6
 800229c:	2100      	movs	r1, #0
 800229e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800231c <sensor_clt_init+0x90>
 80022a2:	f7ff fef9 	bl	8002098 <resistor_init>
        thermistor_conf_t nissan_clt_conf =
 80022a6:	ad04      	add	r5, sp, #16
 80022a8:	4e1d      	ldr	r6, [pc, #116]	@ (8002320 <sensor_clt_init+0x94>)
 80022aa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80022ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022ae:	e896 0003 	ldmia.w	r6, {r0, r1}
 80022b2:	e885 0003 	stmia.w	r5, {r0, r1}
            .resistance_3 = 230.0f,
            .tempC_1 = -20.0f,
            .tempC_2 = 25.0f,
            .tempC_3 = 90.0f
        };
        thermistor_init(sensor, nissan_clt_conf);
 80022b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80022b8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80022bc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80022c0:	ab04      	add	r3, sp, #16
 80022c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022c4:	4620      	mov	r0, r4
 80022c6:	f004 f9d1 	bl	800666c <thermistor_init>
        sensor_clt = sensor;
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <sensor_clt_init+0x98>)
 80022cc:	601c      	str	r4, [r3, #0]
        break;
    default:
        log_error("clt sensor type not configured!");
        break;
    }
}
 80022ce:	b00a      	add	sp, #40	@ 0x28
 80022d0:	bd70      	pop	{r4, r5, r6, pc}
        log_error("clt sensor is null");
 80022d2:	4815      	ldr	r0, [pc, #84]	@ (8002328 <sensor_clt_init+0x9c>)
 80022d4:	f7fe fbfa 	bl	8000acc <log_error>
        return;
 80022d8:	e7f9      	b.n	80022ce <sensor_clt_init+0x42>
        resistor_init(&sensor->resistor, 10000, RESISTOR_PULL_UP, ANALOG_INPUT_SENSOR_CLT_PIN);
 80022da:	2206      	movs	r2, #6
 80022dc:	2100      	movs	r1, #0
 80022de:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800231c <sensor_clt_init+0x90>
 80022e2:	f7ff fed9 	bl	8002098 <resistor_init>
        thermistor_conf_t genric_5k =
 80022e6:	f10d 0c10 	add.w	ip, sp, #16
 80022ea:	4d10      	ldr	r5, [pc, #64]	@ (800232c <sensor_clt_init+0xa0>)
 80022ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80022f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80022f6:	e88c 0003 	stmia.w	ip, {r0, r1}
        thermistor_init(sensor, genric_5k);
 80022fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80022fc:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002300:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002304:	ab04      	add	r3, sp, #16
 8002306:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002308:	4620      	mov	r0, r4
 800230a:	f004 f9af 	bl	800666c <thermistor_init>
        sensor_clt = sensor;
 800230e:	4b05      	ldr	r3, [pc, #20]	@ (8002324 <sensor_clt_init+0x98>)
 8002310:	601c      	str	r4, [r3, #0]
        break;
 8002312:	e7dc      	b.n	80022ce <sensor_clt_init+0x42>
        log_error("clt sensor type not configured!");
 8002314:	4806      	ldr	r0, [pc, #24]	@ (8002330 <sensor_clt_init+0xa4>)
 8002316:	f7fe fbd9 	bl	8000acc <log_error>
        break;
 800231a:	e7d8      	b.n	80022ce <sensor_clt_init+0x42>
 800231c:	461c4000 	.word	0x461c4000
 8002320:	08009ac8 	.word	0x08009ac8
 8002324:	20005480 	.word	0x20005480
 8002328:	08009d28 	.word	0x08009d28
 800232c:	08009ab0 	.word	0x08009ab0
 8002330:	08009d3c 	.word	0x08009d3c

08002334 <sensor_clt_get>:

temperature_t sensor_clt_get()
{
 8002334:	b508      	push	{r3, lr}
    if (sensor_clt == NULL)
 8002336:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <sensor_clt_get+0x44>)
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	b180      	cbz	r0, 800235e <sensor_clt_get+0x2a>
    {
        log_error("clt sensor is null");
        return SENSOR_CLT_FAIL_SAFE;
    }
    temperature_t temperature = thermistor_get_temp(sensor_clt);
 800233c:	f004 fa0a 	bl	8006754 <thermistor_get_temp>
    if (!IS_IN_RANGE(temperature, FIRMWARE_LIMIT_MIN_TEMP, FIRMWARE_LIMIT_MAX_TEMP))
 8002340:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800237c <sensor_clt_get+0x48>
 8002344:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800234c:	db0d      	blt.n	800236a <sensor_clt_get+0x36>
 800234e:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8002380 <sensor_clt_get+0x4c>
 8002352:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235a:	d806      	bhi.n	800236a <sensor_clt_get+0x36>
    {
        log_error("clt sensor out of range!");
        return SENSOR_CLT_FAIL_SAFE;
    }
    return temperature;
}
 800235c:	bd08      	pop	{r3, pc}
        log_error("clt sensor is null");
 800235e:	4809      	ldr	r0, [pc, #36]	@ (8002384 <sensor_clt_get+0x50>)
 8002360:	f7fe fbb4 	bl	8000acc <log_error>
        return SENSOR_CLT_FAIL_SAFE;
 8002364:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8002368:	e7f8      	b.n	800235c <sensor_clt_get+0x28>
        log_error("clt sensor out of range!");
 800236a:	4807      	ldr	r0, [pc, #28]	@ (8002388 <sensor_clt_get+0x54>)
 800236c:	f7fe fbae 	bl	8000acc <log_error>
        return SENSOR_CLT_FAIL_SAFE;
 8002370:	eeb3 0a0e 	vmov.f32	s0, #62	@ 0x41f00000  30.0
 8002374:	e7f2      	b.n	800235c <sensor_clt_get+0x28>
 8002376:	bf00      	nop
 8002378:	20005480 	.word	0x20005480
 800237c:	c2480000 	.word	0xc2480000
 8002380:	43160000 	.word	0x43160000
 8002384:	08009d28 	.word	0x08009d28
 8002388:	08009d5c 	.word	0x08009d5c

0800238c <sensor_ops_init>:

void sensor_ops_init(sensor_ops_t *sensor)
{
 800238c:	b508      	push	{r3, lr}
    if (sensor == NULL)
 800238e:	b148      	cbz	r0, 80023a4 <sensor_ops_init+0x18>
    {
        log_error("ops sensor is null");
        return;
    }
    sensor->adc_value_threshold = 4095 / 2;
 8002390:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002394:	8002      	strh	r2, [r0, #0]
    sensor->debounce_time_ms = 200;
 8002396:	22c8      	movs	r2, #200	@ 0xc8
 8002398:	8042      	strh	r2, [r0, #2]
    sensor->analog_channel = ANALOG_INPUT_SENSOR_OIL_PIN;
 800239a:	2207      	movs	r2, #7
 800239c:	7102      	strb	r2, [r0, #4]
    sensor_ops = sensor;
 800239e:	4a03      	ldr	r2, [pc, #12]	@ (80023ac <sensor_ops_init+0x20>)
 80023a0:	6010      	str	r0, [r2, #0]
}
 80023a2:	bd08      	pop	{r3, pc}
        log_error("ops sensor is null");
 80023a4:	4802      	ldr	r0, [pc, #8]	@ (80023b0 <sensor_ops_init+0x24>)
 80023a6:	f7fe fb91 	bl	8000acc <log_error>
        return;
 80023aa:	e7fa      	b.n	80023a2 <sensor_ops_init+0x16>
 80023ac:	2000547c 	.word	0x2000547c
 80023b0:	08009d78 	.word	0x08009d78

080023b4 <sensor_ops_get>:

bool sensor_ops_get()
{
 80023b4:	b510      	push	{r4, lr}
    static uint32_t last_change_time = 0;
    static bool last_state = false;
    static bool debounced_state = false;

    if (sensor_ops == NULL)
 80023b6:	4b14      	ldr	r3, [pc, #80]	@ (8002408 <sensor_ops_get+0x54>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b303      	cbz	r3, 80023fe <sensor_ops_get+0x4a>
    {
        log_error("ops sensor is null");
        return false;
    }

    uint16_t adc_value = analog_inputs_get_data(sensor_ops->analog_channel);
 80023bc:	7918      	ldrb	r0, [r3, #4]
 80023be:	f7fe f8fb 	bl	80005b8 <analog_inputs_get_data>
    bool current_state = adc_value > sensor_ops->adc_value_threshold;
 80023c2:	4b11      	ldr	r3, [pc, #68]	@ (8002408 <sensor_ops_get+0x54>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	881c      	ldrh	r4, [r3, #0]
 80023c8:	4284      	cmp	r4, r0
 80023ca:	bf2c      	ite	cs
 80023cc:	2400      	movcs	r4, #0
 80023ce:	2401      	movcc	r4, #1

    uint32_t now = get_time_ms();
 80023d0:	f004 fea8 	bl	8007124 <get_time_ms>

    if (current_state != last_state)
 80023d4:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <sensor_ops_get+0x58>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	42a3      	cmp	r3, r4
 80023da:	d003      	beq.n	80023e4 <sensor_ops_get+0x30>
    {
        /* State changed, reset debounce timer */
        last_change_time = now;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <sensor_ops_get+0x5c>)
 80023de:	6018      	str	r0, [r3, #0]
        last_state = current_state;
 80023e0:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <sensor_ops_get+0x58>)
 80023e2:	701c      	strb	r4, [r3, #0]
    }

    if ((now - last_change_time) >= sensor_ops->debounce_time_ms)
 80023e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002410 <sensor_ops_get+0x5c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	1ac0      	subs	r0, r0, r3
 80023ea:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <sensor_ops_get+0x54>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	885b      	ldrh	r3, [r3, #2]
 80023f0:	4298      	cmp	r0, r3
 80023f2:	d301      	bcc.n	80023f8 <sensor_ops_get+0x44>
    {
        /* Debounce period passed, accept new state */
        debounced_state = current_state;
 80023f4:	4b07      	ldr	r3, [pc, #28]	@ (8002414 <sensor_ops_get+0x60>)
 80023f6:	701c      	strb	r4, [r3, #0]
    }

    return debounced_state;
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <sensor_ops_get+0x60>)
 80023fa:	7818      	ldrb	r0, [r3, #0]
}
 80023fc:	bd10      	pop	{r4, pc}
        log_error("ops sensor is null");
 80023fe:	4806      	ldr	r0, [pc, #24]	@ (8002418 <sensor_ops_get+0x64>)
 8002400:	f7fe fb64 	bl	8000acc <log_error>
        return false;
 8002404:	2000      	movs	r0, #0
 8002406:	e7f9      	b.n	80023fc <sensor_ops_get+0x48>
 8002408:	2000547c 	.word	0x2000547c
 800240c:	20005478 	.word	0x20005478
 8002410:	20005474 	.word	0x20005474
 8002414:	20005470 	.word	0x20005470
 8002418:	08009d78 	.word	0x08009d78

0800241c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800241c:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <HAL_Init+0x30>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002426:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800242e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002436:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002438:	2003      	movs	r0, #3
 800243a:	f000 faff 	bl	8002a3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800243e:	200f      	movs	r0, #15
 8002440:	f002 fcb6 	bl	8004db0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002444:	f000 fe34 	bl	80030b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002448:	2000      	movs	r0, #0
 800244a:	bd08      	pop	{r3, pc}
 800244c:	40023c00 	.word	0x40023c00

08002450 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002450:	4a03      	ldr	r2, [pc, #12]	@ (8002460 <HAL_IncTick+0x10>)
 8002452:	6811      	ldr	r1, [r2, #0]
 8002454:	4b03      	ldr	r3, [pc, #12]	@ (8002464 <HAL_IncTick+0x14>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	440b      	add	r3, r1
 800245a:	6013      	str	r3, [r2, #0]
}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	2000548c 	.word	0x2000548c
 8002464:	20000008 	.word	0x20000008

08002468 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002468:	4b01      	ldr	r3, [pc, #4]	@ (8002470 <HAL_GetTick+0x8>)
 800246a:	6818      	ldr	r0, [r3, #0]
}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000548c 	.word	0x2000548c

08002474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002474:	b538      	push	{r3, r4, r5, lr}
 8002476:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff fff6 	bl	8002468 <HAL_GetTick>
 800247c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002482:	d002      	beq.n	800248a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002484:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <HAL_Delay+0x24>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800248a:	f7ff ffed 	bl	8002468 <HAL_GetTick>
 800248e:	1b40      	subs	r0, r0, r5
 8002490:	42a0      	cmp	r0, r4
 8002492:	d3fa      	bcc.n	800248a <HAL_Delay+0x16>
  {
  }
}
 8002494:	bd38      	pop	{r3, r4, r5, pc}
 8002496:	bf00      	nop
 8002498:	20000008 	.word	0x20000008

0800249c <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800249c:	4b4a      	ldr	r3, [pc, #296]	@ (80025c8 <ADC_Init+0x12c>)
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80024a4:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	6841      	ldr	r1, [r0, #4]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ae:	6802      	ldr	r2, [r0, #0]
 80024b0:	6853      	ldr	r3, [r2, #4]
 80024b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024b6:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024b8:	6802      	ldr	r2, [r0, #0]
 80024ba:	6853      	ldr	r3, [r2, #4]
 80024bc:	6901      	ldr	r1, [r0, #16]
 80024be:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80024c2:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024c4:	6802      	ldr	r2, [r0, #0]
 80024c6:	6853      	ldr	r3, [r2, #4]
 80024c8:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80024cc:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ce:	6802      	ldr	r2, [r0, #0]
 80024d0:	6853      	ldr	r3, [r2, #4]
 80024d2:	6881      	ldr	r1, [r0, #8]
 80024d4:	430b      	orrs	r3, r1
 80024d6:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024d8:	6802      	ldr	r2, [r0, #0]
 80024da:	6893      	ldr	r3, [r2, #8]
 80024dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024e0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024e2:	6802      	ldr	r2, [r0, #0]
 80024e4:	6893      	ldr	r3, [r2, #8]
 80024e6:	68c1      	ldr	r1, [r0, #12]
 80024e8:	430b      	orrs	r3, r1
 80024ea:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024ec:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80024ee:	4b37      	ldr	r3, [pc, #220]	@ (80025cc <ADC_Init+0x130>)
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d057      	beq.n	80025a4 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024f4:	6802      	ldr	r2, [r0, #0]
 80024f6:	6893      	ldr	r3, [r2, #8]
 80024f8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80024fc:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024fe:	6802      	ldr	r2, [r0, #0]
 8002500:	6893      	ldr	r3, [r2, #8]
 8002502:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8002504:	430b      	orrs	r3, r1
 8002506:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002508:	6802      	ldr	r2, [r0, #0]
 800250a:	6893      	ldr	r3, [r2, #8]
 800250c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8002510:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002512:	6802      	ldr	r2, [r0, #0]
 8002514:	6893      	ldr	r3, [r2, #8]
 8002516:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002518:	430b      	orrs	r3, r1
 800251a:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800251c:	6802      	ldr	r2, [r0, #0]
 800251e:	6893      	ldr	r3, [r2, #8]
 8002520:	f023 0302 	bic.w	r3, r3, #2
 8002524:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002526:	6802      	ldr	r2, [r0, #0]
 8002528:	6893      	ldr	r3, [r2, #8]
 800252a:	7e01      	ldrb	r1, [r0, #24]
 800252c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8002530:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002532:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d03f      	beq.n	80025ba <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800253a:	6802      	ldr	r2, [r0, #0]
 800253c:	6853      	ldr	r3, [r2, #4]
 800253e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002542:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002544:	6802      	ldr	r2, [r0, #0]
 8002546:	6853      	ldr	r3, [r2, #4]
 8002548:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800254c:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800254e:	6801      	ldr	r1, [r0, #0]
 8002550:	684b      	ldr	r3, [r1, #4]
 8002552:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8002554:	3a01      	subs	r2, #1
 8002556:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 800255a:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800255c:	6802      	ldr	r2, [r0, #0]
 800255e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002560:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002564:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002566:	6801      	ldr	r1, [r0, #0]
 8002568:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800256a:	69c2      	ldr	r2, [r0, #28]
 800256c:	3a01      	subs	r2, #1
 800256e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8002572:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002574:	6802      	ldr	r2, [r0, #0]
 8002576:	6893      	ldr	r3, [r2, #8]
 8002578:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800257c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800257e:	6802      	ldr	r2, [r0, #0]
 8002580:	6893      	ldr	r3, [r2, #8]
 8002582:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8002586:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800258a:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800258c:	6802      	ldr	r2, [r0, #0]
 800258e:	6893      	ldr	r3, [r2, #8]
 8002590:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002594:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002596:	6802      	ldr	r2, [r0, #0]
 8002598:	6893      	ldr	r3, [r2, #8]
 800259a:	6941      	ldr	r1, [r0, #20]
 800259c:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80025a0:	6093      	str	r3, [r2, #8]
}
 80025a2:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025a4:	6802      	ldr	r2, [r0, #0]
 80025a6:	6893      	ldr	r3, [r2, #8]
 80025a8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80025ac:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ae:	6802      	ldr	r2, [r0, #0]
 80025b0:	6893      	ldr	r3, [r2, #8]
 80025b2:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80025b6:	6093      	str	r3, [r2, #8]
 80025b8:	e7b0      	b.n	800251c <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025ba:	6802      	ldr	r2, [r0, #0]
 80025bc:	6853      	ldr	r3, [r2, #4]
 80025be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80025c2:	6053      	str	r3, [r2, #4]
 80025c4:	e7ca      	b.n	800255c <ADC_Init+0xc0>
 80025c6:	bf00      	nop
 80025c8:	40012300 	.word	0x40012300
 80025cc:	0f000001 	.word	0x0f000001

080025d0 <HAL_ADC_Init>:
  if (hadc == NULL)
 80025d0:	b338      	cbz	r0, 8002622 <HAL_ADC_Init+0x52>
{
 80025d2:	b510      	push	{r4, lr}
 80025d4:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025d6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80025d8:	b143      	cbz	r3, 80025ec <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80025dc:	f013 0f10 	tst.w	r3, #16
 80025e0:	d00b      	beq.n	80025fa <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 80025e2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80025e4:	2300      	movs	r3, #0
 80025e6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80025ea:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 80025ec:	f7fd ff3a 	bl	8000464 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80025f0:	2300      	movs	r3, #0
 80025f2:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 80025f4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 80025f8:	e7ef      	b.n	80025da <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80025fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80025fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002600:	f023 0302 	bic.w	r3, r3, #2
 8002604:	f043 0302 	orr.w	r3, r3, #2
 8002608:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 800260a:	4620      	mov	r0, r4
 800260c:	f7ff ff46 	bl	800249c <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8002610:	2000      	movs	r0, #0
 8002612:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002614:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002616:	f023 0303 	bic.w	r3, r3, #3
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6423      	str	r3, [r4, #64]	@ 0x40
 8002620:	e7e0      	b.n	80025e4 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8002622:	2001      	movs	r0, #1
}
 8002624:	4770      	bx	lr
	...

08002628 <HAL_ADC_Start_DMA>:
{
 8002628:	b510      	push	{r4, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 800262e:	2200      	movs	r2, #0
 8002630:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002632:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002636:	2a01      	cmp	r2, #1
 8002638:	f000 8094 	beq.w	8002764 <HAL_ADC_Start_DMA+0x13c>
 800263c:	4604      	mov	r4, r0
 800263e:	2201      	movs	r2, #1
 8002640:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002644:	6802      	ldr	r2, [r0, #0]
 8002646:	6890      	ldr	r0, [r2, #8]
 8002648:	f010 0f01 	tst.w	r0, #1
 800264c:	d113      	bne.n	8002676 <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 800264e:	6890      	ldr	r0, [r2, #8]
 8002650:	f040 0001 	orr.w	r0, r0, #1
 8002654:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002656:	4a46      	ldr	r2, [pc, #280]	@ (8002770 <HAL_ADC_Start_DMA+0x148>)
 8002658:	6810      	ldr	r0, [r2, #0]
 800265a:	4a46      	ldr	r2, [pc, #280]	@ (8002774 <HAL_ADC_Start_DMA+0x14c>)
 800265c:	fba2 2000 	umull	r2, r0, r2, r0
 8002660:	0c80      	lsrs	r0, r0, #18
 8002662:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002666:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8002668:	e002      	b.n	8002670 <HAL_ADC_Start_DMA+0x48>
      counter--;
 800266a:	9801      	ldr	r0, [sp, #4]
 800266c:	3801      	subs	r0, #1
 800266e:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8002670:	9801      	ldr	r0, [sp, #4]
 8002672:	2800      	cmp	r0, #0
 8002674:	d1f9      	bne.n	800266a <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002676:	6822      	ldr	r2, [r4, #0]
 8002678:	6890      	ldr	r0, [r2, #8]
 800267a:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800267e:	d003      	beq.n	8002688 <HAL_ADC_Start_DMA+0x60>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002680:	6890      	ldr	r0, [r2, #8]
 8002682:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8002686:	6090      	str	r0, [r2, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002688:	6822      	ldr	r2, [r4, #0]
 800268a:	6890      	ldr	r0, [r2, #8]
 800268c:	f010 0f01 	tst.w	r0, #1
 8002690:	d05d      	beq.n	800274e <HAL_ADC_Start_DMA+0x126>
    ADC_STATE_CLR_SET(hadc->State,
 8002692:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002694:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 8002698:	f020 0001 	bic.w	r0, r0, #1
 800269c:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 80026a0:	6420      	str	r0, [r4, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026a2:	6852      	ldr	r2, [r2, #4]
 80026a4:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80026a8:	d005      	beq.n	80026b6 <HAL_ADC_Start_DMA+0x8e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026aa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80026ac:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80026b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80026b4:	6422      	str	r2, [r4, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80026b8:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 80026bc:	d034      	beq.n	8002728 <HAL_ADC_Start_DMA+0x100>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026be:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80026c0:	f022 0206 	bic.w	r2, r2, #6
 80026c4:	6462      	str	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 80026c6:	2200      	movs	r2, #0
 80026c8:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026cc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80026ce:	482a      	ldr	r0, [pc, #168]	@ (8002778 <HAL_ADC_Start_DMA+0x150>)
 80026d0:	63d0      	str	r0, [r2, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026d2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80026d4:	4829      	ldr	r0, [pc, #164]	@ (800277c <HAL_ADC_Start_DMA+0x154>)
 80026d6:	6410      	str	r0, [r2, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026d8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80026da:	4829      	ldr	r0, [pc, #164]	@ (8002780 <HAL_ADC_Start_DMA+0x158>)
 80026dc:	64d0      	str	r0, [r2, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026de:	6822      	ldr	r2, [r4, #0]
 80026e0:	f06f 0022 	mvn.w	r0, #34	@ 0x22
 80026e4:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026e6:	6820      	ldr	r0, [r4, #0]
 80026e8:	6842      	ldr	r2, [r0, #4]
 80026ea:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80026ee:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80026f0:	6820      	ldr	r0, [r4, #0]
 80026f2:	6882      	ldr	r2, [r0, #8]
 80026f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026f8:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026fa:	6820      	ldr	r0, [r4, #0]
 80026fc:	460a      	mov	r2, r1
 80026fe:	f100 014c 	add.w	r1, r0, #76	@ 0x4c
 8002702:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002704:	f000 fab2 	bl	8002c6c <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002708:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_ADC_Start_DMA+0x15c>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f013 0f1f 	tst.w	r3, #31
 8002710:	d10d      	bne.n	800272e <HAL_ADC_Start_DMA+0x106>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800271a:	d125      	bne.n	8002768 <HAL_ADC_Start_DMA+0x140>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002722:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002724:	2000      	movs	r0, #0
 8002726:	e01b      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
      ADC_CLEAR_ERRORCODE(hadc);
 8002728:	2200      	movs	r2, #0
 800272a:	6462      	str	r2, [r4, #68]	@ 0x44
 800272c:	e7cb      	b.n	80026c6 <HAL_ADC_Start_DMA+0x9e>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800272e:	6823      	ldr	r3, [r4, #0]
 8002730:	4a15      	ldr	r2, [pc, #84]	@ (8002788 <HAL_ADC_Start_DMA+0x160>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d001      	beq.n	800273a <HAL_ADC_Start_DMA+0x112>
  return HAL_OK;
 8002736:	2000      	movs	r0, #0
 8002738:	e012      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8002740:	d114      	bne.n	800276c <HAL_ADC_Start_DMA+0x144>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002748:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800274a:	2000      	movs	r0, #0
 800274c:	e008      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800274e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002750:	f043 0310 	orr.w	r3, r3, #16
 8002754:	6423      	str	r3, [r4, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002756:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6463      	str	r3, [r4, #68]	@ 0x44
  return HAL_OK;
 800275e:	2000      	movs	r0, #0
}
 8002760:	b002      	add	sp, #8
 8002762:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8002764:	2002      	movs	r0, #2
 8002766:	e7fb      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
  return HAL_OK;
 8002768:	2000      	movs	r0, #0
 800276a:	e7f9      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
 800276c:	2000      	movs	r0, #0
 800276e:	e7f7      	b.n	8002760 <HAL_ADC_Start_DMA+0x138>
 8002770:	20000010 	.word	0x20000010
 8002774:	431bde83 	.word	0x431bde83
 8002778:	080027b1 	.word	0x080027b1
 800277c:	0800278f 	.word	0x0800278f
 8002780:	0800279b 	.word	0x0800279b
 8002784:	40012300 	.word	0x40012300
 8002788:	40012000 	.word	0x40012000

0800278c <HAL_ADC_ConvHalfCpltCallback>:
}
 800278c:	4770      	bx	lr

0800278e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800278e:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002790:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8002792:	f7ff fffb 	bl	800278c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002796:	bd08      	pop	{r3, pc}

08002798 <HAL_ADC_ErrorCallback>:
}
 8002798:	4770      	bx	lr

0800279a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800279a:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800279c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800279e:	2340      	movs	r3, #64	@ 0x40
 80027a0:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80027a2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027aa:	f7ff fff5 	bl	8002798 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027ae:	bd08      	pop	{r3, pc}

080027b0 <ADC_DMAConvCplt>:
{
 80027b0:	b508      	push	{r3, lr}
 80027b2:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027b4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027b6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80027b8:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80027bc:	d125      	bne.n	800280a <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027be:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80027c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027c4:	6403      	str	r3, [r0, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027c6:	6803      	ldr	r3, [r0, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 80027ce:	d119      	bne.n	8002804 <ADC_DMAConvCplt+0x54>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027d0:	7e02      	ldrb	r2, [r0, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027d2:	b9ba      	cbnz	r2, 8002804 <ADC_DMAConvCplt+0x54>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027d6:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 80027da:	d003      	beq.n	80027e4 <ADC_DMAConvCplt+0x34>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80027dc:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027de:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80027e2:	d10f      	bne.n	8002804 <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	f022 0220 	bic.w	r2, r2, #32
 80027ea:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027ec:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80027ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027f2:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80027f6:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80027fa:	d103      	bne.n	8002804 <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027fc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8002804:	f7fd feae 	bl	8000564 <HAL_ADC_ConvCpltCallback>
}
 8002808:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800280a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800280c:	f012 0f10 	tst.w	r2, #16
 8002810:	d104      	bne.n	800281c <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002812:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8002814:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002816:	4618      	mov	r0, r3
 8002818:	4790      	blx	r2
}
 800281a:	e7f5      	b.n	8002808 <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 800281c:	f7ff ffbc 	bl	8002798 <HAL_ADC_ErrorCallback>
 8002820:	e7f2      	b.n	8002808 <ADC_DMAConvCplt+0x58>
	...

08002824 <HAL_ADC_ConfigChannel>:
{
 8002824:	b430      	push	{r4, r5}
 8002826:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8002828:	2200      	movs	r2, #0
 800282a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800282c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002830:	2a01      	cmp	r2, #1
 8002832:	f000 80b6 	beq.w	80029a2 <HAL_ADC_ConfigChannel+0x17e>
 8002836:	4603      	mov	r3, r0
 8002838:	2201      	movs	r2, #1
 800283a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800283e:	680a      	ldr	r2, [r1, #0]
 8002840:	2a09      	cmp	r2, #9
 8002842:	d940      	bls.n	80028c6 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002844:	6804      	ldr	r4, [r0, #0]
 8002846:	68e0      	ldr	r0, [r4, #12]
 8002848:	b292      	uxth	r2, r2
 800284a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800284e:	3a1e      	subs	r2, #30
 8002850:	f04f 0c07 	mov.w	ip, #7
 8002854:	fa0c f202 	lsl.w	r2, ip, r2
 8002858:	ea20 0202 	bic.w	r2, r0, r2
 800285c:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800285e:	681c      	ldr	r4, [r3, #0]
 8002860:	68e0      	ldr	r0, [r4, #12]
 8002862:	880a      	ldrh	r2, [r1, #0]
 8002864:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002868:	3a1e      	subs	r2, #30
 800286a:	688d      	ldr	r5, [r1, #8]
 800286c:	fa05 f202 	lsl.w	r2, r5, r2
 8002870:	4302      	orrs	r2, r0
 8002872:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8002874:	684a      	ldr	r2, [r1, #4]
 8002876:	2a06      	cmp	r2, #6
 8002878:	d83c      	bhi.n	80028f4 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800287a:	681c      	ldr	r4, [r3, #0]
 800287c:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800287e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002882:	3a05      	subs	r2, #5
 8002884:	f04f 0c1f 	mov.w	ip, #31
 8002888:	fa0c f202 	lsl.w	r2, ip, r2
 800288c:	ea20 0202 	bic.w	r2, r0, r2
 8002890:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002892:	681c      	ldr	r4, [r3, #0]
 8002894:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8002896:	684a      	ldr	r2, [r1, #4]
 8002898:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800289c:	3a05      	subs	r2, #5
 800289e:	f8b1 c000 	ldrh.w	ip, [r1]
 80028a2:	fa0c f202 	lsl.w	r2, ip, r2
 80028a6:	4302      	orrs	r2, r0
 80028a8:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028aa:	6818      	ldr	r0, [r3, #0]
 80028ac:	4a3e      	ldr	r2, [pc, #248]	@ (80029a8 <HAL_ADC_ConfigChannel+0x184>)
 80028ae:	4290      	cmp	r0, r2
 80028b0:	d050      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	4a3c      	ldr	r2, [pc, #240]	@ (80029a8 <HAL_ADC_ConfigChannel+0x184>)
 80028b6:	4290      	cmp	r0, r2
 80028b8:	d055      	beq.n	8002966 <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 80028ba:	2000      	movs	r0, #0
 80028bc:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 80028c0:	b002      	add	sp, #8
 80028c2:	bc30      	pop	{r4, r5}
 80028c4:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028c6:	6804      	ldr	r4, [r0, #0]
 80028c8:	6920      	ldr	r0, [r4, #16]
 80028ca:	b292      	uxth	r2, r2
 80028cc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80028d0:	f04f 0c07 	mov.w	ip, #7
 80028d4:	fa0c f202 	lsl.w	r2, ip, r2
 80028d8:	ea20 0202 	bic.w	r2, r0, r2
 80028dc:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028de:	681c      	ldr	r4, [r3, #0]
 80028e0:	6920      	ldr	r0, [r4, #16]
 80028e2:	880a      	ldrh	r2, [r1, #0]
 80028e4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80028e8:	688d      	ldr	r5, [r1, #8]
 80028ea:	fa05 f202 	lsl.w	r2, r5, r2
 80028ee:	4302      	orrs	r2, r0
 80028f0:	6122      	str	r2, [r4, #16]
 80028f2:	e7bf      	b.n	8002874 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 80028f4:	2a0c      	cmp	r2, #12
 80028f6:	d816      	bhi.n	8002926 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028f8:	681d      	ldr	r5, [r3, #0]
 80028fa:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80028fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002900:	3a23      	subs	r2, #35	@ 0x23
 8002902:	241f      	movs	r4, #31
 8002904:	fa04 f202 	lsl.w	r2, r4, r2
 8002908:	ea20 0202 	bic.w	r2, r0, r2
 800290c:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800290e:	681d      	ldr	r5, [r3, #0]
 8002910:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002912:	684a      	ldr	r2, [r1, #4]
 8002914:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002918:	3a23      	subs	r2, #35	@ 0x23
 800291a:	880c      	ldrh	r4, [r1, #0]
 800291c:	fa04 f202 	lsl.w	r2, r4, r2
 8002920:	4302      	orrs	r2, r0
 8002922:	632a      	str	r2, [r5, #48]	@ 0x30
 8002924:	e7c1      	b.n	80028aa <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002926:	681d      	ldr	r5, [r3, #0]
 8002928:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800292a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800292e:	3a41      	subs	r2, #65	@ 0x41
 8002930:	241f      	movs	r4, #31
 8002932:	fa04 f202 	lsl.w	r2, r4, r2
 8002936:	ea20 0202 	bic.w	r2, r0, r2
 800293a:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800293c:	681d      	ldr	r5, [r3, #0]
 800293e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002940:	684a      	ldr	r2, [r1, #4]
 8002942:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002946:	3a41      	subs	r2, #65	@ 0x41
 8002948:	880c      	ldrh	r4, [r1, #0]
 800294a:	fa04 f202 	lsl.w	r2, r4, r2
 800294e:	4302      	orrs	r2, r0
 8002950:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8002952:	e7aa      	b.n	80028aa <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002954:	680a      	ldr	r2, [r1, #0]
 8002956:	2a12      	cmp	r2, #18
 8002958:	d1ab      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800295a:	4814      	ldr	r0, [pc, #80]	@ (80029ac <HAL_ADC_ConfigChannel+0x188>)
 800295c:	6842      	ldr	r2, [r0, #4]
 800295e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002962:	6042      	str	r2, [r0, #4]
 8002964:	e7a5      	b.n	80028b2 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002966:	680a      	ldr	r2, [r1, #0]
 8002968:	3a10      	subs	r2, #16
 800296a:	2a01      	cmp	r2, #1
 800296c:	d8a5      	bhi.n	80028ba <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800296e:	480f      	ldr	r0, [pc, #60]	@ (80029ac <HAL_ADC_ConfigChannel+0x188>)
 8002970:	6842      	ldr	r2, [r0, #4]
 8002972:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002976:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002978:	680a      	ldr	r2, [r1, #0]
 800297a:	2a10      	cmp	r2, #16
 800297c:	d19d      	bne.n	80028ba <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800297e:	4a0c      	ldr	r2, [pc, #48]	@ (80029b0 <HAL_ADC_ConfigChannel+0x18c>)
 8002980:	6812      	ldr	r2, [r2, #0]
 8002982:	490c      	ldr	r1, [pc, #48]	@ (80029b4 <HAL_ADC_ConfigChannel+0x190>)
 8002984:	fba1 1202 	umull	r1, r2, r1, r2
 8002988:	0c92      	lsrs	r2, r2, #18
 800298a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800298e:	0052      	lsls	r2, r2, #1
 8002990:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8002992:	e002      	b.n	800299a <HAL_ADC_ConfigChannel+0x176>
        counter--;
 8002994:	9a01      	ldr	r2, [sp, #4]
 8002996:	3a01      	subs	r2, #1
 8002998:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 800299a:	9a01      	ldr	r2, [sp, #4]
 800299c:	2a00      	cmp	r2, #0
 800299e:	d1f9      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x170>
 80029a0:	e78b      	b.n	80028ba <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 80029a2:	2002      	movs	r0, #2
 80029a4:	e78c      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x9c>
 80029a6:	bf00      	nop
 80029a8:	40012000 	.word	0x40012000
 80029ac:	40012300 	.word	0x40012300
 80029b0:	20000010 	.word	0x20000010
 80029b4:	431bde83 	.word	0x431bde83

080029b8 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80029b8:	2800      	cmp	r0, #0
 80029ba:	db07      	blt.n	80029cc <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029bc:	f000 021f 	and.w	r2, r0, #31
 80029c0:	0940      	lsrs	r0, r0, #5
 80029c2:	2301      	movs	r3, #1
 80029c4:	4093      	lsls	r3, r2
 80029c6:	4a02      	ldr	r2, [pc, #8]	@ (80029d0 <__NVIC_EnableIRQ+0x18>)
 80029c8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	e000e100 	.word	0xe000e100

080029d4 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 80029d4:	2800      	cmp	r0, #0
 80029d6:	db08      	blt.n	80029ea <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d8:	0109      	lsls	r1, r1, #4
 80029da:	b2c9      	uxtb	r1, r1
 80029dc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80029e0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80029e4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80029e8:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ea:	f000 000f 	and.w	r0, r0, #15
 80029ee:	0109      	lsls	r1, r1, #4
 80029f0:	b2c9      	uxtb	r1, r1
 80029f2:	4b01      	ldr	r3, [pc, #4]	@ (80029f8 <__NVIC_SetPriority+0x24>)
 80029f4:	5419      	strb	r1, [r3, r0]
  }
}
 80029f6:	4770      	bx	lr
 80029f8:	e000ed14 	.word	0xe000ed14

080029fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029fc:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029fe:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a02:	f1c0 0c07 	rsb	ip, r0, #7
 8002a06:	f1bc 0f04 	cmp.w	ip, #4
 8002a0a:	bf28      	it	cs
 8002a0c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a10:	1d03      	adds	r3, r0, #4
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d90f      	bls.n	8002a36 <NVIC_EncodePriority+0x3a>
 8002a16:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	f04f 3eff 	mov.w	lr, #4294967295
 8002a1c:	fa0e f00c 	lsl.w	r0, lr, ip
 8002a20:	ea21 0100 	bic.w	r1, r1, r0
 8002a24:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a26:	fa0e fe03 	lsl.w	lr, lr, r3
 8002a2a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8002a2e:	ea41 0002 	orr.w	r0, r1, r2
 8002a32:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a36:	2300      	movs	r3, #0
 8002a38:	e7ee      	b.n	8002a18 <NVIC_EncodePriority+0x1c>
	...

08002a3c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a3c:	4a07      	ldr	r2, [pc, #28]	@ (8002a5c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002a3e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a40:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a44:	041b      	lsls	r3, r3, #16
 8002a46:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a48:	0200      	lsls	r0, r0, #8
 8002a4a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a4e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002a50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002a58:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002a5a:	4770      	bx	lr
 8002a5c:	e000ed00 	.word	0xe000ed00

08002a60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a60:	b510      	push	{r4, lr}
 8002a62:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_NVIC_SetPriority+0x1c>)
 8002a66:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a68:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002a6c:	f7ff ffc6 	bl	80029fc <NVIC_EncodePriority>
 8002a70:	4601      	mov	r1, r0
 8002a72:	4620      	mov	r0, r4
 8002a74:	f7ff ffae 	bl	80029d4 <__NVIC_SetPriority>
}
 8002a78:	bd10      	pop	{r4, pc}
 8002a7a:	bf00      	nop
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a80:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a82:	f7ff ff99 	bl	80029b8 <__NVIC_EnableIRQ>
}
 8002a86:	bd08      	pop	{r3, pc}

08002a88 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002a88:	b158      	cbz	r0, 8002aa2 <HAL_CRC_Init+0x1a>
{
 8002a8a:	b510      	push	{r4, lr}
 8002a8c:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002a8e:	7943      	ldrb	r3, [r0, #5]
 8002a90:	b11b      	cbz	r3, 8002a9a <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002a92:	2301      	movs	r3, #1
 8002a94:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8002a96:	2000      	movs	r0, #0
}
 8002a98:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002a9a:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8002a9c:	f7fd ffe4 	bl	8000a68 <HAL_CRC_MspInit>
 8002aa0:	e7f7      	b.n	8002a92 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8002aa2:	2001      	movs	r0, #1
}
 8002aa4:	4770      	bx	lr

08002aa6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aa6:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002aa8:	6805      	ldr	r5, [r0, #0]
 8002aaa:	682c      	ldr	r4, [r5, #0]
 8002aac:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8002ab0:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ab2:	6804      	ldr	r4, [r0, #0]
 8002ab4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ab6:	6883      	ldr	r3, [r0, #8]
 8002ab8:	2b40      	cmp	r3, #64	@ 0x40
 8002aba:	d005      	beq.n	8002ac8 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8002abc:	6803      	ldr	r3, [r0, #0]
 8002abe:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8002ac0:	6803      	ldr	r3, [r0, #0]
 8002ac2:	60da      	str	r2, [r3, #12]
  }
}
 8002ac4:	bc30      	pop	{r4, r5}
 8002ac6:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8002ac8:	6803      	ldr	r3, [r0, #0]
 8002aca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8002acc:	6803      	ldr	r3, [r0, #0]
 8002ace:	60d9      	str	r1, [r3, #12]
 8002ad0:	e7f8      	b.n	8002ac4 <DMA_SetConfig+0x1e>
	...

08002ad4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ad4:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ad6:	6803      	ldr	r3, [r0, #0]
 8002ad8:	b2d9      	uxtb	r1, r3
 8002ada:	3910      	subs	r1, #16
 8002adc:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <DMA_CalcBaseAndBitshift+0x34>)
 8002ade:	fba2 4201 	umull	r4, r2, r2, r1
 8002ae2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ae4:	4c09      	ldr	r4, [pc, #36]	@ (8002b0c <DMA_CalcBaseAndBitshift+0x38>)
 8002ae6:	5ca2      	ldrb	r2, [r4, r2]
 8002ae8:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002aea:	295f      	cmp	r1, #95	@ 0x5f
 8002aec:	d907      	bls.n	8002afe <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aee:	f36f 0309 	bfc	r3, #0, #10
 8002af2:	3304      	adds	r3, #4
 8002af4:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8002af6:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8002af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002afc:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002afe:	f36f 0309 	bfc	r3, #0, #10
 8002b02:	6583      	str	r3, [r0, #88]	@ 0x58
 8002b04:	e7f7      	b.n	8002af6 <DMA_CalcBaseAndBitshift+0x22>
 8002b06:	bf00      	nop
 8002b08:	aaaaaaab 	.word	0xaaaaaaab
 8002b0c:	08009fb4 	.word	0x08009fb4

08002b10 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b10:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b12:	6982      	ldr	r2, [r0, #24]
 8002b14:	b992      	cbnz	r2, 8002b3c <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d00a      	beq.n	8002b30 <DMA_CheckFifoParam+0x20>
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d002      	beq.n	8002b24 <DMA_CheckFifoParam+0x14>
 8002b1e:	b10b      	cbz	r3, 8002b24 <DMA_CheckFifoParam+0x14>
 8002b20:	2000      	movs	r0, #0
 8002b22:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b24:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002b26:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002b2a:	d128      	bne.n	8002b7e <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b30:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002b32:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b36:	d024      	beq.n	8002b82 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8002b38:	2000      	movs	r0, #0
 8002b3a:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b3c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8002b40:	d009      	beq.n	8002b56 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d925      	bls.n	8002b92 <DMA_CheckFifoParam+0x82>
 8002b46:	2b03      	cmp	r3, #3
 8002b48:	d125      	bne.n	8002b96 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b4a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002b4c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002b50:	d123      	bne.n	8002b9a <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8002b52:	2000      	movs	r0, #0
 8002b54:	4770      	bx	lr
    switch (tmp)
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d803      	bhi.n	8002b62 <DMA_CheckFifoParam+0x52>
 8002b5a:	e8df f003 	tbb	[pc, r3]
 8002b5e:	0414      	.short	0x0414
 8002b60:	0a14      	.short	0x0a14
 8002b62:	2000      	movs	r0, #0
 8002b64:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b66:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002b68:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002b6c:	d10d      	bne.n	8002b8a <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8002b6e:	2000      	movs	r0, #0
 8002b70:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b72:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002b74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b78:	d009      	beq.n	8002b8e <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	4770      	bx	lr
        status = HAL_ERROR;
 8002b7e:	2001      	movs	r0, #1
 8002b80:	4770      	bx	lr
        status = HAL_ERROR;
 8002b82:	2001      	movs	r0, #1
 8002b84:	4770      	bx	lr
      status = HAL_ERROR;
 8002b86:	2001      	movs	r0, #1
 8002b88:	4770      	bx	lr
        status = HAL_ERROR;
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	4770      	bx	lr
        status = HAL_ERROR;
 8002b8e:	2001      	movs	r0, #1
 8002b90:	4770      	bx	lr
      status = HAL_ERROR;
 8002b92:	2001      	movs	r0, #1
 8002b94:	4770      	bx	lr
    switch (tmp)
 8002b96:	2000      	movs	r0, #0
 8002b98:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8002b9a:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8002b9c:	4770      	bx	lr
	...

08002ba0 <HAL_DMA_Init>:
{
 8002ba0:	b570      	push	{r4, r5, r6, lr}
 8002ba2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002ba4:	f7ff fc60 	bl	8002468 <HAL_GetTick>
  if(hdma == NULL)
 8002ba8:	2c00      	cmp	r4, #0
 8002baa:	d05b      	beq.n	8002c64 <HAL_DMA_Init+0xc4>
 8002bac:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8002bba:	6822      	ldr	r2, [r4, #0]
 8002bbc:	6813      	ldr	r3, [r2, #0]
 8002bbe:	f023 0301 	bic.w	r3, r3, #1
 8002bc2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc4:	6823      	ldr	r3, [r4, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	f012 0f01 	tst.w	r2, #1
 8002bcc:	d00a      	beq.n	8002be4 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bce:	f7ff fc4b 	bl	8002468 <HAL_GetTick>
 8002bd2:	1b43      	subs	r3, r0, r5
 8002bd4:	2b05      	cmp	r3, #5
 8002bd6:	d9f5      	bls.n	8002bc4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bd8:	2320      	movs	r3, #32
 8002bda:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bdc:	2003      	movs	r0, #3
 8002bde:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8002be2:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8002be4:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002be6:	4920      	ldr	r1, [pc, #128]	@ (8002c68 <HAL_DMA_Init+0xc8>)
 8002be8:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bea:	6862      	ldr	r2, [r4, #4]
 8002bec:	68a0      	ldr	r0, [r4, #8]
 8002bee:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf0:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bf2:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf4:	6920      	ldr	r0, [r4, #16]
 8002bf6:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bf8:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bfa:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bfc:	69a0      	ldr	r0, [r4, #24]
 8002bfe:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c00:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c02:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c04:	6a20      	ldr	r0, [r4, #32]
 8002c06:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c08:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c0a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002c0c:	2904      	cmp	r1, #4
 8002c0e:	d01e      	beq.n	8002c4e <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8002c10:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002c12:	6826      	ldr	r6, [r4, #0]
 8002c14:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c16:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8002c1a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002c1c:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d107      	bne.n	8002c32 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8002c22:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002c24:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c26:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002c28:	b11b      	cbz	r3, 8002c32 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	f7ff ff70 	bl	8002b10 <DMA_CheckFifoParam>
 8002c30:	b990      	cbnz	r0, 8002c58 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8002c32:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c34:	4620      	mov	r0, r4
 8002c36:	f7ff ff4d 	bl	8002ad4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c3a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002c3c:	233f      	movs	r3, #63	@ 0x3f
 8002c3e:	4093      	lsls	r3, r2
 8002c40:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c42:	2000      	movs	r0, #0
 8002c44:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002c46:	2301      	movs	r3, #1
 8002c48:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8002c4c:	e7c9      	b.n	8002be2 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c4e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002c50:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002c52:	4301      	orrs	r1, r0
 8002c54:	430a      	orrs	r2, r1
 8002c56:	e7db      	b.n	8002c10 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c58:	2340      	movs	r3, #64	@ 0x40
 8002c5a:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8002c62:	e7be      	b.n	8002be2 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8002c64:	2001      	movs	r0, #1
 8002c66:	e7bc      	b.n	8002be2 <HAL_DMA_Init+0x42>
 8002c68:	f010803f 	.word	0xf010803f

08002c6c <HAL_DMA_Start_IT>:
{
 8002c6c:	b538      	push	{r3, r4, r5, lr}
 8002c6e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c70:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8002c72:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8002c76:	2801      	cmp	r0, #1
 8002c78:	d02a      	beq.n	8002cd0 <HAL_DMA_Start_IT+0x64>
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c80:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8002c84:	2801      	cmp	r0, #1
 8002c86:	d004      	beq.n	8002c92 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8002c8e:	2002      	movs	r0, #2
}
 8002c90:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c92:	2002      	movs	r0, #2
 8002c94:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c98:	2000      	movs	r0, #0
 8002c9a:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f7ff ff02 	bl	8002aa6 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ca2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002ca4:	233f      	movs	r3, #63	@ 0x3f
 8002ca6:	4093      	lsls	r3, r2
 8002ca8:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002caa:	6822      	ldr	r2, [r4, #0]
 8002cac:	6813      	ldr	r3, [r2, #0]
 8002cae:	f043 0316 	orr.w	r3, r3, #22
 8002cb2:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002cb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002cb6:	b123      	cbz	r3, 8002cc2 <HAL_DMA_Start_IT+0x56>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002cb8:	6822      	ldr	r2, [r4, #0]
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	f043 0308 	orr.w	r3, r3, #8
 8002cc0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002cc2:	6822      	ldr	r2, [r4, #0]
 8002cc4:	6813      	ldr	r3, [r2, #0]
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
 8002cca:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ccc:	2000      	movs	r0, #0
 8002cce:	e7df      	b.n	8002c90 <HAL_DMA_Start_IT+0x24>
  __HAL_LOCK(hdma);
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	e7dd      	b.n	8002c90 <HAL_DMA_Start_IT+0x24>

08002cd4 <HAL_DMA_IRQHandler>:
{
 8002cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cde:	4b72      	ldr	r3, [pc, #456]	@ (8002ea8 <HAL_DMA_IRQHandler+0x1d4>)
 8002ce0:	681d      	ldr	r5, [r3, #0]
 8002ce2:	4b72      	ldr	r3, [pc, #456]	@ (8002eac <HAL_DMA_IRQHandler+0x1d8>)
 8002ce4:	fba3 3505 	umull	r3, r5, r3, r5
 8002ce8:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cea:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8002cec:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cee:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8002cf0:	2308      	movs	r3, #8
 8002cf2:	4093      	lsls	r3, r2
 8002cf4:	4233      	tst	r3, r6
 8002cf6:	d010      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cf8:	6803      	ldr	r3, [r0, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	f012 0f04 	tst.w	r2, #4
 8002d00:	d00b      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	f022 0204 	bic.w	r2, r2, #4
 8002d08:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d0a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8002d0c:	2308      	movs	r3, #8
 8002d0e:	4093      	lsls	r3, r2
 8002d10:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d12:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d1a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	4093      	lsls	r3, r2
 8002d20:	4233      	tst	r3, r6
 8002d22:	d009      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d24:	6822      	ldr	r2, [r4, #0]
 8002d26:	6952      	ldr	r2, [r2, #20]
 8002d28:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8002d2c:	d004      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d2e:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002d32:	f043 0302 	orr.w	r3, r3, #2
 8002d36:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d38:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	4093      	lsls	r3, r2
 8002d3e:	4233      	tst	r3, r6
 8002d40:	d009      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d42:	6822      	ldr	r2, [r4, #0]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	f012 0f02 	tst.w	r2, #2
 8002d4a:	d004      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d4c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d56:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002d58:	2310      	movs	r3, #16
 8002d5a:	4093      	lsls	r3, r2
 8002d5c:	4233      	tst	r3, r6
 8002d5e:	d024      	beq.n	8002daa <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d60:	6822      	ldr	r2, [r4, #0]
 8002d62:	6812      	ldr	r2, [r2, #0]
 8002d64:	f012 0f08 	tst.w	r2, #8
 8002d68:	d01f      	beq.n	8002daa <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d6a:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d6c:	6823      	ldr	r3, [r4, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002d74:	d00d      	beq.n	8002d92 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002d7c:	d104      	bne.n	8002d88 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8002d7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d80:	b19b      	cbz	r3, 8002daa <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8002d82:	4620      	mov	r0, r4
 8002d84:	4798      	blx	r3
 8002d86:	e010      	b.n	8002daa <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d88:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002d8a:	b173      	cbz	r3, 8002daa <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8002d8c:	4620      	mov	r0, r4
 8002d8e:	4798      	blx	r3
 8002d90:	e00b      	b.n	8002daa <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002d98:	d103      	bne.n	8002da2 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	f022 0208 	bic.w	r2, r2, #8
 8002da0:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002da2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002da4:	b10b      	cbz	r3, 8002daa <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8002da6:	4620      	mov	r0, r4
 8002da8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002daa:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002dac:	2320      	movs	r3, #32
 8002dae:	4093      	lsls	r3, r2
 8002db0:	4233      	tst	r3, r6
 8002db2:	d054      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x18a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002db4:	6822      	ldr	r2, [r4, #0]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	f012 0f10 	tst.w	r2, #16
 8002dbc:	d04f      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x18a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dbe:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dc0:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002dc4:	2b05      	cmp	r3, #5
 8002dc6:	d00e      	beq.n	8002de6 <HAL_DMA_IRQHandler+0x112>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002dd0:	d033      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x166>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002dd8:	d12a      	bne.n	8002e30 <HAL_DMA_IRQHandler+0x15c>
          if(hdma->XferM1CpltCallback != NULL)
 8002dda:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d03e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x18a>
            hdma->XferM1CpltCallback(hdma);
 8002de0:	4620      	mov	r0, r4
 8002de2:	4798      	blx	r3
 8002de4:	e03b      	b.n	8002e5e <HAL_DMA_IRQHandler+0x18a>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002de6:	6822      	ldr	r2, [r4, #0]
 8002de8:	6813      	ldr	r3, [r2, #0]
 8002dea:	f023 0316 	bic.w	r3, r3, #22
 8002dee:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002df0:	6822      	ldr	r2, [r4, #0]
 8002df2:	6953      	ldr	r3, [r2, #20]
 8002df4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002df8:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dfa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002dfc:	b1a3      	cbz	r3, 8002e28 <HAL_DMA_IRQHandler+0x154>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dfe:	6822      	ldr	r2, [r4, #0]
 8002e00:	6813      	ldr	r3, [r2, #0]
 8002e02:	f023 0308 	bic.w	r3, r3, #8
 8002e06:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e08:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002e0a:	233f      	movs	r3, #63	@ 0x3f
 8002e0c:	4093      	lsls	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002e16:	2300      	movs	r3, #0
 8002e18:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8002e1c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d03f      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x1ce>
          hdma->XferAbortCallback(hdma);
 8002e22:	4620      	mov	r0, r4
 8002e24:	4798      	blx	r3
        return;
 8002e26:	e03c      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x1ce>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e28:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1e7      	bne.n	8002dfe <HAL_DMA_IRQHandler+0x12a>
 8002e2e:	e7eb      	b.n	8002e08 <HAL_DMA_IRQHandler+0x134>
          if(hdma->XferCpltCallback != NULL)
 8002e30:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002e32:	b1a3      	cbz	r3, 8002e5e <HAL_DMA_IRQHandler+0x18a>
            hdma->XferCpltCallback(hdma);
 8002e34:	4620      	mov	r0, r4
 8002e36:	4798      	blx	r3
 8002e38:	e011      	b.n	8002e5e <HAL_DMA_IRQHandler+0x18a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002e40:	d109      	bne.n	8002e56 <HAL_DMA_IRQHandler+0x182>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	f022 0210 	bic.w	r2, r2, #16
 8002e48:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002e50:	2300      	movs	r3, #0
 8002e52:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8002e56:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002e58:	b10b      	cbz	r3, 8002e5e <HAL_DMA_IRQHandler+0x18a>
          hdma->XferCpltCallback(hdma);
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e5e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e60:	b1fb      	cbz	r3, 8002ea2 <HAL_DMA_IRQHandler+0x1ce>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e62:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e64:	f013 0f01 	tst.w	r3, #1
 8002e68:	d017      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x1c6>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e6a:	2305      	movs	r3, #5
 8002e6c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002e70:	6822      	ldr	r2, [r4, #0]
 8002e72:	6813      	ldr	r3, [r2, #0]
 8002e74:	f023 0301 	bic.w	r3, r3, #1
 8002e78:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8002e7a:	9b01      	ldr	r3, [sp, #4]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	42ab      	cmp	r3, r5
 8002e82:	d804      	bhi.n	8002e8e <HAL_DMA_IRQHandler+0x1ba>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f013 0f01 	tst.w	r3, #1
 8002e8c:	d1f5      	bne.n	8002e7a <HAL_DMA_IRQHandler+0x1a6>
      hdma->State = HAL_DMA_STATE_READY;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002e94:	2300      	movs	r3, #0
 8002e96:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002e9a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002e9c:	b10b      	cbz	r3, 8002ea2 <HAL_DMA_IRQHandler+0x1ce>
      hdma->XferErrorCallback(hdma);
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	4798      	blx	r3
}
 8002ea2:	b003      	add	sp, #12
 8002ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000010 	.word	0x20000010
 8002eac:	1b4e81b5 	.word	0x1b4e81b5

08002eb0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	2b0f      	cmp	r3, #15
 8002eb4:	f200 80d7 	bhi.w	8003066 <HAL_GPIO_Init+0x1b6>
{
 8002eb8:	b570      	push	{r4, r5, r6, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	e065      	b.n	8002f8a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ebe:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ec0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002ec4:	2403      	movs	r4, #3
 8002ec6:	fa04 f40e 	lsl.w	r4, r4, lr
 8002eca:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ece:	68cc      	ldr	r4, [r1, #12]
 8002ed0:	fa04 f40e 	lsl.w	r4, r4, lr
 8002ed4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8002ed6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eda:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ede:	684a      	ldr	r2, [r1, #4]
 8002ee0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002ee8:	6042      	str	r2, [r0, #4]
 8002eea:	e05c      	b.n	8002fa6 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eec:	08dc      	lsrs	r4, r3, #3
 8002eee:	3408      	adds	r4, #8
 8002ef0:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ef4:	f003 0507 	and.w	r5, r3, #7
 8002ef8:	00ad      	lsls	r5, r5, #2
 8002efa:	f04f 0e0f 	mov.w	lr, #15
 8002efe:	fa0e fe05 	lsl.w	lr, lr, r5
 8002f02:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f06:	690a      	ldr	r2, [r1, #16]
 8002f08:	40aa      	lsls	r2, r5
 8002f0a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002f0e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8002f12:	e05c      	b.n	8002fce <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f14:	2204      	movs	r2, #4
 8002f16:	e000      	b.n	8002f1a <HAL_GPIO_Init+0x6a>
 8002f18:	2200      	movs	r2, #0
 8002f1a:	fa02 f20e 	lsl.w	r2, r2, lr
 8002f1e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f20:	3402      	adds	r4, #2
 8002f22:	4d51      	ldr	r5, [pc, #324]	@ (8003068 <HAL_GPIO_Init+0x1b8>)
 8002f24:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f28:	4a50      	ldr	r2, [pc, #320]	@ (800306c <HAL_GPIO_Init+0x1bc>)
 8002f2a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002f2c:	ea6f 020c 	mvn.w	r2, ip
 8002f30:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f34:	684e      	ldr	r6, [r1, #4]
 8002f36:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8002f3a:	d001      	beq.n	8002f40 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002f3c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8002f40:	4c4a      	ldr	r4, [pc, #296]	@ (800306c <HAL_GPIO_Init+0x1bc>)
 8002f42:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002f44:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002f46:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f4a:	684e      	ldr	r6, [r1, #4]
 8002f4c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8002f50:	d001      	beq.n	8002f56 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8002f52:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8002f56:	4c45      	ldr	r4, [pc, #276]	@ (800306c <HAL_GPIO_Init+0x1bc>)
 8002f58:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8002f5a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002f5c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f60:	684e      	ldr	r6, [r1, #4]
 8002f62:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8002f66:	d001      	beq.n	8002f6c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8002f68:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8002f6c:	4c3f      	ldr	r4, [pc, #252]	@ (800306c <HAL_GPIO_Init+0x1bc>)
 8002f6e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f70:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8002f72:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f74:	684d      	ldr	r5, [r1, #4]
 8002f76:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8002f7a:	d001      	beq.n	8002f80 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8002f7c:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8002f80:	4c3a      	ldr	r4, [pc, #232]	@ (800306c <HAL_GPIO_Init+0x1bc>)
 8002f82:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f84:	3301      	adds	r3, #1
 8002f86:	2b0f      	cmp	r3, #15
 8002f88:	d86b      	bhi.n	8003062 <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f8e:	680c      	ldr	r4, [r1, #0]
 8002f90:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8002f94:	ea32 0404 	bics.w	r4, r2, r4
 8002f98:	d1f4      	bne.n	8002f84 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f9a:	684c      	ldr	r4, [r1, #4]
 8002f9c:	f004 0403 	and.w	r4, r4, #3
 8002fa0:	3c01      	subs	r4, #1
 8002fa2:	2c01      	cmp	r4, #1
 8002fa4:	d98b      	bls.n	8002ebe <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa6:	684a      	ldr	r2, [r1, #4]
 8002fa8:	f002 0203 	and.w	r2, r2, #3
 8002fac:	2a03      	cmp	r2, #3
 8002fae:	d009      	beq.n	8002fc4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8002fb0:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fb2:	005d      	lsls	r5, r3, #1
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	40aa      	lsls	r2, r5
 8002fb8:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fbc:	688a      	ldr	r2, [r1, #8]
 8002fbe:	40aa      	lsls	r2, r5
 8002fc0:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8002fc2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc4:	684a      	ldr	r2, [r1, #4]
 8002fc6:	f002 0203 	and.w	r2, r2, #3
 8002fca:	2a02      	cmp	r2, #2
 8002fcc:	d08e      	beq.n	8002eec <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8002fce:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fd0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8002fd4:	2203      	movs	r2, #3
 8002fd6:	fa02 f20e 	lsl.w	r2, r2, lr
 8002fda:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fde:	684a      	ldr	r2, [r1, #4]
 8002fe0:	f002 0203 	and.w	r2, r2, #3
 8002fe4:	fa02 f20e 	lsl.w	r2, r2, lr
 8002fe8:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002fea:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fec:	684a      	ldr	r2, [r1, #4]
 8002fee:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8002ff2:	d0c7      	beq.n	8002f84 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	9201      	str	r2, [sp, #4]
 8002ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8003070 <HAL_GPIO_Init+0x1c0>)
 8002ffa:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002ffc:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8003000:	6454      	str	r4, [r2, #68]	@ 0x44
 8003002:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003004:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003008:	9201      	str	r2, [sp, #4]
 800300a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800300c:	089c      	lsrs	r4, r3, #2
 800300e:	1ca5      	adds	r5, r4, #2
 8003010:	4a15      	ldr	r2, [pc, #84]	@ (8003068 <HAL_GPIO_Init+0x1b8>)
 8003012:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003016:	f003 0e03 	and.w	lr, r3, #3
 800301a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800301e:	220f      	movs	r2, #15
 8003020:	fa02 f20e 	lsl.w	r2, r2, lr
 8003024:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003028:	4a12      	ldr	r2, [pc, #72]	@ (8003074 <HAL_GPIO_Init+0x1c4>)
 800302a:	4290      	cmp	r0, r2
 800302c:	f43f af74 	beq.w	8002f18 <HAL_GPIO_Init+0x68>
 8003030:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003034:	4290      	cmp	r0, r2
 8003036:	d00e      	beq.n	8003056 <HAL_GPIO_Init+0x1a6>
 8003038:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800303c:	4290      	cmp	r0, r2
 800303e:	d00c      	beq.n	800305a <HAL_GPIO_Init+0x1aa>
 8003040:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003044:	4290      	cmp	r0, r2
 8003046:	d00a      	beq.n	800305e <HAL_GPIO_Init+0x1ae>
 8003048:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800304c:	4290      	cmp	r0, r2
 800304e:	f43f af61 	beq.w	8002f14 <HAL_GPIO_Init+0x64>
 8003052:	2207      	movs	r2, #7
 8003054:	e761      	b.n	8002f1a <HAL_GPIO_Init+0x6a>
 8003056:	2201      	movs	r2, #1
 8003058:	e75f      	b.n	8002f1a <HAL_GPIO_Init+0x6a>
 800305a:	2202      	movs	r2, #2
 800305c:	e75d      	b.n	8002f1a <HAL_GPIO_Init+0x6a>
 800305e:	2203      	movs	r2, #3
 8003060:	e75b      	b.n	8002f1a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8003062:	b002      	add	sp, #8
 8003064:	bd70      	pop	{r4, r5, r6, pc}
 8003066:	4770      	bx	lr
 8003068:	40013800 	.word	0x40013800
 800306c:	40013c00 	.word	0x40013c00
 8003070:	40023800 	.word	0x40023800
 8003074:	40020000 	.word	0x40020000

08003078 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003078:	6903      	ldr	r3, [r0, #16]
 800307a:	4219      	tst	r1, r3
 800307c:	d001      	beq.n	8003082 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800307e:	2001      	movs	r0, #1
 8003080:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003082:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003084:	4770      	bx	lr

08003086 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003086:	b10a      	cbz	r2, 800308c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003088:	6181      	str	r1, [r0, #24]
 800308a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800308c:	0409      	lsls	r1, r1, #16
 800308e:	6181      	str	r1, [r0, #24]
  }
}
 8003090:	4770      	bx	lr
	...

08003094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003094:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003096:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	4203      	tst	r3, r0
 800309c:	d100      	bne.n	80030a0 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800309e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030a0:	4b02      	ldr	r3, [pc, #8]	@ (80030ac <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80030a2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030a4:	f7fe fa61 	bl	800156a <HAL_GPIO_EXTI_Callback>
}
 80030a8:	e7f9      	b.n	800309e <HAL_GPIO_EXTI_IRQHandler+0xa>
 80030aa:	bf00      	nop
 80030ac:	40013c00 	.word	0x40013c00

080030b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030b0:	b500      	push	{lr}
 80030b2:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b4:	2200      	movs	r2, #0
 80030b6:	9200      	str	r2, [sp, #0]
 80030b8:	4b0d      	ldr	r3, [pc, #52]	@ (80030f0 <HAL_MspInit+0x40>)
 80030ba:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80030bc:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80030c0:	6459      	str	r1, [r3, #68]	@ 0x44
 80030c2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80030c4:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 80030c8:	9100      	str	r1, [sp, #0]
 80030ca:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030cc:	9201      	str	r2, [sp, #4]
 80030ce:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80030d0:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80030d4:	6419      	str	r1, [r3, #64]	@ 0x40
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030dc:	9301      	str	r3, [sp, #4]
 80030de:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80030e0:	210f      	movs	r1, #15
 80030e2:	f06f 0001 	mvn.w	r0, #1
 80030e6:	f7ff fcbb 	bl	8002a60 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ea:	b003      	add	sp, #12
 80030ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80030f0:	40023800 	.word	0x40023800

080030f4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80030f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80030f8:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030fa:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 80030fe:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8003102:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003106:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310a:	429a      	cmp	r2, r3
 800310c:	d854      	bhi.n	80031b8 <PCD_WriteEmptyTxFifo+0xc4>
 800310e:	4607      	mov	r7, r0
 8003110:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8003112:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8003114:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8003118:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800311c:	69d2      	ldr	r2, [r2, #28]
 800311e:	429a      	cmp	r2, r3
 8003120:	d300      	bcc.n	8003124 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8003122:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8003124:	f102 0903 	add.w	r9, r2, #3
 8003128:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800312c:	e015      	b.n	800315a <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 800312e:	f106 0903 	add.w	r9, r6, #3
 8003132:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8003136:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003138:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 800313c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8003140:	6a29      	ldr	r1, [r5, #32]
 8003142:	9300      	str	r3, [sp, #0]
 8003144:	b2b3      	uxth	r3, r6
 8003146:	b2e2      	uxtb	r2, r4
 8003148:	4640      	mov	r0, r8
 800314a:	f002 f9e2 	bl	8005512 <USB_WritePacket>

    ep->xfer_buff  += len;
 800314e:	6a2b      	ldr	r3, [r5, #32]
 8003150:	4433      	add	r3, r6
 8003152:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8003154:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003156:	4433      	add	r3, r6
 8003158:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800315a:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 800315e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003166:	454b      	cmp	r3, r9
 8003168:	d312      	bcc.n	8003190 <PCD_WriteEmptyTxFifo+0x9c>
 800316a:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 800316e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8003172:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003176:	429a      	cmp	r2, r3
 8003178:	d20a      	bcs.n	8003190 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800317a:	b14b      	cbz	r3, 8003190 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 800317c:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 800317e:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8003182:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8003186:	69d6      	ldr	r6, [r2, #28]
 8003188:	429e      	cmp	r6, r3
 800318a:	d3d0      	bcc.n	800312e <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 800318c:	461e      	mov	r6, r3
 800318e:	e7ce      	b.n	800312e <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003190:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8003194:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8003198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800319c:	429a      	cmp	r2, r3
 800319e:	d80f      	bhi.n	80031c0 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031a0:	f004 040f 	and.w	r4, r4, #15
 80031a4:	2201      	movs	r2, #1
 80031a6:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031a8:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 80031ac:	ea23 0302 	bic.w	r3, r3, r2
 80031b0:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 80031b4:	2000      	movs	r0, #0
 80031b6:	e000      	b.n	80031ba <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 80031b8:	2001      	movs	r0, #1
}
 80031ba:	b003      	add	sp, #12
 80031bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 80031c0:	2000      	movs	r0, #0
 80031c2:	e7fa      	b.n	80031ba <PCD_WriteEmptyTxFifo+0xc6>

080031c4 <HAL_PCD_Init>:
{
 80031c4:	b530      	push	{r4, r5, lr}
 80031c6:	b083      	sub	sp, #12
  if (hpcd == NULL)
 80031c8:	2800      	cmp	r0, #0
 80031ca:	d07a      	beq.n	80032c2 <HAL_PCD_Init+0xfe>
 80031cc:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 80031ce:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 80031d0:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 80031d4:	b1c3      	cbz	r3, 8003208 <HAL_PCD_Init+0x44>
  hpcd->State = HAL_PCD_STATE_BUSY;
 80031d6:	2303      	movs	r3, #3
 80031d8:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (USBx == USB_OTG_FS)
 80031dc:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
 80031e0:	d017      	beq.n	8003212 <HAL_PCD_Init+0x4e>
  __HAL_PCD_DISABLE(hpcd);
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	f001 ff46 	bl	8005074 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031e8:	7c23      	ldrb	r3, [r4, #16]
 80031ea:	f88d 3000 	strb.w	r3, [sp]
 80031ee:	1d23      	adds	r3, r4, #4
 80031f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	f001 fe7d 	bl	8004ef2 <USB_CoreInit>
 80031f8:	b170      	cbz	r0, 8003218 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031fa:	2302      	movs	r3, #2
 80031fc:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8003200:	2501      	movs	r5, #1
}
 8003202:	4628      	mov	r0, r5
 8003204:	b003      	add	sp, #12
 8003206:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8003208:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 800320c:	f004 fcc4 	bl	8007b98 <HAL_PCD_MspInit>
 8003210:	e7e1      	b.n	80031d6 <HAL_PCD_Init+0x12>
    hpcd->Init.dma_enable = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	71a3      	strb	r3, [r4, #6]
 8003216:	e7e4      	b.n	80031e2 <HAL_PCD_Init+0x1e>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003218:	2100      	movs	r1, #0
 800321a:	6820      	ldr	r0, [r4, #0]
 800321c:	f002 fb8f 	bl	800593e <USB_SetCurrentMode>
 8003220:	4602      	mov	r2, r0
 8003222:	b9b8      	cbnz	r0, 8003254 <HAL_PCD_Init+0x90>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003224:	4603      	mov	r3, r0
 8003226:	7920      	ldrb	r0, [r4, #4]
 8003228:	4298      	cmp	r0, r3
 800322a:	d918      	bls.n	800325e <HAL_PCD_Init+0x9a>
    hpcd->IN_ep[i].is_in = 1U;
 800322c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003230:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003234:	2001      	movs	r0, #1
 8003236:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8003238:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800323a:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800323c:	2000      	movs	r0, #0
 800323e:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003240:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003242:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003244:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003248:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800324c:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800324e:	3301      	adds	r3, #1
 8003250:	b2db      	uxtb	r3, r3
 8003252:	e7e8      	b.n	8003226 <HAL_PCD_Init+0x62>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003254:	2302      	movs	r3, #2
 8003256:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 800325a:	2501      	movs	r5, #1
 800325c:	e7d1      	b.n	8003202 <HAL_PCD_Init+0x3e>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800325e:	4290      	cmp	r0, r2
 8003260:	d917      	bls.n	8003292 <HAL_PCD_Init+0xce>
    hpcd->OUT_ep[i].is_in = 0U;
 8003262:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8003266:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800326a:	2100      	movs	r1, #0
 800326c:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8003270:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003274:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003278:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800327c:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003280:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8003284:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003288:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800328c:	3201      	adds	r2, #1
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	e7e5      	b.n	800325e <HAL_PCD_Init+0x9a>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003292:	7c23      	ldrb	r3, [r4, #16]
 8003294:	f88d 3000 	strb.w	r3, [sp]
 8003298:	1d23      	adds	r3, r4, #4
 800329a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800329c:	6820      	ldr	r0, [r4, #0]
 800329e:	f001 ff3f 	bl	8005120 <USB_DevInit>
 80032a2:	4605      	mov	r5, r0
 80032a4:	b120      	cbz	r0, 80032b0 <HAL_PCD_Init+0xec>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032a6:	2302      	movs	r3, #2
 80032a8:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 80032ac:	2501      	movs	r5, #1
 80032ae:	e7a8      	b.n	8003202 <HAL_PCD_Init+0x3e>
  hpcd->USB_Address = 0U;
 80032b0:	2300      	movs	r3, #0
 80032b2:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80032b4:	2301      	movs	r3, #1
 80032b6:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80032ba:	6820      	ldr	r0, [r4, #0]
 80032bc:	f002 fafe 	bl	80058bc <USB_DevDisconnect>
  return HAL_OK;
 80032c0:	e79f      	b.n	8003202 <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 80032c2:	2501      	movs	r5, #1
 80032c4:	e79d      	b.n	8003202 <HAL_PCD_Init+0x3e>

080032c6 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032c6:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 80032c8:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 80032cc:	2a01      	cmp	r2, #1
 80032ce:	d01a      	beq.n	8003306 <HAL_PCD_Start+0x40>
{
 80032d0:	b510      	push	{r4, lr}
 80032d2:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80032d4:	2201      	movs	r2, #1
 80032d6:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80032e0:	d002      	beq.n	80032e8 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 80032e2:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80032e4:	2a01      	cmp	r2, #1
 80032e6:	d009      	beq.n	80032fc <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 80032e8:	6820      	ldr	r0, [r4, #0]
 80032ea:	f001 febd 	bl	8005068 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80032ee:	6820      	ldr	r0, [r4, #0]
 80032f0:	f002 fad6 	bl	80058a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80032f4:	2000      	movs	r0, #0
 80032f6:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80032fa:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80032fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003302:	639a      	str	r2, [r3, #56]	@ 0x38
 8003304:	e7f0      	b.n	80032e8 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8003306:	2002      	movs	r0, #2
}
 8003308:	4770      	bx	lr
	...

0800330c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800330c:	b570      	push	{r4, r5, r6, lr}
 800330e:	4604      	mov	r4, r0
 8003310:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003312:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003314:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003316:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800331a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800331e:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003320:	79a1      	ldrb	r1, [r4, #6]
 8003322:	2901      	cmp	r1, #1
 8003324:	d011      	beq.n	800334a <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003326:	4938      	ldr	r1, [pc, #224]	@ (8003408 <PCD_EP_OutXfrComplete_int+0xfc>)
 8003328:	428e      	cmp	r6, r1
 800332a:	d056      	beq.n	80033da <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800332c:	b93d      	cbnz	r5, 800333e <PCD_EP_OutXfrComplete_int+0x32>
 800332e:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8003332:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003336:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 800333a:	2b00      	cmp	r3, #0
 800333c:	d05e      	beq.n	80033fc <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800333e:	b2e9      	uxtb	r1, r5
 8003340:	4620      	mov	r0, r4
 8003342:	f004 fc75 	bl	8007c30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8003346:	2000      	movs	r0, #0
 8003348:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800334a:	f012 0f08 	tst.w	r2, #8
 800334e:	d009      	beq.n	8003364 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003350:	492e      	ldr	r1, [pc, #184]	@ (800340c <PCD_EP_OutXfrComplete_int+0x100>)
 8003352:	428e      	cmp	r6, r1
 8003354:	d9f7      	bls.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
 8003356:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800335a:	d0f4      	beq.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800335c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003360:	609a      	str	r2, [r3, #8]
 8003362:	e7f0      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003364:	f012 0f20 	tst.w	r2, #32
 8003368:	d002      	beq.n	8003370 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800336a:	2220      	movs	r2, #32
 800336c:	609a      	str	r2, [r3, #8]
 800336e:	e7ea      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003370:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8003374:	d1e7      	bne.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003376:	4925      	ldr	r1, [pc, #148]	@ (800340c <PCD_EP_OutXfrComplete_int+0x100>)
 8003378:	428e      	cmp	r6, r1
 800337a:	d906      	bls.n	800338a <PCD_EP_OutXfrComplete_int+0x7e>
 800337c:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8003380:	d003      	beq.n	800338a <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003382:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	e7dd      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800338a:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 800338e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003392:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339c:	1acb      	subs	r3, r1, r3
 800339e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 80033a2:	b97d      	cbnz	r5, 80033c4 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 80033a4:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80033a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80033ac:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 80033b0:	b16a      	cbz	r2, 80033ce <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 80033b2:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 80033b6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80033ba:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 80033be:	4419      	add	r1, r3
 80033c0:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033c4:	b2e9      	uxtb	r1, r5
 80033c6:	4620      	mov	r0, r4
 80033c8:	f004 fc32 	bl	8007c30 <HAL_PCD_DataOutStageCallback>
 80033cc:	e7bb      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033ce:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80033d2:	2101      	movs	r1, #1
 80033d4:	f002 faf2 	bl	80059bc <USB_EP0_OutStart>
 80033d8:	e7f4      	b.n	80033c4 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033da:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80033de:	d003      	beq.n	80033e8 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	e7ae      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033e8:	f012 0f20 	tst.w	r2, #32
 80033ec:	d001      	beq.n	80033f2 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033ee:	2220      	movs	r2, #32
 80033f0:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033f2:	b2e9      	uxtb	r1, r5
 80033f4:	4620      	mov	r0, r4
 80033f6:	f004 fc1b 	bl	8007c30 <HAL_PCD_DataOutStageCallback>
 80033fa:	e7a4      	b.n	8003346 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80033fc:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003400:	2100      	movs	r1, #0
 8003402:	f002 fadb 	bl	80059bc <USB_EP0_OutStart>
 8003406:	e79a      	b.n	800333e <PCD_EP_OutXfrComplete_int+0x32>
 8003408:	4f54310a 	.word	0x4f54310a
 800340c:	4f54300a 	.word	0x4f54300a

08003410 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003410:	b538      	push	{r3, r4, r5, lr}
 8003412:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003414:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003416:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003418:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800341c:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003420:	4a0e      	ldr	r2, [pc, #56]	@ (800345c <PCD_EP_OutSetupPacket_int+0x4c>)
 8003422:	4295      	cmp	r5, r2
 8003424:	d907      	bls.n	8003436 <PCD_EP_OutSetupPacket_int+0x26>
 8003426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800342a:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 800342e:	d002      	beq.n	8003436 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003430:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003434:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003436:	4620      	mov	r0, r4
 8003438:	f004 fbf2 	bl	8007c20 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800343c:	4b07      	ldr	r3, [pc, #28]	@ (800345c <PCD_EP_OutSetupPacket_int+0x4c>)
 800343e:	429d      	cmp	r5, r3
 8003440:	d902      	bls.n	8003448 <PCD_EP_OutSetupPacket_int+0x38>
 8003442:	79a3      	ldrb	r3, [r4, #6]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d001      	beq.n	800344c <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8003448:	2000      	movs	r0, #0
 800344a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800344c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003450:	2101      	movs	r1, #1
 8003452:	6820      	ldr	r0, [r4, #0]
 8003454:	f002 fab2 	bl	80059bc <USB_EP0_OutStart>
 8003458:	e7f6      	b.n	8003448 <PCD_EP_OutSetupPacket_int+0x38>
 800345a:	bf00      	nop
 800345c:	4f54300a 	.word	0x4f54300a

08003460 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8003460:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8003464:	2b01      	cmp	r3, #1
 8003466:	d00c      	beq.n	8003482 <HAL_PCD_SetAddress+0x22>
{
 8003468:	b510      	push	{r4, lr}
 800346a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800346c:	2301      	movs	r3, #1
 800346e:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003472:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003474:	6800      	ldr	r0, [r0, #0]
 8003476:	f002 fa03 	bl	8005880 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800347a:	2000      	movs	r0, #0
 800347c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8003480:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8003482:	2002      	movs	r0, #2
}
 8003484:	4770      	bx	lr

08003486 <HAL_PCD_EP_Open>:
{
 8003486:	b538      	push	{r3, r4, r5, lr}
 8003488:	4605      	mov	r5, r0
 800348a:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 800348c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003490:	d12b      	bne.n	80034ea <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003492:	f001 0e0f 	and.w	lr, r1, #15
 8003496:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 800349a:	00a4      	lsls	r4, r4, #2
 800349c:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 80034a0:	4404      	add	r4, r0
 80034a2:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 80034a4:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80034a8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80034ac:	2000      	movs	r0, #0
 80034ae:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 80034b2:	f00c 0c0f 	and.w	ip, ip, #15
 80034b6:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80034ba:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80034be:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 80034c0:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 80034c2:	784a      	ldrb	r2, [r1, #1]
 80034c4:	b10a      	cbz	r2, 80034ca <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 80034c6:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d01c      	beq.n	8003508 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 80034ce:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d01b      	beq.n	800350e <HAL_PCD_EP_Open+0x88>
 80034d6:	2301      	movs	r3, #1
 80034d8:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80034dc:	6828      	ldr	r0, [r5, #0]
 80034de:	f001 fefc 	bl	80052da <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80034e2:	2000      	movs	r0, #0
 80034e4:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 80034e8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ea:	f001 000f 	and.w	r0, r1, #15
 80034ee:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 80034f2:	0089      	lsls	r1, r1, #2
 80034f4:	3110      	adds	r1, #16
 80034f6:	4429      	add	r1, r5
 80034f8:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80034fa:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80034fe:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8003502:	2401      	movs	r4, #1
 8003504:	7544      	strb	r4, [r0, #21]
 8003506:	e7d4      	b.n	80034b2 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	714b      	strb	r3, [r1, #5]
 800350c:	e7df      	b.n	80034ce <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 800350e:	2002      	movs	r0, #2
 8003510:	e7ea      	b.n	80034e8 <HAL_PCD_EP_Open+0x62>

08003512 <HAL_PCD_EP_Close>:
{
 8003512:	b510      	push	{r4, lr}
 8003514:	4604      	mov	r4, r0
 8003516:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003518:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800351c:	d120      	bne.n	8003560 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800351e:	f001 000f 	and.w	r0, r1, #15
 8003522:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800352c:	4423      	add	r3, r4
 800352e:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8003530:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003534:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003538:	2300      	movs	r3, #0
 800353a:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 800353e:	f002 020f 	and.w	r2, r2, #15
 8003542:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8003544:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8003548:	2b01      	cmp	r3, #1
 800354a:	d018      	beq.n	800357e <HAL_PCD_EP_Close+0x6c>
 800354c:	2301      	movs	r3, #1
 800354e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003552:	6820      	ldr	r0, [r4, #0]
 8003554:	f001 ff0e 	bl	8005374 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003558:	2000      	movs	r0, #0
 800355a:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800355e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003560:	f001 000f 	and.w	r0, r1, #15
 8003564:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	3310      	adds	r3, #16
 800356c:	4423      	add	r3, r4
 800356e:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8003570:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003574:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003578:	2301      	movs	r3, #1
 800357a:	7543      	strb	r3, [r0, #21]
 800357c:	e7df      	b.n	800353e <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 800357e:	2002      	movs	r0, #2
 8003580:	e7ed      	b.n	800355e <HAL_PCD_EP_Close+0x4c>

08003582 <HAL_PCD_EP_Receive>:
{
 8003582:	b510      	push	{r4, lr}
 8003584:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003586:	f001 0c0f 	and.w	ip, r1, #15
 800358a:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 800358e:	0089      	lsls	r1, r1, #2
 8003590:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003594:	4401      	add	r1, r0
 8003596:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8003598:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 800359c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80035a0:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 80035a4:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 80035ae:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 80035b2:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 80035b6:	7982      	ldrb	r2, [r0, #6]
 80035b8:	2a01      	cmp	r2, #1
 80035ba:	d004      	beq.n	80035c6 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80035bc:	6800      	ldr	r0, [r0, #0]
 80035be:	f001 ffbf 	bl	8005540 <USB_EPStartXfer>
}
 80035c2:	2000      	movs	r0, #0
 80035c4:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80035c6:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 80035ca:	e7f7      	b.n	80035bc <HAL_PCD_EP_Receive+0x3a>

080035cc <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80035cc:	f001 010f 	and.w	r1, r1, #15
 80035d0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80035d4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 80035d8:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 80035dc:	4770      	bx	lr

080035de <HAL_PCD_EP_Transmit>:
{
 80035de:	b510      	push	{r4, lr}
 80035e0:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035e2:	f001 0c0f 	and.w	ip, r1, #15
 80035e6:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 80035ea:	0089      	lsls	r1, r1, #2
 80035ec:	3110      	adds	r1, #16
 80035ee:	4401      	add	r1, r0
 80035f0:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 80035f2:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 80035f6:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80035fa:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 80035fe:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8003608:	2301      	movs	r3, #1
 800360a:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 800360e:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8003612:	7982      	ldrb	r2, [r0, #6]
 8003614:	429a      	cmp	r2, r3
 8003616:	d004      	beq.n	8003622 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003618:	6800      	ldr	r0, [r0, #0]
 800361a:	f001 ff91 	bl	8005540 <USB_EPStartXfer>
}
 800361e:	2000      	movs	r0, #0
 8003620:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8003622:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8003626:	e7f7      	b.n	8003618 <HAL_PCD_EP_Transmit+0x3a>

08003628 <HAL_PCD_EP_SetStall>:
{
 8003628:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800362a:	f001 050f 	and.w	r5, r1, #15
 800362e:	7902      	ldrb	r2, [r0, #4]
 8003630:	42aa      	cmp	r2, r5
 8003632:	d338      	bcc.n	80036a6 <HAL_PCD_EP_SetStall+0x7e>
 8003634:	4604      	mov	r4, r0
 8003636:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8003638:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800363c:	d11f      	bne.n	800367e <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 800363e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003642:	0089      	lsls	r1, r1, #2
 8003644:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003648:	4401      	add	r1, r0
 800364a:	3104      	adds	r1, #4
    ep->is_in = 0U;
 800364c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003650:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 800365a:	2301      	movs	r3, #1
 800365c:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800365e:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8003660:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8003664:	2b01      	cmp	r3, #1
 8003666:	d020      	beq.n	80036aa <HAL_PCD_EP_SetStall+0x82>
 8003668:	2301      	movs	r3, #1
 800366a:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800366e:	6820      	ldr	r0, [r4, #0]
 8003670:	f002 f8ab 	bl	80057ca <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003674:	b185      	cbz	r5, 8003698 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8003676:	2000      	movs	r0, #0
 8003678:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800367c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800367e:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8003682:	0089      	lsls	r1, r1, #2
 8003684:	3110      	adds	r1, #16
 8003686:	4401      	add	r1, r0
 8003688:	3104      	adds	r1, #4
    ep->is_in = 1U;
 800368a:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800368e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003692:	2201      	movs	r2, #1
 8003694:	755a      	strb	r2, [r3, #21]
 8003696:	e7e0      	b.n	800365a <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003698:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800369c:	79a1      	ldrb	r1, [r4, #6]
 800369e:	6820      	ldr	r0, [r4, #0]
 80036a0:	f002 f98c 	bl	80059bc <USB_EP0_OutStart>
 80036a4:	e7e7      	b.n	8003676 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 80036a6:	2001      	movs	r0, #1
 80036a8:	e7e8      	b.n	800367c <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 80036aa:	2002      	movs	r0, #2
 80036ac:	e7e6      	b.n	800367c <HAL_PCD_EP_SetStall+0x54>

080036ae <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036ae:	f001 030f 	and.w	r3, r1, #15
 80036b2:	7902      	ldrb	r2, [r0, #4]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d330      	bcc.n	800371a <HAL_PCD_EP_ClrStall+0x6c>
{
 80036b8:	b510      	push	{r4, lr}
 80036ba:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80036bc:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80036c0:	d11e      	bne.n	8003700 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036c2:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80036c6:	0089      	lsls	r1, r1, #2
 80036c8:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80036cc:	4401      	add	r1, r0
 80036ce:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80036d0:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80036d4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80036d8:	2000      	movs	r0, #0
 80036da:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 80036de:	2200      	movs	r2, #0
 80036e0:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036e2:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80036e4:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d018      	beq.n	800371e <HAL_PCD_EP_ClrStall+0x70>
 80036ec:	2301      	movs	r3, #1
 80036ee:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80036f2:	6820      	ldr	r0, [r4, #0]
 80036f4:	f002 f896 	bl	8005824 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80036f8:	2000      	movs	r0, #0
 80036fa:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80036fe:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003700:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8003704:	0089      	lsls	r1, r1, #2
 8003706:	3110      	adds	r1, #16
 8003708:	4401      	add	r1, r0
 800370a:	3104      	adds	r1, #4
    ep->is_in = 1U;
 800370c:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8003710:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003714:	2001      	movs	r0, #1
 8003716:	7550      	strb	r0, [r2, #21]
 8003718:	e7e1      	b.n	80036de <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 800371a:	2001      	movs	r0, #1
}
 800371c:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800371e:	2002      	movs	r0, #2
 8003720:	e7ed      	b.n	80036fe <HAL_PCD_EP_ClrStall+0x50>

08003722 <HAL_PCD_EP_Abort>:
{
 8003722:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8003724:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8003728:	d10c      	bne.n	8003744 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800372a:	f001 010f 	and.w	r1, r1, #15
 800372e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003732:	0089      	lsls	r1, r1, #2
 8003734:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8003738:	4401      	add	r1, r0
 800373a:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800373c:	6800      	ldr	r0, [r0, #0]
 800373e:	f001 fe89 	bl	8005454 <USB_EPStopXfer>
}
 8003742:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003744:	f001 010f 	and.w	r1, r1, #15
 8003748:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800374c:	0089      	lsls	r1, r1, #2
 800374e:	3110      	adds	r1, #16
 8003750:	4401      	add	r1, r0
 8003752:	3104      	adds	r1, #4
 8003754:	e7f2      	b.n	800373c <HAL_PCD_EP_Abort+0x1a>

08003756 <HAL_PCD_IRQHandler>:
{
 8003756:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800375a:	b083      	sub	sp, #12
 800375c:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800375e:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003760:	4628      	mov	r0, r5
 8003762:	f002 f8e8 	bl	8005936 <USB_GetMode>
 8003766:	b110      	cbz	r0, 800376e <HAL_PCD_IRQHandler+0x18>
}
 8003768:	b003      	add	sp, #12
 800376a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800376e:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003770:	6820      	ldr	r0, [r4, #0]
 8003772:	f002 f8b1 	bl	80058d8 <USB_ReadInterrupts>
 8003776:	2800      	cmp	r0, #0
 8003778:	d0f6      	beq.n	8003768 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800377a:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8003784:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003788:	6820      	ldr	r0, [r4, #0]
 800378a:	f002 f8a5 	bl	80058d8 <USB_ReadInterrupts>
 800378e:	f010 0f02 	tst.w	r0, #2
 8003792:	d004      	beq.n	800379e <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	6953      	ldr	r3, [r2, #20]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800379e:	6820      	ldr	r0, [r4, #0]
 80037a0:	f002 f89a 	bl	80058d8 <USB_ReadInterrupts>
 80037a4:	f010 0f10 	tst.w	r0, #16
 80037a8:	d015      	beq.n	80037d6 <HAL_PCD_IRQHandler+0x80>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037aa:	6822      	ldr	r2, [r4, #0]
 80037ac:	6993      	ldr	r3, [r2, #24]
 80037ae:	f023 0310 	bic.w	r3, r3, #16
 80037b2:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80037b4:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80037b8:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80037bc:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 80037c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037c4:	d04c      	beq.n	8003860 <HAL_PCD_IRQHandler+0x10a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80037c6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80037ca:	d06f      	beq.n	80038ac <HAL_PCD_IRQHandler+0x156>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037cc:	6822      	ldr	r2, [r4, #0]
 80037ce:	6993      	ldr	r3, [r2, #24]
 80037d0:	f043 0310 	orr.w	r3, r3, #16
 80037d4:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80037d6:	6820      	ldr	r0, [r4, #0]
 80037d8:	f002 f87e 	bl	80058d8 <USB_ReadInterrupts>
 80037dc:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 80037e0:	d176      	bne.n	80038d0 <HAL_PCD_IRQHandler+0x17a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80037e2:	6820      	ldr	r0, [r4, #0]
 80037e4:	f002 f878 	bl	80058d8 <USB_ReadInterrupts>
 80037e8:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 80037ec:	f040 80e0 	bne.w	80039b0 <HAL_PCD_IRQHandler+0x25a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80037f0:	6820      	ldr	r0, [r4, #0]
 80037f2:	f002 f871 	bl	80058d8 <USB_ReadInterrupts>
 80037f6:	2800      	cmp	r0, #0
 80037f8:	f2c0 8161 	blt.w	8003abe <HAL_PCD_IRQHandler+0x368>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80037fc:	6820      	ldr	r0, [r4, #0]
 80037fe:	f002 f86b 	bl	80058d8 <USB_ReadInterrupts>
 8003802:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8003806:	d009      	beq.n	800381c <HAL_PCD_IRQHandler+0xc6>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f013 0f01 	tst.w	r3, #1
 800380e:	f040 816e 	bne.w	8003aee <HAL_PCD_IRQHandler+0x398>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003812:	6822      	ldr	r2, [r4, #0]
 8003814:	6953      	ldr	r3, [r2, #20]
 8003816:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800381a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800381c:	6820      	ldr	r0, [r4, #0]
 800381e:	f002 f85b 	bl	80058d8 <USB_ReadInterrupts>
 8003822:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8003826:	f040 8166 	bne.w	8003af6 <HAL_PCD_IRQHandler+0x3a0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800382a:	6820      	ldr	r0, [r4, #0]
 800382c:	f002 f854 	bl	80058d8 <USB_ReadInterrupts>
 8003830:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8003834:	f040 81b3 	bne.w	8003b9e <HAL_PCD_IRQHandler+0x448>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003838:	6820      	ldr	r0, [r4, #0]
 800383a:	f002 f84d 	bl	80058d8 <USB_ReadInterrupts>
 800383e:	f010 0f08 	tst.w	r0, #8
 8003842:	f040 81c4 	bne.w	8003bce <HAL_PCD_IRQHandler+0x478>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003846:	6820      	ldr	r0, [r4, #0]
 8003848:	f002 f846 	bl	80058d8 <USB_ReadInterrupts>
 800384c:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003850:	f000 81d7 	beq.w	8003c02 <HAL_PCD_IRQHandler+0x4ac>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003854:	69ab      	ldr	r3, [r5, #24]
 8003856:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800385a:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800385c:	2601      	movs	r6, #1
 800385e:	e1c0      	b.n	8003be2 <HAL_PCD_IRQHandler+0x48c>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003860:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003864:	ea18 0f03 	tst.w	r8, r3
 8003868:	d0b0      	beq.n	80037cc <HAL_PCD_IRQHandler+0x76>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800386a:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800386e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003872:	9301      	str	r3, [sp, #4]
 8003874:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8003878:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 800387c:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8003880:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8003884:	4628      	mov	r0, r5
 8003886:	f001 ff7d 	bl	8005784 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800388a:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800388e:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8003892:	4453      	add	r3, sl
 8003894:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003898:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 800389c:	9a01      	ldr	r2, [sp, #4]
 800389e:	444a      	add	r2, r9
 80038a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80038a4:	4453      	add	r3, sl
 80038a6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 80038aa:	e78f      	b.n	80037cc <HAL_PCD_IRQHandler+0x76>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80038ac:	2208      	movs	r2, #8
 80038ae:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 80038b2:	4628      	mov	r0, r5
 80038b4:	f001 ff66 	bl	8005784 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038b8:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80038bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80038c0:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 80038c4:	f3c8 180a 	ubfx	r8, r8, #4, #11
 80038c8:	4442      	add	r2, r8
 80038ca:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 80038ce:	e77d      	b.n	80037cc <HAL_PCD_IRQHandler+0x76>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80038d0:	6820      	ldr	r0, [r4, #0]
 80038d2:	f002 f805 	bl	80058e0 <USB_ReadDevAllOutEpInterrupt>
 80038d6:	4680      	mov	r8, r0
      epnum = 0U;
 80038d8:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80038da:	e035      	b.n	8003948 <HAL_PCD_IRQHandler+0x1f2>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80038dc:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80038e0:	2201      	movs	r2, #1
 80038e2:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80038e6:	4649      	mov	r1, r9
 80038e8:	4620      	mov	r0, r4
 80038ea:	f7ff fd0f 	bl	800330c <PCD_EP_OutXfrComplete_int>
 80038ee:	e03c      	b.n	800396a <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80038f0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80038f4:	2208      	movs	r2, #8
 80038f6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80038fa:	4649      	mov	r1, r9
 80038fc:	4620      	mov	r0, r4
 80038fe:	f7ff fd87 	bl	8003410 <PCD_EP_OutSetupPacket_int>
 8003902:	e035      	b.n	8003970 <HAL_PCD_IRQHandler+0x21a>
            if (ep->is_iso_incomplete == 1U)
 8003904:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003908:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800390c:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8003910:	2b01      	cmp	r3, #1
 8003912:	d041      	beq.n	8003998 <HAL_PCD_IRQHandler+0x242>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003914:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003918:	2202      	movs	r2, #2
 800391a:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800391e:	f01a 0f20 	tst.w	sl, #32
 8003922:	d004      	beq.n	800392e <HAL_PCD_IRQHandler+0x1d8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003924:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003928:	2220      	movs	r2, #32
 800392a:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800392e:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8003932:	d005      	beq.n	8003940 <HAL_PCD_IRQHandler+0x1ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003934:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003938:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800393c:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8003940:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003944:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003948:	f1b8 0f00 	cmp.w	r8, #0
 800394c:	f43f af49 	beq.w	80037e2 <HAL_PCD_IRQHandler+0x8c>
        if ((ep_intr & 0x1U) != 0U)
 8003950:	f018 0f01 	tst.w	r8, #1
 8003954:	d0f4      	beq.n	8003940 <HAL_PCD_IRQHandler+0x1ea>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003956:	fa5f fb89 	uxtb.w	fp, r9
 800395a:	4659      	mov	r1, fp
 800395c:	6820      	ldr	r0, [r4, #0]
 800395e:	f001 ffcf 	bl	8005900 <USB_ReadDevOutEPInterrupt>
 8003962:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003964:	f010 0f01 	tst.w	r0, #1
 8003968:	d1b8      	bne.n	80038dc <HAL_PCD_IRQHandler+0x186>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800396a:	f01a 0f08 	tst.w	sl, #8
 800396e:	d1bf      	bne.n	80038f0 <HAL_PCD_IRQHandler+0x19a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003970:	f01a 0f10 	tst.w	sl, #16
 8003974:	d004      	beq.n	8003980 <HAL_PCD_IRQHandler+0x22a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003976:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800397a:	2210      	movs	r2, #16
 800397c:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003980:	f01a 0f02 	tst.w	sl, #2
 8003984:	d0cb      	beq.n	800391e <HAL_PCD_IRQHandler+0x1c8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003986:	696b      	ldr	r3, [r5, #20]
 8003988:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800398c:	d0ba      	beq.n	8003904 <HAL_PCD_IRQHandler+0x1ae>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003994:	607b      	str	r3, [r7, #4]
 8003996:	e7b5      	b.n	8003904 <HAL_PCD_IRQHandler+0x1ae>
              ep->is_iso_incomplete = 0U;
 8003998:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800399c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80039a6:	4659      	mov	r1, fp
 80039a8:	4620      	mov	r0, r4
 80039aa:	f004 f98f 	bl	8007ccc <HAL_PCD_ISOOUTIncompleteCallback>
 80039ae:	e7b1      	b.n	8003914 <HAL_PCD_IRQHandler+0x1be>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80039b0:	6820      	ldr	r0, [r4, #0]
 80039b2:	f001 ff9d 	bl	80058f0 <USB_ReadDevAllInEpInterrupt>
 80039b6:	4680      	mov	r8, r0
      epnum = 0U;
 80039b8:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80039ba:	e025      	b.n	8003a08 <HAL_PCD_IRQHandler+0x2b2>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80039bc:	4659      	mov	r1, fp
 80039be:	4620      	mov	r0, r4
 80039c0:	f004 f942 	bl	8007c48 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80039c4:	f01a 0f08 	tst.w	sl, #8
 80039c8:	d004      	beq.n	80039d4 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80039ca:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80039ce:	2208      	movs	r2, #8
 80039d0:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80039d4:	f01a 0f10 	tst.w	sl, #16
 80039d8:	d004      	beq.n	80039e4 <HAL_PCD_IRQHandler+0x28e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039da:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80039de:	2210      	movs	r2, #16
 80039e0:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80039e4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80039e8:	d004      	beq.n	80039f4 <HAL_PCD_IRQHandler+0x29e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80039ea:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80039ee:	2240      	movs	r2, #64	@ 0x40
 80039f0:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80039f4:	f01a 0f02 	tst.w	sl, #2
 80039f8:	d140      	bne.n	8003a7c <HAL_PCD_IRQHandler+0x326>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80039fa:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80039fe:	d159      	bne.n	8003ab4 <HAL_PCD_IRQHandler+0x35e>
        epnum++;
 8003a00:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003a04:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003a08:	f1b8 0f00 	cmp.w	r8, #0
 8003a0c:	f43f aef0 	beq.w	80037f0 <HAL_PCD_IRQHandler+0x9a>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003a10:	f018 0f01 	tst.w	r8, #1
 8003a14:	d0f4      	beq.n	8003a00 <HAL_PCD_IRQHandler+0x2aa>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a16:	fa5f fb89 	uxtb.w	fp, r9
 8003a1a:	4659      	mov	r1, fp
 8003a1c:	6820      	ldr	r0, [r4, #0]
 8003a1e:	f001 ff78 	bl	8005912 <USB_ReadDevInEPInterrupt>
 8003a22:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003a24:	f010 0f01 	tst.w	r0, #1
 8003a28:	d0cc      	beq.n	80039c4 <HAL_PCD_IRQHandler+0x26e>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a2a:	f009 020f 	and.w	r2, r9, #15
 8003a2e:	2101      	movs	r1, #1
 8003a30:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a36:	ea23 0302 	bic.w	r3, r3, r2
 8003a3a:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003a3c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003a40:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 8003a44:	79a3      	ldrb	r3, [r4, #6]
 8003a46:	428b      	cmp	r3, r1
 8003a48:	d1b8      	bne.n	80039bc <HAL_PCD_IRQHandler+0x266>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003a4a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003a4e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003a52:	6a1a      	ldr	r2, [r3, #32]
 8003a54:	69d9      	ldr	r1, [r3, #28]
 8003a56:	440a      	add	r2, r1
 8003a58:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a5a:	f1b9 0f00 	cmp.w	r9, #0
 8003a5e:	d1ad      	bne.n	80039bc <HAL_PCD_IRQHandler+0x266>
 8003a60:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003a64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1a6      	bne.n	80039bc <HAL_PCD_IRQHandler+0x266>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a6e:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003a72:	2101      	movs	r1, #1
 8003a74:	6820      	ldr	r0, [r4, #0]
 8003a76:	f001 ffa1 	bl	80059bc <USB_EP0_OutStart>
 8003a7a:	e79f      	b.n	80039bc <HAL_PCD_IRQHandler+0x266>
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a7c:	4649      	mov	r1, r9
 8003a7e:	4628      	mov	r0, r5
 8003a80:	f001 fafe 	bl	8005080 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8003a84:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003a88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003a8c:	7ddb      	ldrb	r3, [r3, #23]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d005      	beq.n	8003a9e <HAL_PCD_IRQHandler+0x348>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a92:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8003a96:	2202      	movs	r2, #2
 8003a98:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8003a9c:	e7ad      	b.n	80039fa <HAL_PCD_IRQHandler+0x2a4>
              ep->is_iso_incomplete = 0U;
 8003a9e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8003aa2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003aaa:	4659      	mov	r1, fp
 8003aac:	4620      	mov	r0, r4
 8003aae:	f004 f913 	bl	8007cd8 <HAL_PCD_ISOINIncompleteCallback>
 8003ab2:	e7ee      	b.n	8003a92 <HAL_PCD_IRQHandler+0x33c>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	f7ff fb1c 	bl	80030f4 <PCD_WriteEmptyTxFifo>
 8003abc:	e7a0      	b.n	8003a00 <HAL_PCD_IRQHandler+0x2aa>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f023 0301 	bic.w	r3, r3, #1
 8003ac4:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8003ac6:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d008      	beq.n	8003ae0 <HAL_PCD_IRQHandler+0x38a>
        HAL_PCD_ResumeCallback(hpcd);
 8003ace:	4620      	mov	r0, r4
 8003ad0:	f004 f8f6 	bl	8007cc0 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ad4:	6822      	ldr	r2, [r4, #0]
 8003ad6:	6953      	ldr	r3, [r2, #20]
 8003ad8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003adc:	6153      	str	r3, [r2, #20]
 8003ade:	e68d      	b.n	80037fc <HAL_PCD_IRQHandler+0xa6>
        hpcd->LPM_State = LPM_L0;
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ae6:	4620      	mov	r0, r4
 8003ae8:	f000 f93f 	bl	8003d6a <HAL_PCDEx_LPM_Callback>
 8003aec:	e7f2      	b.n	8003ad4 <HAL_PCD_IRQHandler+0x37e>
        HAL_PCD_SuspendCallback(hpcd);
 8003aee:	4620      	mov	r0, r4
 8003af0:	f004 f8ce 	bl	8007c90 <HAL_PCD_SuspendCallback>
 8003af4:	e68d      	b.n	8003812 <HAL_PCD_IRQHandler+0xbc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f023 0301 	bic.w	r3, r3, #1
 8003afc:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003afe:	2110      	movs	r1, #16
 8003b00:	6820      	ldr	r0, [r4, #0]
 8003b02:	f001 fabd 	bl	8005080 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b06:	e01a      	b.n	8003b3e <HAL_PCD_IRQHandler+0x3e8>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b08:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8003b0c:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8003b10:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b14:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8003b18:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003b1c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b20:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b24:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003b28:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003b2c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b30:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8003b34:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8003b38:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b3c:	3601      	adds	r6, #1
 8003b3e:	7923      	ldrb	r3, [r4, #4]
 8003b40:	42b3      	cmp	r3, r6
 8003b42:	d8e1      	bhi.n	8003b08 <HAL_PCD_IRQHandler+0x3b2>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003b4a:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003b4c:	7be3      	ldrb	r3, [r4, #15]
 8003b4e:	b1db      	cbz	r3, 8003b88 <HAL_PCD_IRQHandler+0x432>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003b50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b54:	f043 030b 	orr.w	r3, r3, #11
 8003b58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b5e:	f043 030b 	orr.w	r3, r3, #11
 8003b62:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003b64:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 8003b68:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003b6c:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003b70:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8003b74:	79a1      	ldrb	r1, [r4, #6]
 8003b76:	6820      	ldr	r0, [r4, #0]
 8003b78:	f001 ff20 	bl	80059bc <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	6953      	ldr	r3, [r2, #20]
 8003b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b84:	6153      	str	r3, [r2, #20]
 8003b86:	e650      	b.n	800382a <HAL_PCD_IRQHandler+0xd4>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b8e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003b92:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	f043 030b 	orr.w	r3, r3, #11
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	e7e2      	b.n	8003b64 <HAL_PCD_IRQHandler+0x40e>
      (void)USB_ActivateSetup(hpcd->Instance);
 8003b9e:	6820      	ldr	r0, [r4, #0]
 8003ba0:	f001 fefe 	bl	80059a0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003ba4:	6820      	ldr	r0, [r4, #0]
 8003ba6:	f001 fb87 	bl	80052b8 <USB_GetDevSpeed>
 8003baa:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003bac:	6826      	ldr	r6, [r4, #0]
 8003bae:	f000 fbdd 	bl	800436c <HAL_RCC_GetHCLKFreq>
 8003bb2:	4601      	mov	r1, r0
 8003bb4:	79e2      	ldrb	r2, [r4, #7]
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f001 f9e4 	bl	8004f84 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	f004 f854 	bl	8007c6a <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003bc2:	6822      	ldr	r2, [r4, #0]
 8003bc4:	6953      	ldr	r3, [r2, #20]
 8003bc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bca:	6153      	str	r3, [r2, #20]
 8003bcc:	e634      	b.n	8003838 <HAL_PCD_IRQHandler+0xe2>
      HAL_PCD_SOFCallback(hpcd);
 8003bce:	4620      	mov	r0, r4
 8003bd0:	f004 f845 	bl	8007c5e <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003bd4:	6822      	ldr	r2, [r4, #0]
 8003bd6:	6953      	ldr	r3, [r2, #20]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	6153      	str	r3, [r2, #20]
 8003bde:	e632      	b.n	8003846 <HAL_PCD_IRQHandler+0xf0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003be0:	3601      	adds	r6, #1
 8003be2:	7923      	ldrb	r3, [r4, #4]
 8003be4:	42b3      	cmp	r3, r6
 8003be6:	d90c      	bls.n	8003c02 <HAL_PCD_IRQHandler+0x4ac>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003be8:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8003bec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bf0:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d1f3      	bne.n	8003be0 <HAL_PCD_IRQHandler+0x48a>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003bf8:	b2f1      	uxtb	r1, r6
 8003bfa:	4620      	mov	r0, r4
 8003bfc:	f7ff fd91 	bl	8003722 <HAL_PCD_EP_Abort>
 8003c00:	e7ee      	b.n	8003be0 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c02:	6820      	ldr	r0, [r4, #0]
 8003c04:	f001 fe68 	bl	80058d8 <USB_ReadInterrupts>
 8003c08:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8003c0c:	d125      	bne.n	8003c5a <HAL_PCD_IRQHandler+0x504>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c0e:	6820      	ldr	r0, [r4, #0]
 8003c10:	f001 fe62 	bl	80058d8 <USB_ReadInterrupts>
 8003c14:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8003c18:	d059      	beq.n	8003cce <HAL_PCD_IRQHandler+0x578>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e026      	b.n	8003c6c <HAL_PCD_IRQHandler+0x516>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c1e:	3601      	adds	r6, #1
 8003c20:	7923      	ldrb	r3, [r4, #4]
 8003c22:	42b3      	cmp	r3, r6
 8003c24:	d91b      	bls.n	8003c5e <HAL_PCD_IRQHandler+0x508>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003c26:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8003c2a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c2e:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8003c32:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003c36:	7e1b      	ldrb	r3, [r3, #24]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d1f0      	bne.n	8003c1e <HAL_PCD_IRQHandler+0x4c8>
 8003c3c:	2a00      	cmp	r2, #0
 8003c3e:	daee      	bge.n	8003c1e <HAL_PCD_IRQHandler+0x4c8>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003c40:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8003c44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003c48:	2201      	movs	r2, #1
 8003c4a:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003c4c:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8003c50:	b2c9      	uxtb	r1, r1
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7ff fd65 	bl	8003722 <HAL_PCD_EP_Abort>
 8003c58:	e7e1      	b.n	8003c1e <HAL_PCD_IRQHandler+0x4c8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c5a:	2601      	movs	r6, #1
 8003c5c:	e7e0      	b.n	8003c20 <HAL_PCD_IRQHandler+0x4ca>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c5e:	6822      	ldr	r2, [r4, #0]
 8003c60:	6953      	ldr	r3, [r2, #20]
 8003c62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c66:	6153      	str	r3, [r2, #20]
 8003c68:	e7d1      	b.n	8003c0e <HAL_PCD_IRQHandler+0x4b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	7922      	ldrb	r2, [r4, #4]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d928      	bls.n	8003cc4 <HAL_PCD_IRQHandler+0x56e>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003c72:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8003c76:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003c7a:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8003c7e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003c82:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8003c86:	2a01      	cmp	r2, #1
 8003c88:	d1ef      	bne.n	8003c6a <HAL_PCD_IRQHandler+0x514>
 8003c8a:	2900      	cmp	r1, #0
 8003c8c:	daed      	bge.n	8003c6a <HAL_PCD_IRQHandler+0x514>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003c8e:	f401 3180 	and.w	r1, r1, #65536	@ 0x10000
 8003c92:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8003c96:	f002 0201 	and.w	r2, r2, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003c9a:	4291      	cmp	r1, r2
 8003c9c:	d1e5      	bne.n	8003c6a <HAL_PCD_IRQHandler+0x514>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003c9e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8003ca2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003cac:	69aa      	ldr	r2, [r5, #24]
 8003cae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003cb2:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003cb4:	696a      	ldr	r2, [r5, #20]
 8003cb6:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8003cba:	d1d6      	bne.n	8003c6a <HAL_PCD_IRQHandler+0x514>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cc2:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003cc4:	6822      	ldr	r2, [r4, #0]
 8003cc6:	6953      	ldr	r3, [r2, #20]
 8003cc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ccc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003cce:	6820      	ldr	r0, [r4, #0]
 8003cd0:	f001 fe02 	bl	80058d8 <USB_ReadInterrupts>
 8003cd4:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8003cd8:	d110      	bne.n	8003cfc <HAL_PCD_IRQHandler+0x5a6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003cda:	6820      	ldr	r0, [r4, #0]
 8003cdc:	f001 fdfc 	bl	80058d8 <USB_ReadInterrupts>
 8003ce0:	f010 0f04 	tst.w	r0, #4
 8003ce4:	f43f ad40 	beq.w	8003768 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003cec:	f015 0f04 	tst.w	r5, #4
 8003cf0:	d10d      	bne.n	8003d0e <HAL_PCD_IRQHandler+0x5b8>
      hpcd->Instance->GOTGINT |= RegVal;
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	6853      	ldr	r3, [r2, #4]
 8003cf6:	432b      	orrs	r3, r5
 8003cf8:	6053      	str	r3, [r2, #4]
 8003cfa:	e535      	b.n	8003768 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	f003 fff1 	bl	8007ce4 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003d02:	6822      	ldr	r2, [r4, #0]
 8003d04:	6953      	ldr	r3, [r2, #20]
 8003d06:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003d0a:	6153      	str	r3, [r2, #20]
 8003d0c:	e7e5      	b.n	8003cda <HAL_PCD_IRQHandler+0x584>
        HAL_PCD_DisconnectCallback(hpcd);
 8003d0e:	4620      	mov	r0, r4
 8003d10:	f003 ffee 	bl	8007cf0 <HAL_PCD_DisconnectCallback>
 8003d14:	e7ed      	b.n	8003cf2 <HAL_PCD_IRQHandler+0x59c>

08003d16 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003d16:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003d18:	6804      	ldr	r4, [r0, #0]
 8003d1a:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8003d1c:	b931      	cbnz	r1, 8003d2c <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003d1e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8003d22:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8003d24:	2000      	movs	r0, #0
 8003d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003d2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d30:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8003d34:	2300      	movs	r3, #0
 8003d36:	e008      	b.n	8003d4a <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003d38:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8003d3c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8003d40:	6849      	ldr	r1, [r1, #4]
 8003d42:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8003d46:	3301      	adds	r3, #1
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8003d4e:	428b      	cmp	r3, r1
 8003d50:	d3f2      	bcc.n	8003d38 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003d52:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8003d56:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8003d5a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8003d5e:	6060      	str	r0, [r4, #4]
 8003d60:	e7e0      	b.n	8003d24 <HAL_PCDEx_SetTxFiFo+0xe>

08003d62 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8003d62:	6803      	ldr	r3, [r0, #0]
 8003d64:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8003d66:	2000      	movs	r0, #0
 8003d68:	4770      	bx	lr

08003d6a <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003d6a:	4770      	bx	lr

08003d6c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	f000 81e0 	beq.w	8004132 <HAL_RCC_OscConfig+0x3c6>
{
 8003d72:	b570      	push	{r4, r5, r6, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d78:	6803      	ldr	r3, [r0, #0]
 8003d7a:	f013 0f01 	tst.w	r3, #1
 8003d7e:	d03b      	beq.n	8003df8 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d80:	4b9f      	ldr	r3, [pc, #636]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 030c 	and.w	r3, r3, #12
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d02c      	beq.n	8003de6 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d8c:	4b9c      	ldr	r3, [pc, #624]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d021      	beq.n	8003ddc <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d98:	6863      	ldr	r3, [r4, #4]
 8003d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d9e:	d04f      	beq.n	8003e40 <HAL_RCC_OscConfig+0xd4>
 8003da0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003da4:	d052      	beq.n	8003e4c <HAL_RCC_OscConfig+0xe0>
 8003da6:	4b96      	ldr	r3, [pc, #600]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003db6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003db8:	6863      	ldr	r3, [r4, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d050      	beq.n	8003e60 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbe:	f7fe fb53 	bl	8002468 <HAL_GetTick>
 8003dc2:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc4:	4b8e      	ldr	r3, [pc, #568]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003dcc:	d114      	bne.n	8003df8 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dce:	f7fe fb4b 	bl	8002468 <HAL_GetTick>
 8003dd2:	1b40      	subs	r0, r0, r5
 8003dd4:	2864      	cmp	r0, #100	@ 0x64
 8003dd6:	d9f5      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8003dd8:	2003      	movs	r0, #3
 8003dda:	e1b1      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ddc:	4b88      	ldr	r3, [pc, #544]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003de4:	d0d8      	beq.n	8003d98 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de6:	4b86      	ldr	r3, [pc, #536]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003dee:	d003      	beq.n	8003df8 <HAL_RCC_OscConfig+0x8c>
 8003df0:	6863      	ldr	r3, [r4, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 819f 	beq.w	8004136 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df8:	6823      	ldr	r3, [r4, #0]
 8003dfa:	f013 0f02 	tst.w	r3, #2
 8003dfe:	d054      	beq.n	8003eaa <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e00:	4b7f      	ldr	r3, [pc, #508]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f013 0f0c 	tst.w	r3, #12
 8003e08:	d03e      	beq.n	8003e88 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0a:	4b7d      	ldr	r3, [pc, #500]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	d033      	beq.n	8003e7e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e16:	68e3      	ldr	r3, [r4, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d068      	beq.n	8003eee <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e1c:	4b79      	ldr	r3, [pc, #484]	@ (8004004 <HAL_RCC_OscConfig+0x298>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e22:	f7fe fb21 	bl	8002468 <HAL_GetTick>
 8003e26:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e28:	4b75      	ldr	r3, [pc, #468]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f013 0f02 	tst.w	r3, #2
 8003e30:	d154      	bne.n	8003edc <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e32:	f7fe fb19 	bl	8002468 <HAL_GetTick>
 8003e36:	1b40      	subs	r0, r0, r5
 8003e38:	2802      	cmp	r0, #2
 8003e3a:	d9f5      	bls.n	8003e28 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003e3c:	2003      	movs	r0, #3
 8003e3e:	e17f      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e40:	4a6f      	ldr	r2, [pc, #444]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e42:	6813      	ldr	r3, [r2, #0]
 8003e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	e7b5      	b.n	8003db8 <HAL_RCC_OscConfig+0x4c>
 8003e4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	e7ab      	b.n	8003db8 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8003e60:	f7fe fb02 	bl	8002468 <HAL_GetTick>
 8003e64:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e66:	4b66      	ldr	r3, [pc, #408]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003e6e:	d0c3      	beq.n	8003df8 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e70:	f7fe fafa 	bl	8002468 <HAL_GetTick>
 8003e74:	1b40      	subs	r0, r0, r5
 8003e76:	2864      	cmp	r0, #100	@ 0x64
 8003e78:	d9f5      	bls.n	8003e66 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8003e7a:	2003      	movs	r0, #3
 8003e7c:	e160      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e7e:	4b60      	ldr	r3, [pc, #384]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003e86:	d1c6      	bne.n	8003e16 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e88:	4b5d      	ldr	r3, [pc, #372]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f013 0f02 	tst.w	r3, #2
 8003e90:	d003      	beq.n	8003e9a <HAL_RCC_OscConfig+0x12e>
 8003e92:	68e3      	ldr	r3, [r4, #12]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	f040 8150 	bne.w	800413a <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e9a:	4a59      	ldr	r2, [pc, #356]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003e9c:	6813      	ldr	r3, [r2, #0]
 8003e9e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003ea2:	6921      	ldr	r1, [r4, #16]
 8003ea4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003ea8:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eaa:	6823      	ldr	r3, [r4, #0]
 8003eac:	f013 0f08 	tst.w	r3, #8
 8003eb0:	d042      	beq.n	8003f38 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003eb2:	6963      	ldr	r3, [r4, #20]
 8003eb4:	b36b      	cbz	r3, 8003f12 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb6:	4b53      	ldr	r3, [pc, #332]	@ (8004004 <HAL_RCC_OscConfig+0x298>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ebe:	f7fe fad3 	bl	8002468 <HAL_GetTick>
 8003ec2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec4:	4b4e      	ldr	r3, [pc, #312]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec8:	f013 0f02 	tst.w	r3, #2
 8003ecc:	d134      	bne.n	8003f38 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ece:	f7fe facb 	bl	8002468 <HAL_GetTick>
 8003ed2:	1b40      	subs	r0, r0, r5
 8003ed4:	2802      	cmp	r0, #2
 8003ed6:	d9f5      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8003ed8:	2003      	movs	r0, #3
 8003eda:	e131      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003edc:	4a48      	ldr	r2, [pc, #288]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003ede:	6813      	ldr	r3, [r2, #0]
 8003ee0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003ee4:	6921      	ldr	r1, [r4, #16]
 8003ee6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	e7dd      	b.n	8003eaa <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8003eee:	4b45      	ldr	r3, [pc, #276]	@ (8004004 <HAL_RCC_OscConfig+0x298>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003ef4:	f7fe fab8 	bl	8002468 <HAL_GetTick>
 8003ef8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efa:	4b41      	ldr	r3, [pc, #260]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f013 0f02 	tst.w	r3, #2
 8003f02:	d0d2      	beq.n	8003eaa <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f04:	f7fe fab0 	bl	8002468 <HAL_GetTick>
 8003f08:	1b40      	subs	r0, r0, r5
 8003f0a:	2802      	cmp	r0, #2
 8003f0c:	d9f5      	bls.n	8003efa <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8003f0e:	2003      	movs	r0, #3
 8003f10:	e116      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <HAL_RCC_OscConfig+0x298>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1a:	f7fe faa5 	bl	8002468 <HAL_GetTick>
 8003f1e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f20:	4b37      	ldr	r3, [pc, #220]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f24:	f013 0f02 	tst.w	r3, #2
 8003f28:	d006      	beq.n	8003f38 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f2a:	f7fe fa9d 	bl	8002468 <HAL_GetTick>
 8003f2e:	1b40      	subs	r0, r0, r5
 8003f30:	2802      	cmp	r0, #2
 8003f32:	d9f5      	bls.n	8003f20 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8003f34:	2003      	movs	r0, #3
 8003f36:	e103      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	f013 0f04 	tst.w	r3, #4
 8003f3e:	d077      	beq.n	8004030 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f40:	4b2f      	ldr	r3, [pc, #188]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f44:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003f48:	d133      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	9301      	str	r3, [sp, #4]
 8003f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f52:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003f56:	641a      	str	r2, [r3, #64]	@ 0x40
 8003f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	9301      	str	r3, [sp, #4]
 8003f60:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003f62:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f64:	4b28      	ldr	r3, [pc, #160]	@ (8004008 <HAL_RCC_OscConfig+0x29c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003f6c:	d023      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f6e:	68a3      	ldr	r3, [r4, #8]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d034      	beq.n	8003fde <HAL_RCC_OscConfig+0x272>
 8003f74:	2b05      	cmp	r3, #5
 8003f76:	d038      	beq.n	8003fea <HAL_RCC_OscConfig+0x27e>
 8003f78:	4b21      	ldr	r3, [pc, #132]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003f7a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f7c:	f022 0201 	bic.w	r2, r2, #1
 8003f80:	671a      	str	r2, [r3, #112]	@ 0x70
 8003f82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f84:	f022 0204 	bic.w	r2, r2, #4
 8003f88:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f8a:	68a3      	ldr	r3, [r4, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d03d      	beq.n	800400c <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fe fa6a 	bl	8002468 <HAL_GetTick>
 8003f94:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	4b1a      	ldr	r3, [pc, #104]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	f013 0f02 	tst.w	r3, #2
 8003f9e:	d146      	bne.n	800402e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa0:	f7fe fa62 	bl	8002468 <HAL_GetTick>
 8003fa4:	1b80      	subs	r0, r0, r6
 8003fa6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003faa:	4298      	cmp	r0, r3
 8003fac:	d9f3      	bls.n	8003f96 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8003fae:	2003      	movs	r0, #3
 8003fb0:	e0c6      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8003fb2:	2500      	movs	r5, #0
 8003fb4:	e7d6      	b.n	8003f64 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb6:	4a14      	ldr	r2, [pc, #80]	@ (8004008 <HAL_RCC_OscConfig+0x29c>)
 8003fb8:	6813      	ldr	r3, [r2, #0]
 8003fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fbe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003fc0:	f7fe fa52 	bl	8002468 <HAL_GetTick>
 8003fc4:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc6:	4b10      	ldr	r3, [pc, #64]	@ (8004008 <HAL_RCC_OscConfig+0x29c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003fce:	d1ce      	bne.n	8003f6e <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fd0:	f7fe fa4a 	bl	8002468 <HAL_GetTick>
 8003fd4:	1b80      	subs	r0, r0, r6
 8003fd6:	2802      	cmp	r0, #2
 8003fd8:	d9f5      	bls.n	8003fc6 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8003fda:	2003      	movs	r0, #3
 8003fdc:	e0b0      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fde:	4a08      	ldr	r2, [pc, #32]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003fe0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe8:	e7cf      	b.n	8003f8a <HAL_RCC_OscConfig+0x21e>
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_RCC_OscConfig+0x294>)
 8003fec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fee:	f042 0204 	orr.w	r2, r2, #4
 8003ff2:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ff4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ff6:	f042 0201 	orr.w	r2, r2, #1
 8003ffa:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ffc:	e7c5      	b.n	8003f8a <HAL_RCC_OscConfig+0x21e>
 8003ffe:	bf00      	nop
 8004000:	40023800 	.word	0x40023800
 8004004:	42470000 	.word	0x42470000
 8004008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400c:	f7fe fa2c 	bl	8002468 <HAL_GetTick>
 8004010:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004012:	4b52      	ldr	r3, [pc, #328]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 8004014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004016:	f013 0f02 	tst.w	r3, #2
 800401a:	d008      	beq.n	800402e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800401c:	f7fe fa24 	bl	8002468 <HAL_GetTick>
 8004020:	1b80      	subs	r0, r0, r6
 8004022:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004026:	4298      	cmp	r0, r3
 8004028:	d9f3      	bls.n	8004012 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 800402a:	2003      	movs	r0, #3
 800402c:	e088      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800402e:	b9ed      	cbnz	r5, 800406c <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004030:	69a3      	ldr	r3, [r4, #24]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 8083 	beq.w	800413e <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004038:	4a48      	ldr	r2, [pc, #288]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 800403a:	6892      	ldr	r2, [r2, #8]
 800403c:	f002 020c 	and.w	r2, r2, #12
 8004040:	2a08      	cmp	r2, #8
 8004042:	d051      	beq.n	80040e8 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004044:	2b02      	cmp	r3, #2
 8004046:	d017      	beq.n	8004078 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004048:	4b45      	ldr	r3, [pc, #276]	@ (8004160 <HAL_RCC_OscConfig+0x3f4>)
 800404a:	2200      	movs	r2, #0
 800404c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404e:	f7fe fa0b 	bl	8002468 <HAL_GetTick>
 8004052:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004054:	4b41      	ldr	r3, [pc, #260]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800405c:	d042      	beq.n	80040e4 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405e:	f7fe fa03 	bl	8002468 <HAL_GetTick>
 8004062:	1b00      	subs	r0, r0, r4
 8004064:	2802      	cmp	r0, #2
 8004066:	d9f5      	bls.n	8004054 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004068:	2003      	movs	r0, #3
 800406a:	e069      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800406c:	4a3b      	ldr	r2, [pc, #236]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 800406e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004070:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004074:	6413      	str	r3, [r2, #64]	@ 0x40
 8004076:	e7db      	b.n	8004030 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8004078:	4b39      	ldr	r3, [pc, #228]	@ (8004160 <HAL_RCC_OscConfig+0x3f4>)
 800407a:	2200      	movs	r2, #0
 800407c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800407e:	f7fe f9f3 	bl	8002468 <HAL_GetTick>
 8004082:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004084:	4b35      	ldr	r3, [pc, #212]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800408c:	d006      	beq.n	800409c <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800408e:	f7fe f9eb 	bl	8002468 <HAL_GetTick>
 8004092:	1b40      	subs	r0, r0, r5
 8004094:	2802      	cmp	r0, #2
 8004096:	d9f5      	bls.n	8004084 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8004098:	2003      	movs	r0, #3
 800409a:	e051      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800409c:	69e3      	ldr	r3, [r4, #28]
 800409e:	6a22      	ldr	r2, [r4, #32]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80040a4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80040a8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80040aa:	0852      	lsrs	r2, r2, #1
 80040ac:	3a01      	subs	r2, #1
 80040ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80040b2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80040b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80040b8:	4a28      	ldr	r2, [pc, #160]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 80040ba:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80040bc:	4b28      	ldr	r3, [pc, #160]	@ (8004160 <HAL_RCC_OscConfig+0x3f4>)
 80040be:	2201      	movs	r2, #1
 80040c0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80040c2:	f7fe f9d1 	bl	8002468 <HAL_GetTick>
 80040c6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c8:	4b24      	ldr	r3, [pc, #144]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80040d0:	d106      	bne.n	80040e0 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040d2:	f7fe f9c9 	bl	8002468 <HAL_GetTick>
 80040d6:	1b00      	subs	r0, r0, r4
 80040d8:	2802      	cmp	r0, #2
 80040da:	d9f5      	bls.n	80040c8 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80040dc:	2003      	movs	r0, #3
 80040de:	e02f      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80040e0:	2000      	movs	r0, #0
 80040e2:	e02d      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 80040e4:	2000      	movs	r0, #0
 80040e6:	e02b      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d02b      	beq.n	8004144 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <HAL_RCC_OscConfig+0x3f0>)
 80040ee:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f0:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80040f4:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f6:	4291      	cmp	r1, r2
 80040f8:	d126      	bne.n	8004148 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040fe:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004100:	428a      	cmp	r2, r1
 8004102:	d123      	bne.n	800414c <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004104:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004106:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800410a:	401a      	ands	r2, r3
 800410c:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004110:	d11e      	bne.n	8004150 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004112:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8004116:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004118:	0852      	lsrs	r2, r2, #1
 800411a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004120:	d118      	bne.n	8004154 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004122:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8004126:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004128:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800412c:	d114      	bne.n	8004158 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800412e:	2000      	movs	r0, #0
 8004130:	e006      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8004132:	2001      	movs	r0, #1
}
 8004134:	4770      	bx	lr
        return HAL_ERROR;
 8004136:	2001      	movs	r0, #1
 8004138:	e002      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 800413a:	2001      	movs	r0, #1
 800413c:	e000      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800413e:	2000      	movs	r0, #0
}
 8004140:	b002      	add	sp, #8
 8004142:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004144:	2001      	movs	r0, #1
 8004146:	e7fb      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8004148:	2001      	movs	r0, #1
 800414a:	e7f9      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 800414c:	2001      	movs	r0, #1
 800414e:	e7f7      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 8004150:	2001      	movs	r0, #1
 8004152:	e7f5      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 8004154:	2001      	movs	r0, #1
 8004156:	e7f3      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 8004158:	2001      	movs	r0, #1
 800415a:	e7f1      	b.n	8004140 <HAL_RCC_OscConfig+0x3d4>
 800415c:	40023800 	.word	0x40023800
 8004160:	42470000 	.word	0x42470000

08004164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004164:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004166:	4b26      	ldr	r3, [pc, #152]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 030c 	and.w	r3, r3, #12
 800416e:	2b04      	cmp	r3, #4
 8004170:	d041      	beq.n	80041f6 <HAL_RCC_GetSysClockFreq+0x92>
 8004172:	2b08      	cmp	r3, #8
 8004174:	d141      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004176:	4b22      	ldr	r3, [pc, #136]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8004184:	d012      	beq.n	80041ac <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004186:	4b1e      	ldr	r3, [pc, #120]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004188:	6859      	ldr	r1, [r3, #4]
 800418a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800418e:	481d      	ldr	r0, [pc, #116]	@ (8004204 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004190:	2300      	movs	r3, #0
 8004192:	fba1 0100 	umull	r0, r1, r1, r0
 8004196:	f7fc f85b 	bl	8000250 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800419a:	4b19      	ldr	r3, [pc, #100]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x9c>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80041a2:	3301      	adds	r3, #1
 80041a4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80041a6:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80041aa:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ac:	4b14      	ldr	r3, [pc, #80]	@ (8004200 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041ae:	6858      	ldr	r0, [r3, #4]
 80041b0:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80041b4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80041b8:	ebbc 0c00 	subs.w	ip, ip, r0
 80041bc:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80041c0:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80041c4:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80041c8:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80041cc:	ebb1 010c 	subs.w	r1, r1, ip
 80041d0:	eb63 030e 	sbc.w	r3, r3, lr
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041da:	00c9      	lsls	r1, r1, #3
 80041dc:	eb11 0c00 	adds.w	ip, r1, r0
 80041e0:	f143 0300 	adc.w	r3, r3, #0
 80041e4:	0299      	lsls	r1, r3, #10
 80041e6:	2300      	movs	r3, #0
 80041e8:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80041ec:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80041f0:	f7fc f82e 	bl	8000250 <__aeabi_uldivmod>
 80041f4:	e7d1      	b.n	800419a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80041f6:	4803      	ldr	r0, [pc, #12]	@ (8004204 <HAL_RCC_GetSysClockFreq+0xa0>)
 80041f8:	e7d7      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x46>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041fa:	4803      	ldr	r0, [pc, #12]	@ (8004208 <HAL_RCC_GetSysClockFreq+0xa4>)
  return sysclockfreq;
 80041fc:	e7d5      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x46>
 80041fe:	bf00      	nop
 8004200:	40023800 	.word	0x40023800
 8004204:	017d7840 	.word	0x017d7840
 8004208:	00f42400 	.word	0x00f42400

0800420c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800420c:	2800      	cmp	r0, #0
 800420e:	f000 809b 	beq.w	8004348 <HAL_RCC_ClockConfig+0x13c>
{
 8004212:	b570      	push	{r4, r5, r6, lr}
 8004214:	460d      	mov	r5, r1
 8004216:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004218:	4b4f      	ldr	r3, [pc, #316]	@ (8004358 <HAL_RCC_ClockConfig+0x14c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	428b      	cmp	r3, r1
 8004222:	d208      	bcs.n	8004236 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004224:	b2cb      	uxtb	r3, r1
 8004226:	4a4c      	ldr	r2, [pc, #304]	@ (8004358 <HAL_RCC_ClockConfig+0x14c>)
 8004228:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800422a:	6813      	ldr	r3, [r2, #0]
 800422c:	f003 0307 	and.w	r3, r3, #7
 8004230:	428b      	cmp	r3, r1
 8004232:	f040 808b 	bne.w	800434c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	f013 0f02 	tst.w	r3, #2
 800423c:	d017      	beq.n	800426e <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800423e:	f013 0f04 	tst.w	r3, #4
 8004242:	d004      	beq.n	800424e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004244:	4a45      	ldr	r2, [pc, #276]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004246:	6893      	ldr	r3, [r2, #8]
 8004248:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800424c:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800424e:	6823      	ldr	r3, [r4, #0]
 8004250:	f013 0f08 	tst.w	r3, #8
 8004254:	d004      	beq.n	8004260 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004256:	4a41      	ldr	r2, [pc, #260]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004258:	6893      	ldr	r3, [r2, #8]
 800425a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800425e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004260:	4a3e      	ldr	r2, [pc, #248]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004262:	6893      	ldr	r3, [r2, #8]
 8004264:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004268:	68a1      	ldr	r1, [r4, #8]
 800426a:	430b      	orrs	r3, r1
 800426c:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800426e:	6823      	ldr	r3, [r4, #0]
 8004270:	f013 0f01 	tst.w	r3, #1
 8004274:	d032      	beq.n	80042dc <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004276:	6863      	ldr	r3, [r4, #4]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d021      	beq.n	80042c0 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800427c:	1e9a      	subs	r2, r3, #2
 800427e:	2a01      	cmp	r2, #1
 8004280:	d925      	bls.n	80042ce <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004282:	4a36      	ldr	r2, [pc, #216]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	f012 0f02 	tst.w	r2, #2
 800428a:	d061      	beq.n	8004350 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800428c:	4933      	ldr	r1, [pc, #204]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 800428e:	688a      	ldr	r2, [r1, #8]
 8004290:	f022 0203 	bic.w	r2, r2, #3
 8004294:	4313      	orrs	r3, r2
 8004296:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004298:	f7fe f8e6 	bl	8002468 <HAL_GetTick>
 800429c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800429e:	4b2f      	ldr	r3, [pc, #188]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 030c 	and.w	r3, r3, #12
 80042a6:	6862      	ldr	r2, [r4, #4]
 80042a8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80042ac:	d016      	beq.n	80042dc <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ae:	f7fe f8db 	bl	8002468 <HAL_GetTick>
 80042b2:	1b80      	subs	r0, r0, r6
 80042b4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80042b8:	4298      	cmp	r0, r3
 80042ba:	d9f0      	bls.n	800429e <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80042bc:	2003      	movs	r0, #3
 80042be:	e042      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042c0:	4a26      	ldr	r2, [pc, #152]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80042c8:	d1e0      	bne.n	800428c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80042ca:	2001      	movs	r0, #1
 80042cc:	e03b      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ce:	4a23      	ldr	r2, [pc, #140]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 80042d0:	6812      	ldr	r2, [r2, #0]
 80042d2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80042d6:	d1d9      	bne.n	800428c <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80042d8:	2001      	movs	r0, #1
 80042da:	e034      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004358 <HAL_RCC_ClockConfig+0x14c>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	42ab      	cmp	r3, r5
 80042e6:	d907      	bls.n	80042f8 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e8:	b2ea      	uxtb	r2, r5
 80042ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004358 <HAL_RCC_ClockConfig+0x14c>)
 80042ec:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	42ab      	cmp	r3, r5
 80042f6:	d12d      	bne.n	8004354 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	f013 0f04 	tst.w	r3, #4
 80042fe:	d006      	beq.n	800430e <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004300:	4a16      	ldr	r2, [pc, #88]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004302:	6893      	ldr	r3, [r2, #8]
 8004304:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8004308:	68e1      	ldr	r1, [r4, #12]
 800430a:	430b      	orrs	r3, r1
 800430c:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	f013 0f08 	tst.w	r3, #8
 8004314:	d007      	beq.n	8004326 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004316:	4a11      	ldr	r2, [pc, #68]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 8004318:	6893      	ldr	r3, [r2, #8]
 800431a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800431e:	6921      	ldr	r1, [r4, #16]
 8004320:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004324:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004326:	f7ff ff1d 	bl	8004164 <HAL_RCC_GetSysClockFreq>
 800432a:	4b0c      	ldr	r3, [pc, #48]	@ (800435c <HAL_RCC_ClockConfig+0x150>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004332:	4a0b      	ldr	r2, [pc, #44]	@ (8004360 <HAL_RCC_ClockConfig+0x154>)
 8004334:	5cd3      	ldrb	r3, [r2, r3]
 8004336:	40d8      	lsrs	r0, r3
 8004338:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <HAL_RCC_ClockConfig+0x158>)
 800433a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800433c:	4b0a      	ldr	r3, [pc, #40]	@ (8004368 <HAL_RCC_ClockConfig+0x15c>)
 800433e:	6818      	ldr	r0, [r3, #0]
 8004340:	f000 fd36 	bl	8004db0 <HAL_InitTick>
  return HAL_OK;
 8004344:	2000      	movs	r0, #0
}
 8004346:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004348:	2001      	movs	r0, #1
}
 800434a:	4770      	bx	lr
      return HAL_ERROR;
 800434c:	2001      	movs	r0, #1
 800434e:	e7fa      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8004350:	2001      	movs	r0, #1
 8004352:	e7f8      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8004354:	2001      	movs	r0, #1
 8004356:	e7f6      	b.n	8004346 <HAL_RCC_ClockConfig+0x13a>
 8004358:	40023c00 	.word	0x40023c00
 800435c:	40023800 	.word	0x40023800
 8004360:	08009fc4 	.word	0x08009fc4
 8004364:	20000010 	.word	0x20000010
 8004368:	2000000c 	.word	0x2000000c

0800436c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800436c:	4b01      	ldr	r3, [pc, #4]	@ (8004374 <HAL_RCC_GetHCLKFreq+0x8>)
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	20000010 	.word	0x20000010

08004378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004378:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800437a:	f7ff fff7 	bl	800436c <HAL_RCC_GetHCLKFreq>
 800437e:	4b04      	ldr	r3, [pc, #16]	@ (8004390 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004386:	4a03      	ldr	r2, [pc, #12]	@ (8004394 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004388:	5cd3      	ldrb	r3, [r2, r3]
}
 800438a:	40d8      	lsrs	r0, r3
 800438c:	bd08      	pop	{r3, pc}
 800438e:	bf00      	nop
 8004390:	40023800 	.word	0x40023800
 8004394:	08009fbc 	.word	0x08009fbc

08004398 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004398:	230f      	movs	r3, #15
 800439a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800439c:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <HAL_RCC_GetClockConfig+0x34>)
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	f002 0203 	and.w	r2, r2, #3
 80043a4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80043ac:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80043b4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	08db      	lsrs	r3, r3, #3
 80043ba:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80043be:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80043c0:	4b03      	ldr	r3, [pc, #12]	@ (80043d0 <HAL_RCC_GetClockConfig+0x38>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	600b      	str	r3, [r1, #0]
}
 80043ca:	4770      	bx	lr
 80043cc:	40023800 	.word	0x40023800
 80043d0:	40023c00 	.word	0x40023c00

080043d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043d4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043d6:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043d8:	6a03      	ldr	r3, [r0, #32]
 80043da:	f023 0301 	bic.w	r3, r3, #1
 80043de:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e0:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043e2:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043e4:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043e8:	680c      	ldr	r4, [r1, #0]
 80043ea:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ec:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043f0:	688b      	ldr	r3, [r1, #8]
 80043f2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004424 <TIM_OC1_SetConfig+0x50>)
 80043f6:	4290      	cmp	r0, r2
 80043f8:	d006      	beq.n	8004408 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fa:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043fc:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043fe:	684a      	ldr	r2, [r1, #4]
 8004400:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004402:	6203      	str	r3, [r0, #32]
}
 8004404:	bc30      	pop	{r4, r5}
 8004406:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8004408:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800440c:	68ca      	ldr	r2, [r1, #12]
 800440e:	431a      	orrs	r2, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 8004410:	f022 0304 	bic.w	r3, r2, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004414:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8004418:	694a      	ldr	r2, [r1, #20]
 800441a:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800441c:	698d      	ldr	r5, [r1, #24]
 800441e:	4315      	orrs	r5, r2
 8004420:	e7eb      	b.n	80043fa <TIM_OC1_SetConfig+0x26>
 8004422:	bf00      	nop
 8004424:	40010000 	.word	0x40010000

08004428 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004428:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800442a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800442c:	6a02      	ldr	r2, [r0, #32]
 800442e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004432:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004434:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004436:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004438:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800443c:	680d      	ldr	r5, [r1, #0]
 800443e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004440:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004444:	688a      	ldr	r2, [r1, #8]
 8004446:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800444a:	4a0d      	ldr	r2, [pc, #52]	@ (8004480 <TIM_OC3_SetConfig+0x58>)
 800444c:	4290      	cmp	r0, r2
 800444e:	d006      	beq.n	800445e <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004450:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004452:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004454:	684a      	ldr	r2, [r1, #4]
 8004456:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004458:	6203      	str	r3, [r0, #32]
}
 800445a:	bc30      	pop	{r4, r5}
 800445c:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 800445e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004462:	68ca      	ldr	r2, [r1, #12]
 8004464:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8004468:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446c:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004470:	694a      	ldr	r2, [r1, #20]
 8004472:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004476:	698a      	ldr	r2, [r1, #24]
 8004478:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 800447c:	e7e8      	b.n	8004450 <TIM_OC3_SetConfig+0x28>
 800447e:	bf00      	nop
 8004480:	40010000 	.word	0x40010000

08004484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004484:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004486:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004488:	6a02      	ldr	r2, [r0, #32]
 800448a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800448e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004490:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004492:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004494:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004498:	680d      	ldr	r5, [r1, #0]
 800449a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800449e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044a2:	688d      	ldr	r5, [r1, #8]
 80044a4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a8:	4d07      	ldr	r5, [pc, #28]	@ (80044c8 <TIM_OC4_SetConfig+0x44>)
 80044aa:	42a8      	cmp	r0, r5
 80044ac:	d006      	beq.n	80044bc <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ae:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044b0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044b2:	684a      	ldr	r2, [r1, #4]
 80044b4:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b6:	6203      	str	r3, [r0, #32]
}
 80044b8:	bc30      	pop	{r4, r5}
 80044ba:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044bc:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044c0:	694d      	ldr	r5, [r1, #20]
 80044c2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80044c6:	e7f2      	b.n	80044ae <TIM_OC4_SetConfig+0x2a>
 80044c8:	40010000 	.word	0x40010000

080044cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044cc:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044ce:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d0:	6a04      	ldr	r4, [r0, #32]
 80044d2:	f024 0401 	bic.w	r4, r4, #1
 80044d6:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044d8:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044da:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044de:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044e2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80044e6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044e8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80044ea:	6203      	str	r3, [r0, #32]
}
 80044ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044f2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044f4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044f6:	6a04      	ldr	r4, [r0, #32]
 80044f8:	f024 0410 	bic.w	r4, r4, #16
 80044fc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044fe:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004500:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004504:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004508:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800450c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004510:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004512:	6203      	str	r3, [r0, #32]
}
 8004514:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004518:	4770      	bx	lr

0800451a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800451a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800451c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004520:	430b      	orrs	r3, r1
 8004522:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004526:	6083      	str	r3, [r0, #8]
}
 8004528:	4770      	bx	lr
	...

0800452c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800452c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004530:	2b01      	cmp	r3, #1
 8004532:	d12f      	bne.n	8004594 <HAL_TIM_Base_Start_IT+0x68>
  htim->State = HAL_TIM_STATE_BUSY;
 8004534:	2302      	movs	r3, #2
 8004536:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800453a:	6802      	ldr	r2, [r0, #0]
 800453c:	68d3      	ldr	r3, [r2, #12]
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004544:	6803      	ldr	r3, [r0, #0]
 8004546:	4a15      	ldr	r2, [pc, #84]	@ (800459c <HAL_TIM_Base_Start_IT+0x70>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d018      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
 800454c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004550:	d015      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
 8004552:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8004556:	4293      	cmp	r3, r2
 8004558:	d011      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
 800455a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800455e:	4293      	cmp	r3, r2
 8004560:	d00d      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
 8004562:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004566:	4293      	cmp	r3, r2
 8004568:	d009      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
 800456a:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 800456e:	4293      	cmp	r3, r2
 8004570:	d005      	beq.n	800457e <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800457a:	2000      	movs	r0, #0
 800457c:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004584:	2a06      	cmp	r2, #6
 8004586:	d007      	beq.n	8004598 <HAL_TIM_Base_Start_IT+0x6c>
      __HAL_TIM_ENABLE(htim);
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004590:	2000      	movs	r0, #0
 8004592:	4770      	bx	lr
    return HAL_ERROR;
 8004594:	2001      	movs	r0, #1
 8004596:	4770      	bx	lr
  return HAL_OK;
 8004598:	2000      	movs	r0, #0
}
 800459a:	4770      	bx	lr
 800459c:	40010000 	.word	0x40010000

080045a0 <HAL_TIM_OC_MspInit>:
}
 80045a0:	4770      	bx	lr

080045a2 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80045a2:	4770      	bx	lr

080045a4 <HAL_TIM_IC_CaptureCallback>:
}
 80045a4:	4770      	bx	lr

080045a6 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80045a6:	4770      	bx	lr

080045a8 <HAL_TIM_TriggerCallback>:
}
 80045a8:	4770      	bx	lr

080045aa <HAL_TIM_IRQHandler>:
{
 80045aa:	b570      	push	{r4, r5, r6, lr}
 80045ac:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80045ae:	6803      	ldr	r3, [r0, #0]
 80045b0:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045b2:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045b4:	f015 0f02 	tst.w	r5, #2
 80045b8:	d010      	beq.n	80045dc <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045ba:	f016 0f02 	tst.w	r6, #2
 80045be:	d00d      	beq.n	80045dc <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045c0:	f06f 0202 	mvn.w	r2, #2
 80045c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045c6:	2301      	movs	r3, #1
 80045c8:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045ca:	6803      	ldr	r3, [r0, #0]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f013 0f03 	tst.w	r3, #3
 80045d2:	d05e      	beq.n	8004692 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80045d4:	f7ff ffe6 	bl	80045a4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d8:	2300      	movs	r3, #0
 80045da:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045dc:	f015 0f04 	tst.w	r5, #4
 80045e0:	d012      	beq.n	8004608 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045e2:	f016 0f04 	tst.w	r6, #4
 80045e6:	d00f      	beq.n	8004608 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045e8:	6823      	ldr	r3, [r4, #0]
 80045ea:	f06f 0204 	mvn.w	r2, #4
 80045ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045f0:	2302      	movs	r3, #2
 80045f2:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80045fc:	d04f      	beq.n	800469e <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	4620      	mov	r0, r4
 8004600:	f7ff ffd0 	bl	80045a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004604:	2300      	movs	r3, #0
 8004606:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004608:	f015 0f08 	tst.w	r5, #8
 800460c:	d012      	beq.n	8004634 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800460e:	f016 0f08 	tst.w	r6, #8
 8004612:	d00f      	beq.n	8004634 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	f06f 0208 	mvn.w	r2, #8
 800461a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800461c:	2304      	movs	r3, #4
 800461e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004620:	6823      	ldr	r3, [r4, #0]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	f013 0f03 	tst.w	r3, #3
 8004628:	d040      	beq.n	80046ac <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800462a:	4620      	mov	r0, r4
 800462c:	f7ff ffba 	bl	80045a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004630:	2300      	movs	r3, #0
 8004632:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004634:	f015 0f10 	tst.w	r5, #16
 8004638:	d012      	beq.n	8004660 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800463a:	f016 0f10 	tst.w	r6, #16
 800463e:	d00f      	beq.n	8004660 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004640:	6823      	ldr	r3, [r4, #0]
 8004642:	f06f 0210 	mvn.w	r2, #16
 8004646:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004648:	2308      	movs	r3, #8
 800464a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004654:	d031      	beq.n	80046ba <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	4620      	mov	r0, r4
 8004658:	f7ff ffa4 	bl	80045a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465c:	2300      	movs	r3, #0
 800465e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004660:	f015 0f01 	tst.w	r5, #1
 8004664:	d002      	beq.n	800466c <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004666:	f016 0f01 	tst.w	r6, #1
 800466a:	d12d      	bne.n	80046c8 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800466c:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8004670:	d002      	beq.n	8004678 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004672:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8004676:	d12f      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004678:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800467c:	d002      	beq.n	8004684 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800467e:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8004682:	d131      	bne.n	80046e8 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004684:	f015 0f20 	tst.w	r5, #32
 8004688:	d002      	beq.n	8004690 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800468a:	f016 0f20 	tst.w	r6, #32
 800468e:	d133      	bne.n	80046f8 <HAL_TIM_IRQHandler+0x14e>
}
 8004690:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004692:	f7ff ff86 	bl	80045a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004696:	4620      	mov	r0, r4
 8004698:	f7ff ff85 	bl	80045a6 <HAL_TIM_PWM_PulseFinishedCallback>
 800469c:	e79c      	b.n	80045d8 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	4620      	mov	r0, r4
 80046a0:	f7ff ff7f 	bl	80045a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff ff7e 	bl	80045a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80046aa:	e7ab      	b.n	8004604 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ac:	4620      	mov	r0, r4
 80046ae:	f7ff ff78 	bl	80045a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b2:	4620      	mov	r0, r4
 80046b4:	f7ff ff77 	bl	80045a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80046b8:	e7ba      	b.n	8004630 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ba:	4620      	mov	r0, r4
 80046bc:	f7ff ff71 	bl	80045a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c0:	4620      	mov	r0, r4
 80046c2:	f7ff ff70 	bl	80045a6 <HAL_TIM_PWM_PulseFinishedCallback>
 80046c6:	e7c9      	b.n	800465c <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	f06f 0201 	mvn.w	r2, #1
 80046ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80046d0:	4620      	mov	r0, r4
 80046d2:	f7fc ff53 	bl	800157c <HAL_TIM_PeriodElapsedCallback>
 80046d6:	e7c9      	b.n	800466c <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046de:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80046e0:	4620      	mov	r0, r4
 80046e2:	f000 fb63 	bl	8004dac <HAL_TIMEx_BreakCallback>
 80046e6:	e7c7      	b.n	8004678 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046e8:	6823      	ldr	r3, [r4, #0]
 80046ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046ee:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80046f0:	4620      	mov	r0, r4
 80046f2:	f7ff ff59 	bl	80045a8 <HAL_TIM_TriggerCallback>
 80046f6:	e7c5      	b.n	8004684 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	f06f 0220 	mvn.w	r2, #32
 80046fe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004700:	4620      	mov	r0, r4
 8004702:	f000 fb52 	bl	8004daa <HAL_TIMEx_CommutCallback>
}
 8004706:	e7c3      	b.n	8004690 <HAL_TIM_IRQHandler+0xe6>

08004708 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8004708:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800470a:	4a29      	ldr	r2, [pc, #164]	@ (80047b0 <TIM_Base_SetConfig+0xa8>)
 800470c:	4290      	cmp	r0, r2
 800470e:	d00e      	beq.n	800472e <TIM_Base_SetConfig+0x26>
 8004710:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004714:	d00b      	beq.n	800472e <TIM_Base_SetConfig+0x26>
 8004716:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800471a:	4290      	cmp	r0, r2
 800471c:	d007      	beq.n	800472e <TIM_Base_SetConfig+0x26>
 800471e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004722:	4290      	cmp	r0, r2
 8004724:	d003      	beq.n	800472e <TIM_Base_SetConfig+0x26>
 8004726:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800472a:	4290      	cmp	r0, r2
 800472c:	d103      	bne.n	8004736 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800472e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004732:	684a      	ldr	r2, [r1, #4]
 8004734:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004736:	4a1e      	ldr	r2, [pc, #120]	@ (80047b0 <TIM_Base_SetConfig+0xa8>)
 8004738:	4290      	cmp	r0, r2
 800473a:	d01a      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 800473c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004740:	d017      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 8004742:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8004746:	4290      	cmp	r0, r2
 8004748:	d013      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 800474a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800474e:	4290      	cmp	r0, r2
 8004750:	d00f      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 8004752:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004756:	4290      	cmp	r0, r2
 8004758:	d00b      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 800475a:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 800475e:	4290      	cmp	r0, r2
 8004760:	d007      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 8004762:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004766:	4290      	cmp	r0, r2
 8004768:	d003      	beq.n	8004772 <TIM_Base_SetConfig+0x6a>
 800476a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800476e:	4290      	cmp	r0, r2
 8004770:	d103      	bne.n	800477a <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004776:	68ca      	ldr	r2, [r1, #12]
 8004778:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800477a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800477e:	694a      	ldr	r2, [r1, #20]
 8004780:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004782:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004784:	688b      	ldr	r3, [r1, #8]
 8004786:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004788:	680b      	ldr	r3, [r1, #0]
 800478a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800478c:	4b08      	ldr	r3, [pc, #32]	@ (80047b0 <TIM_Base_SetConfig+0xa8>)
 800478e:	4298      	cmp	r0, r3
 8004790:	d00a      	beq.n	80047a8 <TIM_Base_SetConfig+0xa0>
  TIMx->EGR = TIM_EGR_UG;
 8004792:	2301      	movs	r3, #1
 8004794:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004796:	6903      	ldr	r3, [r0, #16]
 8004798:	f013 0f01 	tst.w	r3, #1
 800479c:	d003      	beq.n	80047a6 <TIM_Base_SetConfig+0x9e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800479e:	6903      	ldr	r3, [r0, #16]
 80047a0:	f023 0301 	bic.w	r3, r3, #1
 80047a4:	6103      	str	r3, [r0, #16]
}
 80047a6:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80047a8:	690b      	ldr	r3, [r1, #16]
 80047aa:	6303      	str	r3, [r0, #48]	@ 0x30
 80047ac:	e7f1      	b.n	8004792 <TIM_Base_SetConfig+0x8a>
 80047ae:	bf00      	nop
 80047b0:	40010000 	.word	0x40010000

080047b4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80047b4:	b340      	cbz	r0, 8004808 <HAL_TIM_Base_Init+0x54>
{
 80047b6:	b510      	push	{r4, lr}
 80047b8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80047ba:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80047be:	b1f3      	cbz	r3, 80047fe <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	2302      	movs	r3, #2
 80047c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c6:	4621      	mov	r1, r4
 80047c8:	f851 0b04 	ldr.w	r0, [r1], #4
 80047cc:	f7ff ff9c 	bl	8004708 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80047da:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80047de:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80047e2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80047ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047ee:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80047f2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80047f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80047fa:	2000      	movs	r0, #0
}
 80047fc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80047fe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004802:	f002 f873 	bl	80068ec <HAL_TIM_Base_MspInit>
 8004806:	e7db      	b.n	80047c0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8004808:	2001      	movs	r0, #1
}
 800480a:	4770      	bx	lr

0800480c <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800480c:	b340      	cbz	r0, 8004860 <HAL_TIM_OC_Init+0x54>
{
 800480e:	b510      	push	{r4, lr}
 8004810:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004812:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004816:	b1f3      	cbz	r3, 8004856 <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	2302      	movs	r3, #2
 800481a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800481e:	4621      	mov	r1, r4
 8004820:	f851 0b04 	ldr.w	r0, [r1], #4
 8004824:	f7ff ff70 	bl	8004708 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004828:	2301      	movs	r3, #1
 800482a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004832:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004836:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800483a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004846:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800484a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800484e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004852:	2000      	movs	r0, #0
}
 8004854:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004856:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800485a:	f7ff fea1 	bl	80045a0 <HAL_TIM_OC_MspInit>
 800485e:	e7db      	b.n	8004818 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8004860:	2001      	movs	r0, #1
}
 8004862:	4770      	bx	lr

08004864 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004864:	b340      	cbz	r0, 80048b8 <HAL_TIM_PWM_Init+0x54>
{
 8004866:	b510      	push	{r4, lr}
 8004868:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800486a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800486e:	b1f3      	cbz	r3, 80048ae <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004870:	2302      	movs	r3, #2
 8004872:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004876:	4621      	mov	r1, r4
 8004878:	f851 0b04 	ldr.w	r0, [r1], #4
 800487c:	f7ff ff44 	bl	8004708 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004880:	2301      	movs	r3, #1
 8004882:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004886:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800488a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800488e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004892:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004896:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800489a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800489e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80048a2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80048a6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80048aa:	2000      	movs	r0, #0
}
 80048ac:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80048ae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80048b2:	f001 ffe7 	bl	8006884 <HAL_TIM_PWM_MspInit>
 80048b6:	e7db      	b.n	8004870 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80048b8:	2001      	movs	r0, #1
}
 80048ba:	4770      	bx	lr

080048bc <TIM_OC2_SetConfig>:
{
 80048bc:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80048be:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048c0:	6a02      	ldr	r2, [r0, #32]
 80048c2:	f022 0210 	bic.w	r2, r2, #16
 80048c6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80048c8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80048ca:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048cc:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048d0:	680d      	ldr	r5, [r1, #0]
 80048d2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80048d6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048da:	688d      	ldr	r5, [r1, #8]
 80048dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048e0:	4d0c      	ldr	r5, [pc, #48]	@ (8004914 <TIM_OC2_SetConfig+0x58>)
 80048e2:	42a8      	cmp	r0, r5
 80048e4:	d006      	beq.n	80048f4 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 80048e6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80048e8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80048ea:	684a      	ldr	r2, [r1, #4]
 80048ec:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80048ee:	6203      	str	r3, [r0, #32]
}
 80048f0:	bc30      	pop	{r4, r5}
 80048f2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80048f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048f8:	68cd      	ldr	r5, [r1, #12]
 80048fa:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80048fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004902:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004906:	694d      	ldr	r5, [r1, #20]
 8004908:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800490c:	698d      	ldr	r5, [r1, #24]
 800490e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004912:	e7e8      	b.n	80048e6 <TIM_OC2_SetConfig+0x2a>
 8004914:	40010000 	.word	0x40010000

08004918 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004918:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800491c:	2b01      	cmp	r3, #1
 800491e:	d028      	beq.n	8004972 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8004920:	b510      	push	{r4, lr}
 8004922:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004924:	2301      	movs	r3, #1
 8004926:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800492a:	2a0c      	cmp	r2, #12
 800492c:	d81c      	bhi.n	8004968 <HAL_TIM_OC_ConfigChannel+0x50>
 800492e:	e8df f002 	tbb	[pc, r2]
 8004932:	1b07      	.short	0x1b07
 8004934:	1b0c1b1b 	.word	0x1b0c1b1b
 8004938:	1b111b1b 	.word	0x1b111b1b
 800493c:	1b1b      	.short	0x1b1b
 800493e:	16          	.byte	0x16
 800493f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004940:	6800      	ldr	r0, [r0, #0]
 8004942:	f7ff fd47 	bl	80043d4 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004946:	2000      	movs	r0, #0
      break;
 8004948:	e00f      	b.n	800496a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800494a:	6800      	ldr	r0, [r0, #0]
 800494c:	f7ff ffb6 	bl	80048bc <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2000      	movs	r0, #0
      break;
 8004952:	e00a      	b.n	800496a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004954:	6800      	ldr	r0, [r0, #0]
 8004956:	f7ff fd67 	bl	8004428 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2000      	movs	r0, #0
      break;
 800495c:	e005      	b.n	800496a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800495e:	6800      	ldr	r0, [r0, #0]
 8004960:	f7ff fd90 	bl	8004484 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004964:	2000      	movs	r0, #0
      break;
 8004966:	e000      	b.n	800496a <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8004968:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800496a:	2300      	movs	r3, #0
 800496c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004970:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8004972:	2002      	movs	r0, #2
}
 8004974:	4770      	bx	lr

08004976 <HAL_TIM_PWM_ConfigChannel>:
{
 8004976:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004978:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800497c:	2b01      	cmp	r3, #1
 800497e:	d066      	beq.n	8004a4e <HAL_TIM_PWM_ConfigChannel+0xd8>
 8004980:	4604      	mov	r4, r0
 8004982:	460d      	mov	r5, r1
 8004984:	2301      	movs	r3, #1
 8004986:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800498a:	2a0c      	cmp	r2, #12
 800498c:	d85a      	bhi.n	8004a44 <HAL_TIM_PWM_ConfigChannel+0xce>
 800498e:	e8df f002 	tbb	[pc, r2]
 8004992:	5907      	.short	0x5907
 8004994:	591b5959 	.word	0x591b5959
 8004998:	59305959 	.word	0x59305959
 800499c:	5959      	.short	0x5959
 800499e:	44          	.byte	0x44
 800499f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049a0:	6800      	ldr	r0, [r0, #0]
 80049a2:	f7ff fd17 	bl	80043d4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049a6:	6822      	ldr	r2, [r4, #0]
 80049a8:	6993      	ldr	r3, [r2, #24]
 80049aa:	f043 0308 	orr.w	r3, r3, #8
 80049ae:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	6993      	ldr	r3, [r2, #24]
 80049b4:	f023 0304 	bic.w	r3, r3, #4
 80049b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	6993      	ldr	r3, [r2, #24]
 80049be:	6929      	ldr	r1, [r5, #16]
 80049c0:	430b      	orrs	r3, r1
 80049c2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80049c4:	2000      	movs	r0, #0
      break;
 80049c6:	e03e      	b.n	8004a46 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049c8:	6800      	ldr	r0, [r0, #0]
 80049ca:	f7ff ff77 	bl	80048bc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	6993      	ldr	r3, [r2, #24]
 80049d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80049d6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049d8:	6822      	ldr	r2, [r4, #0]
 80049da:	6993      	ldr	r3, [r2, #24]
 80049dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049e0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049e2:	6822      	ldr	r2, [r4, #0]
 80049e4:	6993      	ldr	r3, [r2, #24]
 80049e6:	6929      	ldr	r1, [r5, #16]
 80049e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80049ec:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80049ee:	2000      	movs	r0, #0
      break;
 80049f0:	e029      	b.n	8004a46 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049f2:	6800      	ldr	r0, [r0, #0]
 80049f4:	f7ff fd18 	bl	8004428 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049f8:	6822      	ldr	r2, [r4, #0]
 80049fa:	69d3      	ldr	r3, [r2, #28]
 80049fc:	f043 0308 	orr.w	r3, r3, #8
 8004a00:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a02:	6822      	ldr	r2, [r4, #0]
 8004a04:	69d3      	ldr	r3, [r2, #28]
 8004a06:	f023 0304 	bic.w	r3, r3, #4
 8004a0a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a0c:	6822      	ldr	r2, [r4, #0]
 8004a0e:	69d3      	ldr	r3, [r2, #28]
 8004a10:	6929      	ldr	r1, [r5, #16]
 8004a12:	430b      	orrs	r3, r1
 8004a14:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004a16:	2000      	movs	r0, #0
      break;
 8004a18:	e015      	b.n	8004a46 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a1a:	6800      	ldr	r0, [r0, #0]
 8004a1c:	f7ff fd32 	bl	8004484 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a20:	6822      	ldr	r2, [r4, #0]
 8004a22:	69d3      	ldr	r3, [r2, #28]
 8004a24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a28:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a2a:	6822      	ldr	r2, [r4, #0]
 8004a2c:	69d3      	ldr	r3, [r2, #28]
 8004a2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a32:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a34:	6822      	ldr	r2, [r4, #0]
 8004a36:	69d3      	ldr	r3, [r2, #28]
 8004a38:	6929      	ldr	r1, [r5, #16]
 8004a3a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004a3e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004a40:	2000      	movs	r0, #0
      break;
 8004a42:	e000      	b.n	8004a46 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8004a44:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004a46:	2300      	movs	r3, #0
 8004a48:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004a4c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004a4e:	2002      	movs	r0, #2
 8004a50:	e7fc      	b.n	8004a4c <HAL_TIM_PWM_ConfigChannel+0xd6>

08004a52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a52:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a54:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a56:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a5a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a64:	6082      	str	r2, [r0, #8]
}
 8004a66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004a6c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d078      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0xfa>
{
 8004a74:	b510      	push	{r4, lr}
 8004a76:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004a78:	2301      	movs	r3, #1
 8004a7a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7e:	2302      	movs	r3, #2
 8004a80:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004a84:	6802      	ldr	r2, [r0, #0]
 8004a86:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a8c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004a90:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004a92:	680b      	ldr	r3, [r1, #0]
 8004a94:	2b60      	cmp	r3, #96	@ 0x60
 8004a96:	d04c      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0xc6>
 8004a98:	d823      	bhi.n	8004ae2 <HAL_TIM_ConfigClockSource+0x76>
 8004a9a:	2b40      	cmp	r3, #64	@ 0x40
 8004a9c:	d054      	beq.n	8004b48 <HAL_TIM_ConfigClockSource+0xdc>
 8004a9e:	d811      	bhi.n	8004ac4 <HAL_TIM_ConfigClockSource+0x58>
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d003      	beq.n	8004aac <HAL_TIM_ConfigClockSource+0x40>
 8004aa4:	d80a      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x50>
 8004aa6:	b10b      	cbz	r3, 8004aac <HAL_TIM_ConfigClockSource+0x40>
 8004aa8:	2b10      	cmp	r3, #16
 8004aaa:	d105      	bne.n	8004ab8 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004aac:	4619      	mov	r1, r3
 8004aae:	6820      	ldr	r0, [r4, #0]
 8004ab0:	f7ff fd33 	bl	800451a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004ab4:	2000      	movs	r0, #0
      break;
 8004ab6:	e028      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004ab8:	2001      	movs	r0, #1
 8004aba:	e026      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8004abc:	2b30      	cmp	r3, #48	@ 0x30
 8004abe:	d0f5      	beq.n	8004aac <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	e022      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8004ac4:	2b50      	cmp	r3, #80	@ 0x50
 8004ac6:	d10a      	bne.n	8004ade <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac8:	68ca      	ldr	r2, [r1, #12]
 8004aca:	6849      	ldr	r1, [r1, #4]
 8004acc:	6800      	ldr	r0, [r0, #0]
 8004ace:	f7ff fcfd 	bl	80044cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad2:	2150      	movs	r1, #80	@ 0x50
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	f7ff fd20 	bl	800451a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004ada:	2000      	movs	r0, #0
      break;
 8004adc:	e015      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004ade:	2001      	movs	r0, #1
 8004ae0:	e013      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8004ae2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ae6:	d03a      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0xf2>
 8004ae8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aec:	d014      	beq.n	8004b18 <HAL_TIM_ConfigClockSource+0xac>
 8004aee:	2b70      	cmp	r3, #112	@ 0x70
 8004af0:	d137      	bne.n	8004b62 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8004af2:	68cb      	ldr	r3, [r1, #12]
 8004af4:	684a      	ldr	r2, [r1, #4]
 8004af6:	6889      	ldr	r1, [r1, #8]
 8004af8:	6800      	ldr	r0, [r0, #0]
 8004afa:	f7ff ffaa 	bl	8004a52 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004afe:	6822      	ldr	r2, [r4, #0]
 8004b00:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b02:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004b06:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004b08:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004b10:	2300      	movs	r3, #0
 8004b12:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004b16:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8004b18:	68cb      	ldr	r3, [r1, #12]
 8004b1a:	684a      	ldr	r2, [r1, #4]
 8004b1c:	6889      	ldr	r1, [r1, #8]
 8004b1e:	6800      	ldr	r0, [r0, #0]
 8004b20:	f7ff ff97 	bl	8004a52 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b24:	6822      	ldr	r2, [r4, #0]
 8004b26:	6893      	ldr	r3, [r2, #8]
 8004b28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b2c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2e:	2000      	movs	r0, #0
      break;
 8004b30:	e7eb      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b32:	68ca      	ldr	r2, [r1, #12]
 8004b34:	6849      	ldr	r1, [r1, #4]
 8004b36:	6800      	ldr	r0, [r0, #0]
 8004b38:	f7ff fcdb 	bl	80044f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b3c:	2160      	movs	r1, #96	@ 0x60
 8004b3e:	6820      	ldr	r0, [r4, #0]
 8004b40:	f7ff fceb 	bl	800451a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004b44:	2000      	movs	r0, #0
      break;
 8004b46:	e7e0      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b48:	68ca      	ldr	r2, [r1, #12]
 8004b4a:	6849      	ldr	r1, [r1, #4]
 8004b4c:	6800      	ldr	r0, [r0, #0]
 8004b4e:	f7ff fcbd 	bl	80044cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b52:	2140      	movs	r1, #64	@ 0x40
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	f7ff fce0 	bl	800451a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004b5a:	2000      	movs	r0, #0
      break;
 8004b5c:	e7d5      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8004b5e:	2000      	movs	r0, #0
 8004b60:	e7d3      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004b62:	2001      	movs	r0, #1
 8004b64:	e7d1      	b.n	8004b0a <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8004b66:	2002      	movs	r0, #2
}
 8004b68:	4770      	bx	lr

08004b6a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b6a:	f001 011f 	and.w	r1, r1, #31
 8004b6e:	f04f 0c01 	mov.w	ip, #1
 8004b72:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b76:	6a03      	ldr	r3, [r0, #32]
 8004b78:	ea23 030c 	bic.w	r3, r3, ip
 8004b7c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b7e:	6a03      	ldr	r3, [r0, #32]
 8004b80:	408a      	lsls	r2, r1
 8004b82:	4313      	orrs	r3, r2
 8004b84:	6203      	str	r3, [r0, #32]
}
 8004b86:	4770      	bx	lr

08004b88 <HAL_TIM_OC_Start_IT>:
{
 8004b88:	b510      	push	{r4, lr}
 8004b8a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b8c:	4608      	mov	r0, r1
 8004b8e:	2900      	cmp	r1, #0
 8004b90:	d137      	bne.n	8004c02 <HAL_TIM_OC_Start_IT+0x7a>
 8004b92:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8004b96:	3b01      	subs	r3, #1
 8004b98:	bf18      	it	ne
 8004b9a:	2301      	movne	r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f040 8095 	bne.w	8004ccc <HAL_TIM_OC_Start_IT+0x144>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	d143      	bne.n	8004c2e <HAL_TIM_OC_Start_IT+0xa6>
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004bac:	6822      	ldr	r2, [r4, #0]
 8004bae:	68d3      	ldr	r3, [r2, #12]
 8004bb0:	f043 0302 	orr.w	r3, r3, #2
 8004bb4:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	4601      	mov	r1, r0
 8004bba:	6820      	ldr	r0, [r4, #0]
 8004bbc:	f7ff ffd5 	bl	8004b6a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	4a45      	ldr	r2, [pc, #276]	@ (8004cd8 <HAL_TIM_OC_Start_IT+0x150>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d071      	beq.n	8004cac <HAL_TIM_OC_Start_IT+0x124>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	4a43      	ldr	r2, [pc, #268]	@ (8004cd8 <HAL_TIM_OC_Start_IT+0x150>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d072      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
 8004bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd4:	d06f      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
 8004bd6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d06b      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
 8004bde:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d067      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
 8004be6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d063      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
 8004bee:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d05f      	beq.n	8004cb6 <HAL_TIM_OC_Start_IT+0x12e>
      __HAL_TIM_ENABLE(htim);
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	f042 0201 	orr.w	r2, r2, #1
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	2000      	movs	r0, #0
 8004c00:	e065      	b.n	8004cce <HAL_TIM_OC_Start_IT+0x146>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c02:	2904      	cmp	r1, #4
 8004c04:	d007      	beq.n	8004c16 <HAL_TIM_OC_Start_IT+0x8e>
 8004c06:	2908      	cmp	r1, #8
 8004c08:	d00b      	beq.n	8004c22 <HAL_TIM_OC_Start_IT+0x9a>
 8004c0a:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	bf18      	it	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	e7c2      	b.n	8004b9c <HAL_TIM_OC_Start_IT+0x14>
 8004c16:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	bf18      	it	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	e7bc      	b.n	8004b9c <HAL_TIM_OC_Start_IT+0x14>
 8004c22:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004c26:	3b01      	subs	r3, #1
 8004c28:	bf18      	it	ne
 8004c2a:	2301      	movne	r3, #1
 8004c2c:	e7b6      	b.n	8004b9c <HAL_TIM_OC_Start_IT+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c2e:	2804      	cmp	r0, #4
 8004c30:	d024      	beq.n	8004c7c <HAL_TIM_OC_Start_IT+0xf4>
 8004c32:	2808      	cmp	r0, #8
 8004c34:	d02b      	beq.n	8004c8e <HAL_TIM_OC_Start_IT+0x106>
 8004c36:	2302      	movs	r3, #2
 8004c38:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 8004c3c:	280c      	cmp	r0, #12
 8004c3e:	d847      	bhi.n	8004cd0 <HAL_TIM_OC_Start_IT+0x148>
 8004c40:	a301      	add	r3, pc, #4	@ (adr r3, 8004c48 <HAL_TIM_OC_Start_IT+0xc0>)
 8004c42:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8004c46:	bf00      	nop
 8004c48:	08004bad 	.word	0x08004bad
 8004c4c:	08004cd1 	.word	0x08004cd1
 8004c50:	08004cd1 	.word	0x08004cd1
 8004c54:	08004cd1 	.word	0x08004cd1
 8004c58:	08004c83 	.word	0x08004c83
 8004c5c:	08004cd1 	.word	0x08004cd1
 8004c60:	08004cd1 	.word	0x08004cd1
 8004c64:	08004cd1 	.word	0x08004cd1
 8004c68:	08004c95 	.word	0x08004c95
 8004c6c:	08004cd1 	.word	0x08004cd1
 8004c70:	08004cd1 	.word	0x08004cd1
 8004c74:	08004cd1 	.word	0x08004cd1
 8004c78:	08004ca1 	.word	0x08004ca1
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004c82:	6822      	ldr	r2, [r4, #0]
 8004c84:	68d3      	ldr	r3, [r2, #12]
 8004c86:	f043 0304 	orr.w	r3, r3, #4
 8004c8a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004c8c:	e793      	b.n	8004bb6 <HAL_TIM_OC_Start_IT+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8e:	2302      	movs	r3, #2
 8004c90:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004c94:	6822      	ldr	r2, [r4, #0]
 8004c96:	68d3      	ldr	r3, [r2, #12]
 8004c98:	f043 0308 	orr.w	r3, r3, #8
 8004c9c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004c9e:	e78a      	b.n	8004bb6 <HAL_TIM_OC_Start_IT+0x2e>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004ca0:	6822      	ldr	r2, [r4, #0]
 8004ca2:	68d3      	ldr	r3, [r2, #12]
 8004ca4:	f043 0310 	orr.w	r3, r3, #16
 8004ca8:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8004caa:	e784      	b.n	8004bb6 <HAL_TIM_OC_Start_IT+0x2e>
      __HAL_TIM_MOE_ENABLE(htim);
 8004cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cb2:	645a      	str	r2, [r3, #68]	@ 0x44
 8004cb4:	e788      	b.n	8004bc8 <HAL_TIM_OC_Start_IT+0x40>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cbc:	2a06      	cmp	r2, #6
 8004cbe:	d009      	beq.n	8004cd4 <HAL_TIM_OC_Start_IT+0x14c>
        __HAL_TIM_ENABLE(htim);
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
 8004cc8:	2000      	movs	r0, #0
 8004cca:	e000      	b.n	8004cce <HAL_TIM_OC_Start_IT+0x146>
    return HAL_ERROR;
 8004ccc:	2001      	movs	r0, #1
}
 8004cce:	bd10      	pop	{r4, pc}
  switch (Channel)
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	e7fc      	b.n	8004cce <HAL_TIM_OC_Start_IT+0x146>
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	e7fa      	b.n	8004cce <HAL_TIM_OC_Start_IT+0x146>
 8004cd8:	40010000 	.word	0x40010000

08004cdc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cdc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004ce0:	2a01      	cmp	r2, #1
 8004ce2:	d035      	beq.n	8004d50 <HAL_TIMEx_MasterConfigSynchronization+0x74>
{
 8004ce4:	b410      	push	{r4}
 8004ce6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cf4:	6802      	ldr	r2, [r0, #0]
 8004cf6:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cf8:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cfa:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cfe:	6808      	ldr	r0, [r1, #0]
 8004d00:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d04:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	4812      	ldr	r0, [pc, #72]	@ (8004d54 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8004d0a:	4282      	cmp	r2, r0
 8004d0c:	d012      	beq.n	8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004d0e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004d12:	d00f      	beq.n	8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004d14:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8004d18:	4282      	cmp	r2, r0
 8004d1a:	d00b      	beq.n	8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004d1c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004d20:	4282      	cmp	r2, r0
 8004d22:	d007      	beq.n	8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004d24:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004d28:	4282      	cmp	r2, r0
 8004d2a:	d003      	beq.n	8004d34 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004d2c:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8004d30:	4282      	cmp	r2, r0
 8004d32:	d104      	bne.n	8004d3e <HAL_TIMEx_MasterConfigSynchronization+0x62>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d34:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d38:	6849      	ldr	r1, [r1, #4]
 8004d3a:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d3c:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d44:	2000      	movs	r0, #0
 8004d46:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8004d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d4e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004d50:	2002      	movs	r0, #2
}
 8004d52:	4770      	bx	lr
 8004d54:	40010000 	.word	0x40010000

08004d58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d58:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d5a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d021      	beq.n	8004da6 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8004d62:	2301      	movs	r3, #1
 8004d64:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d68:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d6e:	6888      	ldr	r0, [r1, #8]
 8004d70:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d76:	6848      	ldr	r0, [r1, #4]
 8004d78:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d7e:	6808      	ldr	r0, [r1, #0]
 8004d80:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d86:	6908      	ldr	r0, [r1, #16]
 8004d88:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d8e:	6948      	ldr	r0, [r1, #20]
 8004d90:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d96:	69c9      	ldr	r1, [r1, #28]
 8004d98:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d9a:	6811      	ldr	r1, [r2, #0]
 8004d9c:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d9e:	2000      	movs	r0, #0
 8004da0:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8004da4:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004da6:	2002      	movs	r0, #2
}
 8004da8:	4770      	bx	lr

08004daa <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004daa:	4770      	bx	lr

08004dac <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dac:	4770      	bx	lr
	...

08004db0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004db0:	b530      	push	{r4, r5, lr}
 8004db2:	b089      	sub	sp, #36	@ 0x24
 8004db4:	4605      	mov	r5, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8004db6:	2400      	movs	r4, #0
 8004db8:	9401      	str	r4, [sp, #4]
 8004dba:	4b1d      	ldr	r3, [pc, #116]	@ (8004e30 <HAL_InitTick+0x80>)
 8004dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dbe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004dc2:	645a      	str	r2, [r3, #68]	@ 0x44
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004dca:	9301      	str	r3, [sp, #4]
 8004dcc:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004dce:	a902      	add	r1, sp, #8
 8004dd0:	a803      	add	r0, sp, #12
 8004dd2:	f7ff fae1 	bl	8004398 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004dd6:	f7ff facf 	bl	8004378 <HAL_RCC_GetPCLK2Freq>

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004dda:	4a16      	ldr	r2, [pc, #88]	@ (8004e34 <HAL_InitTick+0x84>)
 8004ddc:	fba2 2300 	umull	r2, r3, r2, r0
 8004de0:	0c9b      	lsrs	r3, r3, #18
 8004de2:	3b01      	subs	r3, #1

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8004de4:	4814      	ldr	r0, [pc, #80]	@ (8004e38 <HAL_InitTick+0x88>)
 8004de6:	4a15      	ldr	r2, [pc, #84]	@ (8004e3c <HAL_InitTick+0x8c>)
 8004de8:	6002      	str	r2, [r0, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8004dea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004dee:	60c2      	str	r2, [r0, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8004df0:	6043      	str	r3, [r0, #4]
  htim11.Init.ClockDivision = 0;
 8004df2:	6104      	str	r4, [r0, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004df4:	6084      	str	r4, [r0, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004df6:	6184      	str	r4, [r0, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8004df8:	f7ff fcdc 	bl	80047b4 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8004dfc:	4604      	mov	r4, r0
 8004dfe:	b110      	cbz	r0, 8004e06 <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 8004e00:	4620      	mov	r0, r4
 8004e02:	b009      	add	sp, #36	@ 0x24
 8004e04:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim11);
 8004e06:	480c      	ldr	r0, [pc, #48]	@ (8004e38 <HAL_InitTick+0x88>)
 8004e08:	f7ff fb90 	bl	800452c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	d1f6      	bne.n	8004e00 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004e12:	201a      	movs	r0, #26
 8004e14:	f7fd fe34 	bl	8002a80 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e18:	2d0f      	cmp	r5, #15
 8004e1a:	d901      	bls.n	8004e20 <HAL_InitTick+0x70>
        status = HAL_ERROR;
 8004e1c:	2401      	movs	r4, #1
 8004e1e:	e7ef      	b.n	8004e00 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8004e20:	2200      	movs	r2, #0
 8004e22:	4629      	mov	r1, r5
 8004e24:	201a      	movs	r0, #26
 8004e26:	f7fd fe1b 	bl	8002a60 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e2a:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <HAL_InitTick+0x90>)
 8004e2c:	601d      	str	r5, [r3, #0]
 8004e2e:	e7e7      	b.n	8004e00 <HAL_InitTick+0x50>
 8004e30:	40023800 	.word	0x40023800
 8004e34:	431bde83 	.word	0x431bde83
 8004e38:	20005490 	.word	0x20005490
 8004e3c:	40014800 	.word	0x40014800
 8004e40:	2000000c 	.word	0x2000000c

08004e44 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e44:	e7fe      	b.n	8004e44 <NMI_Handler>

08004e46 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e46:	e7fe      	b.n	8004e46 <HardFault_Handler>

08004e48 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e48:	e7fe      	b.n	8004e48 <MemManage_Handler>

08004e4a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e4a:	e7fe      	b.n	8004e4a <BusFault_Handler>

08004e4c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e4c:	e7fe      	b.n	8004e4c <UsageFault_Handler>

08004e4e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e4e:	4770      	bx	lr

08004e50 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004e50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004e52:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004e56:	f7fe f91d 	bl	8003094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004e5a:	bd08      	pop	{r3, pc}

08004e5c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004e5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e5e:	4803      	ldr	r0, [pc, #12]	@ (8004e6c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004e60:	f7ff fba3 	bl	80045aa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004e64:	4802      	ldr	r0, [pc, #8]	@ (8004e70 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004e66:	f7ff fba0 	bl	80045aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004e6a:	bd08      	pop	{r3, pc}
 8004e6c:	20005a6c 	.word	0x20005a6c
 8004e70:	20005490 	.word	0x20005490

08004e74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004e74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */
  scheduler_timer_callback();
 8004e76:	f002 f991 	bl	800719c <scheduler_timer_callback>

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004e7a:	4802      	ldr	r0, [pc, #8]	@ (8004e84 <TIM2_IRQHandler+0x10>)
 8004e7c:	f7ff fb95 	bl	80045aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004e80:	bd08      	pop	{r3, pc}
 8004e82:	bf00      	nop
 8004e84:	20005a24 	.word	0x20005a24

08004e88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004e88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004e8a:	4802      	ldr	r0, [pc, #8]	@ (8004e94 <DMA2_Stream0_IRQHandler+0xc>)
 8004e8c:	f7fd ff22 	bl	8002cd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004e90:	bd08      	pop	{r3, pc}
 8004e92:	bf00      	nop
 8004e94:	2000016c 	.word	0x2000016c

08004e98 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004e98:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004e9a:	4802      	ldr	r0, [pc, #8]	@ (8004ea4 <OTG_FS_IRQHandler+0xc>)
 8004e9c:	f7fe fc5b 	bl	8003756 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004ea0:	bd08      	pop	{r3, pc}
 8004ea2:	bf00      	nop
 8004ea4:	20006a84 	.word	0x20006a84

08004ea8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004ea8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004eae:	9b01      	ldr	r3, [sp, #4]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004eb4:	9b01      	ldr	r3, [sp, #4]
 8004eb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004eba:	d815      	bhi.n	8004ee8 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ebc:	6903      	ldr	r3, [r0, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	daf5      	bge.n	8004eae <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004ec6:	6903      	ldr	r3, [r0, #16]
 8004ec8:	f043 0301 	orr.w	r3, r3, #1
 8004ecc:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 8004ece:	9b01      	ldr	r3, [sp, #4]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004ed4:	9b01      	ldr	r3, [sp, #4]
 8004ed6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004eda:	d808      	bhi.n	8004eee <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004edc:	6903      	ldr	r3, [r0, #16]
 8004ede:	f013 0f01 	tst.w	r3, #1
 8004ee2:	d1f4      	bne.n	8004ece <USB_CoreReset+0x26>

  return HAL_OK;
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	e000      	b.n	8004eea <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8004ee8:	2003      	movs	r0, #3
}
 8004eea:	b002      	add	sp, #8
 8004eec:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004eee:	2003      	movs	r0, #3
 8004ef0:	e7fb      	b.n	8004eea <USB_CoreReset+0x42>

08004ef2 <USB_CoreInit>:
{
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	a803      	add	r0, sp, #12
 8004efa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004efe:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d121      	bne.n	8004f4a <USB_CoreInit+0x58>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f06:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004f08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f0c:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f0e:	68e3      	ldr	r3, [r4, #12]
 8004f10:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004f14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f18:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f1a:	68e3      	ldr	r3, [r4, #12]
 8004f1c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004f20:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8004f22:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d00a      	beq.n	8004f40 <USB_CoreInit+0x4e>
    ret = USB_CoreReset(USBx);
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f7ff ffbc 	bl	8004ea8 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8004f30:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d01c      	beq.n	8004f72 <USB_CoreInit+0x80>
}
 8004f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f3c:	b004      	add	sp, #16
 8004f3e:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f40:	68e3      	ldr	r3, [r4, #12]
 8004f42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f46:	60e3      	str	r3, [r4, #12]
 8004f48:	e7ef      	b.n	8004f2a <USB_CoreInit+0x38>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f4a:	68e3      	ldr	r3, [r4, #12]
 8004f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f50:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8004f52:	4620      	mov	r0, r4
 8004f54:	f7ff ffa8 	bl	8004ea8 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8004f58:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8004f5c:	b923      	cbnz	r3, 8004f68 <USB_CoreInit+0x76>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f5e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f64:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004f66:	e7e3      	b.n	8004f30 <USB_CoreInit+0x3e>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f68:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f6e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004f70:	e7de      	b.n	8004f30 <USB_CoreInit+0x3e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f72:	68a3      	ldr	r3, [r4, #8]
 8004f74:	f043 0306 	orr.w	r3, r3, #6
 8004f78:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f7a:	68a3      	ldr	r3, [r4, #8]
 8004f7c:	f043 0320 	orr.w	r3, r3, #32
 8004f80:	60a3      	str	r3, [r4, #8]
 8004f82:	e7d9      	b.n	8004f38 <USB_CoreInit+0x46>

08004f84 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8004f84:	2a02      	cmp	r2, #2
 8004f86:	d00a      	beq.n	8004f9e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004f88:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004f8a:	68c3      	ldr	r3, [r0, #12]
 8004f8c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8004f90:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004f92:	68c3      	ldr	r3, [r0, #12]
 8004f94:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8004f98:	60c3      	str	r3, [r0, #12]
}
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004f9e:	4b23      	ldr	r3, [pc, #140]	@ (800502c <USB_SetTurnaroundTime+0xa8>)
 8004fa0:	440b      	add	r3, r1
 8004fa2:	4a23      	ldr	r2, [pc, #140]	@ (8005030 <USB_SetTurnaroundTime+0xac>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d92f      	bls.n	8005008 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004fa8:	4b22      	ldr	r3, [pc, #136]	@ (8005034 <USB_SetTurnaroundTime+0xb0>)
 8004faa:	440b      	add	r3, r1
 8004fac:	4a22      	ldr	r2, [pc, #136]	@ (8005038 <USB_SetTurnaroundTime+0xb4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d92c      	bls.n	800500c <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004fb2:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 8004fb6:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 8004fba:	4a20      	ldr	r2, [pc, #128]	@ (800503c <USB_SetTurnaroundTime+0xb8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d927      	bls.n	8005010 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004fc0:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 8004fc4:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 8004fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005040 <USB_SetTurnaroundTime+0xbc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d322      	bcc.n	8005014 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004fce:	4b1d      	ldr	r3, [pc, #116]	@ (8005044 <USB_SetTurnaroundTime+0xc0>)
 8004fd0:	440b      	add	r3, r1
 8004fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005048 <USB_SetTurnaroundTime+0xc4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d91f      	bls.n	8005018 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800504c <USB_SetTurnaroundTime+0xc8>)
 8004fda:	440b      	add	r3, r1
 8004fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8005050 <USB_SetTurnaroundTime+0xcc>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d31c      	bcc.n	800501c <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8005054 <USB_SetTurnaroundTime+0xd0>)
 8004fe4:	440b      	add	r3, r1
 8004fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <USB_SetTurnaroundTime+0xd4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d319      	bcc.n	8005020 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004fec:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 8004ff0:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 8004ff4:	4a19      	ldr	r2, [pc, #100]	@ (800505c <USB_SetTurnaroundTime+0xd8>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d314      	bcc.n	8005024 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004ffa:	4b19      	ldr	r3, [pc, #100]	@ (8005060 <USB_SetTurnaroundTime+0xdc>)
 8004ffc:	440b      	add	r3, r1
 8004ffe:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <USB_SetTurnaroundTime+0xe0>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d211      	bcs.n	8005028 <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 8005004:	2207      	movs	r2, #7
 8005006:	e7c0      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8005008:	220f      	movs	r2, #15
 800500a:	e7be      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 800500c:	220e      	movs	r2, #14
 800500e:	e7bc      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8005010:	220d      	movs	r2, #13
 8005012:	e7ba      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8005014:	220c      	movs	r2, #12
 8005016:	e7b8      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8005018:	220b      	movs	r2, #11
 800501a:	e7b6      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 800501c:	220a      	movs	r2, #10
 800501e:	e7b4      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8005020:	2209      	movs	r2, #9
 8005022:	e7b2      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8005024:	2208      	movs	r2, #8
 8005026:	e7b0      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8005028:	2206      	movs	r2, #6
 800502a:	e7ae      	b.n	8004f8a <USB_SetTurnaroundTime+0x6>
 800502c:	ff275340 	.word	0xff275340
 8005030:	000c34ff 	.word	0x000c34ff
 8005034:	ff1b1e40 	.word	0xff1b1e40
 8005038:	000f423f 	.word	0x000f423f
 800503c:	00124f7f 	.word	0x00124f7f
 8005040:	0013d620 	.word	0x0013d620
 8005044:	fee5b660 	.word	0xfee5b660
 8005048:	0016e35f 	.word	0x0016e35f
 800504c:	feced300 	.word	0xfeced300
 8005050:	001b7740 	.word	0x001b7740
 8005054:	feb35bc0 	.word	0xfeb35bc0
 8005058:	002191c0 	.word	0x002191c0
 800505c:	00387520 	.word	0x00387520
 8005060:	fe5954e0 	.word	0xfe5954e0
 8005064:	00419ce0 	.word	0x00419ce0

08005068 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005068:	6883      	ldr	r3, [r0, #8]
 800506a:	f043 0301 	orr.w	r3, r3, #1
 800506e:	6083      	str	r3, [r0, #8]
}
 8005070:	2000      	movs	r0, #0
 8005072:	4770      	bx	lr

08005074 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005074:	6883      	ldr	r3, [r0, #8]
 8005076:	f023 0301 	bic.w	r3, r3, #1
 800507a:	6083      	str	r3, [r0, #8]
}
 800507c:	2000      	movs	r0, #0
 800507e:	4770      	bx	lr

08005080 <USB_FlushTxFifo>:
{
 8005080:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005082:	2300      	movs	r3, #0
 8005084:	9301      	str	r3, [sp, #4]
    count++;
 8005086:	9b01      	ldr	r3, [sp, #4]
 8005088:	3301      	adds	r3, #1
 800508a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800508c:	9b01      	ldr	r3, [sp, #4]
 800508e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005092:	d815      	bhi.n	80050c0 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005094:	6903      	ldr	r3, [r0, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	daf5      	bge.n	8005086 <USB_FlushTxFifo+0x6>
  count = 0U;
 800509a:	2300      	movs	r3, #0
 800509c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800509e:	0189      	lsls	r1, r1, #6
 80050a0:	f041 0120 	orr.w	r1, r1, #32
 80050a4:	6101      	str	r1, [r0, #16]
    count++;
 80050a6:	9b01      	ldr	r3, [sp, #4]
 80050a8:	3301      	adds	r3, #1
 80050aa:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80050ac:	9b01      	ldr	r3, [sp, #4]
 80050ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050b2:	d808      	bhi.n	80050c6 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80050b4:	6903      	ldr	r3, [r0, #16]
 80050b6:	f013 0f20 	tst.w	r3, #32
 80050ba:	d1f4      	bne.n	80050a6 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 80050bc:	2000      	movs	r0, #0
 80050be:	e000      	b.n	80050c2 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 80050c0:	2003      	movs	r0, #3
}
 80050c2:	b002      	add	sp, #8
 80050c4:	4770      	bx	lr
      return HAL_TIMEOUT;
 80050c6:	2003      	movs	r0, #3
 80050c8:	e7fb      	b.n	80050c2 <USB_FlushTxFifo+0x42>

080050ca <USB_FlushRxFifo>:
{
 80050ca:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	9301      	str	r3, [sp, #4]
    count++;
 80050d0:	9b01      	ldr	r3, [sp, #4]
 80050d2:	3301      	adds	r3, #1
 80050d4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80050d6:	9b01      	ldr	r3, [sp, #4]
 80050d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050dc:	d813      	bhi.n	8005106 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050de:	6903      	ldr	r3, [r0, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	daf5      	bge.n	80050d0 <USB_FlushRxFifo+0x6>
  count = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80050e8:	2310      	movs	r3, #16
 80050ea:	6103      	str	r3, [r0, #16]
    count++;
 80050ec:	9b01      	ldr	r3, [sp, #4]
 80050ee:	3301      	adds	r3, #1
 80050f0:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80050f2:	9b01      	ldr	r3, [sp, #4]
 80050f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050f8:	d808      	bhi.n	800510c <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80050fa:	6903      	ldr	r3, [r0, #16]
 80050fc:	f013 0f10 	tst.w	r3, #16
 8005100:	d1f4      	bne.n	80050ec <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8005102:	2000      	movs	r0, #0
 8005104:	e000      	b.n	8005108 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8005106:	2003      	movs	r0, #3
}
 8005108:	b002      	add	sp, #8
 800510a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800510c:	2003      	movs	r0, #3
 800510e:	e7fb      	b.n	8005108 <USB_FlushRxFifo+0x3e>

08005110 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8005110:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005114:	4319      	orrs	r1, r3
 8005116:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800511a:	2000      	movs	r0, #0
 800511c:	4770      	bx	lr
	...

08005120 <USB_DevInit>:
{
 8005120:	b084      	sub	sp, #16
 8005122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005124:	4604      	mov	r4, r0
 8005126:	a807      	add	r0, sp, #28
 8005128:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800512c:	2300      	movs	r3, #0
 800512e:	e006      	b.n	800513e <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8005130:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8005134:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005138:	2100      	movs	r1, #0
 800513a:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800513c:	3301      	adds	r3, #1
 800513e:	2b0e      	cmp	r3, #14
 8005140:	d9f6      	bls.n	8005130 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8005142:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8005146:	bb06      	cbnz	r6, 800518a <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005148:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 800514c:	f043 0302 	orr.w	r3, r3, #2
 8005150:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005154:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005156:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800515a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800515c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800515e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005162:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005164:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800516a:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005172:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8005176:	2b01      	cmp	r3, #1
 8005178:	d115      	bne.n	80051a6 <USB_DevInit+0x86>
    if (cfg.speed == USBD_HS_SPEED)
 800517a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800517e:	b96b      	cbnz	r3, 800519c <USB_DevInit+0x7c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005180:	2100      	movs	r1, #0
 8005182:	4620      	mov	r0, r4
 8005184:	f7ff ffc4 	bl	8005110 <USB_SetDevSpeed>
 8005188:	e011      	b.n	80051ae <USB_DevInit+0x8e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800518a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800518c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005190:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005192:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005194:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005198:	63a3      	str	r3, [r4, #56]	@ 0x38
 800519a:	e7e7      	b.n	800516c <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800519c:	2101      	movs	r1, #1
 800519e:	4620      	mov	r0, r4
 80051a0:	f7ff ffb6 	bl	8005110 <USB_SetDevSpeed>
 80051a4:	e003      	b.n	80051ae <USB_DevInit+0x8e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80051a6:	2103      	movs	r1, #3
 80051a8:	4620      	mov	r0, r4
 80051aa:	f7ff ffb1 	bl	8005110 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051ae:	2110      	movs	r1, #16
 80051b0:	4620      	mov	r0, r4
 80051b2:	f7ff ff65 	bl	8005080 <USB_FlushTxFifo>
 80051b6:	4605      	mov	r5, r0
 80051b8:	b100      	cbz	r0, 80051bc <USB_DevInit+0x9c>
    ret = HAL_ERROR;
 80051ba:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051bc:	4620      	mov	r0, r4
 80051be:	f7ff ff84 	bl	80050ca <USB_FlushRxFifo>
 80051c2:	b100      	cbz	r0, 80051c6 <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 80051c4:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80051c6:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 80051ca:	2300      	movs	r3, #0
 80051cc:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80051d0:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80051d4:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051d8:	e00d      	b.n	80051f6 <USB_DevInit+0xd6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80051da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80051de:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80051e2:	e002      	b.n	80051ea <USB_DevInit+0xca>
      USBx_INEP(i)->DIEPCTL = 0U;
 80051e4:	2000      	movs	r0, #0
 80051e6:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80051ea:	2200      	movs	r2, #0
 80051ec:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80051ee:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80051f2:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051f4:	3301      	adds	r3, #1
 80051f6:	f89d 101c 	ldrb.w	r1, [sp, #28]
 80051fa:	4299      	cmp	r1, r3
 80051fc:	d90e      	bls.n	800521c <USB_DevInit+0xfc>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051fe:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8005202:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8005206:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 800520a:	2800      	cmp	r0, #0
 800520c:	daea      	bge.n	80051e4 <USB_DevInit+0xc4>
      if (i == 0U)
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1e3      	bne.n	80051da <USB_DevInit+0xba>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005212:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8005216:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 800521a:	e7e6      	b.n	80051ea <USB_DevInit+0xca>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800521c:	2300      	movs	r3, #0
 800521e:	e00a      	b.n	8005236 <USB_DevInit+0x116>
      if (i == 0U)
 8005220:	b1bb      	cbz	r3, 8005252 <USB_DevInit+0x132>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005222:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8005226:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800522a:	2200      	movs	r2, #0
 800522c:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800522e:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8005232:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005234:	3301      	adds	r3, #1
 8005236:	4299      	cmp	r1, r3
 8005238:	d910      	bls.n	800525c <USB_DevInit+0x13c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800523a:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 800523e:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8005242:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8005246:	2f00      	cmp	r7, #0
 8005248:	dbea      	blt.n	8005220 <USB_DevInit+0x100>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800524a:	2700      	movs	r7, #0
 800524c:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005250:	e7eb      	b.n	800522a <USB_DevInit+0x10a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005252:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8005256:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 800525a:	e7e6      	b.n	800522a <USB_DevInit+0x10a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800525c:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8005260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005264:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800526c:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8005270:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8005272:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8005276:	b91b      	cbnz	r3, 8005280 <USB_DevInit+0x160>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005278:	69a3      	ldr	r3, [r4, #24]
 800527a:	f043 0310 	orr.w	r3, r3, #16
 800527e:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005280:	69a2      	ldr	r2, [r4, #24]
 8005282:	4b0c      	ldr	r3, [pc, #48]	@ (80052b4 <USB_DevInit+0x194>)
 8005284:	4313      	orrs	r3, r2
 8005286:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8005288:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 800528c:	b11b      	cbz	r3, 8005296 <USB_DevInit+0x176>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800528e:	69a3      	ldr	r3, [r4, #24]
 8005290:	f043 0308 	orr.w	r3, r3, #8
 8005294:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8005296:	2e01      	cmp	r6, #1
 8005298:	d004      	beq.n	80052a4 <USB_DevInit+0x184>
}
 800529a:	4628      	mov	r0, r5
 800529c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80052a0:	b004      	add	sp, #16
 80052a2:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80052a4:	69a3      	ldr	r3, [r4, #24]
 80052a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80052aa:	f043 0304 	orr.w	r3, r3, #4
 80052ae:	61a3      	str	r3, [r4, #24]
 80052b0:	e7f3      	b.n	800529a <USB_DevInit+0x17a>
 80052b2:	bf00      	nop
 80052b4:	803c3800 	.word	0x803c3800

080052b8 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80052b8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80052bc:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d004      	beq.n	80052ce <USB_GetDevSpeed+0x16>
 80052c4:	2b06      	cmp	r3, #6
 80052c6:	d004      	beq.n	80052d2 <USB_GetDevSpeed+0x1a>
 80052c8:	b92b      	cbnz	r3, 80052d6 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80052ca:	2000      	movs	r0, #0
 80052cc:	4770      	bx	lr
 80052ce:	2002      	movs	r0, #2
 80052d0:	4770      	bx	lr
 80052d2:	2002      	movs	r0, #2
 80052d4:	4770      	bx	lr
 80052d6:	200f      	movs	r0, #15
}
 80052d8:	4770      	bx	lr

080052da <USB_ActivateEndpoint>:
{
 80052da:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 80052dc:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 80052e0:	784b      	ldrb	r3, [r1, #1]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d023      	beq.n	800532e <USB_ActivateEndpoint+0x54>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80052e6:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 80052ea:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 80052ee:	f00c 040f 	and.w	r4, ip, #15
 80052f2:	2201      	movs	r2, #1
 80052f4:	40a2      	lsls	r2, r4
 80052f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052fa:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80052fe:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005302:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005306:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800530a:	d10e      	bne.n	800532a <USB_ActivateEndpoint+0x50>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800530c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005310:	688a      	ldr	r2, [r1, #8]
 8005312:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005316:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005318:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 800531c:	4313      	orrs	r3, r2
 800531e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005326:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 800532a:	2000      	movs	r0, #0
 800532c:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800532e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005332:	f00c 0e0f 	and.w	lr, ip, #15
 8005336:	fa03 f30e 	lsl.w	r3, r3, lr
 800533a:	b29b      	uxth	r3, r3
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005342:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005346:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800534a:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800534e:	d1ec      	bne.n	800532a <USB_ActivateEndpoint+0x50>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005350:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005354:	688a      	ldr	r2, [r1, #8]
 8005356:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800535a:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800535c:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005360:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005364:	4313      	orrs	r3, r2
 8005366:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800536a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800536e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005372:	e7da      	b.n	800532a <USB_ActivateEndpoint+0x50>

08005374 <USB_DeactivateEndpoint>:
{
 8005374:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8005376:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005378:	784a      	ldrb	r2, [r1, #1]
 800537a:	2a01      	cmp	r2, #1
 800537c:	d026      	beq.n	80053cc <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800537e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005382:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005386:	2a00      	cmp	r2, #0
 8005388:	db52      	blt.n	8005430 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800538a:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 800538e:	780a      	ldrb	r2, [r1, #0]
 8005390:	f002 020f 	and.w	r2, r2, #15
 8005394:	f04f 0c01 	mov.w	ip, #1
 8005398:	fa0c f202 	lsl.w	r2, ip, r2
 800539c:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 80053a0:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80053a4:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80053a8:	7809      	ldrb	r1, [r1, #0]
 80053aa:	f001 010f 	and.w	r1, r1, #15
 80053ae:	fa0c fc01 	lsl.w	ip, ip, r1
 80053b2:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 80053b6:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80053ba:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 80053be:	4a23      	ldr	r2, [pc, #140]	@ (800544c <USB_DeactivateEndpoint+0xd8>)
 80053c0:	400a      	ands	r2, r1
 80053c2:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 80053c6:	2000      	movs	r0, #0
 80053c8:	bc30      	pop	{r4, r5}
 80053ca:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053cc:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80053d0:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80053d4:	2a00      	cmp	r2, #0
 80053d6:	db1e      	blt.n	8005416 <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80053d8:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 80053dc:	780a      	ldrb	r2, [r1, #0]
 80053de:	f002 020f 	and.w	r2, r2, #15
 80053e2:	2401      	movs	r4, #1
 80053e4:	fa04 f202 	lsl.w	r2, r4, r2
 80053e8:	b292      	uxth	r2, r2
 80053ea:	ea25 0202 	bic.w	r2, r5, r2
 80053ee:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80053f2:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80053f6:	7809      	ldrb	r1, [r1, #0]
 80053f8:	f001 010f 	and.w	r1, r1, #15
 80053fc:	408c      	lsls	r4, r1
 80053fe:	b2a4      	uxth	r4, r4
 8005400:	ea22 0204 	bic.w	r2, r2, r4
 8005404:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005408:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 800540c:	4a10      	ldr	r2, [pc, #64]	@ (8005450 <USB_DeactivateEndpoint+0xdc>)
 800540e:	400a      	ands	r2, r1
 8005410:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8005414:	e7d7      	b.n	80053c6 <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005416:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800541a:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800541e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005422:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005426:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800542a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 800542e:	e7d3      	b.n	80053d8 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005430:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005434:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005438:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800543c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005440:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005444:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8005448:	e79f      	b.n	800538a <USB_DeactivateEndpoint+0x16>
 800544a:	bf00      	nop
 800544c:	eff37800 	.word	0xeff37800
 8005450:	ec337800 	.word	0xec337800

08005454 <USB_EPStopXfer>:
{
 8005454:	b410      	push	{r4}
 8005456:	b083      	sub	sp, #12
 8005458:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800545e:	7848      	ldrb	r0, [r1, #1]
 8005460:	2801      	cmp	r0, #1
 8005462:	d00b      	beq.n	800547c <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005464:	780b      	ldrb	r3, [r1, #0]
 8005466:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800546a:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800546e:	2800      	cmp	r0, #0
 8005470:	db2d      	blt.n	80054ce <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005472:	2000      	movs	r0, #0
}
 8005474:	b003      	add	sp, #12
 8005476:	f85d 4b04 	ldr.w	r4, [sp], #4
 800547a:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800547c:	780b      	ldrb	r3, [r1, #0]
 800547e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005482:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005486:	2c00      	cmp	r4, #0
 8005488:	db01      	blt.n	800548e <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 800548a:	2000      	movs	r0, #0
 800548c:	e7f2      	b.n	8005474 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800548e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005492:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8005496:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800549a:	780b      	ldrb	r3, [r1, #0]
 800549c:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80054a0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 80054a4:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 80054a8:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 80054ac:	9b01      	ldr	r3, [sp, #4]
 80054ae:	3301      	adds	r3, #1
 80054b0:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80054b2:	9c01      	ldr	r4, [sp, #4]
 80054b4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80054b8:	429c      	cmp	r4, r3
 80054ba:	d8db      	bhi.n	8005474 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80054bc:	780b      	ldrb	r3, [r1, #0]
 80054be:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80054c2:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	dbf0      	blt.n	80054ac <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 80054ca:	2000      	movs	r0, #0
 80054cc:	e7d2      	b.n	8005474 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80054ce:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80054d2:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 80054d6:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80054da:	780b      	ldrb	r3, [r1, #0]
 80054dc:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80054e0:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80054e4:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 80054e8:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 80054ec:	9b01      	ldr	r3, [sp, #4]
 80054ee:	3301      	adds	r3, #1
 80054f0:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80054f2:	9801      	ldr	r0, [sp, #4]
 80054f4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80054f8:	4298      	cmp	r0, r3
 80054fa:	d808      	bhi.n	800550e <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80054fc:	780b      	ldrb	r3, [r1, #0]
 80054fe:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005502:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8005506:	2b00      	cmp	r3, #0
 8005508:	dbf0      	blt.n	80054ec <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 800550a:	2000      	movs	r0, #0
 800550c:	e7b2      	b.n	8005474 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 800550e:	2001      	movs	r0, #1
 8005510:	e7b0      	b.n	8005474 <USB_EPStopXfer+0x20>

08005512 <USB_WritePacket>:
{
 8005512:	b510      	push	{r4, lr}
 8005514:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8005518:	b984      	cbnz	r4, 800553c <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 800551a:	3303      	adds	r3, #3
 800551c:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8005520:	f04f 0c00 	mov.w	ip, #0
 8005524:	e008      	b.n	8005538 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005526:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 800552a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800552e:	f851 4b04 	ldr.w	r4, [r1], #4
 8005532:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8005534:	f10c 0c01 	add.w	ip, ip, #1
 8005538:	45f4      	cmp	ip, lr
 800553a:	d3f4      	bcc.n	8005526 <USB_WritePacket+0x14>
}
 800553c:	2000      	movs	r0, #0
 800553e:	bd10      	pop	{r4, pc}

08005540 <USB_EPStartXfer>:
{
 8005540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005542:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8005544:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8005546:	784b      	ldrb	r3, [r1, #1]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d02d      	beq.n	80055a8 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800554c:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8005550:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8005554:	691d      	ldr	r5, [r3, #16]
 8005556:	f36f 0512 	bfc	r5, #0, #19
 800555a:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800555c:	691d      	ldr	r5, [r3, #16]
 800555e:	f36f 45dc 	bfc	r5, #19, #10
 8005562:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8005564:	2c00      	cmp	r4, #0
 8005566:	f040 80ce 	bne.w	8005706 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 800556a:	690c      	ldr	r4, [r1, #16]
 800556c:	b10c      	cbz	r4, 8005572 <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 800556e:	688c      	ldr	r4, [r1, #8]
 8005570:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8005572:	688c      	ldr	r4, [r1, #8]
 8005574:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005576:	691d      	ldr	r5, [r3, #16]
 8005578:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800557c:	432c      	orrs	r4, r5
 800557e:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005580:	691c      	ldr	r4, [r3, #16]
 8005582:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8005586:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8005588:	2a01      	cmp	r2, #1
 800558a:	f000 80df 	beq.w	800574c <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 800558e:	790b      	ldrb	r3, [r1, #4]
 8005590:	2b01      	cmp	r3, #1
 8005592:	f000 80e1 	beq.w	8005758 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005596:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800559a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800559e:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 80055a2:	2000      	movs	r0, #0
 80055a4:	b003      	add	sp, #12
 80055a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 80055a8:	690b      	ldr	r3, [r1, #16]
 80055aa:	bb73      	cbnz	r3, 800560a <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80055ac:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80055b0:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80055b4:	f36f 45dc 	bfc	r5, #19, #10
 80055b8:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055bc:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80055c0:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 80055c4:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80055c8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 80055cc:	f36f 0512 	bfc	r5, #0, #19
 80055d0:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 80055d4:	2a01      	cmp	r2, #1
 80055d6:	d054      	beq.n	8005682 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80055d8:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80055dc:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80055e0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80055e4:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 80055e8:	790b      	ldrb	r3, [r1, #4]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d072      	beq.n	80056d4 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 80055ee:	690b      	ldr	r3, [r1, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d0d6      	beq.n	80055a2 <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80055f4:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 80055f8:	7809      	ldrb	r1, [r1, #0]
 80055fa:	f001 010f 	and.w	r1, r1, #15
 80055fe:	2201      	movs	r2, #1
 8005600:	408a      	lsls	r2, r1
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8005608:	e7cb      	b.n	80055a2 <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800560a:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800560e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005612:	691d      	ldr	r5, [r3, #16]
 8005614:	f36f 0512 	bfc	r5, #0, #19
 8005618:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800561a:	691d      	ldr	r5, [r3, #16]
 800561c:	f36f 45dc 	bfc	r5, #19, #10
 8005620:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8005622:	b984      	cbnz	r4, 8005646 <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8005624:	690e      	ldr	r6, [r1, #16]
 8005626:	688d      	ldr	r5, [r1, #8]
 8005628:	42ae      	cmp	r6, r5
 800562a:	d900      	bls.n	800562e <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 800562c:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800562e:	691d      	ldr	r5, [r3, #16]
 8005630:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005634:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005636:	691d      	ldr	r5, [r3, #16]
 8005638:	690e      	ldr	r6, [r1, #16]
 800563a:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 800563e:	ea45 050c 	orr.w	r5, r5, ip
 8005642:	611d      	str	r5, [r3, #16]
 8005644:	e7c6      	b.n	80055d4 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005646:	690d      	ldr	r5, [r1, #16]
 8005648:	688e      	ldr	r6, [r1, #8]
 800564a:	4435      	add	r5, r6
 800564c:	3d01      	subs	r5, #1
 800564e:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8005652:	691e      	ldr	r6, [r3, #16]
 8005654:	fa1f fc85 	uxth.w	ip, r5
 8005658:	4f49      	ldr	r7, [pc, #292]	@ (8005780 <USB_EPStartXfer+0x240>)
 800565a:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 800565e:	4335      	orrs	r5, r6
 8005660:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8005662:	790d      	ldrb	r5, [r1, #4]
 8005664:	2d01      	cmp	r5, #1
 8005666:	d1e6      	bne.n	8005636 <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005668:	691d      	ldr	r5, [r3, #16]
 800566a:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 800566e:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005670:	691d      	ldr	r5, [r3, #16]
 8005672:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8005676:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 800567a:	ea45 050c 	orr.w	r5, r5, ip
 800567e:	611d      	str	r5, [r3, #16]
 8005680:	e7d9      	b.n	8005636 <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8005682:	69cb      	ldr	r3, [r1, #28]
 8005684:	b11b      	cbz	r3, 800568e <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005686:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800568a:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 800568e:	790b      	ldrb	r3, [r1, #4]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d008      	beq.n	80056a6 <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005694:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8005698:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 800569c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80056a0:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80056a4:	e77d      	b.n	80055a2 <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80056a6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80056aa:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80056ae:	d108      	bne.n	80056c2 <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80056b0:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80056b4:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 80056b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80056bc:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 80056c0:	e7e8      	b.n	8005694 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80056c2:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80056c6:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 80056ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056ce:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 80056d2:	e7df      	b.n	8005694 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80056d4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80056d8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80056dc:	d10c      	bne.n	80056f8 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80056de:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80056e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80056e6:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80056ea:	9200      	str	r2, [sp, #0]
 80056ec:	8a0b      	ldrh	r3, [r1, #16]
 80056ee:	780a      	ldrb	r2, [r1, #0]
 80056f0:	68c9      	ldr	r1, [r1, #12]
 80056f2:	f7ff ff0e 	bl	8005512 <USB_WritePacket>
 80056f6:	e754      	b.n	80055a2 <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80056f8:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80056fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005700:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005704:	e7f1      	b.n	80056ea <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 8005706:	690c      	ldr	r4, [r1, #16]
 8005708:	b954      	cbnz	r4, 8005720 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800570a:	691c      	ldr	r4, [r3, #16]
 800570c:	688d      	ldr	r5, [r1, #8]
 800570e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8005712:	432c      	orrs	r4, r5
 8005714:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005716:	691c      	ldr	r4, [r3, #16]
 8005718:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800571c:	611c      	str	r4, [r3, #16]
 800571e:	e733      	b.n	8005588 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005720:	688d      	ldr	r5, [r1, #8]
 8005722:	442c      	add	r4, r5
 8005724:	3c01      	subs	r4, #1
 8005726:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 800572a:	b2a4      	uxth	r4, r4
 800572c:	fb04 f505 	mul.w	r5, r4, r5
 8005730:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005732:	691d      	ldr	r5, [r3, #16]
 8005734:	4e12      	ldr	r6, [pc, #72]	@ (8005780 <USB_EPStartXfer+0x240>)
 8005736:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 800573a:	432c      	orrs	r4, r5
 800573c:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800573e:	691c      	ldr	r4, [r3, #16]
 8005740:	6a0d      	ldr	r5, [r1, #32]
 8005742:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8005746:	432c      	orrs	r4, r5
 8005748:	611c      	str	r4, [r3, #16]
 800574a:	e71d      	b.n	8005588 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 800574c:	68ca      	ldr	r2, [r1, #12]
 800574e:	2a00      	cmp	r2, #0
 8005750:	f43f af1d 	beq.w	800558e <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005754:	615a      	str	r2, [r3, #20]
 8005756:	e71a      	b.n	800558e <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005758:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 800575c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005760:	d106      	bne.n	8005770 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005762:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005766:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800576a:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 800576e:	e712      	b.n	8005596 <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005770:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005778:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 800577c:	e70b      	b.n	8005596 <USB_EPStartXfer+0x56>
 800577e:	bf00      	nop
 8005780:	1ff80000 	.word	0x1ff80000

08005784 <USB_ReadPacket>:
{
 8005784:	b510      	push	{r4, lr}
 8005786:	4684      	mov	ip, r0
 8005788:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 800578a:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 800578e:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8005792:	2300      	movs	r3, #0
 8005794:	e005      	b.n	80057a2 <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005796:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 800579a:	6809      	ldr	r1, [r1, #0]
 800579c:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 80057a0:	3301      	adds	r3, #1
 80057a2:	4573      	cmp	r3, lr
 80057a4:	d3f7      	bcc.n	8005796 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 80057a6:	b17a      	cbz	r2, 80057c8 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80057a8:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 80057ac:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 80057b0:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80057b2:	b2cb      	uxtb	r3, r1
 80057b4:	00db      	lsls	r3, r3, #3
 80057b6:	fa24 f303 	lsr.w	r3, r4, r3
 80057ba:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 80057be:	3101      	adds	r1, #1
      remaining_bytes--;
 80057c0:	3a01      	subs	r2, #1
 80057c2:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 80057c4:	2a00      	cmp	r2, #0
 80057c6:	d1f4      	bne.n	80057b2 <USB_ReadPacket+0x2e>
}
 80057c8:	bd10      	pop	{r4, pc}

080057ca <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80057ca:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80057cc:	784a      	ldrb	r2, [r1, #1]
 80057ce:	2a01      	cmp	r2, #1
 80057d0:	d014      	beq.n	80057fc <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80057d2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80057d6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80057da:	2a00      	cmp	r2, #0
 80057dc:	db06      	blt.n	80057ec <USB_EPSetStall+0x22>
 80057de:	b12b      	cbz	r3, 80057ec <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80057e0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80057e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80057e8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80057ec:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80057f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80057f4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80057f8:	2000      	movs	r0, #0
 80057fa:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80057fc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005800:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8005804:	2a00      	cmp	r2, #0
 8005806:	db06      	blt.n	8005816 <USB_EPSetStall+0x4c>
 8005808:	b12b      	cbz	r3, 8005816 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800580a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800580e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005812:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005816:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800581a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800581e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005822:	e7e9      	b.n	80057f8 <USB_EPSetStall+0x2e>

08005824 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8005824:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005826:	784a      	ldrb	r2, [r1, #1]
 8005828:	2a01      	cmp	r2, #1
 800582a:	d00e      	beq.n	800584a <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800582c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005830:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005834:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005838:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800583c:	790b      	ldrb	r3, [r1, #4]
 800583e:	3b02      	subs	r3, #2
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b01      	cmp	r3, #1
 8005844:	d915      	bls.n	8005872 <USB_EPClearStall+0x4e>
}
 8005846:	2000      	movs	r0, #0
 8005848:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800584a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800584e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005852:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005856:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800585a:	790b      	ldrb	r3, [r1, #4]
 800585c:	3b02      	subs	r3, #2
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b01      	cmp	r3, #1
 8005862:	d8f0      	bhi.n	8005846 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005864:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800586c:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005870:	e7e9      	b.n	8005846 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005872:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800587a:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800587e:	e7e2      	b.n	8005846 <USB_EPClearStall+0x22>

08005880 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005880:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005884:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005888:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800588c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005890:	0109      	lsls	r1, r1, #4
 8005892:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8005896:	430b      	orrs	r3, r1
 8005898:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 800589c:	2000      	movs	r0, #0
 800589e:	4770      	bx	lr

080058a0 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80058a0:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80058a4:	f023 0303 	bic.w	r3, r3, #3
 80058a8:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80058ac:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80058b0:	f023 0302 	bic.w	r3, r3, #2
 80058b4:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80058b8:	2000      	movs	r0, #0
 80058ba:	4770      	bx	lr

080058bc <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80058bc:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 80058c0:	f023 0303 	bic.w	r3, r3, #3
 80058c4:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058c8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80058cc:	f043 0302 	orr.w	r3, r3, #2
 80058d0:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80058d4:	2000      	movs	r0, #0
 80058d6:	4770      	bx	lr

080058d8 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80058d8:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80058da:	6980      	ldr	r0, [r0, #24]
}
 80058dc:	4010      	ands	r0, r2
 80058de:	4770      	bx	lr

080058e0 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80058e0:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80058e4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80058e8:	69c0      	ldr	r0, [r0, #28]
 80058ea:	4018      	ands	r0, r3
}
 80058ec:	0c00      	lsrs	r0, r0, #16
 80058ee:	4770      	bx	lr

080058f0 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80058f0:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80058f4:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80058f8:	69c0      	ldr	r0, [r0, #28]
 80058fa:	4018      	ands	r0, r3
}
 80058fc:	b280      	uxth	r0, r0
 80058fe:	4770      	bx	lr

08005900 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005900:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8005904:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005908:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800590c:	6940      	ldr	r0, [r0, #20]
}
 800590e:	4010      	ands	r0, r2
 8005910:	4770      	bx	lr

08005912 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8005912:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005916:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800591a:	f001 0c0f 	and.w	ip, r1, #15
 800591e:	fa23 f30c 	lsr.w	r3, r3, ip
 8005922:	01db      	lsls	r3, r3, #7
 8005924:	b2db      	uxtb	r3, r3
 8005926:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005928:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 800592c:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8005930:	6880      	ldr	r0, [r0, #8]
}
 8005932:	4018      	ands	r0, r3
 8005934:	4770      	bx	lr

08005936 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8005936:	6940      	ldr	r0, [r0, #20]
}
 8005938:	f000 0001 	and.w	r0, r0, #1
 800593c:	4770      	bx	lr

0800593e <USB_SetCurrentMode>:
{
 800593e:	b538      	push	{r3, r4, r5, lr}
 8005940:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005942:	68c3      	ldr	r3, [r0, #12]
 8005944:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005948:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800594a:	2901      	cmp	r1, #1
 800594c:	d013      	beq.n	8005976 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 800594e:	bb19      	cbnz	r1, 8005998 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005950:	68c3      	ldr	r3, [r0, #12]
 8005952:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005956:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8005958:	2400      	movs	r4, #0
      HAL_Delay(10U);
 800595a:	200a      	movs	r0, #10
 800595c:	f7fc fd8a 	bl	8002474 <HAL_Delay>
      ms += 10U;
 8005960:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005962:	4628      	mov	r0, r5
 8005964:	f7ff ffe7 	bl	8005936 <USB_GetMode>
 8005968:	b108      	cbz	r0, 800596e <USB_SetCurrentMode+0x30>
 800596a:	2cc7      	cmp	r4, #199	@ 0xc7
 800596c:	d9f5      	bls.n	800595a <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800596e:	2cc8      	cmp	r4, #200	@ 0xc8
 8005970:	d014      	beq.n	800599c <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8005972:	2000      	movs	r0, #0
}
 8005974:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005976:	68c3      	ldr	r3, [r0, #12]
 8005978:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800597c:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800597e:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8005980:	200a      	movs	r0, #10
 8005982:	f7fc fd77 	bl	8002474 <HAL_Delay>
      ms += 10U;
 8005986:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005988:	4628      	mov	r0, r5
 800598a:	f7ff ffd4 	bl	8005936 <USB_GetMode>
 800598e:	2801      	cmp	r0, #1
 8005990:	d0ed      	beq.n	800596e <USB_SetCurrentMode+0x30>
 8005992:	2cc7      	cmp	r4, #199	@ 0xc7
 8005994:	d9f4      	bls.n	8005980 <USB_SetCurrentMode+0x42>
 8005996:	e7ea      	b.n	800596e <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8005998:	2001      	movs	r0, #1
 800599a:	e7eb      	b.n	8005974 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 800599c:	2001      	movs	r0, #1
 800599e:	e7e9      	b.n	8005974 <USB_SetCurrentMode+0x36>

080059a0 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80059a0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80059a4:	f36f 030a 	bfc	r3, #0, #11
 80059a8:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80059ac:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80059b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059b4:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80059b8:	2000      	movs	r0, #0
 80059ba:	4770      	bx	lr

080059bc <USB_EP0_OutStart>:
{
 80059bc:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80059be:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80059c0:	4b15      	ldr	r3, [pc, #84]	@ (8005a18 <USB_EP0_OutStart+0x5c>)
 80059c2:	429c      	cmp	r4, r3
 80059c4:	d903      	bls.n	80059ce <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80059c6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	db16      	blt.n	80059fc <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80059ce:	2400      	movs	r4, #0
 80059d0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80059d4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80059d8:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80059dc:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80059e0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80059e4:	f044 0418 	orr.w	r4, r4, #24
 80059e8:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80059ec:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80059f0:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 80059f4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 80059f8:	2901      	cmp	r1, #1
 80059fa:	d003      	beq.n	8005a04 <USB_EP0_OutStart+0x48>
}
 80059fc:	2000      	movs	r0, #0
 80059fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a02:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005a04:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005a08:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005a0c:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005a10:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8005a14:	e7f2      	b.n	80059fc <USB_EP0_OutStart+0x40>
 8005a16:	bf00      	nop
 8005a18:	4f54300a 	.word	0x4f54300a

08005a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a1c:	b510      	push	{r4, lr}
 8005a1e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a20:	4a0c      	ldr	r2, [pc, #48]	@ (8005a54 <_sbrk+0x38>)
 8005a22:	490d      	ldr	r1, [pc, #52]	@ (8005a58 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a24:	480d      	ldr	r0, [pc, #52]	@ (8005a5c <_sbrk+0x40>)
 8005a26:	6800      	ldr	r0, [r0, #0]
 8005a28:	b140      	cbz	r0, 8005a3c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a2a:	480c      	ldr	r0, [pc, #48]	@ (8005a5c <_sbrk+0x40>)
 8005a2c:	6800      	ldr	r0, [r0, #0]
 8005a2e:	4403      	add	r3, r0
 8005a30:	1a52      	subs	r2, r2, r1
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d806      	bhi.n	8005a44 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8005a36:	4a09      	ldr	r2, [pc, #36]	@ (8005a5c <_sbrk+0x40>)
 8005a38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8005a3a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8005a3c:	4807      	ldr	r0, [pc, #28]	@ (8005a5c <_sbrk+0x40>)
 8005a3e:	4c08      	ldr	r4, [pc, #32]	@ (8005a60 <_sbrk+0x44>)
 8005a40:	6004      	str	r4, [r0, #0]
 8005a42:	e7f2      	b.n	8005a2a <_sbrk+0xe>
    errno = ENOMEM;
 8005a44:	f003 f8e4 	bl	8008c10 <__errno>
 8005a48:	230c      	movs	r3, #12
 8005a4a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a50:	e7f3      	b.n	8005a3a <_sbrk+0x1e>
 8005a52:	bf00      	nop
 8005a54:	20010000 	.word	0x20010000
 8005a58:	00000400 	.word	0x00000400
 8005a5c:	200054d8 	.word	0x200054d8
 8005a60:	200072b8 	.word	0x200072b8

08005a64 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005a64:	4a03      	ldr	r2, [pc, #12]	@ (8005a74 <SystemInit+0x10>)
 8005a66:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005a6a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005a72:	4770      	bx	lr
 8005a74:	e000ed00 	.word	0xe000ed00

08005a78 <table_2d_get_value>:
#include "tables.h"
#include "error_handling.h"
#include "utils.h"

float table_2d_get_value(table_2d_t *table, float x, float y)
{
 8005a78:	b500      	push	{lr}
    uint8_t num_x_bins = sizeof(table->x_bins) / sizeof(table->x_bins[0]);
    uint8_t num_y_bins = sizeof(table->y_bins) / sizeof(table->y_bins[0]);
    x = CLAMP(x, table->x_bins[0], table->x_bins[num_x_bins - 1]);
 8005a7a:	f500 6380 	add.w	r3, r0, #1024	@ 0x400
 8005a7e:	edd3 6a00 	vldr	s13, [r3]
 8005a82:	eef4 6ac0 	vcmpe.f32	s13, s0
 8005a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8a:	dc0a      	bgt.n	8005aa2 <table_2d_get_value+0x2a>
 8005a8c:	f200 433c 	addw	r3, r0, #1084	@ 0x43c
 8005a90:	edd3 6a00 	vldr	s13, [r3]
 8005a94:	eef4 6ac0 	vcmpe.f32	s13, s0
 8005a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a9c:	d401      	bmi.n	8005aa2 <table_2d_get_value+0x2a>
 8005a9e:	eef0 6a40 	vmov.f32	s13, s0
    y = CLAMP(y, table->y_bins[0], table->y_bins[num_y_bins - 1]);
 8005aa2:	f500 6388 	add.w	r3, r0, #1088	@ 0x440
 8005aa6:	ed93 7a00 	vldr	s14, [r3]
 8005aaa:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8005aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab2:	dc0a      	bgt.n	8005aca <table_2d_get_value+0x52>
 8005ab4:	f200 437c 	addw	r3, r0, #1148	@ 0x47c
 8005ab8:	ed93 7a00 	vldr	s14, [r3]
 8005abc:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8005ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac4:	d401      	bmi.n	8005aca <table_2d_get_value+0x52>
 8005ac6:	eeb0 7a60 	vmov.f32	s14, s1

    // Find x_bin (lower index)
    uint8_t x_bin = 0;
 8005aca:	2300      	movs	r3, #0
    while (x_bin < num_x_bins - 1 && x >= table->x_bins[x_bin + 1])
 8005acc:	e001      	b.n	8005ad2 <table_2d_get_value+0x5a>
    {
        x_bin++;
 8005ace:	3301      	adds	r3, #1
 8005ad0:	b2db      	uxtb	r3, r3
    while (x_bin < num_x_bins - 1 && x >= table->x_bins[x_bin + 1])
 8005ad2:	2b0e      	cmp	r3, #14
 8005ad4:	d80a      	bhi.n	8005aec <table_2d_get_value+0x74>
 8005ad6:	f203 1201 	addw	r2, r3, #257	@ 0x101
 8005ada:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005ade:	edd2 7a00 	vldr	s15, [r2]
 8005ae2:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aea:	d9f0      	bls.n	8005ace <table_2d_get_value+0x56>
    }
    uint8_t x_bin_next = (x_bin < num_x_bins - 1) ? x_bin + 1 : x_bin;
 8005aec:	2b0e      	cmp	r3, #14
 8005aee:	d814      	bhi.n	8005b1a <table_2d_get_value+0xa2>
 8005af0:	f103 0c01 	add.w	ip, r3, #1
 8005af4:	fa5f fc8c 	uxtb.w	ip, ip

    // Find y_bin (lower index)
    uint8_t y_bin = 0;
 8005af8:	2200      	movs	r2, #0
    while (y_bin < num_y_bins - 1 && y >= table->y_bins[y_bin + 1])
 8005afa:	2a0e      	cmp	r2, #14
 8005afc:	d80f      	bhi.n	8005b1e <table_2d_get_value+0xa6>
 8005afe:	f202 1111 	addw	r1, r2, #273	@ 0x111
 8005b02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005b06:	edd1 7a00 	vldr	s15, [r1]
 8005b0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b12:	d804      	bhi.n	8005b1e <table_2d_get_value+0xa6>
    {
        y_bin++;
 8005b14:	3201      	adds	r2, #1
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	e7ef      	b.n	8005afa <table_2d_get_value+0x82>
    uint8_t x_bin_next = (x_bin < num_x_bins - 1) ? x_bin + 1 : x_bin;
 8005b1a:	469c      	mov	ip, r3
 8005b1c:	e7ec      	b.n	8005af8 <table_2d_get_value+0x80>
    }
    uint8_t y_bin_next = (y_bin < num_y_bins - 1) ? y_bin + 1 : y_bin;
 8005b1e:	2a0e      	cmp	r2, #14
 8005b20:	d802      	bhi.n	8005b28 <table_2d_get_value+0xb0>
 8005b22:	1c51      	adds	r1, r2, #1
 8005b24:	b2c9      	uxtb	r1, r1
 8005b26:	e000      	b.n	8005b2a <table_2d_get_value+0xb2>
 8005b28:	4611      	mov	r1, r2

    // Get bin edges
    float x0 = table->x_bins[x_bin];
 8005b2a:	f503 7e80 	add.w	lr, r3, #256	@ 0x100
 8005b2e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005b32:	ed9e 4a00 	vldr	s8, [lr]
    float x1 = table->x_bins[x_bin_next];
 8005b36:	f50c 7e80 	add.w	lr, ip, #256	@ 0x100
 8005b3a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005b3e:	ed9e 5a00 	vldr	s10, [lr]
    float y0 = table->y_bins[y_bin];
 8005b42:	f502 7e88 	add.w	lr, r2, #272	@ 0x110
 8005b46:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005b4a:	edde 4a00 	vldr	s9, [lr]
    float y1 = table->y_bins[y_bin_next];
 8005b4e:	f501 7e88 	add.w	lr, r1, #272	@ 0x110
 8005b52:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005b56:	ed9e 6a00 	vldr	s12, [lr]

    // Get table values at corners
    float q11 = table->data[x_bin][y_bin];
 8005b5a:	eb02 1e03 	add.w	lr, r2, r3, lsl #4
 8005b5e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005b62:	edde 7a00 	vldr	s15, [lr]
    float q21 = table->data[x_bin_next][y_bin];
 8005b66:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8005b6a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005b6e:	edd2 5a00 	vldr	s11, [r2]
    float q12 = table->data[x_bin][y_bin_next];
 8005b72:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8005b76:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005b7a:	ed93 3a00 	vldr	s6, [r3]
    float q22 = table->data[x_bin_next][y_bin_next];
 8005b7e:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8005b82:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8005b86:	edd0 3a00 	vldr	s7, [r0]

    // Handle edge cases (avoid division by zero)
    float x_frac = (x1 != x0) ? (x - x0) / (x1 - x0) : 0.0f;
 8005b8a:	eeb4 4a45 	vcmp.f32	s8, s10
 8005b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b92:	d006      	beq.n	8005ba2 <table_2d_get_value+0x12a>
 8005b94:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005b98:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005b9c:	ee86 0a85 	vdiv.f32	s0, s13, s10
 8005ba0:	e001      	b.n	8005ba6 <table_2d_get_value+0x12e>
 8005ba2:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8005c00 <table_2d_get_value+0x188>
    float y_frac = (y1 != y0) ? (y - y0) / (y1 - y0) : 0.0f;
 8005ba6:	eef4 4a46 	vcmp.f32	s9, s12
 8005baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bae:	d006      	beq.n	8005bbe <table_2d_get_value+0x146>
 8005bb0:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005bb4:	ee76 6a64 	vsub.f32	s13, s12, s9
 8005bb8:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8005bbc:	e001      	b.n	8005bc2 <table_2d_get_value+0x14a>
 8005bbe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8005c00 <table_2d_get_value+0x188>

    // Bilinear interpolation
    float interp =
        q11 * (1 - x_frac) * (1 - y_frac) +
 8005bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005bc6:	ee77 6a40 	vsub.f32	s13, s14, s0
 8005bca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bce:	ee37 7a46 	vsub.f32	s14, s14, s12
 8005bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
        q21 * x_frac * (1 - y_frac) +
 8005bd6:	ee60 5a25 	vmul.f32	s11, s0, s11
 8005bda:	ee27 7a25 	vmul.f32	s14, s14, s11
        q11 * (1 - x_frac) * (1 - y_frac) +
 8005bde:	ee77 7a87 	vadd.f32	s15, s15, s14
        q12 * (1 - x_frac) * y_frac +
 8005be2:	ee66 6a83 	vmul.f32	s13, s13, s6
 8005be6:	ee66 6a86 	vmul.f32	s13, s13, s12
        q21 * x_frac * (1 - y_frac) +
 8005bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
        q22 * x_frac * y_frac;
 8005bee:	ee20 0a23 	vmul.f32	s0, s0, s7
 8005bf2:	ee20 0a06 	vmul.f32	s0, s0, s12

    return interp;
}
 8005bf6:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005bfa:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bfe:	bf00      	nop
 8005c00:	00000000 	.word	0x00000000

08005c04 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c04:	4b08      	ldr	r3, [pc, #32]	@ (8005c28 <prvResetNextTaskUnblockTime+0x24>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	b923      	cbnz	r3, 8005c16 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c0c:	4b07      	ldr	r3, [pc, #28]	@ (8005c2c <prvResetNextTaskUnblockTime+0x28>)
 8005c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c16:	4b04      	ldr	r3, [pc, #16]	@ (8005c28 <prvResetNextTaskUnblockTime+0x24>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	4b02      	ldr	r3, [pc, #8]	@ (8005c2c <prvResetNextTaskUnblockTime+0x28>)
 8005c22:	601a      	str	r2, [r3, #0]
	}
}
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	2000554c 	.word	0x2000554c
 8005c2c:	200054e4 	.word	0x200054e4

08005c30 <prvInitialiseNewTask>:
{
 8005c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c34:	4680      	mov	r8, r0
 8005c36:	460d      	mov	r5, r1
 8005c38:	4617      	mov	r7, r2
 8005c3a:	4699      	mov	r9, r3
 8005c3c:	9e08      	ldr	r6, [sp, #32]
 8005c3e:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 8005c42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c44:	0092      	lsls	r2, r2, #2
 8005c46:	21a5      	movs	r1, #165	@ 0xa5
 8005c48:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005c4a:	f002 ffd9 	bl	8008c00 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c4e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005c50:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 8005c54:	3a01      	subs	r2, #1
 8005c56:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c5a:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8005c5e:	b3a5      	cbz	r5, 8005cca <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c60:	f04f 0c00 	mov.w	ip, #0
 8005c64:	f1bc 0f0f 	cmp.w	ip, #15
 8005c68:	d809      	bhi.n	8005c7e <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c6a:	f815 300c 	ldrb.w	r3, [r5, ip]
 8005c6e:	eb04 020c 	add.w	r2, r4, ip
 8005c72:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8005c76:	b113      	cbz	r3, 8005c7e <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c78:	f10c 0c01 	add.w	ip, ip, #1
 8005c7c:	e7f2      	b.n	8005c64 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c7e:	2300      	movs	r3, #0
 8005c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c84:	2e37      	cmp	r6, #55	@ 0x37
 8005c86:	d900      	bls.n	8005c8a <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c88:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 8005c8a:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005c8c:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c8e:	2500      	movs	r5, #0
 8005c90:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c92:	1d20      	adds	r0, r4, #4
 8005c94:	f7fb fc2f 	bl	80014f6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c98:	f104 0018 	add.w	r0, r4, #24
 8005c9c:	f7fb fc2b 	bl	80014f6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ca0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ca2:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 8005ca6:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ca8:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005caa:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cac:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cb0:	464a      	mov	r2, r9
 8005cb2:	4641      	mov	r1, r8
 8005cb4:	4638      	mov	r0, r7
 8005cb6:	f7fb fd1d 	bl	80016f4 <pxPortInitialiseStack>
 8005cba:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005cbc:	f1ba 0f00 	cmp.w	sl, #0
 8005cc0:	d001      	beq.n	8005cc6 <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cc2:	f8ca 4000 	str.w	r4, [sl]
}
 8005cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8005cd0:	e7d8      	b.n	8005c84 <prvInitialiseNewTask+0x54>
	...

08005cd4 <prvInitialiseTaskLists>:
{
 8005cd4:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cd6:	2400      	movs	r4, #0
 8005cd8:	e007      	b.n	8005cea <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005cda:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8005cde:	0093      	lsls	r3, r2, #2
 8005ce0:	480e      	ldr	r0, [pc, #56]	@ (8005d1c <prvInitialiseTaskLists+0x48>)
 8005ce2:	4418      	add	r0, r3
 8005ce4:	f7fb fbfc 	bl	80014e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ce8:	3401      	adds	r4, #1
 8005cea:	2c37      	cmp	r4, #55	@ 0x37
 8005cec:	d9f5      	bls.n	8005cda <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8005cee:	4d0c      	ldr	r5, [pc, #48]	@ (8005d20 <prvInitialiseTaskLists+0x4c>)
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f7fb fbf5 	bl	80014e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005cf6:	4c0b      	ldr	r4, [pc, #44]	@ (8005d24 <prvInitialiseTaskLists+0x50>)
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f7fb fbf1 	bl	80014e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005cfe:	480a      	ldr	r0, [pc, #40]	@ (8005d28 <prvInitialiseTaskLists+0x54>)
 8005d00:	f7fb fbee 	bl	80014e0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8005d04:	4809      	ldr	r0, [pc, #36]	@ (8005d2c <prvInitialiseTaskLists+0x58>)
 8005d06:	f7fb fbeb 	bl	80014e0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8005d0a:	4809      	ldr	r0, [pc, #36]	@ (8005d30 <prvInitialiseTaskLists+0x5c>)
 8005d0c:	f7fb fbe8 	bl	80014e0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d10:	4b08      	ldr	r3, [pc, #32]	@ (8005d34 <prvInitialiseTaskLists+0x60>)
 8005d12:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d14:	4b08      	ldr	r3, [pc, #32]	@ (8005d38 <prvInitialiseTaskLists+0x64>)
 8005d16:	601c      	str	r4, [r3, #0]
}
 8005d18:	bd38      	pop	{r3, r4, r5, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20005578 	.word	0x20005578
 8005d20:	20005564 	.word	0x20005564
 8005d24:	20005550 	.word	0x20005550
 8005d28:	20005534 	.word	0x20005534
 8005d2c:	20005520 	.word	0x20005520
 8005d30:	20005508 	.word	0x20005508
 8005d34:	2000554c 	.word	0x2000554c
 8005d38:	20005548 	.word	0x20005548

08005d3c <prvAddNewTaskToReadyList>:
{
 8005d3c:	b510      	push	{r4, lr}
 8005d3e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005d40:	f7fb fd00 	bl	8001744 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005d44:	4a22      	ldr	r2, [pc, #136]	@ (8005dd0 <prvAddNewTaskToReadyList+0x94>)
 8005d46:	6813      	ldr	r3, [r2, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d4c:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <prvAddNewTaskToReadyList+0x98>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	b15b      	cbz	r3, 8005d6a <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8005d52:	4b21      	ldr	r3, [pc, #132]	@ (8005dd8 <prvAddNewTaskToReadyList+0x9c>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	b96b      	cbnz	r3, 8005d74 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d58:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <prvAddNewTaskToReadyList+0x98>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d5e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d807      	bhi.n	8005d74 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8005d64:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd4 <prvAddNewTaskToReadyList+0x98>)
 8005d66:	601c      	str	r4, [r3, #0]
 8005d68:	e004      	b.n	8005d74 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8005d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd4 <prvAddNewTaskToReadyList+0x98>)
 8005d6c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d6e:	6813      	ldr	r3, [r2, #0]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d029      	beq.n	8005dc8 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8005d74:	4a19      	ldr	r2, [pc, #100]	@ (8005ddc <prvAddNewTaskToReadyList+0xa0>)
 8005d76:	6813      	ldr	r3, [r2, #0]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d7c:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8005d7e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005d80:	4b17      	ldr	r3, [pc, #92]	@ (8005de0 <prvAddNewTaskToReadyList+0xa4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4298      	cmp	r0, r3
 8005d86:	d901      	bls.n	8005d8c <prvAddNewTaskToReadyList+0x50>
 8005d88:	4b15      	ldr	r3, [pc, #84]	@ (8005de0 <prvAddNewTaskToReadyList+0xa4>)
 8005d8a:	6018      	str	r0, [r3, #0]
 8005d8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d90:	1d21      	adds	r1, r4, #4
 8005d92:	4b14      	ldr	r3, [pc, #80]	@ (8005de4 <prvAddNewTaskToReadyList+0xa8>)
 8005d94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005d98:	f7fb fbb0 	bl	80014fc <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005d9c:	f7fb fcf4 	bl	8001788 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005da0:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd8 <prvAddNewTaskToReadyList+0x9c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	b17b      	cbz	r3, 8005dc6 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005da6:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd4 <prvAddNewTaskToReadyList+0x98>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d209      	bcs.n	8005dc6 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 8005db2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dba:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	f3bf 8f6f 	isb	sy
}
 8005dc6:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8005dc8:	f7ff ff84 	bl	8005cd4 <prvInitialiseTaskLists>
 8005dcc:	e7d2      	b.n	8005d74 <prvAddNewTaskToReadyList+0x38>
 8005dce:	bf00      	nop
 8005dd0:	20005504 	.word	0x20005504
 8005dd4:	200059d8 	.word	0x200059d8
 8005dd8:	200054f8 	.word	0x200054f8
 8005ddc:	200054e8 	.word	0x200054e8
 8005de0:	200054fc 	.word	0x200054fc
 8005de4:	20005578 	.word	0x20005578

08005de8 <prvDeleteTCB>:
	{
 8005de8:	b510      	push	{r4, lr}
 8005dea:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005dec:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
 8005df0:	b163      	cbz	r3, 8005e0c <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d011      	beq.n	8005e1a <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d00e      	beq.n	8005e18 <prvDeleteTCB+0x30>
 8005dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	e7fe      	b.n	8005e0a <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8005e0c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8005e0e:	f7fb f98f 	bl	8001130 <vPortFree>
				vPortFree( pxTCB );
 8005e12:	4620      	mov	r0, r4
 8005e14:	f7fb f98c 	bl	8001130 <vPortFree>
	}
 8005e18:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8005e1a:	f7fb f989 	bl	8001130 <vPortFree>
 8005e1e:	e7fb      	b.n	8005e18 <prvDeleteTCB+0x30>

08005e20 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e20:	4b0f      	ldr	r3, [pc, #60]	@ (8005e60 <prvCheckTasksWaitingTermination+0x40>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	b1d3      	cbz	r3, 8005e5c <prvCheckTasksWaitingTermination+0x3c>
{
 8005e26:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8005e28:	f7fb fc8c 	bl	8001744 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8005e64 <prvCheckTasksWaitingTermination+0x44>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e32:	1d20      	adds	r0, r4, #4
 8005e34:	f7fb fb86 	bl	8001544 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e38:	4a0b      	ldr	r2, [pc, #44]	@ (8005e68 <prvCheckTasksWaitingTermination+0x48>)
 8005e3a:	6813      	ldr	r3, [r2, #0]
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e40:	4a07      	ldr	r2, [pc, #28]	@ (8005e60 <prvCheckTasksWaitingTermination+0x40>)
 8005e42:	6813      	ldr	r3, [r2, #0]
 8005e44:	3b01      	subs	r3, #1
 8005e46:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8005e48:	f7fb fc9e 	bl	8001788 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f7ff ffcb 	bl	8005de8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e52:	4b03      	ldr	r3, [pc, #12]	@ (8005e60 <prvCheckTasksWaitingTermination+0x40>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1e6      	bne.n	8005e28 <prvCheckTasksWaitingTermination+0x8>
}
 8005e5a:	bd10      	pop	{r4, pc}
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	2000551c 	.word	0x2000551c
 8005e64:	20005520 	.word	0x20005520
 8005e68:	20005504 	.word	0x20005504

08005e6c <prvIdleTask>:
{
 8005e6c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8005e6e:	f7ff ffd7 	bl	8005e20 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e72:	4b07      	ldr	r3, [pc, #28]	@ (8005e90 <prvIdleTask+0x24>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d9f9      	bls.n	8005e6e <prvIdleTask+0x2>
				taskYIELD();
 8005e7a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8005e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e82:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	e7ee      	b.n	8005e6e <prvIdleTask+0x2>
 8005e90:	20005578 	.word	0x20005578

08005e94 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	4604      	mov	r4, r0
 8005e98:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e9a:	4b17      	ldr	r3, [pc, #92]	@ (8005ef8 <prvAddCurrentTaskToDelayedList+0x64>)
 8005e9c:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e9e:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x68>)
 8005ea0:	6818      	ldr	r0, [r3, #0]
 8005ea2:	3004      	adds	r0, #4
 8005ea4:	f7fb fb4e 	bl	8001544 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ea8:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005eac:	d00d      	beq.n	8005eca <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005eae:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eb0:	4b12      	ldr	r3, [pc, #72]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x68>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005eb6:	42a6      	cmp	r6, r4
 8005eb8:	d910      	bls.n	8005edc <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eba:	4b11      	ldr	r3, [pc, #68]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005ebc:	6818      	ldr	r0, [r3, #0]
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x68>)
 8005ec0:	6819      	ldr	r1, [r3, #0]
 8005ec2:	3104      	adds	r1, #4
 8005ec4:	f7fb fb25 	bl	8001512 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ec8:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eca:	2d00      	cmp	r5, #0
 8005ecc:	d0ef      	beq.n	8005eae <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ece:	4b0b      	ldr	r3, [pc, #44]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x68>)
 8005ed0:	6819      	ldr	r1, [r3, #0]
 8005ed2:	3104      	adds	r1, #4
 8005ed4:	480b      	ldr	r0, [pc, #44]	@ (8005f04 <prvAddCurrentTaskToDelayedList+0x70>)
 8005ed6:	f7fb fb11 	bl	80014fc <vListInsertEnd>
 8005eda:	e7f5      	b.n	8005ec8 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005edc:	4b0a      	ldr	r3, [pc, #40]	@ (8005f08 <prvAddCurrentTaskToDelayedList+0x74>)
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	4b06      	ldr	r3, [pc, #24]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x68>)
 8005ee2:	6819      	ldr	r1, [r3, #0]
 8005ee4:	3104      	adds	r1, #4
 8005ee6:	f7fb fb14 	bl	8001512 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005eea:	4b08      	ldr	r3, [pc, #32]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x78>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	42a3      	cmp	r3, r4
 8005ef0:	d9ea      	bls.n	8005ec8 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 8005ef2:	4b06      	ldr	r3, [pc, #24]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0x78>)
 8005ef4:	601c      	str	r4, [r3, #0]
}
 8005ef6:	e7e7      	b.n	8005ec8 <prvAddCurrentTaskToDelayedList+0x34>
 8005ef8:	20005500 	.word	0x20005500
 8005efc:	200059d8 	.word	0x200059d8
 8005f00:	20005548 	.word	0x20005548
 8005f04:	20005508 	.word	0x20005508
 8005f08:	2000554c 	.word	0x2000554c
 8005f0c:	200054e4 	.word	0x200054e4

08005f10 <xTaskCreateStatic>:
	{
 8005f10:	b530      	push	{r4, r5, lr}
 8005f12:	b087      	sub	sp, #28
 8005f14:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8005f16:	b17c      	cbz	r4, 8005f38 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005f18:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005f1a:	b1b5      	cbz	r5, 8005f4a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005f1c:	255c      	movs	r5, #92	@ 0x5c
 8005f1e:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005f20:	9d04      	ldr	r5, [sp, #16]
 8005f22:	2d5c      	cmp	r5, #92	@ 0x5c
 8005f24:	d01a      	beq.n	8005f5c <xTaskCreateStatic+0x4c>
 8005f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2a:	f383 8811 	msr	BASEPRI, r3
 8005f2e:	f3bf 8f6f 	isb	sy
 8005f32:	f3bf 8f4f 	dsb	sy
 8005f36:	e7fe      	b.n	8005f36 <xTaskCreateStatic+0x26>
 8005f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3c:	f383 8811 	msr	BASEPRI, r3
 8005f40:	f3bf 8f6f 	isb	sy
 8005f44:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005f48:	e7fe      	b.n	8005f48 <xTaskCreateStatic+0x38>
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005f5a:	e7fe      	b.n	8005f5a <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005f5c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f5e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8005f60:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f62:	2402      	movs	r4, #2
 8005f64:	f885 4059 	strb.w	r4, [r5, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f68:	2400      	movs	r4, #0
 8005f6a:	9403      	str	r4, [sp, #12]
 8005f6c:	9502      	str	r5, [sp, #8]
 8005f6e:	ac05      	add	r4, sp, #20
 8005f70:	9401      	str	r4, [sp, #4]
 8005f72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f74:	9400      	str	r4, [sp, #0]
 8005f76:	f7ff fe5b 	bl	8005c30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f7a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005f7c:	f7ff fede 	bl	8005d3c <prvAddNewTaskToReadyList>
	}
 8005f80:	9805      	ldr	r0, [sp, #20]
 8005f82:	b007      	add	sp, #28
 8005f84:	bd30      	pop	{r4, r5, pc}

08005f86 <xTaskCreate>:
	{
 8005f86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	4607      	mov	r7, r0
 8005f8e:	4688      	mov	r8, r1
 8005f90:	4614      	mov	r4, r2
 8005f92:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f94:	0090      	lsls	r0, r2, #2
 8005f96:	f7fb f849 	bl	800102c <pvPortMalloc>
			if( pxStack != NULL )
 8005f9a:	b308      	cbz	r0, 8005fe0 <xTaskCreate+0x5a>
 8005f9c:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f9e:	205c      	movs	r0, #92	@ 0x5c
 8005fa0:	f7fb f844 	bl	800102c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	b1a8      	cbz	r0, 8005fd4 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8005fa8:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005fac:	2300      	movs	r3, #0
 8005fae:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fb2:	9303      	str	r3, [sp, #12]
 8005fb4:	9002      	str	r0, [sp, #8]
 8005fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fb8:	9301      	str	r3, [sp, #4]
 8005fba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fbc:	9300      	str	r3, [sp, #0]
 8005fbe:	4633      	mov	r3, r6
 8005fc0:	4622      	mov	r2, r4
 8005fc2:	4641      	mov	r1, r8
 8005fc4:	4638      	mov	r0, r7
 8005fc6:	f7ff fe33 	bl	8005c30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fca:	4628      	mov	r0, r5
 8005fcc:	f7ff feb6 	bl	8005d3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fd0:	2001      	movs	r0, #1
 8005fd2:	e007      	b.n	8005fe4 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8005fd4:	4648      	mov	r0, r9
 8005fd6:	f7fb f8ab 	bl	8001130 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fda:	f04f 30ff 	mov.w	r0, #4294967295
 8005fde:	e001      	b.n	8005fe4 <xTaskCreate+0x5e>
 8005fe0:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8005fe4:	b005      	add	sp, #20
 8005fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08005fec <vTaskStartScheduler>:
{
 8005fec:	b510      	push	{r4, lr}
 8005fee:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005ff0:	2400      	movs	r4, #0
 8005ff2:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ff4:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ff6:	aa07      	add	r2, sp, #28
 8005ff8:	a906      	add	r1, sp, #24
 8005ffa:	a805      	add	r0, sp, #20
 8005ffc:	f7fa fc98 	bl	8000930 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006000:	9b05      	ldr	r3, [sp, #20]
 8006002:	9302      	str	r3, [sp, #8]
 8006004:	9b06      	ldr	r3, [sp, #24]
 8006006:	9301      	str	r3, [sp, #4]
 8006008:	9400      	str	r4, [sp, #0]
 800600a:	4623      	mov	r3, r4
 800600c:	9a07      	ldr	r2, [sp, #28]
 800600e:	4917      	ldr	r1, [pc, #92]	@ (800606c <vTaskStartScheduler+0x80>)
 8006010:	4817      	ldr	r0, [pc, #92]	@ (8006070 <vTaskStartScheduler+0x84>)
 8006012:	f7ff ff7d 	bl	8005f10 <xTaskCreateStatic>
 8006016:	4b17      	ldr	r3, [pc, #92]	@ (8006074 <vTaskStartScheduler+0x88>)
 8006018:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800601a:	b1c0      	cbz	r0, 800604e <vTaskStartScheduler+0x62>
			xReturn = xTimerCreateTimerTask();
 800601c:	f000 fe22 	bl	8006c64 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8006020:	2801      	cmp	r0, #1
 8006022:	d115      	bne.n	8006050 <vTaskStartScheduler+0x64>
 8006024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8006034:	4b10      	ldr	r3, [pc, #64]	@ (8006078 <vTaskStartScheduler+0x8c>)
 8006036:	f04f 32ff 	mov.w	r2, #4294967295
 800603a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800603c:	4b0f      	ldr	r3, [pc, #60]	@ (800607c <vTaskStartScheduler+0x90>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006042:	4b0f      	ldr	r3, [pc, #60]	@ (8006080 <vTaskStartScheduler+0x94>)
 8006044:	2200      	movs	r2, #0
 8006046:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8006048:	f7fb fc16 	bl	8001878 <xPortStartScheduler>
		}
 800604c:	e003      	b.n	8006056 <vTaskStartScheduler+0x6a>
			xReturn = pdFAIL;
 800604e:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006050:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006054:	d001      	beq.n	800605a <vTaskStartScheduler+0x6e>
}
 8006056:	b008      	add	sp, #32
 8006058:	bd10      	pop	{r4, pc}
 800605a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605e:	f383 8811 	msr	BASEPRI, r3
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800606a:	e7fe      	b.n	800606a <vTaskStartScheduler+0x7e>
 800606c:	08009d8c 	.word	0x08009d8c
 8006070:	08005e6d 	.word	0x08005e6d
 8006074:	200054e0 	.word	0x200054e0
 8006078:	200054e4 	.word	0x200054e4
 800607c:	200054f8 	.word	0x200054f8
 8006080:	20005500 	.word	0x20005500

08006084 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8006084:	4a02      	ldr	r2, [pc, #8]	@ (8006090 <vTaskSuspendAll+0xc>)
 8006086:	6813      	ldr	r3, [r2, #0]
 8006088:	3301      	adds	r3, #1
 800608a:	6013      	str	r3, [r2, #0]
}
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	200054dc 	.word	0x200054dc

08006094 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8006094:	4b01      	ldr	r3, [pc, #4]	@ (800609c <xTaskGetTickCount+0x8>)
 8006096:	6818      	ldr	r0, [r3, #0]
}
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	20005500 	.word	0x20005500

080060a0 <xTaskIncrementTick>:
{
 80060a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060a2:	4b3a      	ldr	r3, [pc, #232]	@ (800618c <xTaskIncrementTick+0xec>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d169      	bne.n	800617e <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060aa:	4b39      	ldr	r3, [pc, #228]	@ (8006190 <xTaskIncrementTick+0xf0>)
 80060ac:	681d      	ldr	r5, [r3, #0]
 80060ae:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80060b0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060b2:	b9c5      	cbnz	r5, 80060e6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80060b4:	4b37      	ldr	r3, [pc, #220]	@ (8006194 <xTaskIncrementTick+0xf4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	b143      	cbz	r3, 80060ce <xTaskIncrementTick+0x2e>
 80060bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c0:	f383 8811 	msr	BASEPRI, r3
 80060c4:	f3bf 8f6f 	isb	sy
 80060c8:	f3bf 8f4f 	dsb	sy
 80060cc:	e7fe      	b.n	80060cc <xTaskIncrementTick+0x2c>
 80060ce:	4a31      	ldr	r2, [pc, #196]	@ (8006194 <xTaskIncrementTick+0xf4>)
 80060d0:	6811      	ldr	r1, [r2, #0]
 80060d2:	4b31      	ldr	r3, [pc, #196]	@ (8006198 <xTaskIncrementTick+0xf8>)
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	6010      	str	r0, [r2, #0]
 80060d8:	6019      	str	r1, [r3, #0]
 80060da:	4a30      	ldr	r2, [pc, #192]	@ (800619c <xTaskIncrementTick+0xfc>)
 80060dc:	6813      	ldr	r3, [r2, #0]
 80060de:	3301      	adds	r3, #1
 80060e0:	6013      	str	r3, [r2, #0]
 80060e2:	f7ff fd8f 	bl	8005c04 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060e6:	4b2e      	ldr	r3, [pc, #184]	@ (80061a0 <xTaskIncrementTick+0x100>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	42ab      	cmp	r3, r5
 80060ec:	d93d      	bls.n	800616a <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 80060ee:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80060f0:	4b2c      	ldr	r3, [pc, #176]	@ (80061a4 <xTaskIncrementTick+0x104>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80060fa:	009a      	lsls	r2, r3, #2
 80060fc:	4b2a      	ldr	r3, [pc, #168]	@ (80061a8 <xTaskIncrementTick+0x108>)
 80060fe:	589b      	ldr	r3, [r3, r2]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d900      	bls.n	8006106 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8006104:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 8006106:	4b29      	ldr	r3, [pc, #164]	@ (80061ac <xTaskIncrementTick+0x10c>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d03c      	beq.n	8006188 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 800610e:	2701      	movs	r7, #1
	return xSwitchRequired;
 8006110:	e03a      	b.n	8006188 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8006112:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006114:	4b1f      	ldr	r3, [pc, #124]	@ (8006194 <xTaskIncrementTick+0xf4>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	b343      	cbz	r3, 800616e <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800611c:	4b1d      	ldr	r3, [pc, #116]	@ (8006194 <xTaskIncrementTick+0xf4>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006124:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8006126:	429d      	cmp	r5, r3
 8006128:	d326      	bcc.n	8006178 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800612a:	1d26      	adds	r6, r4, #4
 800612c:	4630      	mov	r0, r6
 800612e:	f7fb fa09 	bl	8001544 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006132:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006134:	b11b      	cbz	r3, 800613e <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006136:	f104 0018 	add.w	r0, r4, #24
 800613a:	f7fb fa03 	bl	8001544 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800613e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006140:	4a1b      	ldr	r2, [pc, #108]	@ (80061b0 <xTaskIncrementTick+0x110>)
 8006142:	6812      	ldr	r2, [r2, #0]
 8006144:	4293      	cmp	r3, r2
 8006146:	d901      	bls.n	800614c <xTaskIncrementTick+0xac>
 8006148:	4a19      	ldr	r2, [pc, #100]	@ (80061b0 <xTaskIncrementTick+0x110>)
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006150:	009a      	lsls	r2, r3, #2
 8006152:	4631      	mov	r1, r6
 8006154:	4814      	ldr	r0, [pc, #80]	@ (80061a8 <xTaskIncrementTick+0x108>)
 8006156:	4410      	add	r0, r2
 8006158:	f7fb f9d0 	bl	80014fc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800615c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800615e:	4b11      	ldr	r3, [pc, #68]	@ (80061a4 <xTaskIncrementTick+0x104>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006164:	429a      	cmp	r2, r3
 8006166:	d2d4      	bcs.n	8006112 <xTaskIncrementTick+0x72>
 8006168:	e7d4      	b.n	8006114 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800616a:	2700      	movs	r7, #0
 800616c:	e7d2      	b.n	8006114 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800616e:	4b0c      	ldr	r3, [pc, #48]	@ (80061a0 <xTaskIncrementTick+0x100>)
 8006170:	f04f 32ff 	mov.w	r2, #4294967295
 8006174:	601a      	str	r2, [r3, #0]
					break;
 8006176:	e7bb      	b.n	80060f0 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8006178:	4a09      	ldr	r2, [pc, #36]	@ (80061a0 <xTaskIncrementTick+0x100>)
 800617a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800617c:	e7b8      	b.n	80060f0 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800617e:	4a0d      	ldr	r2, [pc, #52]	@ (80061b4 <xTaskIncrementTick+0x114>)
 8006180:	6813      	ldr	r3, [r2, #0]
 8006182:	3301      	adds	r3, #1
 8006184:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8006186:	2700      	movs	r7, #0
}
 8006188:	4638      	mov	r0, r7
 800618a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800618c:	200054dc 	.word	0x200054dc
 8006190:	20005500 	.word	0x20005500
 8006194:	2000554c 	.word	0x2000554c
 8006198:	20005548 	.word	0x20005548
 800619c:	200054ec 	.word	0x200054ec
 80061a0:	200054e4 	.word	0x200054e4
 80061a4:	200059d8 	.word	0x200059d8
 80061a8:	20005578 	.word	0x20005578
 80061ac:	200054f0 	.word	0x200054f0
 80061b0:	200054fc 	.word	0x200054fc
 80061b4:	200054f4 	.word	0x200054f4

080061b8 <xTaskResumeAll>:
{
 80061b8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 80061ba:	4b35      	ldr	r3, [pc, #212]	@ (8006290 <xTaskResumeAll+0xd8>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	b943      	cbnz	r3, 80061d2 <xTaskResumeAll+0x1a>
 80061c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c4:	f383 8811 	msr	BASEPRI, r3
 80061c8:	f3bf 8f6f 	isb	sy
 80061cc:	f3bf 8f4f 	dsb	sy
 80061d0:	e7fe      	b.n	80061d0 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 80061d2:	f7fb fab7 	bl	8001744 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80061d6:	4b2e      	ldr	r3, [pc, #184]	@ (8006290 <xTaskResumeAll+0xd8>)
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	3a01      	subs	r2, #1
 80061dc:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d14f      	bne.n	8006284 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006294 <xTaskResumeAll+0xdc>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	b90b      	cbnz	r3, 80061ee <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80061ea:	2400      	movs	r4, #0
 80061ec:	e04b      	b.n	8006286 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 80061ee:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061f0:	4b29      	ldr	r3, [pc, #164]	@ (8006298 <xTaskResumeAll+0xe0>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	b31b      	cbz	r3, 800623e <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061f6:	4b28      	ldr	r3, [pc, #160]	@ (8006298 <xTaskResumeAll+0xe0>)
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061fc:	f104 0018 	add.w	r0, r4, #24
 8006200:	f7fb f9a0 	bl	8001544 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006204:	1d25      	adds	r5, r4, #4
 8006206:	4628      	mov	r0, r5
 8006208:	f7fb f99c 	bl	8001544 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800620c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800620e:	4b23      	ldr	r3, [pc, #140]	@ (800629c <xTaskResumeAll+0xe4>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4298      	cmp	r0, r3
 8006214:	d901      	bls.n	800621a <xTaskResumeAll+0x62>
 8006216:	4b21      	ldr	r3, [pc, #132]	@ (800629c <xTaskResumeAll+0xe4>)
 8006218:	6018      	str	r0, [r3, #0]
 800621a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800621e:	4629      	mov	r1, r5
 8006220:	4b1f      	ldr	r3, [pc, #124]	@ (80062a0 <xTaskResumeAll+0xe8>)
 8006222:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006226:	f7fb f969 	bl	80014fc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800622a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800622c:	4b1d      	ldr	r3, [pc, #116]	@ (80062a4 <xTaskResumeAll+0xec>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	429a      	cmp	r2, r3
 8006234:	d3dc      	bcc.n	80061f0 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8006236:	4b1c      	ldr	r3, [pc, #112]	@ (80062a8 <xTaskResumeAll+0xf0>)
 8006238:	2201      	movs	r2, #1
 800623a:	601a      	str	r2, [r3, #0]
 800623c:	e7d8      	b.n	80061f0 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800623e:	b10c      	cbz	r4, 8006244 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8006240:	f7ff fce0 	bl	8005c04 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006244:	4b19      	ldr	r3, [pc, #100]	@ (80062ac <xTaskResumeAll+0xf4>)
 8006246:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8006248:	b984      	cbnz	r4, 800626c <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800624a:	4b17      	ldr	r3, [pc, #92]	@ (80062a8 <xTaskResumeAll+0xf0>)
 800624c:	681c      	ldr	r4, [r3, #0]
 800624e:	b1d4      	cbz	r4, 8006286 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8006250:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006258:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006264:	2401      	movs	r4, #1
 8006266:	e00e      	b.n	8006286 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006268:	3c01      	subs	r4, #1
 800626a:	d007      	beq.n	800627c <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800626c:	f7ff ff18 	bl	80060a0 <xTaskIncrementTick>
 8006270:	2800      	cmp	r0, #0
 8006272:	d0f9      	beq.n	8006268 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8006274:	4b0c      	ldr	r3, [pc, #48]	@ (80062a8 <xTaskResumeAll+0xf0>)
 8006276:	2201      	movs	r2, #1
 8006278:	601a      	str	r2, [r3, #0]
 800627a:	e7f5      	b.n	8006268 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 800627c:	4b0b      	ldr	r3, [pc, #44]	@ (80062ac <xTaskResumeAll+0xf4>)
 800627e:	2200      	movs	r2, #0
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	e7e2      	b.n	800624a <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8006284:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006286:	f7fb fa7f 	bl	8001788 <vPortExitCritical>
}
 800628a:	4620      	mov	r0, r4
 800628c:	bd38      	pop	{r3, r4, r5, pc}
 800628e:	bf00      	nop
 8006290:	200054dc 	.word	0x200054dc
 8006294:	20005504 	.word	0x20005504
 8006298:	20005534 	.word	0x20005534
 800629c:	200054fc 	.word	0x200054fc
 80062a0:	20005578 	.word	0x20005578
 80062a4:	200059d8 	.word	0x200059d8
 80062a8:	200054f0 	.word	0x200054f0
 80062ac:	200054f4 	.word	0x200054f4

080062b0 <vTaskDelay>:
	{
 80062b0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80062b2:	b1a8      	cbz	r0, 80062e0 <vTaskDelay+0x30>
 80062b4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80062b6:	4b10      	ldr	r3, [pc, #64]	@ (80062f8 <vTaskDelay+0x48>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	b143      	cbz	r3, 80062ce <vTaskDelay+0x1e>
 80062bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	e7fe      	b.n	80062cc <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80062ce:	f7ff fed9 	bl	8006084 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80062d2:	2100      	movs	r1, #0
 80062d4:	4620      	mov	r0, r4
 80062d6:	f7ff fddd 	bl	8005e94 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80062da:	f7ff ff6d 	bl	80061b8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80062de:	b948      	cbnz	r0, 80062f4 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 80062e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80062e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	f3bf 8f6f 	isb	sy
	}
 80062f4:	bd10      	pop	{r4, pc}
 80062f6:	bf00      	nop
 80062f8:	200054dc 	.word	0x200054dc

080062fc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80062fc:	4b20      	ldr	r3, [pc, #128]	@ (8006380 <vTaskSwitchContext+0x84>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	b11b      	cbz	r3, 800630a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8006302:	4b20      	ldr	r3, [pc, #128]	@ (8006384 <vTaskSwitchContext+0x88>)
 8006304:	2201      	movs	r2, #1
 8006306:	601a      	str	r2, [r3, #0]
 8006308:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800630a:	4b1e      	ldr	r3, [pc, #120]	@ (8006384 <vTaskSwitchContext+0x88>)
 800630c:	2200      	movs	r2, #0
 800630e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006310:	4b1d      	ldr	r3, [pc, #116]	@ (8006388 <vTaskSwitchContext+0x8c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006318:	008a      	lsls	r2, r1, #2
 800631a:	491c      	ldr	r1, [pc, #112]	@ (800638c <vTaskSwitchContext+0x90>)
 800631c:	588a      	ldr	r2, [r1, r2]
 800631e:	b95a      	cbnz	r2, 8006338 <vTaskSwitchContext+0x3c>
 8006320:	b10b      	cbz	r3, 8006326 <vTaskSwitchContext+0x2a>
 8006322:	3b01      	subs	r3, #1
 8006324:	e7f6      	b.n	8006314 <vTaskSwitchContext+0x18>
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	f383 8811 	msr	BASEPRI, r3
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f3bf 8f4f 	dsb	sy
 8006336:	e7fe      	b.n	8006336 <vTaskSwitchContext+0x3a>
 8006338:	4608      	mov	r0, r1
 800633a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800633e:	008a      	lsls	r2, r1, #2
 8006340:	4402      	add	r2, r0
 8006342:	6851      	ldr	r1, [r2, #4]
 8006344:	6849      	ldr	r1, [r1, #4]
 8006346:	6051      	str	r1, [r2, #4]
 8006348:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800634c:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8006350:	3208      	adds	r2, #8
 8006352:	4402      	add	r2, r0
 8006354:	4291      	cmp	r1, r2
 8006356:	d00b      	beq.n	8006370 <vTaskSwitchContext+0x74>
 8006358:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800635c:	0091      	lsls	r1, r2, #2
 800635e:	4a0b      	ldr	r2, [pc, #44]	@ (800638c <vTaskSwitchContext+0x90>)
 8006360:	440a      	add	r2, r1
 8006362:	6852      	ldr	r2, [r2, #4]
 8006364:	68d1      	ldr	r1, [r2, #12]
 8006366:	4a0a      	ldr	r2, [pc, #40]	@ (8006390 <vTaskSwitchContext+0x94>)
 8006368:	6011      	str	r1, [r2, #0]
 800636a:	4a07      	ldr	r2, [pc, #28]	@ (8006388 <vTaskSwitchContext+0x8c>)
 800636c:	6013      	str	r3, [r2, #0]
}
 800636e:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006370:	6848      	ldr	r0, [r1, #4]
 8006372:	4662      	mov	r2, ip
 8006374:	0091      	lsls	r1, r2, #2
 8006376:	4a05      	ldr	r2, [pc, #20]	@ (800638c <vTaskSwitchContext+0x90>)
 8006378:	440a      	add	r2, r1
 800637a:	6050      	str	r0, [r2, #4]
 800637c:	e7ec      	b.n	8006358 <vTaskSwitchContext+0x5c>
 800637e:	bf00      	nop
 8006380:	200054dc 	.word	0x200054dc
 8006384:	200054f0 	.word	0x200054f0
 8006388:	200054fc 	.word	0x200054fc
 800638c:	20005578 	.word	0x20005578
 8006390:	200059d8 	.word	0x200059d8

08006394 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006394:	b158      	cbz	r0, 80063ae <vTaskPlaceOnEventList+0x1a>
{
 8006396:	b510      	push	{r4, lr}
 8006398:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800639a:	4a09      	ldr	r2, [pc, #36]	@ (80063c0 <vTaskPlaceOnEventList+0x2c>)
 800639c:	6811      	ldr	r1, [r2, #0]
 800639e:	3118      	adds	r1, #24
 80063a0:	f7fb f8b7 	bl	8001512 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063a4:	2101      	movs	r1, #1
 80063a6:	4620      	mov	r0, r4
 80063a8:	f7ff fd74 	bl	8005e94 <prvAddCurrentTaskToDelayedList>
}
 80063ac:	bd10      	pop	{r4, pc}
 80063ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b2:	f383 8811 	msr	BASEPRI, r3
 80063b6:	f3bf 8f6f 	isb	sy
 80063ba:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80063be:	e7fe      	b.n	80063be <vTaskPlaceOnEventList+0x2a>
 80063c0:	200059d8 	.word	0x200059d8

080063c4 <vTaskPlaceOnEventListRestricted>:
	{
 80063c4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80063c6:	b170      	cbz	r0, 80063e6 <vTaskPlaceOnEventListRestricted+0x22>
 80063c8:	460d      	mov	r5, r1
 80063ca:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063cc:	4a0a      	ldr	r2, [pc, #40]	@ (80063f8 <vTaskPlaceOnEventListRestricted+0x34>)
 80063ce:	6811      	ldr	r1, [r2, #0]
 80063d0:	3118      	adds	r1, #24
 80063d2:	f7fb f893 	bl	80014fc <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 80063d6:	b10c      	cbz	r4, 80063dc <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 80063d8:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80063dc:	4621      	mov	r1, r4
 80063de:	4628      	mov	r0, r5
 80063e0:	f7ff fd58 	bl	8005e94 <prvAddCurrentTaskToDelayedList>
	}
 80063e4:	bd38      	pop	{r3, r4, r5, pc}
 80063e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 80063f6:	e7fe      	b.n	80063f6 <vTaskPlaceOnEventListRestricted+0x32>
 80063f8:	200059d8 	.word	0x200059d8

080063fc <xTaskRemoveFromEventList>:
{
 80063fc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063fe:	68c3      	ldr	r3, [r0, #12]
 8006400:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006402:	b324      	cbz	r4, 800644e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006404:	f104 0518 	add.w	r5, r4, #24
 8006408:	4628      	mov	r0, r5
 800640a:	f7fb f89b 	bl	8001544 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800640e:	4b18      	ldr	r3, [pc, #96]	@ (8006470 <xTaskRemoveFromEventList+0x74>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	bb2b      	cbnz	r3, 8006460 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006414:	1d25      	adds	r5, r4, #4
 8006416:	4628      	mov	r0, r5
 8006418:	f7fb f894 	bl	8001544 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800641c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800641e:	4b15      	ldr	r3, [pc, #84]	@ (8006474 <xTaskRemoveFromEventList+0x78>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4298      	cmp	r0, r3
 8006424:	d901      	bls.n	800642a <xTaskRemoveFromEventList+0x2e>
 8006426:	4b13      	ldr	r3, [pc, #76]	@ (8006474 <xTaskRemoveFromEventList+0x78>)
 8006428:	6018      	str	r0, [r3, #0]
 800642a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800642e:	4629      	mov	r1, r5
 8006430:	4b11      	ldr	r3, [pc, #68]	@ (8006478 <xTaskRemoveFromEventList+0x7c>)
 8006432:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006436:	f7fb f861 	bl	80014fc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800643a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800643c:	4b0f      	ldr	r3, [pc, #60]	@ (800647c <xTaskRemoveFromEventList+0x80>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006442:	429a      	cmp	r2, r3
 8006444:	d911      	bls.n	800646a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8006446:	2001      	movs	r0, #1
 8006448:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <xTaskRemoveFromEventList+0x84>)
 800644a:	6018      	str	r0, [r3, #0]
}
 800644c:	bd38      	pop	{r3, r4, r5, pc}
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800645e:	e7fe      	b.n	800645e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006460:	4629      	mov	r1, r5
 8006462:	4808      	ldr	r0, [pc, #32]	@ (8006484 <xTaskRemoveFromEventList+0x88>)
 8006464:	f7fb f84a 	bl	80014fc <vListInsertEnd>
 8006468:	e7e7      	b.n	800643a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800646a:	2000      	movs	r0, #0
	return xReturn;
 800646c:	e7ee      	b.n	800644c <xTaskRemoveFromEventList+0x50>
 800646e:	bf00      	nop
 8006470:	200054dc 	.word	0x200054dc
 8006474:	200054fc 	.word	0x200054fc
 8006478:	20005578 	.word	0x20005578
 800647c:	200059d8 	.word	0x200059d8
 8006480:	200054f0 	.word	0x200054f0
 8006484:	20005534 	.word	0x20005534

08006488 <vTaskRemoveFromUnorderedEventList>:
{
 8006488:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800648a:	4b1c      	ldr	r3, [pc, #112]	@ (80064fc <vTaskRemoveFromUnorderedEventList+0x74>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	b943      	cbnz	r3, 80064a2 <vTaskRemoveFromUnorderedEventList+0x1a>
 8006490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006494:	f383 8811 	msr	BASEPRI, r3
 8006498:	f3bf 8f6f 	isb	sy
 800649c:	f3bf 8f4f 	dsb	sy
 80064a0:	e7fe      	b.n	80064a0 <vTaskRemoveFromUnorderedEventList+0x18>
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80064a2:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 80064a6:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a8:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 80064aa:	b1f4      	cbz	r4, 80064ea <vTaskRemoveFromUnorderedEventList+0x62>
	( void ) uxListRemove( pxEventListItem );
 80064ac:	f7fb f84a 	bl	8001544 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80064b0:	1d25      	adds	r5, r4, #4
 80064b2:	4628      	mov	r0, r5
 80064b4:	f7fb f846 	bl	8001544 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80064b8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80064ba:	4b11      	ldr	r3, [pc, #68]	@ (8006500 <vTaskRemoveFromUnorderedEventList+0x78>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4298      	cmp	r0, r3
 80064c0:	d901      	bls.n	80064c6 <vTaskRemoveFromUnorderedEventList+0x3e>
 80064c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006500 <vTaskRemoveFromUnorderedEventList+0x78>)
 80064c4:	6018      	str	r0, [r3, #0]
 80064c6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80064ca:	4629      	mov	r1, r5
 80064cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006504 <vTaskRemoveFromUnorderedEventList+0x7c>)
 80064ce:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80064d2:	f7fb f813 	bl	80014fc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064d6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80064d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006508 <vTaskRemoveFromUnorderedEventList+0x80>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064de:	429a      	cmp	r2, r3
 80064e0:	d902      	bls.n	80064e8 <vTaskRemoveFromUnorderedEventList+0x60>
		xYieldPending = pdTRUE;
 80064e2:	4b0a      	ldr	r3, [pc, #40]	@ (800650c <vTaskRemoveFromUnorderedEventList+0x84>)
 80064e4:	2201      	movs	r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
}
 80064e8:	bd38      	pop	{r3, r4, r5, pc}
 80064ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80064fa:	e7fe      	b.n	80064fa <vTaskRemoveFromUnorderedEventList+0x72>
 80064fc:	200054dc 	.word	0x200054dc
 8006500:	200054fc 	.word	0x200054fc
 8006504:	20005578 	.word	0x20005578
 8006508:	200059d8 	.word	0x200059d8
 800650c:	200054f0 	.word	0x200054f0

08006510 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006510:	4b03      	ldr	r3, [pc, #12]	@ (8006520 <vTaskInternalSetTimeOutState+0x10>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006516:	4b03      	ldr	r3, [pc, #12]	@ (8006524 <vTaskInternalSetTimeOutState+0x14>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6043      	str	r3, [r0, #4]
}
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	200054ec 	.word	0x200054ec
 8006524:	20005500 	.word	0x20005500

08006528 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8006528:	b1e0      	cbz	r0, 8006564 <xTaskCheckForTimeOut+0x3c>
{
 800652a:	b570      	push	{r4, r5, r6, lr}
 800652c:	460c      	mov	r4, r1
 800652e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8006530:	b309      	cbz	r1, 8006576 <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 8006532:	f7fb f907 	bl	8001744 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006536:	4b1c      	ldr	r3, [pc, #112]	@ (80065a8 <xTaskCheckForTimeOut+0x80>)
 8006538:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800653a:	686b      	ldr	r3, [r5, #4]
 800653c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800653e:	6822      	ldr	r2, [r4, #0]
 8006540:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006544:	d028      	beq.n	8006598 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006546:	f8df c064 	ldr.w	ip, [pc, #100]	@ 80065ac <xTaskCheckForTimeOut+0x84>
 800654a:	f8dc c000 	ldr.w	ip, [ip]
 800654e:	682e      	ldr	r6, [r5, #0]
 8006550:	4566      	cmp	r6, ip
 8006552:	d001      	beq.n	8006558 <xTaskCheckForTimeOut+0x30>
 8006554:	428b      	cmp	r3, r1
 8006556:	d924      	bls.n	80065a2 <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006558:	4282      	cmp	r2, r0
 800655a:	d815      	bhi.n	8006588 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 800655c:	2300      	movs	r3, #0
 800655e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8006560:	2401      	movs	r4, #1
 8006562:	e01a      	b.n	800659a <xTaskCheckForTimeOut+0x72>
 8006564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8006574:	e7fe      	b.n	8006574 <xTaskCheckForTimeOut+0x4c>
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8006586:	e7fe      	b.n	8006586 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 8006588:	1a5b      	subs	r3, r3, r1
 800658a:	4413      	add	r3, r2
 800658c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800658e:	4628      	mov	r0, r5
 8006590:	f7ff ffbe 	bl	8006510 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006594:	2400      	movs	r4, #0
 8006596:	e000      	b.n	800659a <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 8006598:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800659a:	f7fb f8f5 	bl	8001788 <vPortExitCritical>
}
 800659e:	4620      	mov	r0, r4
 80065a0:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 80065a2:	2401      	movs	r4, #1
 80065a4:	e7f9      	b.n	800659a <xTaskCheckForTimeOut+0x72>
 80065a6:	bf00      	nop
 80065a8:	20005500 	.word	0x20005500
 80065ac:	200054ec 	.word	0x200054ec

080065b0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80065b0:	4b01      	ldr	r3, [pc, #4]	@ (80065b8 <vTaskMissedYield+0x8>)
 80065b2:	2201      	movs	r2, #1
 80065b4:	601a      	str	r2, [r3, #0]
}
 80065b6:	4770      	bx	lr
 80065b8:	200054f0 	.word	0x200054f0

080065bc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80065bc:	4b05      	ldr	r3, [pc, #20]	@ (80065d4 <xTaskGetSchedulerState+0x18>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	b133      	cbz	r3, 80065d0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065c2:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <xTaskGetSchedulerState+0x1c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	b10b      	cbz	r3, 80065cc <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 80065c8:	2000      	movs	r0, #0
	}
 80065ca:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 80065cc:	2002      	movs	r0, #2
 80065ce:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065d0:	2001      	movs	r0, #1
 80065d2:	4770      	bx	lr
 80065d4:	200054f8 	.word	0x200054f8
 80065d8:	200054dc 	.word	0x200054dc

080065dc <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80065dc:	2800      	cmp	r0, #0
 80065de:	d03b      	beq.n	8006658 <xTaskPriorityDisinherit+0x7c>
	{
 80065e0:	b538      	push	{r3, r4, r5, lr}
 80065e2:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 80065e4:	4b1e      	ldr	r3, [pc, #120]	@ (8006660 <xTaskPriorityDisinherit+0x84>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4283      	cmp	r3, r0
 80065ea:	d008      	beq.n	80065fe <xTaskPriorityDisinherit+0x22>
 80065ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	e7fe      	b.n	80065fc <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80065fe:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8006600:	b943      	cbnz	r3, 8006614 <xTaskPriorityDisinherit+0x38>
 8006602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006606:	f383 8811 	msr	BASEPRI, r3
 800660a:	f3bf 8f6f 	isb	sy
 800660e:	f3bf 8f4f 	dsb	sy
 8006612:	e7fe      	b.n	8006612 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8006614:	3b01      	subs	r3, #1
 8006616:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006618:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800661a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800661c:	4291      	cmp	r1, r2
 800661e:	d01d      	beq.n	800665c <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006620:	b10b      	cbz	r3, 8006626 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8006622:	2000      	movs	r0, #0
	}
 8006624:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006626:	1d05      	adds	r5, r0, #4
 8006628:	4628      	mov	r0, r5
 800662a:	f7fa ff8b 	bl	8001544 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800662e:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8006630:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006632:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 8006636:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8006638:	4b0a      	ldr	r3, [pc, #40]	@ (8006664 <xTaskPriorityDisinherit+0x88>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4298      	cmp	r0, r3
 800663e:	d901      	bls.n	8006644 <xTaskPriorityDisinherit+0x68>
 8006640:	4b08      	ldr	r3, [pc, #32]	@ (8006664 <xTaskPriorityDisinherit+0x88>)
 8006642:	6018      	str	r0, [r3, #0]
 8006644:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006648:	4629      	mov	r1, r5
 800664a:	4b07      	ldr	r3, [pc, #28]	@ (8006668 <xTaskPriorityDisinherit+0x8c>)
 800664c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006650:	f7fa ff54 	bl	80014fc <vListInsertEnd>
					xReturn = pdTRUE;
 8006654:	2001      	movs	r0, #1
 8006656:	e7e5      	b.n	8006624 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8006658:	2000      	movs	r0, #0
	}
 800665a:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800665c:	2000      	movs	r0, #0
 800665e:	e7e1      	b.n	8006624 <xTaskPriorityDisinherit+0x48>
 8006660:	200059d8 	.word	0x200059d8
 8006664:	200054fc 	.word	0x200054fc
 8006668:	20005578 	.word	0x20005578

0800666c <thermistor_init>:
#include "thermistor.h"
#include "utils.h"


void thermistor_init(thermistor_t *thermistor, thermistor_conf_t cfg)
{
 800666c:	b084      	sub	sp, #16
 800666e:	b510      	push	{r4, lr}
 8006670:	ed2d 8b02 	vpush	{d8}
 8006674:	f10d 0c14 	add.w	ip, sp, #20
 8006678:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
    if (thermistor == NULL)
 800667c:	2800      	cmp	r0, #0
 800667e:	d060      	beq.n	8006742 <thermistor_init+0xd6>
 8006680:	4604      	mov	r4, r0
        log_error("Thermistor init failed!");
        return;
    }

    // https://en.wikipedia.org/wiki/Steinhart%E2%80%93Hart_equation
	float l1 = logf(cfg.resistance_1);
 8006682:	ed9d 0a08 	vldr	s0, [sp, #32]
 8006686:	f002 ff3f 	bl	8009508 <logf>
 800668a:	eef0 8a40 	vmov.f32	s17, s0
	float l2 = logf(cfg.resistance_2);
 800668e:	ed9d 0a09 	vldr	s0, [sp, #36]	@ 0x24
 8006692:	f002 ff39 	bl	8009508 <logf>
 8006696:	eeb0 8a40 	vmov.f32	s16, s0
	float l3 = logf(cfg.resistance_3);
 800669a:	ed9d 0a0a 	vldr	s0, [sp, #40]	@ 0x28
 800669e:	f002 ff33 	bl	8009508 <logf>

	float y1 = 1 / CELSIUS_TO_KELVIN(cfg.tempC_1);
 80066a2:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 800674c <thermistor_init+0xe0>
 80066a6:	eddd 7a05 	vldr	s15, [sp, #20]
 80066aa:	ee77 7a86 	vadd.f32	s15, s15, s12
 80066ae:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80066b2:	eec5 6aa7 	vdiv.f32	s13, s11, s15
	float y2 = 1 / CELSIUS_TO_KELVIN(cfg.tempC_2);
 80066b6:	eddd 7a06 	vldr	s15, [sp, #24]
 80066ba:	ee77 7a86 	vadd.f32	s15, s15, s12
 80066be:	ee85 7aa7 	vdiv.f32	s14, s11, s15
	float y3 = 1 / CELSIUS_TO_KELVIN(cfg.tempC_3);
 80066c2:	eddd 7a07 	vldr	s15, [sp, #28]
 80066c6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80066ca:	ee85 6aa7 	vdiv.f32	s12, s11, s15

	float u2 = (y2 - y1) / (l2 - l1);
 80066ce:	ee37 7a66 	vsub.f32	s14, s14, s13
 80066d2:	ee78 5a68 	vsub.f32	s11, s16, s17
 80066d6:	eec7 7a25 	vdiv.f32	s15, s14, s11
	float u3 = (y3 - y1) / (l3 - l1);
 80066da:	ee36 6a66 	vsub.f32	s12, s12, s13
 80066de:	ee70 5a68 	vsub.f32	s11, s0, s17
 80066e2:	ee86 7a25 	vdiv.f32	s14, s12, s11

	thermistor->m_c = ((u3 - u2) / (l3 - l2)) / (l1 + l2 + l3);
 80066e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066ea:	ee30 6a48 	vsub.f32	s12, s0, s16
 80066ee:	eec7 5a06 	vdiv.f32	s11, s14, s12
 80066f2:	ee38 7a88 	vadd.f32	s14, s17, s16
 80066f6:	ee37 7a00 	vadd.f32	s14, s14, s0
 80066fa:	ee85 6a87 	vdiv.f32	s12, s11, s14
 80066fe:	ed84 6a05 	vstr	s12, [r4, #20]
	thermistor->m_b = u2 - thermistor->m_c * (l1 * l1 + l1 * l2 + l2 * l2);
 8006702:	ee68 5aa8 	vmul.f32	s11, s17, s17
 8006706:	ee28 7a88 	vmul.f32	s14, s17, s16
 800670a:	ee35 7a87 	vadd.f32	s14, s11, s14
 800670e:	ee28 8a08 	vmul.f32	s16, s16, s16
 8006712:	ee37 7a08 	vadd.f32	s14, s14, s16
 8006716:	ee26 7a07 	vmul.f32	s14, s12, s14
 800671a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800671e:	edc4 7a04 	vstr	s15, [r4, #16]
	thermistor->m_a = y1 - (thermistor->m_b + l1 * l1 * thermistor->m_c) * l1;
 8006722:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006726:	ee77 7a86 	vadd.f32	s15, s15, s12
 800672a:	ee27 0aa8 	vmul.f32	s0, s15, s17
 800672e:	ee76 6ac0 	vsub.f32	s13, s13, s0
 8006732:	edc4 6a03 	vstr	s13, [r4, #12]
	if (tempAt90percentPoint > cfg.tempC_3)
    {
        log_error("Thermistor configuration has failed 90% test");
	}
    */
}
 8006736:	ecbd 8b02 	vpop	{d8}
 800673a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800673e:	b004      	add	sp, #16
 8006740:	4770      	bx	lr
        log_error("Thermistor init failed!");
 8006742:	4803      	ldr	r0, [pc, #12]	@ (8006750 <thermistor_init+0xe4>)
 8006744:	f7fa f9c2 	bl	8000acc <log_error>
        return;
 8006748:	e7f5      	b.n	8006736 <thermistor_init+0xca>
 800674a:	bf00      	nop
 800674c:	43889333 	.word	0x43889333
 8006750:	08009d94 	.word	0x08009d94

08006754 <thermistor_get_temp>:

temperature_t thermistor_get_temp(thermistor_t *thermistor)
{
 8006754:	b510      	push	{r4, lr}
 8006756:	4604      	mov	r4, r0
    // This resistance should have already been validated - only
	// thing we can check is that it's non-negative
    float ohms = resistor_get_resistance(&thermistor->resistor);
 8006758:	f7fb fcac 	bl	80020b4 <resistor_get_resistance>
    {
        log_error("Thermistor invalid resistance!");
        return NAN;
    }

	float lnR = logf(ohms);
 800675c:	f002 fed4 	bl	8009508 <logf>

	float lnR3 = lnR * lnR * lnR;
 8006760:	ee60 6a00 	vmul.f32	s13, s0, s0
 8006764:	ee66 6a80 	vmul.f32	s13, s13, s0

	float recip = thermistor->m_a + thermistor->m_b * lnR + thermistor->m_c * lnR3;
 8006768:	edd4 7a03 	vldr	s15, [r4, #12]
 800676c:	ed94 7a04 	vldr	s14, [r4, #16]
 8006770:	ee27 7a00 	vmul.f32	s14, s14, s0
 8006774:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006778:	ed94 7a05 	vldr	s14, [r4, #20]
 800677c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006780:	ee77 7a87 	vadd.f32	s15, s15, s14

	float kelvin = 1 / recip;
 8006784:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006788:	ee87 0a27 	vdiv.f32	s0, s14, s15

	float celsius = KELVIN_TO_CELSIUS(kelvin);
 800678c:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 80067cc <thermistor_get_temp+0x78>
 8006790:	ee30 0a67 	vsub.f32	s0, s0, s15

	// bounds check result - please don't try to run this SGC when it is colder than -50C :)
	if (celsius < -50) {
 8006794:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80067d0 <thermistor_get_temp+0x7c>
 8006798:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800679c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a0:	d407      	bmi.n	80067b2 <thermistor_get_temp+0x5e>
		log_error("Thermistor temp bound check failed!");
        return NAN;
	}

	if (celsius > 250) {
 80067a2:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80067d4 <thermistor_get_temp+0x80>
 80067a6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80067aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ae:	dc06      	bgt.n	80067be <thermistor_get_temp+0x6a>
		log_error("Thermistor temp bound check failed!");
        return NAN;
	}

	return celsius;
 80067b0:	bd10      	pop	{r4, pc}
		log_error("Thermistor temp bound check failed!");
 80067b2:	4809      	ldr	r0, [pc, #36]	@ (80067d8 <thermistor_get_temp+0x84>)
 80067b4:	f7fa f98a 	bl	8000acc <log_error>
        return NAN;
 80067b8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80067dc <thermistor_get_temp+0x88>
 80067bc:	e7f8      	b.n	80067b0 <thermistor_get_temp+0x5c>
		log_error("Thermistor temp bound check failed!");
 80067be:	4806      	ldr	r0, [pc, #24]	@ (80067d8 <thermistor_get_temp+0x84>)
 80067c0:	f7fa f984 	bl	8000acc <log_error>
        return NAN;
 80067c4:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80067dc <thermistor_get_temp+0x88>
 80067c8:	e7f2      	b.n	80067b0 <thermistor_get_temp+0x5c>
 80067ca:	bf00      	nop
 80067cc:	43889333 	.word	0x43889333
 80067d0:	c2480000 	.word	0xc2480000
 80067d4:	437a0000 	.word	0x437a0000
 80067d8:	08009dac 	.word	0x08009dac
 80067dc:	7fc00000 	.word	0x7fc00000

080067e0 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80067e0:	b500      	push	{lr}
 80067e2:	b08f      	sub	sp, #60	@ 0x3c

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80067e4:	2300      	movs	r3, #0
 80067e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80067ec:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80067ee:	9308      	str	r3, [sp, #32]
 80067f0:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80067f2:	9301      	str	r3, [sp, #4]
 80067f4:	9302      	str	r3, [sp, #8]
 80067f6:	9303      	str	r3, [sp, #12]
 80067f8:	9304      	str	r3, [sp, #16]
 80067fa:	9305      	str	r3, [sp, #20]
 80067fc:	9306      	str	r3, [sp, #24]
 80067fe:	9307      	str	r3, [sp, #28]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006800:	481f      	ldr	r0, [pc, #124]	@ (8006880 <MX_TIM2_Init+0xa0>)
 8006802:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006806:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 84-1;
 8006808:	2253      	movs	r2, #83	@ 0x53
 800680a:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800680c:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 800680e:	f04f 32ff 	mov.w	r2, #4294967295
 8006812:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006814:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006816:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006818:	f7fd ffcc 	bl	80047b4 <HAL_TIM_Base_Init>
 800681c:	bb00      	cbnz	r0, 8006860 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800681e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006822:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006824:	a90a      	add	r1, sp, #40	@ 0x28
 8006826:	4816      	ldr	r0, [pc, #88]	@ (8006880 <MX_TIM2_Init+0xa0>)
 8006828:	f7fe f920 	bl	8004a6c <HAL_TIM_ConfigClockSource>
 800682c:	b9d8      	cbnz	r0, 8006866 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800682e:	4814      	ldr	r0, [pc, #80]	@ (8006880 <MX_TIM2_Init+0xa0>)
 8006830:	f7fd ffec 	bl	800480c <HAL_TIM_OC_Init>
 8006834:	b9d0      	cbnz	r0, 800686c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006836:	2300      	movs	r3, #0
 8006838:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800683a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800683c:	a908      	add	r1, sp, #32
 800683e:	4810      	ldr	r0, [pc, #64]	@ (8006880 <MX_TIM2_Init+0xa0>)
 8006840:	f7fe fa4c 	bl	8004cdc <HAL_TIMEx_MasterConfigSynchronization>
 8006844:	b9a8      	cbnz	r0, 8006872 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8006846:	2200      	movs	r2, #0
 8006848:	9201      	str	r2, [sp, #4]
  sConfigOC.Pulse = 0;
 800684a:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800684c:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800684e:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006850:	a901      	add	r1, sp, #4
 8006852:	480b      	ldr	r0, [pc, #44]	@ (8006880 <MX_TIM2_Init+0xa0>)
 8006854:	f7fe f860 	bl	8004918 <HAL_TIM_OC_ConfigChannel>
 8006858:	b970      	cbnz	r0, 8006878 <MX_TIM2_Init+0x98>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800685a:	b00f      	add	sp, #60	@ 0x3c
 800685c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006860:	f7fa fe98 	bl	8001594 <Error_Handler>
 8006864:	e7db      	b.n	800681e <MX_TIM2_Init+0x3e>
    Error_Handler();
 8006866:	f7fa fe95 	bl	8001594 <Error_Handler>
 800686a:	e7e0      	b.n	800682e <MX_TIM2_Init+0x4e>
    Error_Handler();
 800686c:	f7fa fe92 	bl	8001594 <Error_Handler>
 8006870:	e7e1      	b.n	8006836 <MX_TIM2_Init+0x56>
    Error_Handler();
 8006872:	f7fa fe8f 	bl	8001594 <Error_Handler>
 8006876:	e7e6      	b.n	8006846 <MX_TIM2_Init+0x66>
    Error_Handler();
 8006878:	f7fa fe8c 	bl	8001594 <Error_Handler>
}
 800687c:	e7ed      	b.n	800685a <MX_TIM2_Init+0x7a>
 800687e:	bf00      	nop
 8006880:	20005a24 	.word	0x20005a24

08006884 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006884:	b500      	push	{lr}
 8006886:	b083      	sub	sp, #12

  if(tim_pwmHandle->Instance==TIM1)
 8006888:	6803      	ldr	r3, [r0, #0]
 800688a:	4a15      	ldr	r2, [pc, #84]	@ (80068e0 <HAL_TIM_PWM_MspInit+0x5c>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d005      	beq.n	800689c <HAL_TIM_PWM_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM3)
 8006890:	4a14      	ldr	r2, [pc, #80]	@ (80068e4 <HAL_TIM_PWM_MspInit+0x60>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d016      	beq.n	80068c4 <HAL_TIM_PWM_MspInit+0x40>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006896:	b003      	add	sp, #12
 8006898:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800689c:	2200      	movs	r2, #0
 800689e:	9200      	str	r2, [sp, #0]
 80068a0:	4b11      	ldr	r3, [pc, #68]	@ (80068e8 <HAL_TIM_PWM_MspInit+0x64>)
 80068a2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80068a4:	f041 0101 	orr.w	r1, r1, #1
 80068a8:	6459      	str	r1, [r3, #68]	@ 0x44
 80068aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 80068b4:	210f      	movs	r1, #15
 80068b6:	201a      	movs	r0, #26
 80068b8:	f7fc f8d2 	bl	8002a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80068bc:	201a      	movs	r0, #26
 80068be:	f7fc f8df 	bl	8002a80 <HAL_NVIC_EnableIRQ>
 80068c2:	e7e8      	b.n	8006896 <HAL_TIM_PWM_MspInit+0x12>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80068c4:	2300      	movs	r3, #0
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	4b07      	ldr	r3, [pc, #28]	@ (80068e8 <HAL_TIM_PWM_MspInit+0x64>)
 80068ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068cc:	f042 0202 	orr.w	r2, r2, #2
 80068d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80068d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	9301      	str	r3, [sp, #4]
 80068da:	9b01      	ldr	r3, [sp, #4]
}
 80068dc:	e7db      	b.n	8006896 <HAL_TIM_PWM_MspInit+0x12>
 80068de:	bf00      	nop
 80068e0:	40010000 	.word	0x40010000
 80068e4:	40000400 	.word	0x40000400
 80068e8:	40023800 	.word	0x40023800

080068ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 80068ec:	6803      	ldr	r3, [r0, #0]
 80068ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068f2:	d000      	beq.n	80068f6 <HAL_TIM_Base_MspInit+0xa>
 80068f4:	4770      	bx	lr
{
 80068f6:	b500      	push	{lr}
 80068f8:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80068fa:	2200      	movs	r2, #0
 80068fc:	9201      	str	r2, [sp, #4]
 80068fe:	f503 330e 	add.w	r3, r3, #145408	@ 0x23800
 8006902:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006904:	f041 0101 	orr.w	r1, r1, #1
 8006908:	6419      	str	r1, [r3, #64]	@ 0x40
 800690a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	9301      	str	r3, [sp, #4]
 8006912:	9b01      	ldr	r3, [sp, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8006914:	2105      	movs	r1, #5
 8006916:	201c      	movs	r0, #28
 8006918:	f7fc f8a2 	bl	8002a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800691c:	201c      	movs	r0, #28
 800691e:	f7fc f8af 	bl	8002a80 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8006922:	b003      	add	sp, #12
 8006924:	f85d fb04 	ldr.w	pc, [sp], #4

08006928 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006928:	b500      	push	{lr}
 800692a:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800692c:	2300      	movs	r3, #0
 800692e:	9303      	str	r3, [sp, #12]
 8006930:	9304      	str	r3, [sp, #16]
 8006932:	9305      	str	r3, [sp, #20]
 8006934:	9306      	str	r3, [sp, #24]
 8006936:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM1)
 8006938:	6803      	ldr	r3, [r0, #0]
 800693a:	4a1c      	ldr	r2, [pc, #112]	@ (80069ac <HAL_TIM_MspPostInit+0x84>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d005      	beq.n	800694c <HAL_TIM_MspPostInit+0x24>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 8006940:	4a1b      	ldr	r2, [pc, #108]	@ (80069b0 <HAL_TIM_MspPostInit+0x88>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d01a      	beq.n	800697c <HAL_TIM_MspPostInit+0x54>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8006946:	b009      	add	sp, #36	@ 0x24
 8006948:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800694c:	2300      	movs	r3, #0
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	4b18      	ldr	r3, [pc, #96]	@ (80069b4 <HAL_TIM_MspPostInit+0x8c>)
 8006952:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006954:	f042 0201 	orr.w	r2, r2, #1
 8006958:	631a      	str	r2, [r3, #48]	@ 0x30
 800695a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	9301      	str	r3, [sp, #4]
 8006962:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ETB1_MOTOR1_Pin|ETB1_MOTOR2_Pin;
 8006964:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006968:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800696a:	2302      	movs	r3, #2
 800696c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800696e:	2301      	movs	r3, #1
 8006970:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006972:	a903      	add	r1, sp, #12
 8006974:	4810      	ldr	r0, [pc, #64]	@ (80069b8 <HAL_TIM_MspPostInit+0x90>)
 8006976:	f7fc fa9b 	bl	8002eb0 <HAL_GPIO_Init>
 800697a:	e7e4      	b.n	8006946 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800697c:	2300      	movs	r3, #0
 800697e:	9302      	str	r3, [sp, #8]
 8006980:	4b0c      	ldr	r3, [pc, #48]	@ (80069b4 <HAL_TIM_MspPostInit+0x8c>)
 8006982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006984:	f042 0204 	orr.w	r2, r2, #4
 8006988:	631a      	str	r2, [r3, #48]	@ 0x30
 800698a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	9302      	str	r3, [sp, #8]
 8006992:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM_OUT1_Pin|PWM_OUT2_Pin|PWM_OUT3_Pin|PWM_OUT4_Pin;
 8006994:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8006998:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800699a:	2302      	movs	r3, #2
 800699c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800699e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069a0:	a903      	add	r1, sp, #12
 80069a2:	4806      	ldr	r0, [pc, #24]	@ (80069bc <HAL_TIM_MspPostInit+0x94>)
 80069a4:	f7fc fa84 	bl	8002eb0 <HAL_GPIO_Init>
}
 80069a8:	e7cd      	b.n	8006946 <HAL_TIM_MspPostInit+0x1e>
 80069aa:	bf00      	nop
 80069ac:	40010000 	.word	0x40010000
 80069b0:	40000400 	.word	0x40000400
 80069b4:	40023800 	.word	0x40023800
 80069b8:	40020000 	.word	0x40020000
 80069bc:	40020800 	.word	0x40020800

080069c0 <MX_TIM1_Init>:
{
 80069c0:	b510      	push	{r4, lr}
 80069c2:	b092      	sub	sp, #72	@ 0x48
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80069c4:	2400      	movs	r4, #0
 80069c6:	9410      	str	r4, [sp, #64]	@ 0x40
 80069c8:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80069ca:	9409      	str	r4, [sp, #36]	@ 0x24
 80069cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80069ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069d0:	940c      	str	r4, [sp, #48]	@ 0x30
 80069d2:	940d      	str	r4, [sp, #52]	@ 0x34
 80069d4:	940e      	str	r4, [sp, #56]	@ 0x38
 80069d6:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80069d8:	2220      	movs	r2, #32
 80069da:	4621      	mov	r1, r4
 80069dc:	a801      	add	r0, sp, #4
 80069de:	f002 f90f 	bl	8008c00 <memset>
  htim1.Instance = TIM1;
 80069e2:	4827      	ldr	r0, [pc, #156]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 80069e4:	4b27      	ldr	r3, [pc, #156]	@ (8006a84 <MX_TIM1_Init+0xc4>)
 80069e6:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80069e8:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069ea:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 80069ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80069f0:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069f2:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80069f4:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069f6:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80069f8:	f7fd ff34 	bl	8004864 <HAL_TIM_PWM_Init>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d130      	bne.n	8006a62 <MX_TIM1_Init+0xa2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a00:	2300      	movs	r3, #0
 8006a02:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a04:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006a06:	a910      	add	r1, sp, #64	@ 0x40
 8006a08:	481d      	ldr	r0, [pc, #116]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 8006a0a:	f7fe f967 	bl	8004cdc <HAL_TIMEx_MasterConfigSynchronization>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	d12a      	bne.n	8006a68 <MX_TIM1_Init+0xa8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a12:	2360      	movs	r3, #96	@ 0x60
 8006a14:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8006a16:	2200      	movs	r2, #0
 8006a18:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a1a:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006a1c:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a1e:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006a20:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006a22:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a24:	a909      	add	r1, sp, #36	@ 0x24
 8006a26:	4816      	ldr	r0, [pc, #88]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 8006a28:	f7fd ffa5 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006a2c:	b9f8      	cbnz	r0, 8006a6e <MX_TIM1_Init+0xae>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006a2e:	2204      	movs	r2, #4
 8006a30:	a909      	add	r1, sp, #36	@ 0x24
 8006a32:	4813      	ldr	r0, [pc, #76]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 8006a34:	f7fd ff9f 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006a38:	b9e0      	cbnz	r0, 8006a74 <MX_TIM1_Init+0xb4>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006a3e:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006a40:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006a42:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006a44:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006a46:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a4a:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006a4c:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006a4e:	a901      	add	r1, sp, #4
 8006a50:	480b      	ldr	r0, [pc, #44]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 8006a52:	f7fe f981 	bl	8004d58 <HAL_TIMEx_ConfigBreakDeadTime>
 8006a56:	b980      	cbnz	r0, 8006a7a <MX_TIM1_Init+0xba>
  HAL_TIM_MspPostInit(&htim1);
 8006a58:	4809      	ldr	r0, [pc, #36]	@ (8006a80 <MX_TIM1_Init+0xc0>)
 8006a5a:	f7ff ff65 	bl	8006928 <HAL_TIM_MspPostInit>
}
 8006a5e:	b012      	add	sp, #72	@ 0x48
 8006a60:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006a62:	f7fa fd97 	bl	8001594 <Error_Handler>
 8006a66:	e7cb      	b.n	8006a00 <MX_TIM1_Init+0x40>
    Error_Handler();
 8006a68:	f7fa fd94 	bl	8001594 <Error_Handler>
 8006a6c:	e7d1      	b.n	8006a12 <MX_TIM1_Init+0x52>
    Error_Handler();
 8006a6e:	f7fa fd91 	bl	8001594 <Error_Handler>
 8006a72:	e7dc      	b.n	8006a2e <MX_TIM1_Init+0x6e>
    Error_Handler();
 8006a74:	f7fa fd8e 	bl	8001594 <Error_Handler>
 8006a78:	e7df      	b.n	8006a3a <MX_TIM1_Init+0x7a>
    Error_Handler();
 8006a7a:	f7fa fd8b 	bl	8001594 <Error_Handler>
 8006a7e:	e7eb      	b.n	8006a58 <MX_TIM1_Init+0x98>
 8006a80:	20005a6c 	.word	0x20005a6c
 8006a84:	40010000 	.word	0x40010000

08006a88 <MX_TIM3_Init>:
{
 8006a88:	b500      	push	{lr}
 8006a8a:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	9308      	str	r3, [sp, #32]
 8006a90:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	9302      	str	r3, [sp, #8]
 8006a96:	9303      	str	r3, [sp, #12]
 8006a98:	9304      	str	r3, [sp, #16]
 8006a9a:	9305      	str	r3, [sp, #20]
 8006a9c:	9306      	str	r3, [sp, #24]
 8006a9e:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 8006aa0:	4825      	ldr	r0, [pc, #148]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006aa2:	4a26      	ldr	r2, [pc, #152]	@ (8006b3c <MX_TIM3_Init+0xb4>)
 8006aa4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8006aa6:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006aa8:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8006aaa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006aae:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ab0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006ab2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006ab4:	f7fd fed6 	bl	8004864 <HAL_TIM_PWM_Init>
 8006ab8:	bb58      	cbnz	r0, 8006b12 <MX_TIM3_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006aba:	2300      	movs	r3, #0
 8006abc:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006abe:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006ac0:	a908      	add	r1, sp, #32
 8006ac2:	481d      	ldr	r0, [pc, #116]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006ac4:	f7fe f90a 	bl	8004cdc <HAL_TIMEx_MasterConfigSynchronization>
 8006ac8:	bb30      	cbnz	r0, 8006b18 <MX_TIM3_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006aca:	2360      	movs	r3, #96	@ 0x60
 8006acc:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8006ace:	2200      	movs	r2, #0
 8006ad0:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ad2:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ad4:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006ad6:	a901      	add	r1, sp, #4
 8006ad8:	4817      	ldr	r0, [pc, #92]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006ada:	f7fd ff4c 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006ade:	b9f0      	cbnz	r0, 8006b1e <MX_TIM3_Init+0x96>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006ae0:	2204      	movs	r2, #4
 8006ae2:	eb0d 0102 	add.w	r1, sp, r2
 8006ae6:	4814      	ldr	r0, [pc, #80]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006ae8:	f7fd ff45 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006aec:	b9d0      	cbnz	r0, 8006b24 <MX_TIM3_Init+0x9c>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006aee:	2208      	movs	r2, #8
 8006af0:	a901      	add	r1, sp, #4
 8006af2:	4811      	ldr	r0, [pc, #68]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006af4:	f7fd ff3f 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006af8:	b9b8      	cbnz	r0, 8006b2a <MX_TIM3_Init+0xa2>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006afa:	220c      	movs	r2, #12
 8006afc:	a901      	add	r1, sp, #4
 8006afe:	480e      	ldr	r0, [pc, #56]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006b00:	f7fd ff39 	bl	8004976 <HAL_TIM_PWM_ConfigChannel>
 8006b04:	b9a0      	cbnz	r0, 8006b30 <MX_TIM3_Init+0xa8>
  HAL_TIM_MspPostInit(&htim3);
 8006b06:	480c      	ldr	r0, [pc, #48]	@ (8006b38 <MX_TIM3_Init+0xb0>)
 8006b08:	f7ff ff0e 	bl	8006928 <HAL_TIM_MspPostInit>
}
 8006b0c:	b00b      	add	sp, #44	@ 0x2c
 8006b0e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006b12:	f7fa fd3f 	bl	8001594 <Error_Handler>
 8006b16:	e7d0      	b.n	8006aba <MX_TIM3_Init+0x32>
    Error_Handler();
 8006b18:	f7fa fd3c 	bl	8001594 <Error_Handler>
 8006b1c:	e7d5      	b.n	8006aca <MX_TIM3_Init+0x42>
    Error_Handler();
 8006b1e:	f7fa fd39 	bl	8001594 <Error_Handler>
 8006b22:	e7dd      	b.n	8006ae0 <MX_TIM3_Init+0x58>
    Error_Handler();
 8006b24:	f7fa fd36 	bl	8001594 <Error_Handler>
 8006b28:	e7e1      	b.n	8006aee <MX_TIM3_Init+0x66>
    Error_Handler();
 8006b2a:	f7fa fd33 	bl	8001594 <Error_Handler>
 8006b2e:	e7e4      	b.n	8006afa <MX_TIM3_Init+0x72>
    Error_Handler();
 8006b30:	f7fa fd30 	bl	8001594 <Error_Handler>
 8006b34:	e7e7      	b.n	8006b06 <MX_TIM3_Init+0x7e>
 8006b36:	bf00      	nop
 8006b38:	200059dc 	.word	0x200059dc
 8006b3c:	40000400 	.word	0x40000400

08006b40 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b40:	4b06      	ldr	r3, [pc, #24]	@ (8006b5c <prvGetNextExpireTime+0x1c>)
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	6813      	ldr	r3, [r2, #0]
 8006b46:	b92b      	cbnz	r3, 8006b54 <prvGetNextExpireTime+0x14>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b4c:	b923      	cbnz	r3, 8006b58 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b4e:	68d3      	ldr	r3, [r2, #12]
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b54:	2300      	movs	r3, #0
 8006b56:	e7f8      	b.n	8006b4a <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b58:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8006b5a:	4770      	bx	lr
 8006b5c:	20005bb4 	.word	0x20005bb4

08006b60 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b60:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b62:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b64:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006b66:	4291      	cmp	r1, r2
 8006b68:	d80c      	bhi.n	8006b84 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b6a:	1ad2      	subs	r2, r2, r3
 8006b6c:	6983      	ldr	r3, [r0, #24]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d301      	bcc.n	8006b76 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006b72:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8006b74:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006b76:	1d01      	adds	r1, r0, #4
 8006b78:	4b09      	ldr	r3, [pc, #36]	@ (8006ba0 <prvInsertTimerInActiveList+0x40>)
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	f7fa fcc9 	bl	8001512 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006b80:	2000      	movs	r0, #0
 8006b82:	e7f7      	b.n	8006b74 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d201      	bcs.n	8006b8c <prvInsertTimerInActiveList+0x2c>
 8006b88:	4299      	cmp	r1, r3
 8006b8a:	d206      	bcs.n	8006b9a <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b8c:	1d01      	adds	r1, r0, #4
 8006b8e:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <prvInsertTimerInActiveList+0x44>)
 8006b90:	6818      	ldr	r0, [r3, #0]
 8006b92:	f7fa fcbe 	bl	8001512 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006b96:	2000      	movs	r0, #0
 8006b98:	e7ec      	b.n	8006b74 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8006b9a:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8006b9c:	e7ea      	b.n	8006b74 <prvInsertTimerInActiveList+0x14>
 8006b9e:	bf00      	nop
 8006ba0:	20005bb0 	.word	0x20005bb0
 8006ba4:	20005bb4 	.word	0x20005bb4

08006ba8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ba8:	b530      	push	{r4, r5, lr}
 8006baa:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006bac:	f7fa fdca 	bl	8001744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006bb0:	4b11      	ldr	r3, [pc, #68]	@ (8006bf8 <prvCheckForValidListAndQueue+0x50>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	b11b      	cbz	r3, 8006bbe <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bb6:	f7fa fde7 	bl	8001788 <vPortExitCritical>
}
 8006bba:	b003      	add	sp, #12
 8006bbc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8006bbe:	4d0f      	ldr	r5, [pc, #60]	@ (8006bfc <prvCheckForValidListAndQueue+0x54>)
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	f7fa fc8d 	bl	80014e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006bc6:	4c0e      	ldr	r4, [pc, #56]	@ (8006c00 <prvCheckForValidListAndQueue+0x58>)
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f7fa fc89 	bl	80014e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bce:	4b0d      	ldr	r3, [pc, #52]	@ (8006c04 <prvCheckForValidListAndQueue+0x5c>)
 8006bd0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c08 <prvCheckForValidListAndQueue+0x60>)
 8006bd4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9300      	str	r3, [sp, #0]
 8006bda:	4b0c      	ldr	r3, [pc, #48]	@ (8006c0c <prvCheckForValidListAndQueue+0x64>)
 8006bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8006c10 <prvCheckForValidListAndQueue+0x68>)
 8006bde:	2110      	movs	r1, #16
 8006be0:	200a      	movs	r0, #10
 8006be2:	f7fa fff6 	bl	8001bd2 <xQueueGenericCreateStatic>
 8006be6:	4b04      	ldr	r3, [pc, #16]	@ (8006bf8 <prvCheckForValidListAndQueue+0x50>)
 8006be8:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d0e3      	beq.n	8006bb6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006bee:	4909      	ldr	r1, [pc, #36]	@ (8006c14 <prvCheckForValidListAndQueue+0x6c>)
 8006bf0:	f7fb fa14 	bl	800201c <vQueueAddToRegistry>
 8006bf4:	e7df      	b.n	8006bb6 <prvCheckForValidListAndQueue+0xe>
 8006bf6:	bf00      	nop
 8006bf8:	20005bac 	.word	0x20005bac
 8006bfc:	20005bcc 	.word	0x20005bcc
 8006c00:	20005bb8 	.word	0x20005bb8
 8006c04:	20005bb4 	.word	0x20005bb4
 8006c08:	20005bb0 	.word	0x20005bb0
 8006c0c:	20005ab4 	.word	0x20005ab4
 8006c10:	20005b04 	.word	0x20005b04
 8006c14:	08009dd0 	.word	0x08009dd0

08006c18 <prvInitialiseNewTimer>:
{
 8006c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c1c:	9f07      	ldr	r7, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006c1e:	b941      	cbnz	r1, 8006c32 <prvInitialiseNewTimer+0x1a>
 8006c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	f3bf 8f6f 	isb	sy
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	e7fe      	b.n	8006c30 <prvInitialiseNewTimer+0x18>
 8006c32:	4606      	mov	r6, r0
 8006c34:	4614      	mov	r4, r2
 8006c36:	461d      	mov	r5, r3
 8006c38:	4688      	mov	r8, r1
	if( pxNewTimer != NULL )
 8006c3a:	b18f      	cbz	r7, 8006c60 <prvInitialiseNewTimer+0x48>
		prvCheckForValidListAndQueue();
 8006c3c:	f7ff ffb4 	bl	8006ba8 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8006c40:	603e      	str	r6, [r7, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006c42:	f8c7 8018 	str.w	r8, [r7, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006c46:	61fd      	str	r5, [r7, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006c48:	9b06      	ldr	r3, [sp, #24]
 8006c4a:	623b      	str	r3, [r7, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006c4c:	1d38      	adds	r0, r7, #4
 8006c4e:	f7fa fc52 	bl	80014f6 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8006c52:	b12c      	cbz	r4, 8006c60 <prvInitialiseNewTimer+0x48>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006c54:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c58:	f043 0304 	orr.w	r3, r3, #4
 8006c5c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
}
 8006c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006c64 <xTimerCreateTimerTask>:
{
 8006c64:	b510      	push	{r4, lr}
 8006c66:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006c68:	f7ff ff9e 	bl	8006ba8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006c6c:	4b12      	ldr	r3, [pc, #72]	@ (8006cb8 <xTimerCreateTimerTask+0x54>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	b1cb      	cbz	r3, 8006ca6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c72:	2400      	movs	r4, #0
 8006c74:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c76:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c78:	aa07      	add	r2, sp, #28
 8006c7a:	a906      	add	r1, sp, #24
 8006c7c:	a805      	add	r0, sp, #20
 8006c7e:	f7f9 fe63 	bl	8000948 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c82:	9b05      	ldr	r3, [sp, #20]
 8006c84:	9302      	str	r3, [sp, #8]
 8006c86:	9b06      	ldr	r3, [sp, #24]
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	4623      	mov	r3, r4
 8006c90:	9a07      	ldr	r2, [sp, #28]
 8006c92:	490a      	ldr	r1, [pc, #40]	@ (8006cbc <xTimerCreateTimerTask+0x58>)
 8006c94:	480a      	ldr	r0, [pc, #40]	@ (8006cc0 <xTimerCreateTimerTask+0x5c>)
 8006c96:	f7ff f93b 	bl	8005f10 <xTaskCreateStatic>
 8006c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8006cc4 <xTimerCreateTimerTask+0x60>)
 8006c9c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006c9e:	b110      	cbz	r0, 8006ca6 <xTimerCreateTimerTask+0x42>
}
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	b008      	add	sp, #32
 8006ca4:	bd10      	pop	{r4, pc}
 8006ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006caa:	f383 8811 	msr	BASEPRI, r3
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8006cb6:	e7fe      	b.n	8006cb6 <xTimerCreateTimerTask+0x52>
 8006cb8:	20005bac 	.word	0x20005bac
 8006cbc:	08009dd8 	.word	0x08009dd8
 8006cc0:	08007055 	.word	0x08007055
 8006cc4:	20005ba8 	.word	0x20005ba8

08006cc8 <xTimerCreate>:
	{
 8006cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ccc:	b082      	sub	sp, #8
 8006cce:	4604      	mov	r4, r0
 8006cd0:	4688      	mov	r8, r1
 8006cd2:	4617      	mov	r7, r2
 8006cd4:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006cd6:	202c      	movs	r0, #44	@ 0x2c
 8006cd8:	f7fa f9a8 	bl	800102c <pvPortMalloc>
		if( pxNewTimer != NULL )
 8006cdc:	4606      	mov	r6, r0
 8006cde:	b158      	cbz	r0, 8006cf8 <xTimerCreate+0x30>
			pxNewTimer->ucStatus = 0x00;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	f880 3028 	strb.w	r3, [r0, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006ce6:	9001      	str	r0, [sp, #4]
 8006ce8:	9b08      	ldr	r3, [sp, #32]
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	462b      	mov	r3, r5
 8006cee:	463a      	mov	r2, r7
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f7ff ff90 	bl	8006c18 <prvInitialiseNewTimer>
	}
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	b002      	add	sp, #8
 8006cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006d00 <xTimerCreateStatic>:
	{
 8006d00:	b510      	push	{r4, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	4684      	mov	ip, r0
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006d06:	202c      	movs	r0, #44	@ 0x2c
 8006d08:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006d0a:	9803      	ldr	r0, [sp, #12]
 8006d0c:	282c      	cmp	r0, #44	@ 0x2c
 8006d0e:	d008      	beq.n	8006d22 <xTimerCreateStatic+0x22>
 8006d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	e7fe      	b.n	8006d20 <xTimerCreateStatic+0x20>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d22:	9803      	ldr	r0, [sp, #12]
		configASSERT( pxTimerBuffer );
 8006d24:	9807      	ldr	r0, [sp, #28]
 8006d26:	b160      	cbz	r0, 8006d42 <xTimerCreateStatic+0x42>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8006d28:	2002      	movs	r0, #2
 8006d2a:	9c07      	ldr	r4, [sp, #28]
 8006d2c:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006d30:	9401      	str	r4, [sp, #4]
 8006d32:	9806      	ldr	r0, [sp, #24]
 8006d34:	9000      	str	r0, [sp, #0]
 8006d36:	4660      	mov	r0, ip
 8006d38:	f7ff ff6e 	bl	8006c18 <prvInitialiseNewTimer>
	}
 8006d3c:	9807      	ldr	r0, [sp, #28]
 8006d3e:	b004      	add	sp, #16
 8006d40:	bd10      	pop	{r4, pc}
 8006d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d46:	f383 8811 	msr	BASEPRI, r3
 8006d4a:	f3bf 8f6f 	isb	sy
 8006d4e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTimerBuffer );
 8006d52:	e7fe      	b.n	8006d52 <xTimerCreateStatic+0x52>

08006d54 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8006d54:	b1b8      	cbz	r0, 8006d86 <xTimerGenericCommand+0x32>
 8006d56:	469c      	mov	ip, r3
 8006d58:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8006d5a:	4818      	ldr	r0, [pc, #96]	@ (8006dbc <xTimerGenericCommand+0x68>)
 8006d5c:	6800      	ldr	r0, [r0, #0]
 8006d5e:	b358      	cbz	r0, 8006db8 <xTimerGenericCommand+0x64>
{
 8006d60:	b500      	push	{lr}
 8006d62:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8006d64:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d66:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006d68:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d6a:	2905      	cmp	r1, #5
 8006d6c:	dc1c      	bgt.n	8006da8 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d6e:	f7ff fc25 	bl	80065bc <xTaskGetSchedulerState>
 8006d72:	2802      	cmp	r0, #2
 8006d74:	d010      	beq.n	8006d98 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d76:	2300      	movs	r3, #0
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4669      	mov	r1, sp
 8006d7c:	480f      	ldr	r0, [pc, #60]	@ (8006dbc <xTimerGenericCommand+0x68>)
 8006d7e:	6800      	ldr	r0, [r0, #0]
 8006d80:	f7fa ff71 	bl	8001c66 <xQueueGenericSend>
 8006d84:	e015      	b.n	8006db2 <xTimerGenericCommand+0x5e>
 8006d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8006d96:	e7fe      	b.n	8006d96 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d98:	2300      	movs	r3, #0
 8006d9a:	9a06      	ldr	r2, [sp, #24]
 8006d9c:	4669      	mov	r1, sp
 8006d9e:	4807      	ldr	r0, [pc, #28]	@ (8006dbc <xTimerGenericCommand+0x68>)
 8006da0:	6800      	ldr	r0, [r0, #0]
 8006da2:	f7fa ff60 	bl	8001c66 <xQueueGenericSend>
 8006da6:	e004      	b.n	8006db2 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006da8:	2300      	movs	r3, #0
 8006daa:	4662      	mov	r2, ip
 8006dac:	4669      	mov	r1, sp
 8006dae:	f7fb f81e 	bl	8001dee <xQueueGenericSendFromISR>
}
 8006db2:	b005      	add	sp, #20
 8006db4:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8006db8:	2000      	movs	r0, #0
}
 8006dba:	4770      	bx	lr
 8006dbc:	20005bac 	.word	0x20005bac

08006dc0 <prvSwitchTimerLists>:
{
 8006dc0:	b570      	push	{r4, r5, r6, lr}
 8006dc2:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8006e34 <prvSwitchTimerLists+0x74>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	b362      	cbz	r2, 8006e26 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dd0:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dd2:	1d25      	adds	r5, r4, #4
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	f7fa fbb5 	bl	8001544 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dda:	6a23      	ldr	r3, [r4, #32]
 8006ddc:	4620      	mov	r0, r4
 8006dde:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006de0:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006de4:	f013 0f04 	tst.w	r3, #4
 8006de8:	d0ec      	beq.n	8006dc4 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006dea:	69a3      	ldr	r3, [r4, #24]
 8006dec:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8006dee:	429e      	cmp	r6, r3
 8006df0:	d207      	bcs.n	8006e02 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006df2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006df4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006df6:	4629      	mov	r1, r5
 8006df8:	4b0e      	ldr	r3, [pc, #56]	@ (8006e34 <prvSwitchTimerLists+0x74>)
 8006dfa:	6818      	ldr	r0, [r3, #0]
 8006dfc:	f7fa fb89 	bl	8001512 <vListInsert>
 8006e00:	e7e0      	b.n	8006dc4 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e02:	2100      	movs	r1, #0
 8006e04:	9100      	str	r1, [sp, #0]
 8006e06:	460b      	mov	r3, r1
 8006e08:	4632      	mov	r2, r6
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f7ff ffa2 	bl	8006d54 <xTimerGenericCommand>
				configASSERT( xResult );
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d1d7      	bne.n	8006dc4 <prvSwitchTimerLists+0x4>
 8006e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	e7fe      	b.n	8006e24 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 8006e26:	4a04      	ldr	r2, [pc, #16]	@ (8006e38 <prvSwitchTimerLists+0x78>)
 8006e28:	6810      	ldr	r0, [r2, #0]
 8006e2a:	4902      	ldr	r1, [pc, #8]	@ (8006e34 <prvSwitchTimerLists+0x74>)
 8006e2c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8006e2e:	6013      	str	r3, [r2, #0]
}
 8006e30:	b002      	add	sp, #8
 8006e32:	bd70      	pop	{r4, r5, r6, pc}
 8006e34:	20005bb4 	.word	0x20005bb4
 8006e38:	20005bb0 	.word	0x20005bb0

08006e3c <prvSampleTimeNow>:
{
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8006e40:	f7ff f928 	bl	8006094 <xTaskGetTickCount>
 8006e44:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8006e46:	4b07      	ldr	r3, [pc, #28]	@ (8006e64 <prvSampleTimeNow+0x28>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4283      	cmp	r3, r0
 8006e4c:	d805      	bhi.n	8006e5a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8006e52:	4b04      	ldr	r3, [pc, #16]	@ (8006e64 <prvSampleTimeNow+0x28>)
 8006e54:	601c      	str	r4, [r3, #0]
}
 8006e56:	4620      	mov	r0, r4
 8006e58:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8006e5a:	f7ff ffb1 	bl	8006dc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	602b      	str	r3, [r5, #0]
 8006e62:	e7f6      	b.n	8006e52 <prvSampleTimeNow+0x16>
 8006e64:	20005ba4 	.word	0x20005ba4

08006e68 <prvProcessExpiredTimer>:
{
 8006e68:	b570      	push	{r4, r5, r6, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	4606      	mov	r6, r0
 8006e6e:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e70:	4917      	ldr	r1, [pc, #92]	@ (8006ed0 <prvProcessExpiredTimer+0x68>)
 8006e72:	6809      	ldr	r1, [r1, #0]
 8006e74:	68c9      	ldr	r1, [r1, #12]
 8006e76:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e78:	1d20      	adds	r0, r4, #4
 8006e7a:	f7fa fb63 	bl	8001544 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e7e:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 8006e82:	f01c 0f04 	tst.w	ip, #4
 8006e86:	d108      	bne.n	8006e9a <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e88:	f02c 0c01 	bic.w	ip, ip, #1
 8006e8c:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e90:	6a23      	ldr	r3, [r4, #32]
 8006e92:	4620      	mov	r0, r4
 8006e94:	4798      	blx	r3
}
 8006e96:	b002      	add	sp, #8
 8006e98:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e9a:	69a1      	ldr	r1, [r4, #24]
 8006e9c:	4633      	mov	r3, r6
 8006e9e:	462a      	mov	r2, r5
 8006ea0:	4431      	add	r1, r6
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f7ff fe5c 	bl	8006b60 <prvInsertTimerInActiveList>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d0f1      	beq.n	8006e90 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006eac:	2100      	movs	r1, #0
 8006eae:	9100      	str	r1, [sp, #0]
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4632      	mov	r2, r6
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f7ff ff4d 	bl	8006d54 <xTimerGenericCommand>
			configASSERT( xResult );
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d1e8      	bne.n	8006e90 <prvProcessExpiredTimer+0x28>
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	e7fe      	b.n	8006ece <prvProcessExpiredTimer+0x66>
 8006ed0:	20005bb4 	.word	0x20005bb4

08006ed4 <prvProcessTimerOrBlockTask>:
{
 8006ed4:	b570      	push	{r4, r5, r6, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	4606      	mov	r6, r0
 8006eda:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8006edc:	f7ff f8d2 	bl	8006084 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ee0:	a801      	add	r0, sp, #4
 8006ee2:	f7ff ffab 	bl	8006e3c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8006ee6:	9b01      	ldr	r3, [sp, #4]
 8006ee8:	bb33      	cbnz	r3, 8006f38 <prvProcessTimerOrBlockTask+0x64>
 8006eea:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006eec:	b9e4      	cbnz	r4, 8006f28 <prvProcessTimerOrBlockTask+0x54>
 8006eee:	42b0      	cmp	r0, r6
 8006ef0:	d213      	bcs.n	8006f1a <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ef2:	4622      	mov	r2, r4
 8006ef4:	1b71      	subs	r1, r6, r5
 8006ef6:	4b12      	ldr	r3, [pc, #72]	@ (8006f40 <prvProcessTimerOrBlockTask+0x6c>)
 8006ef8:	6818      	ldr	r0, [r3, #0]
 8006efa:	f7fb f8a3 	bl	8002044 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006efe:	f7ff f95b 	bl	80061b8 <xTaskResumeAll>
 8006f02:	b9d8      	cbnz	r0, 8006f3c <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 8006f04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f0c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	f3bf 8f6f 	isb	sy
 8006f18:	e010      	b.n	8006f3c <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 8006f1a:	f7ff f94d 	bl	80061b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006f1e:	4629      	mov	r1, r5
 8006f20:	4630      	mov	r0, r6
 8006f22:	f7ff ffa1 	bl	8006e68 <prvProcessExpiredTimer>
 8006f26:	e009      	b.n	8006f3c <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f28:	4a06      	ldr	r2, [pc, #24]	@ (8006f44 <prvProcessTimerOrBlockTask+0x70>)
 8006f2a:	6812      	ldr	r2, [r2, #0]
 8006f2c:	6812      	ldr	r2, [r2, #0]
 8006f2e:	b90a      	cbnz	r2, 8006f34 <prvProcessTimerOrBlockTask+0x60>
 8006f30:	2401      	movs	r4, #1
 8006f32:	e7de      	b.n	8006ef2 <prvProcessTimerOrBlockTask+0x1e>
 8006f34:	461c      	mov	r4, r3
 8006f36:	e7dc      	b.n	8006ef2 <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 8006f38:	f7ff f93e 	bl	80061b8 <xTaskResumeAll>
}
 8006f3c:	b002      	add	sp, #8
 8006f3e:	bd70      	pop	{r4, r5, r6, pc}
 8006f40:	20005bac 	.word	0x20005bac
 8006f44:	20005bb0 	.word	0x20005bb0

08006f48 <prvProcessReceivedCommands>:
{
 8006f48:	b510      	push	{r4, lr}
 8006f4a:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f4c:	e002      	b.n	8006f54 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f4e:	9b04      	ldr	r3, [sp, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	da0f      	bge.n	8006f74 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f54:	2200      	movs	r2, #0
 8006f56:	a904      	add	r1, sp, #16
 8006f58:	4b3d      	ldr	r3, [pc, #244]	@ (8007050 <prvProcessReceivedCommands+0x108>)
 8006f5a:	6818      	ldr	r0, [r3, #0]
 8006f5c:	f7fa ffae 	bl	8001ebc <xQueueReceive>
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d072      	beq.n	800704a <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f64:	9b04      	ldr	r3, [sp, #16]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	daf1      	bge.n	8006f4e <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f6a:	9907      	ldr	r1, [sp, #28]
 8006f6c:	9806      	ldr	r0, [sp, #24]
 8006f6e:	9b05      	ldr	r3, [sp, #20]
 8006f70:	4798      	blx	r3
 8006f72:	e7ec      	b.n	8006f4e <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f74:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f76:	6963      	ldr	r3, [r4, #20]
 8006f78:	b113      	cbz	r3, 8006f80 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f7a:	1d20      	adds	r0, r4, #4
 8006f7c:	f7fa fae2 	bl	8001544 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f80:	a803      	add	r0, sp, #12
 8006f82:	f7ff ff5b 	bl	8006e3c <prvSampleTimeNow>
 8006f86:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	2b09      	cmp	r3, #9
 8006f8c:	d8e2      	bhi.n	8006f54 <prvProcessReceivedCommands+0xc>
 8006f8e:	e8df f003 	tbb	[pc, r3]
 8006f92:	0505      	.short	0x0505
 8006f94:	4e362f05 	.word	0x4e362f05
 8006f98:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006f9c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006fa0:	f043 0301 	orr.w	r3, r3, #1
 8006fa4:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006fa8:	9b05      	ldr	r3, [sp, #20]
 8006faa:	69a1      	ldr	r1, [r4, #24]
 8006fac:	4419      	add	r1, r3
 8006fae:	4620      	mov	r0, r4
 8006fb0:	f7ff fdd6 	bl	8006b60 <prvInsertTimerInActiveList>
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	d0cd      	beq.n	8006f54 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006fb8:	6a23      	ldr	r3, [r4, #32]
 8006fba:	4620      	mov	r0, r4
 8006fbc:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006fbe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006fc2:	f013 0f04 	tst.w	r3, #4
 8006fc6:	d0c5      	beq.n	8006f54 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006fc8:	69a2      	ldr	r2, [r4, #24]
 8006fca:	2100      	movs	r1, #0
 8006fcc:	9100      	str	r1, [sp, #0]
 8006fce:	460b      	mov	r3, r1
 8006fd0:	9805      	ldr	r0, [sp, #20]
 8006fd2:	4402      	add	r2, r0
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	f7ff febd 	bl	8006d54 <xTimerGenericCommand>
							configASSERT( xResult );
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d1ba      	bne.n	8006f54 <prvProcessReceivedCommands+0xc>
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	e7fe      	b.n	8006fee <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ff0:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8006ff4:	f023 0301 	bic.w	r3, r3, #1
 8006ff8:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 8006ffc:	e7aa      	b.n	8006f54 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ffe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8007002:	f043 0301 	orr.w	r3, r3, #1
 8007006:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800700a:	9905      	ldr	r1, [sp, #20]
 800700c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800700e:	b129      	cbz	r1, 800701c <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007010:	4603      	mov	r3, r0
 8007012:	4401      	add	r1, r0
 8007014:	4620      	mov	r0, r4
 8007016:	f7ff fda3 	bl	8006b60 <prvInsertTimerInActiveList>
					break;
 800701a:	e79b      	b.n	8006f54 <prvProcessReceivedCommands+0xc>
 800701c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007020:	f383 8811 	msr	BASEPRI, r3
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800702c:	e7fe      	b.n	800702c <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800702e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8007032:	f013 0f02 	tst.w	r3, #2
 8007036:	d004      	beq.n	8007042 <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007038:	f023 0301 	bic.w	r3, r3, #1
 800703c:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8007040:	e788      	b.n	8006f54 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8007042:	4620      	mov	r0, r4
 8007044:	f7fa f874 	bl	8001130 <vPortFree>
 8007048:	e784      	b.n	8006f54 <prvProcessReceivedCommands+0xc>
}
 800704a:	b008      	add	sp, #32
 800704c:	bd10      	pop	{r4, pc}
 800704e:	bf00      	nop
 8007050:	20005bac 	.word	0x20005bac

08007054 <prvTimerTask>:
{
 8007054:	b500      	push	{lr}
 8007056:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007058:	a801      	add	r0, sp, #4
 800705a:	f7ff fd71 	bl	8006b40 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800705e:	9901      	ldr	r1, [sp, #4]
 8007060:	f7ff ff38 	bl	8006ed4 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8007064:	f7ff ff70 	bl	8006f48 <prvProcessReceivedCommands>
	for( ;; )
 8007068:	e7f6      	b.n	8007058 <prvTimerTask+0x4>

0800706a <pvTimerGetTimerID>:
void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
Timer_t * const pxTimer = xTimer;
void *pvReturn;

	configASSERT( xTimer );
 800706a:	b140      	cbz	r0, 800707e <pvTimerGetTimerID+0x14>
{
 800706c:	b510      	push	{r4, lr}
 800706e:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
 8007070:	f7fa fb68 	bl	8001744 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8007074:	69e4      	ldr	r4, [r4, #28]
	}
	taskEXIT_CRITICAL();
 8007076:	f7fa fb87 	bl	8001788 <vPortExitCritical>

	return pvReturn;
}
 800707a:	4620      	mov	r0, r4
 800707c:	bd10      	pop	{r4, pc}
 800707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800708e:	e7fe      	b.n	800708e <pvTimerGetTimerID+0x24>

08007090 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007090:	b510      	push	{r4, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	4614      	mov	r4, r2
 8007096:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007098:	f06f 0301 	mvn.w	r3, #1
 800709c:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800709e:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80070a0:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80070a2:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80070a4:	2300      	movs	r3, #0
 80070a6:	4669      	mov	r1, sp
 80070a8:	4802      	ldr	r0, [pc, #8]	@ (80070b4 <xTimerPendFunctionCallFromISR+0x24>)
 80070aa:	6800      	ldr	r0, [r0, #0]
 80070ac:	f7fa fe9f 	bl	8001dee <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 80070b0:	b004      	add	sp, #16
 80070b2:	bd10      	pop	{r4, pc}
 80070b4:	20005bac 	.word	0x20005bac

080070b8 <controller_timing_start>:

void update_next_event(void);

void controller_timing_start(TIM_HandleTypeDef *htim)
{
    if (htim == NULL)
 80070b8:	b320      	cbz	r0, 8007104 <controller_timing_start+0x4c>
{
 80070ba:	b510      	push	{r4, lr}
        /**
         * @todo throw an error
         */
        return;
    }
    timer = htim;
 80070bc:	4c12      	ldr	r4, [pc, #72]	@ (8007108 <controller_timing_start+0x50>)
 80070be:	6020      	str	r0, [r4, #0]
    
    /**
     * This assumes that sys clock is the same as timer clock
     */
    timer->Instance->PSC = (HAL_RCC_GetSysClockFreq() / 1000000UL) - 1;
 80070c0:	f7fd f850 	bl	8004164 <HAL_RCC_GetSysClockFreq>
 80070c4:	4b11      	ldr	r3, [pc, #68]	@ (800710c <controller_timing_start+0x54>)
 80070c6:	fba3 2300 	umull	r2, r3, r3, r0
 80070ca:	0c9b      	lsrs	r3, r3, #18
 80070cc:	6820      	ldr	r0, [r4, #0]
 80070ce:	6802      	ldr	r2, [r0, #0]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	6293      	str	r3, [r2, #40]	@ 0x28
    //timer->Instance->ARR = 100000;
    timer->Instance->EGR |= TIM_EGR_UG;  // Force an update event → immediately reloads PSC
 80070d4:	6802      	ldr	r2, [r0, #0]
 80070d6:	6953      	ldr	r3, [r2, #20]
 80070d8:	f043 0301 	orr.w	r3, r3, #1
 80070dc:	6153      	str	r3, [r2, #20]

    HAL_TIM_Base_Start_IT(timer);
 80070de:	f7fd fa25 	bl	800452c <HAL_TIM_Base_Start_IT>
    HAL_TIM_OC_Start_IT(timer, TIM_CHANNEL_1);    
 80070e2:	2100      	movs	r1, #0
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	f7fd fd4f 	bl	8004b88 <HAL_TIM_OC_Start_IT>

    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++)
 80070ea:	2300      	movs	r3, #0
 80070ec:	2b13      	cmp	r3, #19
 80070ee:	d808      	bhi.n	8007102 <controller_timing_start+0x4a>
    {
        event_queue[i].state = EVENT_STATE_INACTIVE;
 80070f0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80070f4:	4a06      	ldr	r2, [pc, #24]	@ (8007110 <controller_timing_start+0x58>)
 80070f6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80070fa:	2100      	movs	r1, #0
 80070fc:	7411      	strb	r1, [r2, #16]
    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++)
 80070fe:	3301      	adds	r3, #1
 8007100:	e7f4      	b.n	80070ec <controller_timing_start+0x34>
    }
    
}
 8007102:	bd10      	pop	{r4, pc}
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	20005d70 	.word	0x20005d70
 800710c:	431bde83 	.word	0x431bde83
 8007110:	20005be0 	.word	0x20005be0

08007114 <get_time_us>:

time_us_t get_time_us(void)
{
    return timer->Instance->CNT;
 8007114:	4b02      	ldr	r3, [pc, #8]	@ (8007120 <get_time_us+0xc>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
}
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	20005d70 	.word	0x20005d70

08007124 <get_time_ms>:

time_ms_t get_time_ms(void)
{
    return timer->Instance->CNT / 1000U;
 8007124:	4b04      	ldr	r3, [pc, #16]	@ (8007138 <get_time_ms+0x14>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800712c:	4b03      	ldr	r3, [pc, #12]	@ (800713c <get_time_ms+0x18>)
 800712e:	fba3 3000 	umull	r3, r0, r3, r0
}
 8007132:	0980      	lsrs	r0, r0, #6
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	20005d70 	.word	0x20005d70
 800713c:	10624dd3 	.word	0x10624dd3

08007140 <update_next_event>:

void update_next_event(void)
{
 8007140:	b410      	push	{r4}
    time_us_t nearest_time = 0xFFFFFFFF;
    bool found = false;

    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++)
 8007142:	2300      	movs	r3, #0
    bool found = false;
 8007144:	4618      	mov	r0, r3
    time_us_t nearest_time = 0xFFFFFFFF;
 8007146:	f04f 34ff 	mov.w	r4, #4294967295
    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++)
 800714a:	e006      	b.n	800715a <update_next_event+0x1a>
        
        /* This will handle wraparound safely aparantly, but i don't know how it works yet :( */
        if (!found || (int32_t)(event_queue[i].timestamp_us - nearest_time) < 0)
        {
            found = true;
            nearest_time = event_queue[i].timestamp_us;
 800714c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8007150:	008a      	lsls	r2, r1, #2
 8007152:	4910      	ldr	r1, [pc, #64]	@ (8007194 <update_next_event+0x54>)
 8007154:	588c      	ldr	r4, [r1, r2]
            found = true;
 8007156:	2001      	movs	r0, #1
    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++)
 8007158:	3301      	adds	r3, #1
 800715a:	2b13      	cmp	r3, #19
 800715c:	d812      	bhi.n	8007184 <update_next_event+0x44>
        if (event_queue[i].state != EVENT_STATE_PENDING) continue;
 800715e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007162:	0091      	lsls	r1, r2, #2
 8007164:	4a0b      	ldr	r2, [pc, #44]	@ (8007194 <update_next_event+0x54>)
 8007166:	440a      	add	r2, r1
 8007168:	7c12      	ldrb	r2, [r2, #16]
 800716a:	2a01      	cmp	r2, #1
 800716c:	d1f4      	bne.n	8007158 <update_next_event+0x18>
        if (!found || (int32_t)(event_queue[i].timestamp_us - nearest_time) < 0)
 800716e:	2800      	cmp	r0, #0
 8007170:	d0ec      	beq.n	800714c <update_next_event+0xc>
 8007172:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8007176:	008a      	lsls	r2, r1, #2
 8007178:	4906      	ldr	r1, [pc, #24]	@ (8007194 <update_next_event+0x54>)
 800717a:	588a      	ldr	r2, [r1, r2]
 800717c:	1b12      	subs	r2, r2, r4
 800717e:	2a00      	cmp	r2, #0
 8007180:	daea      	bge.n	8007158 <update_next_event+0x18>
 8007182:	e7e3      	b.n	800714c <update_next_event+0xc>
        }        
    }

    if (found) {
 8007184:	b118      	cbz	r0, 800718e <update_next_event+0x4e>
        // Schedule next interrupt
        timer->Instance->CCR1 = nearest_time;
 8007186:	4b04      	ldr	r3, [pc, #16]	@ (8007198 <update_next_event+0x58>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	635c      	str	r4, [r3, #52]	@ 0x34
    } else {
        // No pending events — disable future interrupts or set a dummy compare
        /* Should i set a compare in the near future ?*/
        //timer->Instance->CCR1 = 0xFFFFFFFF;
    }
}
 800718e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007192:	4770      	bx	lr
 8007194:	20005be0 	.word	0x20005be0
 8007198:	20005d70 	.word	0x20005d70

0800719c <scheduler_timer_callback>:

void scheduler_timer_callback()
{
 800719c:	b538      	push	{r3, r4, r5, lr}
    // Exit early if this wasn't a CCR1 match
    if (!(timer->Instance->SR & TIM_SR_CC1IF))
 800719e:	4b23      	ldr	r3, [pc, #140]	@ (800722c <scheduler_timer_callback+0x90>)
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	6813      	ldr	r3, [r2, #0]
 80071a4:	6919      	ldr	r1, [r3, #16]
 80071a6:	f011 0f02 	tst.w	r1, #2
 80071aa:	d03e      	beq.n	800722a <scheduler_timer_callback+0x8e>
    {
        return;
    }

    timer->Instance->SR &= ~TIM_SR_CC1IF;  // Clear the compare match flag
 80071ac:	6919      	ldr	r1, [r3, #16]
 80071ae:	f021 0102 	bic.w	r1, r1, #2
 80071b2:	6119      	str	r1, [r3, #16]
    time_us_t time_now_us = timer->Instance->CNT; // I have avoided the function call overhead here. might be minimal anyways...
 80071b4:	6813      	ldr	r3, [r2, #0]
 80071b6:	6a5d      	ldr	r5, [r3, #36]	@ 0x24

    for (int i = 0; i < SCHEDULER_MAX_EVENTS; i++) {
 80071b8:	2400      	movs	r4, #0
 80071ba:	e00e      	b.n	80071da <scheduler_timer_callback+0x3e>
        {
            event_queue[i].callback_arg(event_queue[i].arg);
        }
        else
        {
            event_queue[i].callback_noarg();
 80071bc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80071c0:	009a      	lsls	r2, r3, #2
 80071c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007230 <scheduler_timer_callback+0x94>)
 80071c4:	4413      	add	r3, r2
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	4798      	blx	r3
        }

        event_queue[i].state = EVENT_STATE_INACTIVE;
 80071ca:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80071ce:	009a      	lsls	r2, r3, #2
 80071d0:	4b17      	ldr	r3, [pc, #92]	@ (8007230 <scheduler_timer_callback+0x94>)
 80071d2:	4413      	add	r3, r2
 80071d4:	2200      	movs	r2, #0
 80071d6:	741a      	strb	r2, [r3, #16]
    for (int i = 0; i < SCHEDULER_MAX_EVENTS; i++) {
 80071d8:	3401      	adds	r4, #1
 80071da:	2c13      	cmp	r4, #19
 80071dc:	dc23      	bgt.n	8007226 <scheduler_timer_callback+0x8a>
        if (event_queue[i].state != EVENT_STATE_PENDING) continue;
 80071de:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80071e2:	009a      	lsls	r2, r3, #2
 80071e4:	4b12      	ldr	r3, [pc, #72]	@ (8007230 <scheduler_timer_callback+0x94>)
 80071e6:	4413      	add	r3, r2
 80071e8:	7c1b      	ldrb	r3, [r3, #16]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d1f4      	bne.n	80071d8 <scheduler_timer_callback+0x3c>
        if ((int32_t)(time_now_us - event_queue[i].timestamp_us) < 0)
 80071ee:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80071f2:	0093      	lsls	r3, r2, #2
 80071f4:	4a0e      	ldr	r2, [pc, #56]	@ (8007230 <scheduler_timer_callback+0x94>)
 80071f6:	58d3      	ldr	r3, [r2, r3]
 80071f8:	1aeb      	subs	r3, r5, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	dbec      	blt.n	80071d8 <scheduler_timer_callback+0x3c>
        event_queue[i].state = EVENT_STATE_ACTIVE;
 80071fe:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007202:	009a      	lsls	r2, r3, #2
 8007204:	4b0a      	ldr	r3, [pc, #40]	@ (8007230 <scheduler_timer_callback+0x94>)
 8007206:	4413      	add	r3, r2
 8007208:	2202      	movs	r2, #2
 800720a:	741a      	strb	r2, [r3, #16]
        if (event_queue[i].uses_arg)
 800720c:	7c5b      	ldrb	r3, [r3, #17]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0d4      	beq.n	80071bc <scheduler_timer_callback+0x20>
            event_queue[i].callback_arg(event_queue[i].arg);
 8007212:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007216:	fa03 f202 	lsl.w	r2, r3, r2
 800721a:	4b05      	ldr	r3, [pc, #20]	@ (8007230 <scheduler_timer_callback+0x94>)
 800721c:	4413      	add	r3, r2
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	68d8      	ldr	r0, [r3, #12]
 8007222:	4790      	blx	r2
 8007224:	e7d1      	b.n	80071ca <scheduler_timer_callback+0x2e>
    }

    update_next_event();  // Schedule the next event
 8007226:	f7ff ff8b 	bl	8007140 <update_next_event>
}
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	20005d70 	.word	0x20005d70
 8007230:	20005be0 	.word	0x20005be0

08007234 <scheduler_schedule_event_with_arg>:


bool scheduler_schedule_event_with_arg(time_us_t timestamp_us, void (*callback)(void *), void *arg)
{
    if (callback == NULL) return false;
 8007234:	b311      	cbz	r1, 800727c <scheduler_schedule_event_with_arg+0x48>
{
 8007236:	b510      	push	{r4, lr}
 8007238:	460c      	mov	r4, r1

    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++) {
 800723a:	2300      	movs	r3, #0
 800723c:	2b13      	cmp	r3, #19
 800723e:	d81b      	bhi.n	8007278 <scheduler_schedule_event_with_arg+0x44>
        if (event_queue[i].state == EVENT_STATE_INACTIVE) {
 8007240:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8007244:	490e      	ldr	r1, [pc, #56]	@ (8007280 <scheduler_schedule_event_with_arg+0x4c>)
 8007246:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 800724a:	7c09      	ldrb	r1, [r1, #16]
 800724c:	b109      	cbz	r1, 8007252 <scheduler_schedule_event_with_arg+0x1e>
    for (size_t i = 0; i < SCHEDULER_MAX_EVENTS; i++) {
 800724e:	3301      	adds	r3, #1
 8007250:	e7f4      	b.n	800723c <scheduler_schedule_event_with_arg+0x8>
            event_queue[i].timestamp_us = timestamp_us;
 8007252:	490b      	ldr	r1, [pc, #44]	@ (8007280 <scheduler_schedule_event_with_arg+0x4c>)
 8007254:	46e6      	mov	lr, ip
 8007256:	eb01 0c8c 	add.w	ip, r1, ip, lsl #2
 800725a:	f841 002e 	str.w	r0, [r1, lr, lsl #2]
            event_queue[i].callback_arg = callback;
 800725e:	f8cc 4004 	str.w	r4, [ip, #4]
            event_queue[i].arg = arg;
 8007262:	f8cc 200c 	str.w	r2, [ip, #12]
            event_queue[i].uses_arg = true;
 8007266:	2401      	movs	r4, #1
 8007268:	f88c 4011 	strb.w	r4, [ip, #17]
            event_queue[i].state = EVENT_STATE_PENDING;
 800726c:	f88c 4010 	strb.w	r4, [ip, #16]

            update_next_event();
 8007270:	f7ff ff66 	bl	8007140 <update_next_event>
            return true;
 8007274:	4620      	mov	r0, r4
        }
    }

    return false;
}
 8007276:	bd10      	pop	{r4, pc}
    return false;
 8007278:	2000      	movs	r0, #0
 800727a:	e7fc      	b.n	8007276 <scheduler_schedule_event_with_arg+0x42>
    if (callback == NULL) return false;
 800727c:	2000      	movs	r0, #0
}
 800727e:	4770      	bx	lr
 8007280:	20005be0 	.word	0x20005be0

08007284 <set_filtering>:
/* just a temporary fix */
trigger_t *trigger = NULL;

void set_filtering()
{
  switch (trigger->settings->filtering)
 8007284:	4b0e      	ldr	r3, [pc, #56]	@ (80072c0 <set_filtering+0x3c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800728a:	7812      	ldrb	r2, [r2, #0]
 800728c:	2a03      	cmp	r2, #3
 800728e:	d813      	bhi.n	80072b8 <set_filtering+0x34>
 8007290:	e8df f002 	tbb	[pc, r2]
 8007294:	0c090502 	.word	0x0c090502
  {
    case TRIGGER_FILTERING_NONE:
      trigger->_trigger_filter_time_us = 0;
 8007298:	2200      	movs	r2, #0
 800729a:	605a      	str	r2, [r3, #4]
        break;
 800729c:	4770      	bx	lr
    case TRIGGER_FILTERING_LITE:
      trigger->_trigger_filter_time_us = trigger->_current_tooth_gap_us / 4U;
 800729e:	695a      	ldr	r2, [r3, #20]
 80072a0:	0892      	lsrs	r2, r2, #2
 80072a2:	605a      	str	r2, [r3, #4]
        break;
 80072a4:	4770      	bx	lr
    case TRIGGER_FILTERING_MEDIUM:
      trigger->_trigger_filter_time_us = trigger->_current_tooth_gap_us / 1U;
 80072a6:	695a      	ldr	r2, [r3, #20]
 80072a8:	605a      	str	r2, [r3, #4]
        break;
 80072aa:	4770      	bx	lr
    case TRIGGER_FILTERING_AGGRESSIVE:
      trigger->_trigger_filter_time_us = trigger->_current_tooth_gap_us * 3 / 4;
 80072ac:	695a      	ldr	r2, [r3, #20]
 80072ae:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80072b2:	0892      	lsrs	r2, r2, #2
 80072b4:	605a      	str	r2, [r3, #4]
        break;
 80072b6:	4770      	bx	lr
    default:
        // Handle invalid filtering level
        trigger->_trigger_filter_time_us = 0;
 80072b8:	2200      	movs	r2, #0
 80072ba:	605a      	str	r2, [r3, #4]
        break;
  }
}
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20005d74 	.word	0x20005d74

080072c4 <trigger_init>:

void trigger_init(trigger_t *trigger_ptr, trigger_settings_t *settings)
{   
 80072c4:	b538      	push	{r3, r4, r5, lr}
  bool temp_status = true;
  if (trigger_ptr == NULL)
 80072c6:	b170      	cbz	r0, 80072e6 <trigger_init+0x22>
 80072c8:	460c      	mov	r4, r1
 80072ca:	4603      	mov	r3, r0
  {
    log_error("Trigger initialization failed. Trigger is NULL.");
    return;
  }
  trigger = trigger_ptr;
 80072cc:	4a12      	ldr	r2, [pc, #72]	@ (8007318 <trigger_init+0x54>)
 80072ce:	6010      	str	r0, [r2, #0]

  if (settings == NULL)
 80072d0:	b169      	cbz	r1, 80072ee <trigger_init+0x2a>
  {
    log_error("Trigger initialization failed. Settings are NULL.");
    return;
  }
  
  if (settings->full_teeth == 0 || settings->missing_teeth == 0)
 80072d2:	784a      	ldrb	r2, [r1, #1]
 80072d4:	b10a      	cbz	r2, 80072da <trigger_init+0x16>
 80072d6:	788a      	ldrb	r2, [r1, #2]
 80072d8:	b96a      	cbnz	r2, 80072f6 <trigger_init+0x32>
  {
    temp_status = false;
    trigger->initialized = temp_status;
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
    log_error("Trigger initialization failed. Teeth misconfigured.");
 80072de:	480f      	ldr	r0, [pc, #60]	@ (800731c <trigger_init+0x58>)
 80072e0:	f7f9 fbf4 	bl	8000acc <log_error>
  trigger->settings = settings;
  trigger->sync_status = TS_NOT_SYNCED;
  set_filtering(trigger);
  trigger->_trigger_actual_teeth = settings->full_teeth - settings->missing_teeth;
  trigger->initialized = true;
}
 80072e4:	bd38      	pop	{r3, r4, r5, pc}
    log_error("Trigger initialization failed. Trigger is NULL.");
 80072e6:	480e      	ldr	r0, [pc, #56]	@ (8007320 <trigger_init+0x5c>)
 80072e8:	f7f9 fbf0 	bl	8000acc <log_error>
    return;
 80072ec:	e7fa      	b.n	80072e4 <trigger_init+0x20>
    log_error("Trigger initialization failed. Settings are NULL.");
 80072ee:	480d      	ldr	r0, [pc, #52]	@ (8007324 <trigger_init+0x60>)
 80072f0:	f7f9 fbec 	bl	8000acc <log_error>
    return;
 80072f4:	e7f6      	b.n	80072e4 <trigger_init+0x20>
  trigger->settings = settings;
 80072f6:	6241      	str	r1, [r0, #36]	@ 0x24
  trigger->sync_status = TS_NOT_SYNCED;
 80072f8:	2200      	movs	r2, #0
 80072fa:	7042      	strb	r2, [r0, #1]
  set_filtering(trigger);
 80072fc:	4d06      	ldr	r5, [pc, #24]	@ (8007318 <trigger_init+0x54>)
 80072fe:	6828      	ldr	r0, [r5, #0]
 8007300:	f7ff ffc0 	bl	8007284 <set_filtering>
  trigger->_trigger_actual_teeth = settings->full_teeth - settings->missing_teeth;
 8007304:	7863      	ldrb	r3, [r4, #1]
 8007306:	78a1      	ldrb	r1, [r4, #2]
 8007308:	682a      	ldr	r2, [r5, #0]
 800730a:	1a5b      	subs	r3, r3, r1
 800730c:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
  trigger->initialized = true;
 8007310:	2301      	movs	r3, #1
 8007312:	7013      	strb	r3, [r2, #0]
 8007314:	e7e6      	b.n	80072e4 <trigger_init+0x20>
 8007316:	bf00      	nop
 8007318:	20005d74 	.word	0x20005d74
 800731c:	08009e44 	.word	0x08009e44
 8007320:	08009de0 	.word	0x08009de0
 8007324:	08009e10 	.word	0x08009e10

08007328 <crankshaft_get_rpm>:


rpm_t crankshaft_get_rpm()
{
  return engine.rpm;
}
 8007328:	4b01      	ldr	r3, [pc, #4]	@ (8007330 <crankshaft_get_rpm+0x8>)
 800732a:	ed93 0a03 	vldr	s0, [r3, #12]
 800732e:	4770      	bx	lr
 8007330:	20000938 	.word	0x20000938

08007334 <crankshaft_get_angle>:
 * @note angle is updated on every trigger event!
 */
angle_t crankshaft_get_angle()
{
  return engine.crankshaft_angle;
}
 8007334:	4b01      	ldr	r3, [pc, #4]	@ (800733c <crankshaft_get_angle+0x8>)
 8007336:	ed93 0a01 	vldr	s0, [r3, #4]
 800733a:	4770      	bx	lr
 800733c:	20000938 	.word	0x20000938

08007340 <trigger_tooth_handle>:
{
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	ed2d 8b02 	vpush	{d8}
  if (!trigger->initialized)
 8007346:	4b61      	ldr	r3, [pc, #388]	@ (80074cc <trigger_tooth_handle+0x18c>)
 8007348:	681d      	ldr	r5, [r3, #0]
 800734a:	782c      	ldrb	r4, [r5, #0]
 800734c:	2c00      	cmp	r4, #0
 800734e:	f000 8081 	beq.w	8007454 <trigger_tooth_handle+0x114>
  trigger->_tooth_time_us[0] = get_time_us();
 8007352:	f7ff fedf 	bl	8007114 <get_time_us>
 8007356:	60a8      	str	r0, [r5, #8]
  trigger->_current_tooth_gap_us = trigger->_tooth_time_us[0] - trigger->_tooth_time_us[1];
 8007358:	4b5c      	ldr	r3, [pc, #368]	@ (80074cc <trigger_tooth_handle+0x18c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	689a      	ldr	r2, [r3, #8]
 800735e:	68d8      	ldr	r0, [r3, #12]
 8007360:	1a12      	subs	r2, r2, r0
 8007362:	615a      	str	r2, [r3, #20]
  if (trigger->_current_tooth_gap_us < trigger->_trigger_filter_time_us) // Pulses should never be less than _trigger_filter_time_us, so if they are it means a false trigger. (A 36-1 wheel at 8000rpm will have triggers approx. every 200uS)
 8007364:	6859      	ldr	r1, [r3, #4]
 8007366:	428a      	cmp	r2, r1
 8007368:	d371      	bcc.n	800744e <trigger_tooth_handle+0x10e>
  trigger->_counted_tooth++; //Increment the tooth counter
 800736a:	8c19      	ldrh	r1, [r3, #32]
 800736c:	3101      	adds	r1, #1
 800736e:	b289      	uxth	r1, r1
 8007370:	8419      	strh	r1, [r3, #32]
  previous_tooth_gap = trigger->_tooth_time_us[1] - trigger->_tooth_time_us[2];
 8007372:	691d      	ldr	r5, [r3, #16]
 8007374:	1b40      	subs	r0, r0, r5
  if (previous_tooth_gap < trigger->_current_tooth_gap_us) 
 8007376:	4282      	cmp	r2, r0
 8007378:	d970      	bls.n	800745c <trigger_tooth_handle+0x11c>
    trigger->_shorter_tooth_gap = previous_tooth_gap;
 800737a:	6198      	str	r0, [r3, #24]
  if(trigger->settings->missing_teeth == 1)
 800737c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800737e:	7880      	ldrb	r0, [r0, #2]
 8007380:	2801      	cmp	r0, #1
 8007382:	d06d      	beq.n	8007460 <trigger_tooth_handle+0x120>
    trigger->_target_tooth_gap_us = trigger->_shorter_tooth_gap * trigger->settings->missing_teeth;
 8007384:	699d      	ldr	r5, [r3, #24]
 8007386:	fb00 f505 	mul.w	r5, r0, r5
 800738a:	61dd      	str	r5, [r3, #28]
  if ((trigger->_current_tooth_gap_us > trigger->_target_tooth_gap_us) || (trigger->_counted_tooth > trigger->_trigger_actual_teeth))
 800738c:	69d8      	ldr	r0, [r3, #28]
 800738e:	4282      	cmp	r2, r0
 8007390:	d803      	bhi.n	800739a <trigger_tooth_handle+0x5a>
 8007392:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8007396:	4291      	cmp	r1, r2
 8007398:	d977      	bls.n	800748a <trigger_tooth_handle+0x14a>
    if (trigger->_counted_tooth < trigger->_trigger_actual_teeth)
 800739a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800739e:	4291      	cmp	r1, r2
 80073a0:	d264      	bcs.n	800746c <trigger_tooth_handle+0x12c>
      trigger->sync_status = TS_NOT_SYNCED;
 80073a2:	2200      	movs	r2, #0
 80073a4:	705a      	strb	r2, [r3, #1]
      trigger->sync_loss_counter++;
 80073a6:	4949      	ldr	r1, [pc, #292]	@ (80074cc <trigger_tooth_handle+0x18c>)
 80073a8:	6808      	ldr	r0, [r1, #0]
 80073aa:	8843      	ldrh	r3, [r0, #2]
 80073ac:	3301      	adds	r3, #1
 80073ae:	8043      	strh	r3, [r0, #2]
      engine.total_revolutions = 0;
 80073b0:	4b47      	ldr	r3, [pc, #284]	@ (80074d0 <trigger_tooth_handle+0x190>)
 80073b2:	601a      	str	r2, [r3, #0]
      engine.rpm = 0;
 80073b4:	2000      	movs	r0, #0
 80073b6:	60d8      	str	r0, [r3, #12]
      trigger->_counted_tooth = 0;
 80073b8:	680b      	ldr	r3, [r1, #0]
 80073ba:	841a      	strh	r2, [r3, #32]
  engine.crankshaft_angle = 360.0f / (angle_t)configuration.trigger.full_teeth * (angle_t)trigger->_counted_tooth;
 80073bc:	4b45      	ldr	r3, [pc, #276]	@ (80074d4 <trigger_tooth_handle+0x194>)
 80073be:	79d9      	ldrb	r1, [r3, #7]
 80073c0:	ee07 1a90 	vmov	s15, r1
 80073c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073c8:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80074d8 <trigger_tooth_handle+0x198>
 80073cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073d0:	4b3e      	ldr	r3, [pc, #248]	@ (80074cc <trigger_tooth_handle+0x18c>)
 80073d2:	6818      	ldr	r0, [r3, #0]
 80073d4:	8c03      	ldrh	r3, [r0, #32]
 80073d6:	ee07 3a10 	vmov	s14, r3
 80073da:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80073de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073e2:	4a3b      	ldr	r2, [pc, #236]	@ (80074d0 <trigger_tooth_handle+0x190>)
 80073e4:	edc2 7a01 	vstr	s15, [r2, #4]
  engine.rpm = (rpm_t)(CONVERSION_FACTOR_SECONDS_TO_MICROSECONDS * CONVERSION_FACTOR_MINUTES_TO_SECONDS / trigger->_shorter_tooth_gap / configuration.trigger.full_teeth);
 80073e8:	6985      	ldr	r5, [r0, #24]
 80073ea:	4b3c      	ldr	r3, [pc, #240]	@ (80074dc <trigger_tooth_handle+0x19c>)
 80073ec:	fbb3 f3f5 	udiv	r3, r3, r5
 80073f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80073f4:	ee07 3a90 	vmov	s15, r3
 80073f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073fc:	edc2 7a03 	vstr	s15, [r2, #12]
  if (trigger->sync_status == TS_FULLY_SYNCED && engine.rpm >= configuration.cranking_rpm_threshold)
 8007400:	7843      	ldrb	r3, [r0, #1]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d043      	beq.n	800748e <trigger_tooth_handle+0x14e>
  else if (trigger->sync_status == TS_FULLY_SYNCED && engine.rpm < configuration.cranking_rpm_threshold)
 8007406:	2b01      	cmp	r3, #1
 8007408:	d04d      	beq.n	80074a6 <trigger_tooth_handle+0x166>
  else if (trigger->sync_status == TS_NOT_SYNCED)
 800740a:	2b00      	cmp	r3, #0
 800740c:	d157      	bne.n	80074be <trigger_tooth_handle+0x17e>
    engine.spinning_state = SS_SPINNING_UP;
 800740e:	4b30      	ldr	r3, [pc, #192]	@ (80074d0 <trigger_tooth_handle+0x190>)
 8007410:	2201      	movs	r2, #1
 8007412:	745a      	strb	r2, [r3, #17]
  if(is_missing_teeth == false)
 8007414:	2c00      	cmp	r4, #0
 8007416:	d056      	beq.n	80074c6 <trigger_tooth_handle+0x186>
  trigger->_tooth_time_us[2] = trigger->_tooth_time_us[1];
 8007418:	4b2c      	ldr	r3, [pc, #176]	@ (80074cc <trigger_tooth_handle+0x18c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68da      	ldr	r2, [r3, #12]
 800741e:	611a      	str	r2, [r3, #16]
  trigger->_tooth_time_us[1] = trigger->_tooth_time_us[0];
 8007420:	689a      	ldr	r2, [r3, #8]
 8007422:	60da      	str	r2, [r3, #12]
  ignition_trigger_event_handle(crankshaft_get_angle(), crankshaft_get_rpm(), get_time_us());
 8007424:	f7ff ff86 	bl	8007334 <crankshaft_get_angle>
 8007428:	eeb0 8a40 	vmov.f32	s16, s0
 800742c:	f7ff ff7c 	bl	8007328 <crankshaft_get_rpm>
 8007430:	eef0 8a40 	vmov.f32	s17, s0
 8007434:	f7ff fe6e 	bl	8007114 <get_time_us>
 8007438:	eef0 0a68 	vmov.f32	s1, s17
 800743c:	eeb0 0a48 	vmov.f32	s0, s16
 8007440:	f7f9 ff74 	bl	800132c <ignition_trigger_event_handle>
  osEventFlagsSet(engine.flags, ENGINE_FLAG_TRIGGER_EVENT);
 8007444:	2101      	movs	r1, #1
 8007446:	4b22      	ldr	r3, [pc, #136]	@ (80074d0 <trigger_tooth_handle+0x190>)
 8007448:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800744a:	f7f9 fa01 	bl	8000850 <osEventFlagsSet>
}
 800744e:	ecbd 8b02 	vpop	{d8}
 8007452:	bd38      	pop	{r3, r4, r5, pc}
    log_error("Trigger is not initialized.");
 8007454:	4822      	ldr	r0, [pc, #136]	@ (80074e0 <trigger_tooth_handle+0x1a0>)
 8007456:	f7f9 fb39 	bl	8000acc <log_error>
    return;
 800745a:	e7f8      	b.n	800744e <trigger_tooth_handle+0x10e>
    trigger->_shorter_tooth_gap = trigger->_current_tooth_gap_us;
 800745c:	619a      	str	r2, [r3, #24]
 800745e:	e78d      	b.n	800737c <trigger_tooth_handle+0x3c>
    trigger->_target_tooth_gap_us = (3 * trigger->_shorter_tooth_gap) >> 1; 
 8007460:	6998      	ldr	r0, [r3, #24]
 8007462:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8007466:	0840      	lsrs	r0, r0, #1
 8007468:	61d8      	str	r0, [r3, #28]
 800746a:	e78f      	b.n	800738c <trigger_tooth_handle+0x4c>
      trigger->sync_status = TS_FULLY_SYNCED;
 800746c:	2201      	movs	r2, #1
 800746e:	705a      	strb	r2, [r3, #1]
      engine.total_revolutions++;
 8007470:	4b17      	ldr	r3, [pc, #92]	@ (80074d0 <trigger_tooth_handle+0x190>)
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	3201      	adds	r2, #1
 8007476:	601a      	str	r2, [r3, #0]
      trigger->_counted_tooth = 0;
 8007478:	4a14      	ldr	r2, [pc, #80]	@ (80074cc <trigger_tooth_handle+0x18c>)
 800747a:	6812      	ldr	r2, [r2, #0]
 800747c:	2100      	movs	r1, #0
 800747e:	8411      	strh	r1, [r2, #32]
      osEventFlagsSet(engine.flags, ENGINE_FLAG_ROTATION_EVENT);
 8007480:	2102      	movs	r1, #2
 8007482:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007484:	f7f9 f9e4 	bl	8000850 <osEventFlagsSet>
 8007488:	e798      	b.n	80073bc <trigger_tooth_handle+0x7c>
  bool is_missing_teeth = false;
 800748a:	2400      	movs	r4, #0
 800748c:	e796      	b.n	80073bc <trigger_tooth_handle+0x7c>
  if (trigger->sync_status == TS_FULLY_SYNCED && engine.rpm >= configuration.cranking_rpm_threshold)
 800748e:	4a11      	ldr	r2, [pc, #68]	@ (80074d4 <trigger_tooth_handle+0x194>)
 8007490:	ed92 7a03 	vldr	s14, [r2, #12]
 8007494:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800749c:	dbb3      	blt.n	8007406 <trigger_tooth_handle+0xc6>
    engine.spinning_state = SS_RUNNING;
 800749e:	4b0c      	ldr	r3, [pc, #48]	@ (80074d0 <trigger_tooth_handle+0x190>)
 80074a0:	2203      	movs	r2, #3
 80074a2:	745a      	strb	r2, [r3, #17]
 80074a4:	e7b6      	b.n	8007414 <trigger_tooth_handle+0xd4>
  else if (trigger->sync_status == TS_FULLY_SYNCED && engine.rpm < configuration.cranking_rpm_threshold)
 80074a6:	4a0b      	ldr	r2, [pc, #44]	@ (80074d4 <trigger_tooth_handle+0x194>)
 80074a8:	ed92 7a03 	vldr	s14, [r2, #12]
 80074ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80074b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074b4:	d5a9      	bpl.n	800740a <trigger_tooth_handle+0xca>
    engine.spinning_state = SS_CRANKING;
 80074b6:	4b06      	ldr	r3, [pc, #24]	@ (80074d0 <trigger_tooth_handle+0x190>)
 80074b8:	2202      	movs	r2, #2
 80074ba:	745a      	strb	r2, [r3, #17]
 80074bc:	e7aa      	b.n	8007414 <trigger_tooth_handle+0xd4>
    engine.spinning_state = SS_STOPPED;
 80074be:	4b04      	ldr	r3, [pc, #16]	@ (80074d0 <trigger_tooth_handle+0x190>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	745a      	strb	r2, [r3, #17]
 80074c4:	e7a6      	b.n	8007414 <trigger_tooth_handle+0xd4>
    set_filtering(trigger); 
 80074c6:	f7ff fedd 	bl	8007284 <set_filtering>
 80074ca:	e7a5      	b.n	8007418 <trigger_tooth_handle+0xd8>
 80074cc:	20005d74 	.word	0x20005d74
 80074d0:	20000938 	.word	0x20000938
 80074d4:	20000994 	.word	0x20000994
 80074d8:	43b40000 	.word	0x43b40000
 80074dc:	03938700 	.word	0x03938700
 80074e0:	08009e78 	.word	0x08009e78

080074e4 <trigger_simulator_init>:
uint8_t wheel_missing_teeth = 0;
void (*wheel_callback)(void) = NULL;

void trigger_simulator_init(uint8_t full_teeth, uint8_t missing_teeth, void (*callback)(void))
{
    wheel_full_teeth = full_teeth;
 80074e4:	4b03      	ldr	r3, [pc, #12]	@ (80074f4 <trigger_simulator_init+0x10>)
 80074e6:	7018      	strb	r0, [r3, #0]
    wheel_missing_teeth = missing_teeth;
 80074e8:	4b03      	ldr	r3, [pc, #12]	@ (80074f8 <trigger_simulator_init+0x14>)
 80074ea:	7019      	strb	r1, [r3, #0]
    wheel_callback = callback;
 80074ec:	4b03      	ldr	r3, [pc, #12]	@ (80074fc <trigger_simulator_init+0x18>)
 80074ee:	601a      	str	r2, [r3, #0]
}
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	20005d85 	.word	0x20005d85
 80074f8:	20005d84 	.word	0x20005d84
 80074fc:	20005d80 	.word	0x20005d80

08007500 <trigger_simulator_update>:

void trigger_simulator_update(rpm_t rpm)
{
    if (wheel_callback == NULL)
 8007500:	4b20      	ldr	r3, [pc, #128]	@ (8007584 <trigger_simulator_update+0x84>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d03c      	beq.n	8007582 <trigger_simulator_update+0x82>
{
 8007508:	b510      	push	{r4, lr}
    if (rpm == 0)
 800750a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800750e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007512:	d030      	beq.n	8007576 <trigger_simulator_update+0x76>
    return (time_us_t) 60.0f * 1e6f / (rpm * 360.0f);
 8007514:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8007588 <trigger_simulator_update+0x88>
 8007518:	ee20 0a27 	vmul.f32	s0, s0, s15
 800751c:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800758c <trigger_simulator_update+0x8c>
 8007520:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007524:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007528:	ee17 4a90 	vmov	r4, s15
    {
        return;
    }

    time_us_t tooth_interval = microseconds_per_degree(rpm) * 360 / wheel_full_teeth;
 800752c:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8007530:	fb03 f404 	mul.w	r4, r3, r4
 8007534:	4b16      	ldr	r3, [pc, #88]	@ (8007590 <trigger_simulator_update+0x90>)
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	fbb4 f4f3 	udiv	r4, r4, r3

    time_us_t current_time = get_time_us();
 800753c:	f7ff fdea 	bl	8007114 <get_time_us>
    static time_us_t prev_time = 0;

    if ((int32_t)(current_time - prev_time) < tooth_interval)
 8007540:	4b14      	ldr	r3, [pc, #80]	@ (8007594 <trigger_simulator_update+0x94>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	1ac3      	subs	r3, r0, r3
 8007546:	42a3      	cmp	r3, r4
 8007548:	d314      	bcc.n	8007574 <trigger_simulator_update+0x74>
    {
        return;
    }
    prev_time = current_time;
 800754a:	4b12      	ldr	r3, [pc, #72]	@ (8007594 <trigger_simulator_update+0x94>)
 800754c:	6018      	str	r0, [r3, #0]
    
    static uint8_t current_tooth_index = 0;

    if (current_tooth_index < wheel_missing_teeth)
 800754e:	4b12      	ldr	r3, [pc, #72]	@ (8007598 <trigger_simulator_update+0x98>)
 8007550:	781a      	ldrb	r2, [r3, #0]
 8007552:	4b12      	ldr	r3, [pc, #72]	@ (800759c <trigger_simulator_update+0x9c>)
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	429a      	cmp	r2, r3
 8007558:	d302      	bcc.n	8007560 <trigger_simulator_update+0x60>
    {
        // welll do nothing!
    }
    else
    {
        wheel_callback();
 800755a:	4b0a      	ldr	r3, [pc, #40]	@ (8007584 <trigger_simulator_update+0x84>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4798      	blx	r3
    }
    

    if (current_tooth_index < (wheel_full_teeth - 1))
 8007560:	4b0d      	ldr	r3, [pc, #52]	@ (8007598 <trigger_simulator_update+0x98>)
 8007562:	781a      	ldrb	r2, [r3, #0]
 8007564:	4b0a      	ldr	r3, [pc, #40]	@ (8007590 <trigger_simulator_update+0x90>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	3b01      	subs	r3, #1
 800756a:	429a      	cmp	r2, r3
 800756c:	da05      	bge.n	800757a <trigger_simulator_update+0x7a>
    {
        current_tooth_index++;
 800756e:	3201      	adds	r2, #1
 8007570:	4b09      	ldr	r3, [pc, #36]	@ (8007598 <trigger_simulator_update+0x98>)
 8007572:	701a      	strb	r2, [r3, #0]
    {
        current_tooth_index = 0;
    }


}
 8007574:	bd10      	pop	{r4, pc}
        return 0;
 8007576:	2400      	movs	r4, #0
 8007578:	e7d8      	b.n	800752c <trigger_simulator_update+0x2c>
        current_tooth_index = 0;
 800757a:	4b07      	ldr	r3, [pc, #28]	@ (8007598 <trigger_simulator_update+0x98>)
 800757c:	2200      	movs	r2, #0
 800757e:	701a      	strb	r2, [r3, #0]
 8007580:	e7f8      	b.n	8007574 <trigger_simulator_update+0x74>
 8007582:	4770      	bx	lr
 8007584:	20005d80 	.word	0x20005d80
 8007588:	43b40000 	.word	0x43b40000
 800758c:	4c64e1c0 	.word	0x4c64e1c0
 8007590:	20005d85 	.word	0x20005d85
 8007594:	20005d7c 	.word	0x20005d7c
 8007598:	20005d78 	.word	0x20005d78
 800759c:	20005d84 	.word	0x20005d84

080075a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80075a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80075a2:	2200      	movs	r2, #0
 80075a4:	490f      	ldr	r1, [pc, #60]	@ (80075e4 <MX_USB_DEVICE_Init+0x44>)
 80075a6:	4810      	ldr	r0, [pc, #64]	@ (80075e8 <MX_USB_DEVICE_Init+0x48>)
 80075a8:	f000 fc4a 	bl	8007e40 <USBD_Init>
 80075ac:	b970      	cbnz	r0, 80075cc <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80075ae:	490f      	ldr	r1, [pc, #60]	@ (80075ec <MX_USB_DEVICE_Init+0x4c>)
 80075b0:	480d      	ldr	r0, [pc, #52]	@ (80075e8 <MX_USB_DEVICE_Init+0x48>)
 80075b2:	f000 fc5c 	bl	8007e6e <USBD_RegisterClass>
 80075b6:	b960      	cbnz	r0, 80075d2 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80075b8:	490d      	ldr	r1, [pc, #52]	@ (80075f0 <MX_USB_DEVICE_Init+0x50>)
 80075ba:	480b      	ldr	r0, [pc, #44]	@ (80075e8 <MX_USB_DEVICE_Init+0x48>)
 80075bc:	f000 fa39 	bl	8007a32 <USBD_CDC_RegisterInterface>
 80075c0:	b950      	cbnz	r0, 80075d8 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80075c2:	4809      	ldr	r0, [pc, #36]	@ (80075e8 <MX_USB_DEVICE_Init+0x48>)
 80075c4:	f000 fc73 	bl	8007eae <USBD_Start>
 80075c8:	b948      	cbnz	r0, 80075de <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80075ca:	bd08      	pop	{r3, pc}
    Error_Handler();
 80075cc:	f7f9 ffe2 	bl	8001594 <Error_Handler>
 80075d0:	e7ed      	b.n	80075ae <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 80075d2:	f7f9 ffdf 	bl	8001594 <Error_Handler>
 80075d6:	e7ef      	b.n	80075b8 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80075d8:	f7f9 ffdc 	bl	8001594 <Error_Handler>
 80075dc:	e7f1      	b.n	80075c2 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80075de:	f7f9 ffd9 	bl	8001594 <Error_Handler>
}
 80075e2:	e7f2      	b.n	80075ca <MX_USB_DEVICE_Init+0x2a>
 80075e4:	200000e4 	.word	0x200000e4
 80075e8:	20005d88 	.word	0x20005d88
 80075ec:	20000058 	.word	0x20000058
 80075f0:	2000009c 	.word	0x2000009c

080075f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80075f4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075f6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80075fa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80075fe:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 8007602:	b18c      	cbz	r4, 8007628 <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007604:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007608:	6843      	ldr	r3, [r0, #4]
 800760a:	b17b      	cbz	r3, 800762c <USBD_CDC_EP0_RxReady+0x38>
 800760c:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8007610:	28ff      	cmp	r0, #255	@ 0xff
 8007612:	d00d      	beq.n	8007630 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800761a:	4621      	mov	r1, r4
 800761c:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800761e:	23ff      	movs	r3, #255	@ 0xff
 8007620:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007624:	2000      	movs	r0, #0
}
 8007626:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8007628:	2003      	movs	r0, #3
 800762a:	e7fc      	b.n	8007626 <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 800762c:	2000      	movs	r0, #0
 800762e:	e7fa      	b.n	8007626 <USBD_CDC_EP0_RxReady+0x32>
 8007630:	2000      	movs	r0, #0
 8007632:	e7f8      	b.n	8007626 <USBD_CDC_EP0_RxReady+0x32>

08007634 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007634:	230a      	movs	r3, #10
 8007636:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8007638:	4800      	ldr	r0, [pc, #0]	@ (800763c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800763a:	4770      	bx	lr
 800763c:	20000090 	.word	0x20000090

08007640 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8007640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007642:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007644:	4f0f      	ldr	r7, [pc, #60]	@ (8007684 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007646:	2182      	movs	r1, #130	@ 0x82
 8007648:	4638      	mov	r0, r7
 800764a:	f000 fde3 	bl	8008214 <USBD_GetEpDesc>
 800764e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007650:	2101      	movs	r1, #1
 8007652:	4638      	mov	r0, r7
 8007654:	f000 fdde 	bl	8008214 <USBD_GetEpDesc>
 8007658:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800765a:	2181      	movs	r1, #129	@ 0x81
 800765c:	4638      	mov	r0, r7
 800765e:	f000 fdd9 	bl	8008214 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007662:	b10d      	cbz	r5, 8007668 <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007664:	2210      	movs	r2, #16
 8007666:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007668:	b11c      	cbz	r4, 8007672 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800766a:	2240      	movs	r2, #64	@ 0x40
 800766c:	7122      	strb	r2, [r4, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007672:	b118      	cbz	r0, 800767c <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007674:	2240      	movs	r2, #64	@ 0x40
 8007676:	7102      	strb	r2, [r0, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800767c:	2343      	movs	r3, #67	@ 0x43
 800767e:	8033      	strh	r3, [r6, #0]
}
 8007680:	4800      	ldr	r0, [pc, #0]	@ (8007684 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007684:	20000014 	.word	0x20000014

08007688 <USBD_CDC_GetFSCfgDesc>:
{
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800768c:	4f0f      	ldr	r7, [pc, #60]	@ (80076cc <USBD_CDC_GetFSCfgDesc+0x44>)
 800768e:	2182      	movs	r1, #130	@ 0x82
 8007690:	4638      	mov	r0, r7
 8007692:	f000 fdbf 	bl	8008214 <USBD_GetEpDesc>
 8007696:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007698:	2101      	movs	r1, #1
 800769a:	4638      	mov	r0, r7
 800769c:	f000 fdba 	bl	8008214 <USBD_GetEpDesc>
 80076a0:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80076a2:	2181      	movs	r1, #129	@ 0x81
 80076a4:	4638      	mov	r0, r7
 80076a6:	f000 fdb5 	bl	8008214 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80076aa:	b10d      	cbz	r5, 80076b0 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80076ac:	2210      	movs	r2, #16
 80076ae:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80076b0:	b11c      	cbz	r4, 80076ba <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076b2:	2240      	movs	r2, #64	@ 0x40
 80076b4:	7122      	strb	r2, [r4, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 80076ba:	b118      	cbz	r0, 80076c4 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80076bc:	2240      	movs	r2, #64	@ 0x40
 80076be:	7102      	strb	r2, [r0, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80076c4:	2343      	movs	r3, #67	@ 0x43
 80076c6:	8033      	strh	r3, [r6, #0]
}
 80076c8:	4800      	ldr	r0, [pc, #0]	@ (80076cc <USBD_CDC_GetFSCfgDesc+0x44>)
 80076ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076cc:	20000014 	.word	0x20000014

080076d0 <USBD_CDC_GetHSCfgDesc>:
{
 80076d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d2:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80076d4:	4f0f      	ldr	r7, [pc, #60]	@ (8007714 <USBD_CDC_GetHSCfgDesc+0x44>)
 80076d6:	2182      	movs	r1, #130	@ 0x82
 80076d8:	4638      	mov	r0, r7
 80076da:	f000 fd9b 	bl	8008214 <USBD_GetEpDesc>
 80076de:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80076e0:	2101      	movs	r1, #1
 80076e2:	4638      	mov	r0, r7
 80076e4:	f000 fd96 	bl	8008214 <USBD_GetEpDesc>
 80076e8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80076ea:	2181      	movs	r1, #129	@ 0x81
 80076ec:	4638      	mov	r0, r7
 80076ee:	f000 fd91 	bl	8008214 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80076f2:	b10d      	cbz	r5, 80076f8 <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80076f4:	2210      	movs	r2, #16
 80076f6:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80076f8:	b11c      	cbz	r4, 8007702 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80076fa:	2200      	movs	r2, #0
 80076fc:	7122      	strb	r2, [r4, #4]
 80076fe:	2202      	movs	r2, #2
 8007700:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007702:	b118      	cbz	r0, 800770c <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007704:	2200      	movs	r2, #0
 8007706:	7102      	strb	r2, [r0, #4]
 8007708:	2202      	movs	r2, #2
 800770a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800770c:	2343      	movs	r3, #67	@ 0x43
 800770e:	8033      	strh	r3, [r6, #0]
}
 8007710:	4800      	ldr	r0, [pc, #0]	@ (8007714 <USBD_CDC_GetHSCfgDesc+0x44>)
 8007712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007714:	20000014 	.word	0x20000014

08007718 <USBD_CDC_DataOut>:
{
 8007718:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800771a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800771e:	33b0      	adds	r3, #176	@ 0xb0
 8007720:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007724:	b195      	cbz	r5, 800774c <USBD_CDC_DataOut+0x34>
 8007726:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007728:	f000 fb32 	bl	8007d90 <USBD_LL_GetRxDataSize>
 800772c:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007730:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007734:	33b0      	adds	r3, #176	@ 0xb0
 8007736:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800773a:	6863      	ldr	r3, [r4, #4]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8007742:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8007746:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007748:	2000      	movs	r0, #0
}
 800774a:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800774c:	2003      	movs	r0, #3
 800774e:	e7fc      	b.n	800774a <USBD_CDC_DataOut+0x32>

08007750 <USBD_CDC_DataIn>:
{
 8007750:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007752:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007756:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800775a:	33b0      	adds	r3, #176	@ 0xb0
 800775c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8007760:	b384      	cbz	r4, 80077c4 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007762:	f001 030f 	and.w	r3, r1, #15
 8007766:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800776a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800776e:	6992      	ldr	r2, [r2, #24]
 8007770:	b14a      	cbz	r2, 8007786 <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007772:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 8007776:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 800777a:	69ed      	ldr	r5, [r5, #28]
 800777c:	fbb2 fcf5 	udiv	ip, r2, r5
 8007780:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007784:	b192      	cbz	r2, 80077ac <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 8007786:	2300      	movs	r3, #0
 8007788:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800778c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007790:	33b0      	adds	r3, #176	@ 0xb0
 8007792:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007796:	6843      	ldr	r3, [r0, #4]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	b1ab      	cbz	r3, 80077c8 <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800779c:	460a      	mov	r2, r1
 800779e:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 80077a2:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 80077a6:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80077a8:	2000      	movs	r0, #0
}
 80077aa:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80077ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80077b0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80077b4:	2400      	movs	r4, #0
 80077b6:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80077b8:	4623      	mov	r3, r4
 80077ba:	4622      	mov	r2, r4
 80077bc:	f000 fb30 	bl	8007e20 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80077c0:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80077c2:	e7f2      	b.n	80077aa <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 80077c4:	2003      	movs	r0, #3
 80077c6:	e7f0      	b.n	80077aa <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 80077c8:	2000      	movs	r0, #0
 80077ca:	e7ee      	b.n	80077aa <USBD_CDC_DataIn+0x5a>

080077cc <USBD_CDC_Setup>:
{
 80077cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077ce:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077d0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80077d4:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80077d8:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 80077dc:	2200      	movs	r2, #0
 80077de:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 80077e2:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 80077e6:	2f00      	cmp	r7, #0
 80077e8:	d078      	beq.n	80078dc <USBD_CDC_Setup+0x110>
 80077ea:	4604      	mov	r4, r0
 80077ec:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077ee:	7809      	ldrb	r1, [r1, #0]
 80077f0:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 80077f4:	d034      	beq.n	8007860 <USBD_CDC_Setup+0x94>
 80077f6:	2e20      	cmp	r6, #32
 80077f8:	d169      	bne.n	80078ce <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 80077fa:	88ea      	ldrh	r2, [r5, #6]
 80077fc:	b32a      	cbz	r2, 800784a <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 80077fe:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007802:	d10e      	bne.n	8007822 <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 8007804:	786b      	ldrb	r3, [r5, #1]
 8007806:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800780a:	88ea      	ldrh	r2, [r5, #6]
 800780c:	2a3f      	cmp	r2, #63	@ 0x3f
 800780e:	d81a      	bhi.n	8007846 <USBD_CDC_Setup+0x7a>
 8007810:	b2d2      	uxtb	r2, r2
 8007812:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007816:	4639      	mov	r1, r7
 8007818:	4620      	mov	r0, r4
 800781a:	f001 f964 	bl	8008ae6 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800781e:	2600      	movs	r6, #0
 8007820:	e059      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007822:	33b0      	adds	r3, #176	@ 0xb0
 8007824:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	4639      	mov	r1, r7
 800782e:	7868      	ldrb	r0, [r5, #1]
 8007830:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007832:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007834:	2a07      	cmp	r2, #7
 8007836:	bf28      	it	cs
 8007838:	2207      	movcs	r2, #7
 800783a:	4639      	mov	r1, r7
 800783c:	4620      	mov	r0, r4
 800783e:	f001 f93d 	bl	8008abc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007842:	2600      	movs	r6, #0
 8007844:	e047      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007846:	2240      	movs	r2, #64	@ 0x40
 8007848:	e7e3      	b.n	8007812 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800784a:	33b0      	adds	r3, #176	@ 0xb0
 800784c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	2200      	movs	r2, #0
 8007856:	4629      	mov	r1, r5
 8007858:	7868      	ldrb	r0, [r5, #1]
 800785a:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800785c:	2600      	movs	r6, #0
 800785e:	e03a      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 8007860:	786f      	ldrb	r7, [r5, #1]
 8007862:	2f0b      	cmp	r7, #11
 8007864:	d82e      	bhi.n	80078c4 <USBD_CDC_Setup+0xf8>
 8007866:	e8df f007 	tbb	[pc, r7]
 800786a:	3606      	.short	0x3606
 800786c:	2d2d2d2d 	.word	0x2d2d2d2d
 8007870:	2d2d2d2d 	.word	0x2d2d2d2d
 8007874:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007876:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800787a:	2b03      	cmp	r3, #3
 800787c:	d004      	beq.n	8007888 <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 800787e:	4629      	mov	r1, r5
 8007880:	f000 fd05 	bl	800828e <USBD_CtlError>
            ret = USBD_FAIL;
 8007884:	2603      	movs	r6, #3
 8007886:	e026      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007888:	2202      	movs	r2, #2
 800788a:	a901      	add	r1, sp, #4
 800788c:	f001 f916 	bl	8008abc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007890:	463e      	mov	r6, r7
 8007892:	e020      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007894:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007898:	2b03      	cmp	r3, #3
 800789a:	d004      	beq.n	80078a6 <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 800789c:	4629      	mov	r1, r5
 800789e:	f000 fcf6 	bl	800828e <USBD_CtlError>
            ret = USBD_FAIL;
 80078a2:	2603      	movs	r6, #3
 80078a4:	e017      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80078a6:	2201      	movs	r2, #1
 80078a8:	f10d 0107 	add.w	r1, sp, #7
 80078ac:	f001 f906 	bl	8008abc <USBD_CtlSendData>
 80078b0:	e011      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80078b2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d00d      	beq.n	80078d6 <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 80078ba:	4629      	mov	r1, r5
 80078bc:	f000 fce7 	bl	800828e <USBD_CtlError>
            ret = USBD_FAIL;
 80078c0:	2603      	movs	r6, #3
 80078c2:	e008      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 80078c4:	4629      	mov	r1, r5
 80078c6:	f000 fce2 	bl	800828e <USBD_CtlError>
          ret = USBD_FAIL;
 80078ca:	2603      	movs	r6, #3
          break;
 80078cc:	e003      	b.n	80078d6 <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 80078ce:	4629      	mov	r1, r5
 80078d0:	f000 fcdd 	bl	800828e <USBD_CtlError>
      ret = USBD_FAIL;
 80078d4:	2603      	movs	r6, #3
}
 80078d6:	4630      	mov	r0, r6
 80078d8:	b003      	add	sp, #12
 80078da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 80078dc:	2603      	movs	r6, #3
 80078de:	e7fa      	b.n	80078d6 <USBD_CDC_Setup+0x10a>

080078e0 <USBD_CDC_DeInit>:
{
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80078e4:	2181      	movs	r1, #129	@ 0x81
 80078e6:	f000 fa7b 	bl	8007de0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80078ea:	2500      	movs	r5, #0
 80078ec:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80078ee:	2101      	movs	r1, #1
 80078f0:	4620      	mov	r0, r4
 80078f2:	f000 fa75 	bl	8007de0 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80078f6:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80078fa:	2182      	movs	r1, #130	@ 0x82
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 fa6f 	bl	8007de0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007902:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007906:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800790a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800790e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007912:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007916:	b19a      	cbz	r2, 8007940 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007918:	33b0      	adds	r3, #176	@ 0xb0
 800791a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007924:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007928:	33b0      	adds	r3, #176	@ 0xb0
 800792a:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800792e:	f000 fa39 	bl	8007da4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007932:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007936:	33b0      	adds	r3, #176	@ 0xb0
 8007938:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800793c:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8007940:	2000      	movs	r0, #0
 8007942:	bd38      	pop	{r3, r4, r5, pc}

08007944 <USBD_CDC_Init>:
{
 8007944:	b570      	push	{r4, r5, r6, lr}
 8007946:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007948:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800794c:	f000 fa26 	bl	8007d9c <USBD_static_malloc>
  if (hcdc == NULL)
 8007950:	2800      	cmp	r0, #0
 8007952:	d049      	beq.n	80079e8 <USBD_CDC_Init+0xa4>
 8007954:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007956:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800795a:	2100      	movs	r1, #0
 800795c:	f001 f950 	bl	8008c00 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007960:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007964:	33b0      	adds	r3, #176	@ 0xb0
 8007966:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800796a:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800796e:	7c23      	ldrb	r3, [r4, #16]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d141      	bne.n	80079f8 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007978:	2202      	movs	r2, #2
 800797a:	2181      	movs	r1, #129	@ 0x81
 800797c:	4620      	mov	r0, r4
 800797e:	f000 fa24 	bl	8007dca <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007982:	2601      	movs	r6, #1
 8007984:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007986:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800798a:	2202      	movs	r2, #2
 800798c:	4631      	mov	r1, r6
 800798e:	4620      	mov	r0, r4
 8007990:	f000 fa1b 	bl	8007dca <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007994:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007998:	2310      	movs	r3, #16
 800799a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800799e:	2308      	movs	r3, #8
 80079a0:	2203      	movs	r2, #3
 80079a2:	2182      	movs	r1, #130	@ 0x82
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 fa10 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80079aa:	2301      	movs	r3, #1
 80079ac:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 80079b0:	2600      	movs	r6, #0
 80079b2:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80079b6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80079ba:	33b0      	adds	r3, #176	@ 0xb0
 80079bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4798      	blx	r3
  hcdc->TxState = 0U;
 80079c6:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 80079ca:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 80079ce:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 80079d2:	b362      	cbz	r2, 8007a2e <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079d4:	7c25      	ldrb	r5, [r4, #16]
 80079d6:	bb1d      	cbnz	r5, 8007a20 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80079d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079dc:	2101      	movs	r1, #1
 80079de:	4620      	mov	r0, r4
 80079e0:	f000 fa26 	bl	8007e30 <USBD_LL_PrepareReceive>
}
 80079e4:	4628      	mov	r0, r5
 80079e6:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80079e8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80079ec:	33b0      	adds	r3, #176	@ 0xb0
 80079ee:	2200      	movs	r2, #0
 80079f0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 80079f4:	2502      	movs	r5, #2
 80079f6:	e7f5      	b.n	80079e4 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80079f8:	2340      	movs	r3, #64	@ 0x40
 80079fa:	2202      	movs	r2, #2
 80079fc:	2181      	movs	r1, #129	@ 0x81
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 f9e3 	bl	8007dca <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007a04:	2601      	movs	r6, #1
 8007a06:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007a08:	2340      	movs	r3, #64	@ 0x40
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	4631      	mov	r1, r6
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 f9db 	bl	8007dca <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007a14:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007a18:	2310      	movs	r3, #16
 8007a1a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 8007a1e:	e7be      	b.n	800799e <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a20:	2340      	movs	r3, #64	@ 0x40
 8007a22:	2101      	movs	r1, #1
 8007a24:	4620      	mov	r0, r4
 8007a26:	f000 fa03 	bl	8007e30 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8007a2a:	2500      	movs	r5, #0
 8007a2c:	e7da      	b.n	80079e4 <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 8007a2e:	2502      	movs	r5, #2
 8007a30:	e7d8      	b.n	80079e4 <USBD_CDC_Init+0xa0>

08007a32 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8007a32:	b139      	cbz	r1, 8007a44 <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8007a34:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007a38:	33b0      	adds	r3, #176	@ 0xb0
 8007a3a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007a3e:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8007a40:	2000      	movs	r0, #0
 8007a42:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007a44:	2003      	movs	r0, #3
}
 8007a46:	4770      	bx	lr

08007a48 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a48:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007a4c:	33b0      	adds	r3, #176	@ 0xb0
 8007a4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007a52:	b12b      	cbz	r3, 8007a60 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8007a54:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007a58:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007a60:	2003      	movs	r0, #3
}
 8007a62:	4770      	bx	lr

08007a64 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a64:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007a68:	33b0      	adds	r3, #176	@ 0xb0
 8007a6a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 8007a6e:	b11b      	cbz	r3, 8007a78 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8007a70:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007a74:	2000      	movs	r0, #0
 8007a76:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007a78:	2003      	movs	r0, #3
}
 8007a7a:	4770      	bx	lr

08007a7c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007a7c:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a7e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007a82:	33b0      	adds	r3, #176	@ 0xb0
 8007a84:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007a88:	b18a      	cbz	r2, 8007aae <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 8007a8a:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 8007a8e:	b10b      	cbz	r3, 8007a94 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007a90:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8007a92:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007a9a:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 8007a9e:	62c3      	str	r3, [r0, #44]	@ 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007aa0:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 8007aa4:	2181      	movs	r1, #129	@ 0x81
 8007aa6:	f000 f9bb 	bl	8007e20 <USBD_LL_Transmit>
    ret = USBD_OK;
 8007aaa:	2000      	movs	r0, #0
 8007aac:	e7f1      	b.n	8007a92 <USBD_CDC_TransmitPacket+0x16>
    return (uint8_t)USBD_FAIL;
 8007aae:	2003      	movs	r0, #3
 8007ab0:	e7ef      	b.n	8007a92 <USBD_CDC_TransmitPacket+0x16>

08007ab2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007ab2:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ab4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007ab8:	33b0      	adds	r3, #176	@ 0xb0
 8007aba:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007abe:	b192      	cbz	r2, 8007ae6 <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ac0:	7c04      	ldrb	r4, [r0, #16]
 8007ac2:	b944      	cbnz	r4, 8007ad6 <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ac4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ac8:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8007acc:	2101      	movs	r1, #1
 8007ace:	f000 f9af 	bl	8007e30 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ad6:	2340      	movs	r3, #64	@ 0x40
 8007ad8:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8007adc:	2101      	movs	r1, #1
 8007ade:	f000 f9a7 	bl	8007e30 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8007ae2:	2400      	movs	r4, #0
 8007ae4:	e7f5      	b.n	8007ad2 <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 8007ae6:	2403      	movs	r4, #3
 8007ae8:	e7f3      	b.n	8007ad2 <USBD_CDC_ReceivePacket+0x20>

08007aea <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8007aea:	2000      	movs	r0, #0
 8007aec:	4770      	bx	lr

08007aee <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8007aee:	2000      	movs	r0, #0
 8007af0:	4770      	bx	lr

08007af2 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8007af2:	2000      	movs	r0, #0
 8007af4:	4770      	bx	lr
	...

08007af8 <CDC_Receive_FS>:
{
 8007af8:	b570      	push	{r4, r5, r6, lr}
 8007afa:	b092      	sub	sp, #72	@ 0x48
 8007afc:	4605      	mov	r5, r0
 8007afe:	460c      	mov	r4, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007b00:	4e0e      	ldr	r6, [pc, #56]	@ (8007b3c <CDC_Receive_FS+0x44>)
 8007b02:	4601      	mov	r1, r0
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7ff ffad 	bl	8007a64 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	f7ff ffd1 	bl	8007ab2 <USBD_CDC_ReceivePacket>
    if (*Len > 0 && *Len <= USB_RX_PACKET_MAX_SIZE) {
 8007b10:	6822      	ldr	r2, [r4, #0]
 8007b12:	1e53      	subs	r3, r2, #1
 8007b14:	2b3f      	cmp	r3, #63	@ 0x3f
 8007b16:	d902      	bls.n	8007b1e <CDC_Receive_FS+0x26>
}
 8007b18:	2000      	movs	r0, #0
 8007b1a:	b012      	add	sp, #72	@ 0x48
 8007b1c:	bd70      	pop	{r4, r5, r6, pc}
        memcpy(rx_packet.data, Buf, *Len); // Copy data from USB buffer
 8007b1e:	ae01      	add	r6, sp, #4
 8007b20:	4629      	mov	r1, r5
 8007b22:	4630      	mov	r0, r6
 8007b24:	f001 f8a0 	bl	8008c68 <memcpy>
        rx_packet.len = *Len;
 8007b28:	6823      	ldr	r3, [r4, #0]
 8007b2a:	9311      	str	r3, [sp, #68]	@ 0x44
        osMessageQueuePut(usb_rx_queue_handle, &rx_packet, 5, 0);
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	2205      	movs	r2, #5
 8007b30:	4631      	mov	r1, r6
 8007b32:	4803      	ldr	r0, [pc, #12]	@ (8007b40 <CDC_Receive_FS+0x48>)
 8007b34:	6800      	ldr	r0, [r0, #0]
 8007b36:	f7f8 feb8 	bl	80008aa <osMessageQueuePut>
 8007b3a:	e7ed      	b.n	8007b18 <CDC_Receive_FS+0x20>
 8007b3c:	20005d88 	.word	0x20005d88
 8007b40:	200008f4 	.word	0x200008f4

08007b44 <CDC_Init_FS>:
{
 8007b44:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007b46:	4c06      	ldr	r4, [pc, #24]	@ (8007b60 <CDC_Init_FS+0x1c>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	4906      	ldr	r1, [pc, #24]	@ (8007b64 <CDC_Init_FS+0x20>)
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f7ff ff7b 	bl	8007a48 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007b52:	4905      	ldr	r1, [pc, #20]	@ (8007b68 <CDC_Init_FS+0x24>)
 8007b54:	4620      	mov	r0, r4
 8007b56:	f7ff ff85 	bl	8007a64 <USBD_CDC_SetRxBuffer>
}
 8007b5a:	2000      	movs	r0, #0
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	bf00      	nop
 8007b60:	20005d88 	.word	0x20005d88
 8007b64:	20006064 	.word	0x20006064
 8007b68:	20006464 	.word	0x20006464

08007b6c <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007b6c:	4b09      	ldr	r3, [pc, #36]	@ (8007b94 <CDC_Transmit_FS+0x28>)
 8007b6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 8007b72:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007b76:	b10b      	cbz	r3, 8007b7c <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 8007b78:	2001      	movs	r0, #1
}
 8007b7a:	4770      	bx	lr
{
 8007b7c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007b7e:	4c05      	ldr	r4, [pc, #20]	@ (8007b94 <CDC_Transmit_FS+0x28>)
 8007b80:	460a      	mov	r2, r1
 8007b82:	4601      	mov	r1, r0
 8007b84:	4620      	mov	r0, r4
 8007b86:	f7ff ff5f 	bl	8007a48 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f7ff ff76 	bl	8007a7c <USBD_CDC_TransmitPacket>
}
 8007b90:	bd10      	pop	{r4, pc}
 8007b92:	bf00      	nop
 8007b94:	20005d88 	.word	0x20005d88

08007b98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007b98:	b530      	push	{r4, r5, lr}
 8007b9a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	9303      	str	r3, [sp, #12]
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	9305      	str	r3, [sp, #20]
 8007ba4:	9306      	str	r3, [sp, #24]
 8007ba6:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007ba8:	6803      	ldr	r3, [r0, #0]
 8007baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bae:	d001      	beq.n	8007bb4 <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007bb0:	b009      	add	sp, #36	@ 0x24
 8007bb2:	bd30      	pop	{r4, r5, pc}
 8007bb4:	aa03      	add	r2, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bb6:	2500      	movs	r5, #0
 8007bb8:	9501      	str	r5, [sp, #4]
 8007bba:	4c17      	ldr	r4, [pc, #92]	@ (8007c18 <HAL_PCD_MspInit+0x80>)
 8007bbc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007bbe:	f043 0301 	orr.w	r3, r3, #1
 8007bc2:	6323      	str	r3, [r4, #48]	@ 0x30
 8007bc4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	9301      	str	r3, [sp, #4]
 8007bcc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007bce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007bd2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bd4:	2302      	movs	r3, #2
 8007bd6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007bd8:	2303      	movs	r3, #3
 8007bda:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007bdc:	230a      	movs	r3, #10
 8007bde:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007be0:	4611      	mov	r1, r2
 8007be2:	480e      	ldr	r0, [pc, #56]	@ (8007c1c <HAL_PCD_MspInit+0x84>)
 8007be4:	f7fb f964 	bl	8002eb0 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007be8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bee:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bf0:	9502      	str	r5, [sp, #8]
 8007bf2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007bf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bf8:	6463      	str	r3, [r4, #68]	@ 0x44
 8007bfa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8007bfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c00:	9302      	str	r3, [sp, #8]
 8007c02:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007c04:	462a      	mov	r2, r5
 8007c06:	2105      	movs	r1, #5
 8007c08:	2043      	movs	r0, #67	@ 0x43
 8007c0a:	f7fa ff29 	bl	8002a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007c0e:	2043      	movs	r0, #67	@ 0x43
 8007c10:	f7fa ff36 	bl	8002a80 <HAL_NVIC_EnableIRQ>
}
 8007c14:	e7cc      	b.n	8007bb0 <HAL_PCD_MspInit+0x18>
 8007c16:	bf00      	nop
 8007c18:	40023800 	.word	0x40023800
 8007c1c:	40020000 	.word	0x40020000

08007c20 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c20:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007c22:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8007c26:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007c2a:	f000 f956 	bl	8007eda <USBD_LL_SetupStage>
}
 8007c2e:	bd08      	pop	{r3, pc}

08007c30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c30:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007c32:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8007c36:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007c3a:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8007c3e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007c42:	f000 fa17 	bl	8008074 <USBD_LL_DataOutStage>
}
 8007c46:	bd08      	pop	{r3, pc}

08007c48 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c48:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007c4a:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8007c4e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007c52:	6a1a      	ldr	r2, [r3, #32]
 8007c54:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007c58:	f000 fa6c 	bl	8008134 <USBD_LL_DataInStage>
}
 8007c5c:	bd08      	pop	{r3, pc}

08007c5e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c5e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007c60:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007c64:	f000 f9b4 	bl	8007fd0 <USBD_LL_SOF>
}
 8007c68:	bd08      	pop	{r3, pc}

08007c6a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c6a:	b510      	push	{r4, lr}
 8007c6c:	4604      	mov	r4, r0
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007c6e:	79c3      	ldrb	r3, [r0, #7]
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	d109      	bne.n	8007c88 <HAL_PCD_ResetCallback+0x1e>
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007c74:	2101      	movs	r1, #1
 8007c76:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8007c7a:	f000 f98c 	bl	8007f96 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007c7e:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8007c82:	f000 f956 	bl	8007f32 <USBD_LL_Reset>
}
 8007c86:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007c88:	f7f9 fc84 	bl	8001594 <Error_Handler>
 8007c8c:	e7f2      	b.n	8007c74 <HAL_PCD_ResetCallback+0xa>
	...

08007c90 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c90:	b510      	push	{r4, lr}
 8007c92:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007c94:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007c98:	f000 f980 	bl	8007f9c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007c9c:	6822      	ldr	r2, [r4, #0]
 8007c9e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8007ca2:	f043 0301 	orr.w	r3, r3, #1
 8007ca6:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007caa:	7ae3      	ldrb	r3, [r4, #11]
 8007cac:	b123      	cbz	r3, 8007cb8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007cae:	4a03      	ldr	r2, [pc, #12]	@ (8007cbc <HAL_PCD_SuspendCallback+0x2c>)
 8007cb0:	6913      	ldr	r3, [r2, #16]
 8007cb2:	f043 0306 	orr.w	r3, r3, #6
 8007cb6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007cb8:	bd10      	pop	{r4, pc}
 8007cba:	bf00      	nop
 8007cbc:	e000ed00 	.word	0xe000ed00

08007cc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007cc2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007cc6:	f000 f977 	bl	8007fb8 <USBD_LL_Resume>
}
 8007cca:	bd08      	pop	{r3, pc}

08007ccc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ccc:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007cce:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007cd2:	f000 f9a3 	bl	800801c <USBD_LL_IsoOUTIncomplete>
}
 8007cd6:	bd08      	pop	{r3, pc}

08007cd8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cd8:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007cda:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007cde:	f000 f987 	bl	8007ff0 <USBD_LL_IsoINIncomplete>
}
 8007ce2:	bd08      	pop	{r3, pc}

08007ce4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ce4:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ce6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007cea:	f000 f9ad 	bl	8008048 <USBD_LL_DevConnected>
}
 8007cee:	bd08      	pop	{r3, pc}

08007cf0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cf0:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007cf2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8007cf6:	f000 f9a9 	bl	800804c <USBD_LL_DevDisconnected>
}
 8007cfa:	bd08      	pop	{r3, pc}

08007cfc <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007cfc:	7802      	ldrb	r2, [r0, #0]
 8007cfe:	b10a      	cbz	r2, 8007d04 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8007d00:	2000      	movs	r0, #0
 8007d02:	4770      	bx	lr
{
 8007d04:	b510      	push	{r4, lr}
 8007d06:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8007d08:	4815      	ldr	r0, [pc, #84]	@ (8007d60 <USBD_LL_Init+0x64>)
 8007d0a:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007d0e:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007d12:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007d16:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007d18:	2304      	movs	r3, #4
 8007d1a:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007d20:	2300      	movs	r3, #0
 8007d22:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007d24:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007d26:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007d28:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007d2a:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007d2c:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007d2e:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007d30:	f7fb fa48 	bl	80031c4 <HAL_PCD_Init>
 8007d34:	b980      	cbnz	r0, 8007d58 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007d36:	4c0a      	ldr	r4, [pc, #40]	@ (8007d60 <USBD_LL_Init+0x64>)
 8007d38:	2180      	movs	r1, #128	@ 0x80
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f7fc f811 	bl	8003d62 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007d40:	2240      	movs	r2, #64	@ 0x40
 8007d42:	2100      	movs	r1, #0
 8007d44:	4620      	mov	r0, r4
 8007d46:	f7fb ffe6 	bl	8003d16 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007d4a:	2280      	movs	r2, #128	@ 0x80
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	4620      	mov	r0, r4
 8007d50:	f7fb ffe1 	bl	8003d16 <HAL_PCDEx_SetTxFiFo>
}
 8007d54:	2000      	movs	r0, #0
 8007d56:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8007d58:	f7f9 fc1c 	bl	8001594 <Error_Handler>
 8007d5c:	e7eb      	b.n	8007d36 <USBD_LL_Init+0x3a>
 8007d5e:	bf00      	nop
 8007d60:	20006a84 	.word	0x20006a84

08007d64 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d64:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 8007d68:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007d6c:	d108      	bne.n	8007d80 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007d6e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8007d72:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8007d76:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007d7a:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 8007d7e:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007d80:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8007d84:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8007d88:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007d8c:	7d98      	ldrb	r0, [r3, #22]
 8007d8e:	4770      	bx	lr

08007d90 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d90:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007d92:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007d96:	f7fb fc19 	bl	80035cc <HAL_PCD_EP_GetRxCount>
}
 8007d9a:	bd08      	pop	{r3, pc}

08007d9c <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8007d9c:	4800      	ldr	r0, [pc, #0]	@ (8007da0 <USBD_static_malloc+0x4>)
 8007d9e:	4770      	bx	lr
 8007da0:	20006864 	.word	0x20006864

08007da4 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 8007da4:	4770      	bx	lr

08007da6 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007da6:	2803      	cmp	r0, #3
 8007da8:	d805      	bhi.n	8007db6 <USBD_Get_USB_Status+0x10>
 8007daa:	e8df f000 	tbb	[pc, r0]
 8007dae:	0405      	.short	0x0405
 8007db0:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007db2:	2001      	movs	r0, #1
    break;
 8007db4:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8007db6:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007db8:	4770      	bx	lr

08007dba <USBD_LL_Start>:
{
 8007dba:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8007dbc:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007dc0:	f7fb fa81 	bl	80032c6 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dc4:	f7ff ffef 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007dc8:	bd08      	pop	{r3, pc}

08007dca <USBD_LL_OpenEP>:
{
 8007dca:	b508      	push	{r3, lr}
 8007dcc:	4694      	mov	ip, r2
 8007dce:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007dd0:	4663      	mov	r3, ip
 8007dd2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007dd6:	f7fb fb56 	bl	8003486 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dda:	f7ff ffe4 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007dde:	bd08      	pop	{r3, pc}

08007de0 <USBD_LL_CloseEP>:
{
 8007de0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007de2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007de6:	f7fb fb94 	bl	8003512 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dea:	f7ff ffdc 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007dee:	bd08      	pop	{r3, pc}

08007df0 <USBD_LL_StallEP>:
{
 8007df0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007df2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007df6:	f7fb fc17 	bl	8003628 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dfa:	f7ff ffd4 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007dfe:	bd08      	pop	{r3, pc}

08007e00 <USBD_LL_ClearStallEP>:
{
 8007e00:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e02:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007e06:	f7fb fc52 	bl	80036ae <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e0a:	f7ff ffcc 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007e0e:	bd08      	pop	{r3, pc}

08007e10 <USBD_LL_SetUSBAddress>:
{
 8007e10:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007e12:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007e16:	f7fb fb23 	bl	8003460 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e1a:	f7ff ffc4 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007e1e:	bd08      	pop	{r3, pc}

08007e20 <USBD_LL_Transmit>:
{
 8007e20:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007e22:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007e26:	f7fb fbda 	bl	80035de <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e2a:	f7ff ffbc 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007e2e:	bd08      	pop	{r3, pc}

08007e30 <USBD_LL_PrepareReceive>:
{
 8007e30:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e32:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8007e36:	f7fb fba4 	bl	8003582 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e3a:	f7ff ffb4 	bl	8007da6 <USBD_Get_USB_Status>
}
 8007e3e:	bd08      	pop	{r3, pc}

08007e40 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e40:	b198      	cbz	r0, 8007e6a <USBD_Init+0x2a>
{
 8007e42:	b508      	push	{r3, lr}
 8007e44:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007e46:	2000      	movs	r0, #0
 8007e48:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007e4c:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007e50:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e54:	b109      	cbz	r1, 8007e5a <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8007e56:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007e60:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7ff ff4a 	bl	8007cfc <USBD_LL_Init>

  return ret;
}
 8007e68:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8007e6a:	2003      	movs	r0, #3
}
 8007e6c:	4770      	bx	lr

08007e6e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007e6e:	b510      	push	{r4, lr}
 8007e70:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8007e72:	2300      	movs	r3, #0
 8007e74:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8007e78:	b1b9      	cbz	r1, 8007eaa <USBD_RegisterClass+0x3c>
 8007e7a:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007e7c:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007e80:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8007e84:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8007e86:	b143      	cbz	r3, 8007e9a <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007e88:	32ae      	adds	r2, #174	@ 0xae
 8007e8a:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8007e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e90:	f10d 0006 	add.w	r0, sp, #6
 8007e94:	4798      	blx	r3
 8007e96:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007e9a:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8007ea4:	2000      	movs	r0, #0
}
 8007ea6:	b002      	add	sp, #8
 8007ea8:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8007eaa:	2003      	movs	r0, #3
 8007eac:	e7fb      	b.n	8007ea6 <USBD_RegisterClass+0x38>

08007eae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007eae:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007eb0:	f7ff ff83 	bl	8007dba <USBD_LL_Start>
}
 8007eb4:	bd08      	pop	{r3, pc}

08007eb6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007eb6:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007eb8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007ebc:	b113      	cbz	r3, 8007ec4 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8007ec2:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	e7fc      	b.n	8007ec2 <USBD_SetClassConfig+0xc>

08007ec8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ec8:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007eca:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	4798      	blx	r3
 8007ed2:	b900      	cbnz	r0, 8007ed6 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8007ed4:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8007ed6:	2003      	movs	r0, #3
 8007ed8:	e7fc      	b.n	8007ed4 <USBD_ClrClassConfig+0xc>

08007eda <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007eda:	b538      	push	{r3, r4, r5, lr}
 8007edc:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ede:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 f9bf 	bl	8008266 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007eee:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8007ef2:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007ef6:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8007efa:	f001 031f 	and.w	r3, r1, #31
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d007      	beq.n	8007f12 <USBD_LL_SetupStage+0x38>
 8007f02:	2b02      	cmp	r3, #2
 8007f04:	d00a      	beq.n	8007f1c <USBD_LL_SetupStage+0x42>
 8007f06:	b973      	cbnz	r3, 8007f26 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007f08:	4629      	mov	r1, r5
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f000 fb80 	bl	8008610 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8007f10:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007f12:	4629      	mov	r1, r5
 8007f14:	4620      	mov	r0, r4
 8007f16:	f000 fbb6 	bl	8008686 <USBD_StdItfReq>
      break;
 8007f1a:	e7f9      	b.n	8007f10 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f000 fbf3 	bl	800870a <USBD_StdEPReq>
      break;
 8007f24:	e7f4      	b.n	8007f10 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007f26:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	f7ff ff60 	bl	8007df0 <USBD_LL_StallEP>
      break;
 8007f30:	e7ee      	b.n	8007f10 <USBD_LL_SetupStage+0x36>

08007f32 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f34:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f36:	2301      	movs	r3, #1
 8007f38:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007f42:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f44:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007f48:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f4c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007f50:	b1db      	cbz	r3, 8007f8a <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	b1db      	cbz	r3, 8007f8e <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f56:	2100      	movs	r1, #0
 8007f58:	4798      	blx	r3
 8007f5a:	4607      	mov	r7, r0
 8007f5c:	b9c8      	cbnz	r0, 8007f92 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f5e:	2340      	movs	r3, #64	@ 0x40
 8007f60:	2200      	movs	r2, #0
 8007f62:	4611      	mov	r1, r2
 8007f64:	4620      	mov	r0, r4
 8007f66:	f7ff ff30 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f6a:	2601      	movs	r6, #1
 8007f6c:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f70:	2540      	movs	r5, #64	@ 0x40
 8007f72:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f76:	462b      	mov	r3, r5
 8007f78:	2200      	movs	r2, #0
 8007f7a:	2180      	movs	r1, #128	@ 0x80
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f7ff ff24 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f82:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f84:	6225      	str	r5, [r4, #32]

  return ret;
}
 8007f86:	4638      	mov	r0, r7
 8007f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8007f8a:	2700      	movs	r7, #0
 8007f8c:	e7e7      	b.n	8007f5e <USBD_LL_Reset+0x2c>
 8007f8e:	2700      	movs	r7, #0
 8007f90:	e7e5      	b.n	8007f5e <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8007f92:	2703      	movs	r7, #3
 8007f94:	e7e3      	b.n	8007f5e <USBD_LL_Reset+0x2c>

08007f96 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8007f96:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007f98:	2000      	movs	r0, #0
 8007f9a:	4770      	bx	lr

08007f9c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007f9c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007fa0:	2b04      	cmp	r3, #4
 8007fa2:	d004      	beq.n	8007fae <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007fa4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007fae:	2304      	movs	r3, #4
 8007fb0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	4770      	bx	lr

08007fb8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007fb8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007fbc:	2b04      	cmp	r3, #4
 8007fbe:	d001      	beq.n	8007fc4 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8007fc4:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8007fce:	e7f7      	b.n	8007fc0 <USBD_LL_Resume+0x8>

08007fd0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007fd0:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fd2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007fd6:	2b03      	cmp	r3, #3
 8007fd8:	d001      	beq.n	8007fde <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8007fda:	2000      	movs	r0, #0
 8007fdc:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8007fde:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0f9      	beq.n	8007fda <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0f6      	beq.n	8007fda <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8007fec:	4798      	blx	r3
 8007fee:	e7f4      	b.n	8007fda <USBD_LL_SOF+0xa>

08007ff0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007ff0:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8007ff2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007ff6:	33ae      	adds	r3, #174	@ 0xae
 8007ff8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8007ffc:	b153      	cbz	r3, 8008014 <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ffe:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008002:	2a03      	cmp	r2, #3
 8008004:	d001      	beq.n	800800a <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8008006:	2000      	movs	r0, #0
}
 8008008:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800800a:	6a1b      	ldr	r3, [r3, #32]
 800800c:	b123      	cbz	r3, 8008018 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800800e:	4798      	blx	r3
  return USBD_OK;
 8008010:	2000      	movs	r0, #0
 8008012:	e7f9      	b.n	8008008 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8008014:	2003      	movs	r0, #3
 8008016:	e7f7      	b.n	8008008 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8008018:	2000      	movs	r0, #0
 800801a:	e7f5      	b.n	8008008 <USBD_LL_IsoINIncomplete+0x18>

0800801c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800801c:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 800801e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008022:	33ae      	adds	r3, #174	@ 0xae
 8008024:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008028:	b153      	cbz	r3, 8008040 <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800802a:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800802e:	2a03      	cmp	r2, #3
 8008030:	d001      	beq.n	8008036 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8008032:	2000      	movs	r0, #0
}
 8008034:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008038:	b123      	cbz	r3, 8008044 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800803a:	4798      	blx	r3
  return USBD_OK;
 800803c:	2000      	movs	r0, #0
 800803e:	e7f9      	b.n	8008034 <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8008040:	2003      	movs	r0, #3
 8008042:	e7f7      	b.n	8008034 <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 8008044:	2000      	movs	r0, #0
 8008046:	e7f5      	b.n	8008034 <USBD_LL_IsoOUTIncomplete+0x18>

08008048 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8008048:	2000      	movs	r0, #0
 800804a:	4770      	bx	lr

0800804c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800804c:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800804e:	2301      	movs	r3, #1
 8008050:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008054:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008058:	b123      	cbz	r3, 8008064 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	7901      	ldrb	r1, [r0, #4]
 800805e:	4798      	blx	r3
 8008060:	b910      	cbnz	r0, 8008068 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8008062:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8008064:	2000      	movs	r0, #0
 8008066:	e7fc      	b.n	8008062 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8008068:	2003      	movs	r0, #3
 800806a:	e7fa      	b.n	8008062 <USBD_LL_DevDisconnected+0x16>

0800806c <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800806c:	2000      	movs	r0, #0
 800806e:	4770      	bx	lr

08008070 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8008070:	2000      	movs	r0, #0
 8008072:	4770      	bx	lr

08008074 <USBD_LL_DataOutStage>:
{
 8008074:	b538      	push	{r3, r4, r5, lr}
 8008076:	4604      	mov	r4, r0
  if (epnum == 0U)
 8008078:	460d      	mov	r5, r1
 800807a:	2900      	cmp	r1, #0
 800807c:	d141      	bne.n	8008102 <USBD_LL_DataOutStage+0x8e>
 800807e:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008080:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8008084:	2a03      	cmp	r2, #3
 8008086:	d001      	beq.n	800808c <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8008088:	4608      	mov	r0, r1
}
 800808a:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800808c:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8008090:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8008094:	4291      	cmp	r1, r2
 8008096:	d809      	bhi.n	80080ac <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8008098:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 800809c:	f003 031f 	and.w	r3, r3, #31
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d00e      	beq.n	80080c2 <USBD_LL_DataOutStage+0x4e>
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d01a      	beq.n	80080de <USBD_LL_DataOutStage+0x6a>
 80080a8:	4628      	mov	r0, r5
 80080aa:	e00f      	b.n	80080cc <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 80080ac:	1a89      	subs	r1, r1, r2
 80080ae:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80080b2:	428a      	cmp	r2, r1
 80080b4:	bf28      	it	cs
 80080b6:	460a      	movcs	r2, r1
 80080b8:	4619      	mov	r1, r3
 80080ba:	f000 fd23 	bl	8008b04 <USBD_CtlContinueRx>
  return USBD_OK;
 80080be:	4628      	mov	r0, r5
 80080c0:	e7e3      	b.n	800808a <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80080c2:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80080c6:	f7ff ffd1 	bl	800806c <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80080ca:	b918      	cbnz	r0, 80080d4 <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080cc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d009      	beq.n	80080e8 <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 80080d4:	4620      	mov	r0, r4
 80080d6:	f000 fd1d 	bl	8008b14 <USBD_CtlSendStatus>
  return USBD_OK;
 80080da:	4628      	mov	r0, r5
 80080dc:	e7d5      	b.n	800808a <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80080de:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80080e2:	f7ff ffc5 	bl	8008070 <USBD_CoreFindEP>
            break;
 80080e6:	e7f0      	b.n	80080ca <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80080e8:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80080ec:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80080f0:	691a      	ldr	r2, [r3, #16]
 80080f2:	2a00      	cmp	r2, #0
 80080f4:	d0ee      	beq.n	80080d4 <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 80080f6:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	4620      	mov	r0, r4
 80080fe:	4798      	blx	r3
 8008100:	e7e8      	b.n	80080d4 <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008102:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8008106:	f7ff ffb3 	bl	8008070 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800810a:	b988      	cbnz	r0, 8008130 <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800810c:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8008110:	2b03      	cmp	r3, #3
 8008112:	d1ba      	bne.n	800808a <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 8008114:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8008118:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800811c:	699a      	ldr	r2, [r3, #24]
 800811e:	2a00      	cmp	r2, #0
 8008120:	d0b3      	beq.n	800808a <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 8008122:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	4629      	mov	r1, r5
 800812a:	4620      	mov	r0, r4
 800812c:	4798      	blx	r3
      if (ret != USBD_OK)
 800812e:	e7ac      	b.n	800808a <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8008130:	2000      	movs	r0, #0
 8008132:	e7aa      	b.n	800808a <USBD_LL_DataOutStage+0x16>

08008134 <USBD_LL_DataInStage>:
{
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4604      	mov	r4, r0
  if (epnum == 0U)
 8008138:	460d      	mov	r5, r1
 800813a:	2900      	cmp	r1, #0
 800813c:	d14a      	bne.n	80081d4 <USBD_LL_DataInStage+0xa0>
 800813e:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008140:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8008144:	2a02      	cmp	r2, #2
 8008146:	d007      	beq.n	8008158 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8008148:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 800814c:	b118      	cbz	r0, 8008156 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 800814e:	2300      	movs	r3, #0
 8008150:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8008154:	4628      	mov	r0, r5
}
 8008156:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8008158:	69c2      	ldr	r2, [r0, #28]
 800815a:	6a01      	ldr	r1, [r0, #32]
 800815c:	428a      	cmp	r2, r1
 800815e:	d80d      	bhi.n	800817c <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 8008160:	428a      	cmp	r2, r1
 8008162:	d017      	beq.n	8008194 <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008164:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8008168:	2b03      	cmp	r3, #3
 800816a:	d027      	beq.n	80081bc <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800816c:	2180      	movs	r1, #128	@ 0x80
 800816e:	4620      	mov	r0, r4
 8008170:	f7ff fe3e 	bl	8007df0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008174:	4620      	mov	r0, r4
 8008176:	f000 fcd8 	bl	8008b2a <USBD_CtlReceiveStatus>
 800817a:	e7e5      	b.n	8008148 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800817c:	1a52      	subs	r2, r2, r1
 800817e:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008180:	4619      	mov	r1, r3
 8008182:	f000 fca8 	bl	8008ad6 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008186:	2300      	movs	r3, #0
 8008188:	461a      	mov	r2, r3
 800818a:	4619      	mov	r1, r3
 800818c:	4620      	mov	r0, r4
 800818e:	f7ff fe4f 	bl	8007e30 <USBD_LL_PrepareReceive>
 8008192:	e7d9      	b.n	8008148 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8008194:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8008196:	4299      	cmp	r1, r3
 8008198:	d8e4      	bhi.n	8008164 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 800819a:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800819e:	4293      	cmp	r3, r2
 80081a0:	d2e0      	bcs.n	8008164 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80081a2:	2200      	movs	r2, #0
 80081a4:	4611      	mov	r1, r2
 80081a6:	f000 fc96 	bl	8008ad6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80081aa:	2100      	movs	r1, #0
 80081ac:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081b0:	460b      	mov	r3, r1
 80081b2:	460a      	mov	r2, r1
 80081b4:	4620      	mov	r0, r4
 80081b6:	f7ff fe3b 	bl	8007e30 <USBD_LL_PrepareReceive>
 80081ba:	e7c5      	b.n	8008148 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80081bc:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 80081c0:	68da      	ldr	r2, [r3, #12]
 80081c2:	2a00      	cmp	r2, #0
 80081c4:	d0d2      	beq.n	800816c <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 80081c6:	2200      	movs	r2, #0
 80081c8:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	4620      	mov	r0, r4
 80081d0:	4798      	blx	r3
 80081d2:	e7cb      	b.n	800816c <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80081d4:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80081d8:	f7ff ff4a 	bl	8008070 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80081dc:	b988      	cbnz	r0, 8008202 <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081de:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d1b7      	bne.n	8008156 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 80081e6:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80081ea:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80081ee:	695a      	ldr	r2, [r3, #20]
 80081f0:	2a00      	cmp	r2, #0
 80081f2:	d0b0      	beq.n	8008156 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 80081f4:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	4629      	mov	r1, r5
 80081fc:	4620      	mov	r0, r4
 80081fe:	4798      	blx	r3
          if (ret != USBD_OK)
 8008200:	e7a9      	b.n	8008156 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 8008202:	2000      	movs	r0, #0
 8008204:	e7a7      	b.n	8008156 <USBD_LL_DataInStage+0x22>

08008206 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8008206:	880b      	ldrh	r3, [r1, #0]
 8008208:	7802      	ldrb	r2, [r0, #0]
 800820a:	4413      	add	r3, r2
 800820c:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800820e:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8008210:	4418      	add	r0, r3
 8008212:	4770      	bx	lr

08008214 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8008214:	8842      	ldrh	r2, [r0, #2]
 8008216:	7803      	ldrb	r3, [r0, #0]
 8008218:	429a      	cmp	r2, r3
 800821a:	d918      	bls.n	800824e <USBD_GetEpDesc+0x3a>
{
 800821c:	b530      	push	{r4, r5, lr}
 800821e:	b083      	sub	sp, #12
 8008220:	4604      	mov	r4, r0
 8008222:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8008224:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8008228:	8863      	ldrh	r3, [r4, #2]
 800822a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800822e:	429a      	cmp	r2, r3
 8008230:	d20a      	bcs.n	8008248 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008232:	f10d 0106 	add.w	r1, sp, #6
 8008236:	f7ff ffe6 	bl	8008206 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800823a:	7843      	ldrb	r3, [r0, #1]
 800823c:	2b05      	cmp	r3, #5
 800823e:	d1f3      	bne.n	8008228 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8008240:	7883      	ldrb	r3, [r0, #2]
 8008242:	42ab      	cmp	r3, r5
 8008244:	d1f0      	bne.n	8008228 <USBD_GetEpDesc+0x14>
 8008246:	e000      	b.n	800824a <USBD_GetEpDesc+0x36>
 8008248:	2000      	movs	r0, #0
}
 800824a:	b003      	add	sp, #12
 800824c:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800824e:	2000      	movs	r0, #0
}
 8008250:	4770      	bx	lr

08008252 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008252:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8008254:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8008256:	e002      	b.n	800825e <USBD_GetLen+0xc>
  {
    len++;
 8008258:	3001      	adds	r0, #1
 800825a:	b2c0      	uxtb	r0, r0
    pbuff++;
 800825c:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800825e:	781a      	ldrb	r2, [r3, #0]
 8008260:	2a00      	cmp	r2, #0
 8008262:	d1f9      	bne.n	8008258 <USBD_GetLen+0x6>
  }

  return len;
}
 8008264:	4770      	bx	lr

08008266 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8008266:	780b      	ldrb	r3, [r1, #0]
 8008268:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800826a:	784b      	ldrb	r3, [r1, #1]
 800826c:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800826e:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8008270:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008272:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8008276:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8008278:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800827a:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800827c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8008280:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8008282:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8008284:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008286:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800828a:	80c3      	strh	r3, [r0, #6]
}
 800828c:	4770      	bx	lr

0800828e <USBD_CtlError>:
{
 800828e:	b510      	push	{r4, lr}
 8008290:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008292:	2180      	movs	r1, #128	@ 0x80
 8008294:	f7ff fdac 	bl	8007df0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008298:	2100      	movs	r1, #0
 800829a:	4620      	mov	r0, r4
 800829c:	f7ff fda8 	bl	8007df0 <USBD_LL_StallEP>
}
 80082a0:	bd10      	pop	{r4, pc}

080082a2 <USBD_GetDescriptor>:
{
 80082a2:	b530      	push	{r4, r5, lr}
 80082a4:	b083      	sub	sp, #12
 80082a6:	4604      	mov	r4, r0
 80082a8:	460d      	mov	r5, r1
  uint16_t len = 0U;
 80082aa:	2300      	movs	r3, #0
 80082ac:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80082b0:	884a      	ldrh	r2, [r1, #2]
 80082b2:	0a13      	lsrs	r3, r2, #8
 80082b4:	3b01      	subs	r3, #1
 80082b6:	2b06      	cmp	r3, #6
 80082b8:	f200 80aa 	bhi.w	8008410 <USBD_GetDescriptor+0x16e>
 80082bc:	e8df f003 	tbb	[pc, r3]
 80082c0:	a8321e04 	.word	0xa8321e04
 80082c4:	8ca8      	.short	0x8ca8
 80082c6:	99          	.byte	0x99
 80082c7:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80082c8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f10d 0106 	add.w	r1, sp, #6
 80082d2:	7c00      	ldrb	r0, [r0, #16]
 80082d4:	4798      	blx	r3
  if (req->wLength != 0U)
 80082d6:	88ea      	ldrh	r2, [r5, #6]
 80082d8:	2a00      	cmp	r2, #0
 80082da:	f000 80a3 	beq.w	8008424 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 80082de:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 8099 	beq.w	800841a <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 80082e8:	429a      	cmp	r2, r3
 80082ea:	bf28      	it	cs
 80082ec:	461a      	movcs	r2, r3
 80082ee:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80082f2:	4601      	mov	r1, r0
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 fbe1 	bl	8008abc <USBD_CtlSendData>
 80082fa:	e08c      	b.n	8008416 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082fc:	7c03      	ldrb	r3, [r0, #16]
 80082fe:	b943      	cbnz	r3, 8008312 <USBD_GetDescriptor+0x70>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008300:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008306:	f10d 0006 	add.w	r0, sp, #6
 800830a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800830c:	2302      	movs	r3, #2
 800830e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008310:	e7e1      	b.n	80082d6 <USBD_GetDescriptor+0x34>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008312:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008318:	f10d 0006 	add.w	r0, sp, #6
 800831c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800831e:	2302      	movs	r3, #2
 8008320:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008322:	e7d8      	b.n	80082d6 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 8008324:	b2d2      	uxtb	r2, r2
 8008326:	2a05      	cmp	r2, #5
 8008328:	d852      	bhi.n	80083d0 <USBD_GetDescriptor+0x12e>
 800832a:	e8df f002 	tbb	[pc, r2]
 800832e:	1003      	.short	0x1003
 8008330:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008334:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	b123      	cbz	r3, 8008346 <USBD_GetDescriptor+0xa4>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800833c:	f10d 0106 	add.w	r1, sp, #6
 8008340:	7c00      	ldrb	r0, [r0, #16]
 8008342:	4798      	blx	r3
  if (err != 0U)
 8008344:	e7c7      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008346:	4629      	mov	r1, r5
 8008348:	f7ff ffa1 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 800834c:	e063      	b.n	8008416 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800834e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	b123      	cbz	r3, 8008360 <USBD_GetDescriptor+0xbe>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008356:	f10d 0106 	add.w	r1, sp, #6
 800835a:	7c00      	ldrb	r0, [r0, #16]
 800835c:	4798      	blx	r3
  if (err != 0U)
 800835e:	e7ba      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008360:	4629      	mov	r1, r5
 8008362:	f7ff ff94 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 8008366:	e056      	b.n	8008416 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008368:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	b123      	cbz	r3, 800837a <USBD_GetDescriptor+0xd8>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008370:	f10d 0106 	add.w	r1, sp, #6
 8008374:	7c00      	ldrb	r0, [r0, #16]
 8008376:	4798      	blx	r3
  if (err != 0U)
 8008378:	e7ad      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800837a:	4629      	mov	r1, r5
 800837c:	f7ff ff87 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 8008380:	e049      	b.n	8008416 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008382:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	b123      	cbz	r3, 8008394 <USBD_GetDescriptor+0xf2>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800838a:	f10d 0106 	add.w	r1, sp, #6
 800838e:	7c00      	ldrb	r0, [r0, #16]
 8008390:	4798      	blx	r3
  if (err != 0U)
 8008392:	e7a0      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008394:	4629      	mov	r1, r5
 8008396:	f7ff ff7a 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 800839a:	e03c      	b.n	8008416 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800839c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	b123      	cbz	r3, 80083ae <USBD_GetDescriptor+0x10c>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80083a4:	f10d 0106 	add.w	r1, sp, #6
 80083a8:	7c00      	ldrb	r0, [r0, #16]
 80083aa:	4798      	blx	r3
  if (err != 0U)
 80083ac:	e793      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80083ae:	4629      	mov	r1, r5
 80083b0:	f7ff ff6d 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 80083b4:	e02f      	b.n	8008416 <USBD_GetDescriptor+0x174>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80083b6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	b123      	cbz	r3, 80083c8 <USBD_GetDescriptor+0x126>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80083be:	f10d 0106 	add.w	r1, sp, #6
 80083c2:	7c00      	ldrb	r0, [r0, #16]
 80083c4:	4798      	blx	r3
  if (err != 0U)
 80083c6:	e786      	b.n	80082d6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80083c8:	4629      	mov	r1, r5
 80083ca:	f7ff ff60 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 80083ce:	e022      	b.n	8008416 <USBD_GetDescriptor+0x174>
          USBD_CtlError(pdev, req);
 80083d0:	4629      	mov	r1, r5
 80083d2:	f7ff ff5c 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 80083d6:	e01e      	b.n	8008416 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083d8:	7c03      	ldrb	r3, [r0, #16]
 80083da:	b933      	cbnz	r3, 80083ea <USBD_GetDescriptor+0x148>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80083dc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80083e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083e2:	f10d 0006 	add.w	r0, sp, #6
 80083e6:	4798      	blx	r3
  if (err != 0U)
 80083e8:	e775      	b.n	80082d6 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80083ea:	4629      	mov	r1, r5
 80083ec:	f7ff ff4f 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 80083f0:	e011      	b.n	8008416 <USBD_GetDescriptor+0x174>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083f2:	7c03      	ldrb	r3, [r0, #16]
 80083f4:	b943      	cbnz	r3, 8008408 <USBD_GetDescriptor+0x166>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80083f6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80083fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fc:	f10d 0006 	add.w	r0, sp, #6
 8008400:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008402:	2307      	movs	r3, #7
 8008404:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008406:	e766      	b.n	80082d6 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8008408:	4629      	mov	r1, r5
 800840a:	f7ff ff40 	bl	800828e <USBD_CtlError>
  if (err != 0U)
 800840e:	e002      	b.n	8008416 <USBD_GetDescriptor+0x174>
      USBD_CtlError(pdev, req);
 8008410:	4629      	mov	r1, r5
 8008412:	f7ff ff3c 	bl	800828e <USBD_CtlError>
}
 8008416:	b003      	add	sp, #12
 8008418:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 800841a:	4629      	mov	r1, r5
 800841c:	4620      	mov	r0, r4
 800841e:	f7ff ff36 	bl	800828e <USBD_CtlError>
 8008422:	e7f8      	b.n	8008416 <USBD_GetDescriptor+0x174>
    (void)USBD_CtlSendStatus(pdev);
 8008424:	4620      	mov	r0, r4
 8008426:	f000 fb75 	bl	8008b14 <USBD_CtlSendStatus>
 800842a:	e7f4      	b.n	8008416 <USBD_GetDescriptor+0x174>

0800842c <USBD_SetAddress>:
{
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008430:	888b      	ldrh	r3, [r1, #4]
 8008432:	b9f3      	cbnz	r3, 8008472 <USBD_SetAddress+0x46>
 8008434:	88cb      	ldrh	r3, [r1, #6]
 8008436:	b9e3      	cbnz	r3, 8008472 <USBD_SetAddress+0x46>
 8008438:	884b      	ldrh	r3, [r1, #2]
 800843a:	2b7f      	cmp	r3, #127	@ 0x7f
 800843c:	d819      	bhi.n	8008472 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800843e:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008442:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008446:	2b03      	cmp	r3, #3
 8008448:	d00c      	beq.n	8008464 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 800844a:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800844e:	4629      	mov	r1, r5
 8008450:	f7ff fcde 	bl	8007e10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008454:	4620      	mov	r0, r4
 8008456:	f000 fb5d 	bl	8008b14 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800845a:	b135      	cbz	r5, 800846a <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800845c:	2302      	movs	r3, #2
 800845e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008462:	e009      	b.n	8008478 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8008464:	f7ff ff13 	bl	800828e <USBD_CtlError>
 8008468:	e006      	b.n	8008478 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800846a:	2301      	movs	r3, #1
 800846c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008470:	e002      	b.n	8008478 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8008472:	4620      	mov	r0, r4
 8008474:	f7ff ff0b 	bl	800828e <USBD_CtlError>
}
 8008478:	bd38      	pop	{r3, r4, r5, pc}
	...

0800847c <USBD_SetConfig>:
{
 800847c:	b570      	push	{r4, r5, r6, lr}
 800847e:	4604      	mov	r4, r0
 8008480:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8008482:	788d      	ldrb	r5, [r1, #2]
 8008484:	4b2f      	ldr	r3, [pc, #188]	@ (8008544 <USBD_SetConfig+0xc8>)
 8008486:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008488:	2d01      	cmp	r5, #1
 800848a:	d810      	bhi.n	80084ae <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800848c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008490:	b2da      	uxtb	r2, r3
 8008492:	2b02      	cmp	r3, #2
 8008494:	d00f      	beq.n	80084b6 <USBD_SetConfig+0x3a>
 8008496:	2a03      	cmp	r2, #3
 8008498:	d026      	beq.n	80084e8 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800849a:	f7ff fef8 	bl	800828e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800849e:	4b29      	ldr	r3, [pc, #164]	@ (8008544 <USBD_SetConfig+0xc8>)
 80084a0:	7819      	ldrb	r1, [r3, #0]
 80084a2:	4620      	mov	r0, r4
 80084a4:	f7ff fd10 	bl	8007ec8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80084a8:	2503      	movs	r5, #3
}
 80084aa:	4628      	mov	r0, r5
 80084ac:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 80084ae:	f7ff feee 	bl	800828e <USBD_CtlError>
    return USBD_FAIL;
 80084b2:	2503      	movs	r5, #3
 80084b4:	e7f9      	b.n	80084aa <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 80084b6:	b1a5      	cbz	r5, 80084e2 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 80084b8:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80084ba:	4629      	mov	r1, r5
 80084bc:	f7ff fcfb 	bl	8007eb6 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80084c0:	4605      	mov	r5, r0
 80084c2:	b138      	cbz	r0, 80084d4 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 80084c4:	4631      	mov	r1, r6
 80084c6:	4620      	mov	r0, r4
 80084c8:	f7ff fee1 	bl	800828e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084cc:	2302      	movs	r3, #2
 80084ce:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80084d2:	e7ea      	b.n	80084aa <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80084d4:	4620      	mov	r0, r4
 80084d6:	f000 fb1d 	bl	8008b14 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80084da:	2303      	movs	r3, #3
 80084dc:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80084e0:	e7e3      	b.n	80084aa <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80084e2:	f000 fb17 	bl	8008b14 <USBD_CtlSendStatus>
 80084e6:	e7e0      	b.n	80084aa <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80084e8:	b1cd      	cbz	r5, 800851e <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 80084ea:	6841      	ldr	r1, [r0, #4]
 80084ec:	428d      	cmp	r5, r1
 80084ee:	d025      	beq.n	800853c <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80084f0:	b2c9      	uxtb	r1, r1
 80084f2:	f7ff fce9 	bl	8007ec8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80084f6:	4b13      	ldr	r3, [pc, #76]	@ (8008544 <USBD_SetConfig+0xc8>)
 80084f8:	7819      	ldrb	r1, [r3, #0]
 80084fa:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80084fc:	4620      	mov	r0, r4
 80084fe:	f7ff fcda 	bl	8007eb6 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008502:	4605      	mov	r5, r0
 8008504:	b1b0      	cbz	r0, 8008534 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8008506:	4631      	mov	r1, r6
 8008508:	4620      	mov	r0, r4
 800850a:	f7ff fec0 	bl	800828e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800850e:	7921      	ldrb	r1, [r4, #4]
 8008510:	4620      	mov	r0, r4
 8008512:	f7ff fcd9 	bl	8007ec8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008516:	2302      	movs	r3, #2
 8008518:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800851c:	e7c5      	b.n	80084aa <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800851e:	2302      	movs	r3, #2
 8008520:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008524:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008526:	4629      	mov	r1, r5
 8008528:	f7ff fcce 	bl	8007ec8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800852c:	4620      	mov	r0, r4
 800852e:	f000 faf1 	bl	8008b14 <USBD_CtlSendStatus>
 8008532:	e7ba      	b.n	80084aa <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008534:	4620      	mov	r0, r4
 8008536:	f000 faed 	bl	8008b14 <USBD_CtlSendStatus>
 800853a:	e7b6      	b.n	80084aa <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800853c:	f000 faea 	bl	8008b14 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008540:	2500      	movs	r5, #0
 8008542:	e7b2      	b.n	80084aa <USBD_SetConfig+0x2e>
 8008544:	20006f68 	.word	0x20006f68

08008548 <USBD_GetConfig>:
{
 8008548:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800854a:	88cb      	ldrh	r3, [r1, #6]
 800854c:	2b01      	cmp	r3, #1
 800854e:	d10b      	bne.n	8008568 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8008550:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008554:	b2da      	uxtb	r2, r3
 8008556:	2b02      	cmp	r3, #2
 8008558:	d909      	bls.n	800856e <USBD_GetConfig+0x26>
 800855a:	2a03      	cmp	r2, #3
 800855c:	d111      	bne.n	8008582 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800855e:	2201      	movs	r2, #1
 8008560:	1d01      	adds	r1, r0, #4
 8008562:	f000 faab 	bl	8008abc <USBD_CtlSendData>
        break;
 8008566:	e001      	b.n	800856c <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008568:	f7ff fe91 	bl	800828e <USBD_CtlError>
}
 800856c:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800856e:	b252      	sxtb	r2, r2
 8008570:	b13a      	cbz	r2, 8008582 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8008572:	4601      	mov	r1, r0
 8008574:	2300      	movs	r3, #0
 8008576:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800857a:	2201      	movs	r2, #1
 800857c:	f000 fa9e 	bl	8008abc <USBD_CtlSendData>
        break;
 8008580:	e7f4      	b.n	800856c <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8008582:	f7ff fe84 	bl	800828e <USBD_CtlError>
}
 8008586:	e7f1      	b.n	800856c <USBD_GetConfig+0x24>

08008588 <USBD_GetStatus>:
{
 8008588:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800858a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800858e:	3b01      	subs	r3, #1
 8008590:	2b02      	cmp	r3, #2
 8008592:	d812      	bhi.n	80085ba <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8008594:	88cb      	ldrh	r3, [r1, #6]
 8008596:	2b02      	cmp	r3, #2
 8008598:	d10c      	bne.n	80085b4 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800859a:	2301      	movs	r3, #1
 800859c:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800859e:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 80085a2:	b10b      	cbz	r3, 80085a8 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80085a4:	2303      	movs	r3, #3
 80085a6:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80085a8:	2202      	movs	r2, #2
 80085aa:	f100 010c 	add.w	r1, r0, #12
 80085ae:	f000 fa85 	bl	8008abc <USBD_CtlSendData>
}
 80085b2:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80085b4:	f7ff fe6b 	bl	800828e <USBD_CtlError>
        break;
 80085b8:	e7fb      	b.n	80085b2 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80085ba:	f7ff fe68 	bl	800828e <USBD_CtlError>
}
 80085be:	e7f8      	b.n	80085b2 <USBD_GetStatus+0x2a>

080085c0 <USBD_SetFeature>:
{
 80085c0:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80085c2:	884b      	ldrh	r3, [r1, #2]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d004      	beq.n	80085d2 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d007      	beq.n	80085dc <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 80085cc:	f7ff fe5f 	bl	800828e <USBD_CtlError>
}
 80085d0:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80085d2:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80085d6:	f000 fa9d 	bl	8008b14 <USBD_CtlSendStatus>
 80085da:	e7f9      	b.n	80085d0 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80085dc:	888b      	ldrh	r3, [r1, #4]
 80085de:	0a1b      	lsrs	r3, r3, #8
 80085e0:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80085e4:	f000 fa96 	bl	8008b14 <USBD_CtlSendStatus>
 80085e8:	e7f2      	b.n	80085d0 <USBD_SetFeature+0x10>

080085ea <USBD_ClrFeature>:
{
 80085ea:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80085ec:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80085f0:	3b01      	subs	r3, #1
 80085f2:	2b02      	cmp	r3, #2
 80085f4:	d809      	bhi.n	800860a <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80085f6:	884b      	ldrh	r3, [r1, #2]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d000      	beq.n	80085fe <USBD_ClrFeature+0x14>
}
 80085fc:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80085fe:	2300      	movs	r3, #0
 8008600:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008604:	f000 fa86 	bl	8008b14 <USBD_CtlSendStatus>
 8008608:	e7f8      	b.n	80085fc <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800860a:	f7ff fe40 	bl	800828e <USBD_CtlError>
}
 800860e:	e7f5      	b.n	80085fc <USBD_ClrFeature+0x12>

08008610 <USBD_StdDevReq>:
{
 8008610:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008612:	780c      	ldrb	r4, [r1, #0]
 8008614:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008618:	2c20      	cmp	r4, #32
 800861a:	d006      	beq.n	800862a <USBD_StdDevReq+0x1a>
 800861c:	2c40      	cmp	r4, #64	@ 0x40
 800861e:	d004      	beq.n	800862a <USBD_StdDevReq+0x1a>
 8008620:	b16c      	cbz	r4, 800863e <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8008622:	f7ff fe34 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008626:	2400      	movs	r4, #0
      break;
 8008628:	e007      	b.n	800863a <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800862a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800862e:	33ae      	adds	r3, #174	@ 0xae
 8008630:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	4798      	blx	r3
 8008638:	4604      	mov	r4, r0
}
 800863a:	4620      	mov	r0, r4
 800863c:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800863e:	784d      	ldrb	r5, [r1, #1]
 8008640:	2d09      	cmp	r5, #9
 8008642:	d81d      	bhi.n	8008680 <USBD_StdDevReq+0x70>
 8008644:	e8df f005 	tbb	[pc, r5]
 8008648:	161c1912 	.word	0x161c1912
 800864c:	1c05081c 	.word	0x1c05081c
 8008650:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8008652:	f7ff fe26 	bl	80082a2 <USBD_GetDescriptor>
          break;
 8008656:	e7f0      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8008658:	f7ff fee8 	bl	800842c <USBD_SetAddress>
          break;
 800865c:	e7ed      	b.n	800863a <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800865e:	f7ff ff0d 	bl	800847c <USBD_SetConfig>
 8008662:	4604      	mov	r4, r0
          break;
 8008664:	e7e9      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8008666:	f7ff ff6f 	bl	8008548 <USBD_GetConfig>
          break;
 800866a:	e7e6      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 800866c:	f7ff ff8c 	bl	8008588 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008670:	462c      	mov	r4, r5
          break;
 8008672:	e7e2      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8008674:	f7ff ffa4 	bl	80085c0 <USBD_SetFeature>
          break;
 8008678:	e7df      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800867a:	f7ff ffb6 	bl	80085ea <USBD_ClrFeature>
          break;
 800867e:	e7dc      	b.n	800863a <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8008680:	f7ff fe05 	bl	800828e <USBD_CtlError>
          break;
 8008684:	e7d9      	b.n	800863a <USBD_StdDevReq+0x2a>

08008686 <USBD_StdItfReq>:
{
 8008686:	b570      	push	{r4, r5, r6, lr}
 8008688:	4605      	mov	r5, r0
 800868a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800868c:	780b      	ldrb	r3, [r1, #0]
 800868e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008692:	2b20      	cmp	r3, #32
 8008694:	d007      	beq.n	80086a6 <USBD_StdItfReq+0x20>
 8008696:	2b40      	cmp	r3, #64	@ 0x40
 8008698:	d005      	beq.n	80086a6 <USBD_StdItfReq+0x20>
 800869a:	b123      	cbz	r3, 80086a6 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800869c:	f7ff fdf7 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80086a0:	2600      	movs	r6, #0
}
 80086a2:	4630      	mov	r0, r6
 80086a4:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 80086a6:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 80086aa:	3b01      	subs	r3, #1
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d826      	bhi.n	80086fe <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80086b0:	7921      	ldrb	r1, [r4, #4]
 80086b2:	2901      	cmp	r1, #1
 80086b4:	d905      	bls.n	80086c2 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 80086b6:	4621      	mov	r1, r4
 80086b8:	4628      	mov	r0, r5
 80086ba:	f7ff fde8 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80086be:	2600      	movs	r6, #0
 80086c0:	e7ef      	b.n	80086a2 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80086c2:	4628      	mov	r0, r5
 80086c4:	f7ff fcd2 	bl	800806c <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086c8:	b968      	cbnz	r0, 80086e6 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 80086ca:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80086ce:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80086d2:	6891      	ldr	r1, [r2, #8]
 80086d4:	b189      	cbz	r1, 80086fa <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 80086d6:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80086da:	6893      	ldr	r3, [r2, #8]
 80086dc:	4621      	mov	r1, r4
 80086de:	4628      	mov	r0, r5
 80086e0:	4798      	blx	r3
 80086e2:	4606      	mov	r6, r0
 80086e4:	e000      	b.n	80086e8 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 80086e6:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80086e8:	88e3      	ldrh	r3, [r4, #6]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1d9      	bne.n	80086a2 <USBD_StdItfReq+0x1c>
 80086ee:	2e00      	cmp	r6, #0
 80086f0:	d1d7      	bne.n	80086a2 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80086f2:	4628      	mov	r0, r5
 80086f4:	f000 fa0e 	bl	8008b14 <USBD_CtlSendStatus>
 80086f8:	e7d3      	b.n	80086a2 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80086fa:	2603      	movs	r6, #3
 80086fc:	e7f4      	b.n	80086e8 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80086fe:	4621      	mov	r1, r4
 8008700:	4628      	mov	r0, r5
 8008702:	f7ff fdc4 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008706:	2600      	movs	r6, #0
          break;
 8008708:	e7cb      	b.n	80086a2 <USBD_StdItfReq+0x1c>

0800870a <USBD_StdEPReq>:
{
 800870a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800870e:	4606      	mov	r6, r0
 8008710:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8008712:	888b      	ldrh	r3, [r1, #4]
 8008714:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008716:	780c      	ldrb	r4, [r1, #0]
 8008718:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800871c:	2c20      	cmp	r4, #32
 800871e:	d008      	beq.n	8008732 <USBD_StdEPReq+0x28>
 8008720:	2c40      	cmp	r4, #64	@ 0x40
 8008722:	d006      	beq.n	8008732 <USBD_StdEPReq+0x28>
 8008724:	b1dc      	cbz	r4, 800875e <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8008726:	f7ff fdb2 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800872a:	2400      	movs	r4, #0
}
 800872c:	4620      	mov	r0, r4
 800872e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008732:	4639      	mov	r1, r7
 8008734:	4630      	mov	r0, r6
 8008736:	f7ff fc9b 	bl	8008070 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800873a:	4604      	mov	r4, r0
 800873c:	2800      	cmp	r0, #0
 800873e:	f040 80fc 	bne.w	800893a <USBD_StdEPReq+0x230>
        pdev->classId = idx;
 8008742:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8008746:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800874a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d0eb      	beq.n	800872c <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008754:	4629      	mov	r1, r5
 8008756:	4630      	mov	r0, r6
 8008758:	4798      	blx	r3
 800875a:	4604      	mov	r4, r0
 800875c:	e7e6      	b.n	800872c <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800875e:	f891 8001 	ldrb.w	r8, [r1, #1]
 8008762:	f1b8 0f01 	cmp.w	r8, #1
 8008766:	d031      	beq.n	80087cc <USBD_StdEPReq+0xc2>
 8008768:	f1b8 0f03 	cmp.w	r8, #3
 800876c:	d005      	beq.n	800877a <USBD_StdEPReq+0x70>
 800876e:	f1b8 0f00 	cmp.w	r8, #0
 8008772:	d067      	beq.n	8008844 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 8008774:	f7ff fd8b 	bl	800828e <USBD_CtlError>
          break;
 8008778:	e7d8      	b.n	800872c <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800877a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800877e:	b2da      	uxtb	r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d004      	beq.n	800878e <USBD_StdEPReq+0x84>
 8008784:	2a03      	cmp	r2, #3
 8008786:	d012      	beq.n	80087ae <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 8008788:	f7ff fd81 	bl	800828e <USBD_CtlError>
              break;
 800878c:	e7ce      	b.n	800872c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800878e:	b10f      	cbz	r7, 8008794 <USBD_StdEPReq+0x8a>
 8008790:	2f80      	cmp	r7, #128	@ 0x80
 8008792:	d104      	bne.n	800879e <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 8008794:	4629      	mov	r1, r5
 8008796:	4630      	mov	r0, r6
 8008798:	f7ff fd79 	bl	800828e <USBD_CtlError>
 800879c:	e7c6      	b.n	800872c <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800879e:	4639      	mov	r1, r7
 80087a0:	f7ff fb26 	bl	8007df0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80087a4:	2180      	movs	r1, #128	@ 0x80
 80087a6:	4630      	mov	r0, r6
 80087a8:	f7ff fb22 	bl	8007df0 <USBD_LL_StallEP>
 80087ac:	e7be      	b.n	800872c <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80087ae:	884b      	ldrh	r3, [r1, #2]
 80087b0:	b923      	cbnz	r3, 80087bc <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80087b2:	b11f      	cbz	r7, 80087bc <USBD_StdEPReq+0xb2>
 80087b4:	2f80      	cmp	r7, #128	@ 0x80
 80087b6:	d001      	beq.n	80087bc <USBD_StdEPReq+0xb2>
 80087b8:	88cb      	ldrh	r3, [r1, #6]
 80087ba:	b11b      	cbz	r3, 80087c4 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 80087bc:	4630      	mov	r0, r6
 80087be:	f000 f9a9 	bl	8008b14 <USBD_CtlSendStatus>
              break;
 80087c2:	e7b3      	b.n	800872c <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80087c4:	4639      	mov	r1, r7
 80087c6:	f7ff fb13 	bl	8007df0 <USBD_LL_StallEP>
 80087ca:	e7f7      	b.n	80087bc <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 80087cc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d004      	beq.n	80087e0 <USBD_StdEPReq+0xd6>
 80087d6:	2a03      	cmp	r2, #3
 80087d8:	d012      	beq.n	8008800 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 80087da:	f7ff fd58 	bl	800828e <USBD_CtlError>
              break;
 80087de:	e7a5      	b.n	800872c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087e0:	b10f      	cbz	r7, 80087e6 <USBD_StdEPReq+0xdc>
 80087e2:	2f80      	cmp	r7, #128	@ 0x80
 80087e4:	d104      	bne.n	80087f0 <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 80087e6:	4629      	mov	r1, r5
 80087e8:	4630      	mov	r0, r6
 80087ea:	f7ff fd50 	bl	800828e <USBD_CtlError>
 80087ee:	e79d      	b.n	800872c <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80087f0:	4639      	mov	r1, r7
 80087f2:	f7ff fafd 	bl	8007df0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80087f6:	2180      	movs	r1, #128	@ 0x80
 80087f8:	4630      	mov	r0, r6
 80087fa:	f7ff faf9 	bl	8007df0 <USBD_LL_StallEP>
 80087fe:	e795      	b.n	800872c <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008800:	884b      	ldrh	r3, [r1, #2]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d192      	bne.n	800872c <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008806:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 800880a:	d117      	bne.n	800883c <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 800880c:	4630      	mov	r0, r6
 800880e:	f000 f981 	bl	8008b14 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008812:	4639      	mov	r1, r7
 8008814:	4630      	mov	r0, r6
 8008816:	f7ff fc2b 	bl	8008070 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800881a:	2800      	cmp	r0, #0
 800881c:	d186      	bne.n	800872c <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 800881e:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8008822:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8008826:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800882a:	6892      	ldr	r2, [r2, #8]
 800882c:	2a00      	cmp	r2, #0
 800882e:	f000 8086 	beq.w	800893e <USBD_StdEPReq+0x234>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008832:	4629      	mov	r1, r5
 8008834:	4630      	mov	r0, r6
 8008836:	4790      	blx	r2
 8008838:	4604      	mov	r4, r0
 800883a:	e777      	b.n	800872c <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800883c:	4639      	mov	r1, r7
 800883e:	f7ff fadf 	bl	8007e00 <USBD_LL_ClearStallEP>
 8008842:	e7e3      	b.n	800880c <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 8008844:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8008848:	b2d1      	uxtb	r1, r2
 800884a:	2a02      	cmp	r2, #2
 800884c:	d006      	beq.n	800885c <USBD_StdEPReq+0x152>
 800884e:	2903      	cmp	r1, #3
 8008850:	d029      	beq.n	80088a6 <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 8008852:	4629      	mov	r1, r5
 8008854:	f7ff fd1b 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008858:	4644      	mov	r4, r8
              break;
 800885a:	e767      	b.n	800872c <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800885c:	b10f      	cbz	r7, 8008862 <USBD_StdEPReq+0x158>
 800885e:	2f80      	cmp	r7, #128	@ 0x80
 8008860:	d113      	bne.n	800888a <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008862:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008866:	d115      	bne.n	8008894 <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008868:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800886c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8008870:	00b9      	lsls	r1, r7, #2
 8008872:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8008876:	4431      	add	r1, r6
 8008878:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800887a:	2300      	movs	r3, #0
 800887c:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800887e:	2202      	movs	r2, #2
 8008880:	4630      	mov	r0, r6
 8008882:	f000 f91b 	bl	8008abc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008886:	4644      	mov	r4, r8
              break;
 8008888:	e750      	b.n	800872c <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800888a:	4629      	mov	r1, r5
 800888c:	f7ff fcff 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008890:	4644      	mov	r4, r8
                break;
 8008892:	e74b      	b.n	800872c <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008894:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8008898:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800889c:	00b9      	lsls	r1, r7, #2
 800889e:	3110      	adds	r1, #16
 80088a0:	4431      	add	r1, r6
 80088a2:	3104      	adds	r1, #4
 80088a4:	e7e9      	b.n	800887a <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 80088a6:	b25b      	sxtb	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	db1f      	blt.n	80088ec <USBD_StdEPReq+0x1e2>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80088ac:	f007 020f 	and.w	r2, r7, #15
 80088b0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80088b4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80088b8:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 80088bc:	b322      	cbz	r2, 8008908 <USBD_StdEPReq+0x1fe>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088be:	2b00      	cmp	r3, #0
 80088c0:	db27      	blt.n	8008912 <USBD_StdEPReq+0x208>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088c2:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80088ca:	009c      	lsls	r4, r3, #2
 80088cc:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80088d0:	4434      	add	r4, r6
 80088d2:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80088d4:	b10f      	cbz	r7, 80088da <USBD_StdEPReq+0x1d0>
 80088d6:	2f80      	cmp	r7, #128	@ 0x80
 80088d8:	d124      	bne.n	8008924 <USBD_StdEPReq+0x21a>
                pep->status = 0x0000U;
 80088da:	2300      	movs	r3, #0
 80088dc:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80088de:	2202      	movs	r2, #2
 80088e0:	4621      	mov	r1, r4
 80088e2:	4630      	mov	r0, r6
 80088e4:	f000 f8ea 	bl	8008abc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80088e8:	4644      	mov	r4, r8
              break;
 80088ea:	e71f      	b.n	800872c <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80088ec:	f007 020f 	and.w	r2, r7, #15
 80088f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80088f4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80088f8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	d1df      	bne.n	80088be <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 80088fe:	4629      	mov	r1, r5
 8008900:	f7ff fcc5 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008904:	4644      	mov	r4, r8
                  break;
 8008906:	e711      	b.n	800872c <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8008908:	4629      	mov	r1, r5
 800890a:	f7ff fcc0 	bl	800828e <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800890e:	4644      	mov	r4, r8
                  break;
 8008910:	e70c      	b.n	800872c <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008912:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8008916:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800891a:	009c      	lsls	r4, r3, #2
 800891c:	3410      	adds	r4, #16
 800891e:	4434      	add	r4, r6
 8008920:	3404      	adds	r4, #4
 8008922:	e7d7      	b.n	80088d4 <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008924:	4639      	mov	r1, r7
 8008926:	4630      	mov	r0, r6
 8008928:	f7ff fa1c 	bl	8007d64 <USBD_LL_IsStallEP>
 800892c:	b110      	cbz	r0, 8008934 <USBD_StdEPReq+0x22a>
                pep->status = 0x0001U;
 800892e:	2301      	movs	r3, #1
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	e7d4      	b.n	80088de <USBD_StdEPReq+0x1d4>
                pep->status = 0x0000U;
 8008934:	2300      	movs	r3, #0
 8008936:	6023      	str	r3, [r4, #0]
 8008938:	e7d1      	b.n	80088de <USBD_StdEPReq+0x1d4>
  USBD_StatusTypeDef ret = USBD_OK;
 800893a:	2400      	movs	r4, #0
 800893c:	e6f6      	b.n	800872c <USBD_StdEPReq+0x22>
 800893e:	4604      	mov	r4, r0
 8008940:	e6f4      	b.n	800872c <USBD_StdEPReq+0x22>

08008942 <USBD_GetString>:
  if (desc == NULL)
 8008942:	b300      	cbz	r0, 8008986 <USBD_GetString+0x44>
{
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	460d      	mov	r5, r1
 8008948:	4616      	mov	r6, r2
 800894a:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800894c:	f7ff fc81 	bl	8008252 <USBD_GetLen>
 8008950:	3001      	adds	r0, #1
 8008952:	0043      	lsls	r3, r0, #1
 8008954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008958:	d806      	bhi.n	8008968 <USBD_GetString+0x26>
 800895a:	b29b      	uxth	r3, r3
 800895c:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800895e:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008960:	2303      	movs	r3, #3
 8008962:	706b      	strb	r3, [r5, #1]
  idx++;
 8008964:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8008966:	e00a      	b.n	800897e <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008968:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800896c:	e7f6      	b.n	800895c <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800896e:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8008970:	3401      	adds	r4, #1
    idx++;
 8008972:	1c5a      	adds	r2, r3, #1
 8008974:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8008976:	2100      	movs	r1, #0
 8008978:	54a9      	strb	r1, [r5, r2]
    idx++;
 800897a:	3302      	adds	r3, #2
 800897c:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800897e:	7822      	ldrb	r2, [r4, #0]
 8008980:	2a00      	cmp	r2, #0
 8008982:	d1f4      	bne.n	800896e <USBD_GetString+0x2c>
}
 8008984:	bd70      	pop	{r4, r5, r6, pc}
 8008986:	4770      	bx	lr

08008988 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008988:	2312      	movs	r3, #18
 800898a:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800898c:	4800      	ldr	r0, [pc, #0]	@ (8008990 <USBD_FS_DeviceDescriptor+0x8>)
 800898e:	4770      	bx	lr
 8008990:	200000d0 	.word	0x200000d0

08008994 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008994:	2304      	movs	r3, #4
 8008996:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8008998:	4800      	ldr	r0, [pc, #0]	@ (800899c <USBD_FS_LangIDStrDescriptor+0x8>)
 800899a:	4770      	bx	lr
 800899c:	200000cc 	.word	0x200000cc

080089a0 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 80089a0:	2300      	movs	r3, #0
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d21e      	bcs.n	80089e4 <IntToUnicode+0x44>
{
 80089a6:	b500      	push	{lr}
 80089a8:	e010      	b.n	80089cc <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80089aa:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 80089ae:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 80089b2:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80089b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b8:	f10c 0c01 	add.w	ip, ip, #1
 80089bc:	f04f 0e00 	mov.w	lr, #0
 80089c0:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 80089c4:	3301      	adds	r3, #1
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d209      	bcs.n	80089e0 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 80089cc:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 80089d0:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 80089d4:	d2e9      	bcs.n	80089aa <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 80089d6:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80089da:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 80089de:	e7e8      	b.n	80089b2 <IntToUnicode+0x12>
  }
}
 80089e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80089e4:	4770      	bx	lr
	...

080089e8 <Get_SerialNum>:
{
 80089e8:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80089ea:	4b0b      	ldr	r3, [pc, #44]	@ (8008a18 <Get_SerialNum+0x30>)
 80089ec:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	@ 0xa10
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80089f0:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	@ 0xa14
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80089f4:	f8d3 3a18 	ldr.w	r3, [r3, #2584]	@ 0xa18
  if (deviceserial0 != 0)
 80089f8:	18c0      	adds	r0, r0, r3
 80089fa:	d100      	bne.n	80089fe <Get_SerialNum+0x16>
}
 80089fc:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80089fe:	4d07      	ldr	r5, [pc, #28]	@ (8008a1c <Get_SerialNum+0x34>)
 8008a00:	2208      	movs	r2, #8
 8008a02:	4629      	mov	r1, r5
 8008a04:	f7ff ffcc 	bl	80089a0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008a08:	2204      	movs	r2, #4
 8008a0a:	f105 0110 	add.w	r1, r5, #16
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f7ff ffc6 	bl	80089a0 <IntToUnicode>
}
 8008a14:	e7f2      	b.n	80089fc <Get_SerialNum+0x14>
 8008a16:	bf00      	nop
 8008a18:	1fff7000 	.word	0x1fff7000
 8008a1c:	200000b2 	.word	0x200000b2

08008a20 <USBD_FS_SerialStrDescriptor>:
{
 8008a20:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8008a22:	231a      	movs	r3, #26
 8008a24:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8008a26:	f7ff ffdf 	bl	80089e8 <Get_SerialNum>
}
 8008a2a:	4801      	ldr	r0, [pc, #4]	@ (8008a30 <USBD_FS_SerialStrDescriptor+0x10>)
 8008a2c:	bd08      	pop	{r3, pc}
 8008a2e:	bf00      	nop
 8008a30:	200000b0 	.word	0x200000b0

08008a34 <USBD_FS_ProductStrDescriptor>:
{
 8008a34:	b508      	push	{r3, lr}
 8008a36:	460a      	mov	r2, r1
  if(speed == 0)
 8008a38:	b928      	cbnz	r0, 8008a46 <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a3a:	4905      	ldr	r1, [pc, #20]	@ (8008a50 <USBD_FS_ProductStrDescriptor+0x1c>)
 8008a3c:	4805      	ldr	r0, [pc, #20]	@ (8008a54 <USBD_FS_ProductStrDescriptor+0x20>)
 8008a3e:	f7ff ff80 	bl	8008942 <USBD_GetString>
}
 8008a42:	4803      	ldr	r0, [pc, #12]	@ (8008a50 <USBD_FS_ProductStrDescriptor+0x1c>)
 8008a44:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a46:	4902      	ldr	r1, [pc, #8]	@ (8008a50 <USBD_FS_ProductStrDescriptor+0x1c>)
 8008a48:	4802      	ldr	r0, [pc, #8]	@ (8008a54 <USBD_FS_ProductStrDescriptor+0x20>)
 8008a4a:	f7ff ff7a 	bl	8008942 <USBD_GetString>
 8008a4e:	e7f8      	b.n	8008a42 <USBD_FS_ProductStrDescriptor+0xe>
 8008a50:	20006f6c 	.word	0x20006f6c
 8008a54:	08009e94 	.word	0x08009e94

08008a58 <USBD_FS_ManufacturerStrDescriptor>:
{
 8008a58:	b510      	push	{r4, lr}
 8008a5a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008a5c:	4c03      	ldr	r4, [pc, #12]	@ (8008a6c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8008a5e:	4621      	mov	r1, r4
 8008a60:	4803      	ldr	r0, [pc, #12]	@ (8008a70 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8008a62:	f7ff ff6e 	bl	8008942 <USBD_GetString>
}
 8008a66:	4620      	mov	r0, r4
 8008a68:	bd10      	pop	{r4, pc}
 8008a6a:	bf00      	nop
 8008a6c:	20006f6c 	.word	0x20006f6c
 8008a70:	08009eb0 	.word	0x08009eb0

08008a74 <USBD_FS_ConfigStrDescriptor>:
{
 8008a74:	b508      	push	{r3, lr}
 8008a76:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8008a78:	b928      	cbnz	r0, 8008a86 <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a7a:	4905      	ldr	r1, [pc, #20]	@ (8008a90 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8008a7c:	4805      	ldr	r0, [pc, #20]	@ (8008a94 <USBD_FS_ConfigStrDescriptor+0x20>)
 8008a7e:	f7ff ff60 	bl	8008942 <USBD_GetString>
}
 8008a82:	4803      	ldr	r0, [pc, #12]	@ (8008a90 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8008a84:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a86:	4902      	ldr	r1, [pc, #8]	@ (8008a90 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8008a88:	4802      	ldr	r0, [pc, #8]	@ (8008a94 <USBD_FS_ConfigStrDescriptor+0x20>)
 8008a8a:	f7ff ff5a 	bl	8008942 <USBD_GetString>
 8008a8e:	e7f8      	b.n	8008a82 <USBD_FS_ConfigStrDescriptor+0xe>
 8008a90:	20006f6c 	.word	0x20006f6c
 8008a94:	08009ec4 	.word	0x08009ec4

08008a98 <USBD_FS_InterfaceStrDescriptor>:
{
 8008a98:	b508      	push	{r3, lr}
 8008a9a:	460a      	mov	r2, r1
  if(speed == 0)
 8008a9c:	b928      	cbnz	r0, 8008aaa <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008a9e:	4905      	ldr	r1, [pc, #20]	@ (8008ab4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8008aa0:	4805      	ldr	r0, [pc, #20]	@ (8008ab8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8008aa2:	f7ff ff4e 	bl	8008942 <USBD_GetString>
}
 8008aa6:	4803      	ldr	r0, [pc, #12]	@ (8008ab4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8008aa8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008aaa:	4902      	ldr	r1, [pc, #8]	@ (8008ab4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8008aac:	4802      	ldr	r0, [pc, #8]	@ (8008ab8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8008aae:	f7ff ff48 	bl	8008942 <USBD_GetString>
 8008ab2:	e7f8      	b.n	8008aa6 <USBD_FS_InterfaceStrDescriptor+0xe>
 8008ab4:	20006f6c 	.word	0x20006f6c
 8008ab8:	08009ed0 	.word	0x08009ed0

08008abc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008abc:	b508      	push	{r3, lr}
 8008abe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ac6:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ac8:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008aca:	460a      	mov	r2, r1
 8008acc:	2100      	movs	r1, #0
 8008ace:	f7ff f9a7 	bl	8007e20 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	bd08      	pop	{r3, pc}

08008ad6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008ad6:	b508      	push	{r3, lr}
 8008ad8:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ada:	460a      	mov	r2, r1
 8008adc:	2100      	movs	r1, #0
 8008ade:	f7ff f99f 	bl	8007e20 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008ae2:	2000      	movs	r0, #0
 8008ae4:	bd08      	pop	{r3, pc}

08008ae6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008ae6:	b508      	push	{r3, lr}
 8008ae8:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008aea:	2203      	movs	r2, #3
 8008aec:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008af0:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008af4:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008af8:	460a      	mov	r2, r1
 8008afa:	2100      	movs	r1, #0
 8008afc:	f7ff f998 	bl	8007e30 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008b00:	2000      	movs	r0, #0
 8008b02:	bd08      	pop	{r3, pc}

08008b04 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008b04:	b508      	push	{r3, lr}
 8008b06:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b08:	460a      	mov	r2, r1
 8008b0a:	2100      	movs	r1, #0
 8008b0c:	f7ff f990 	bl	8007e30 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008b10:	2000      	movs	r0, #0
 8008b12:	bd08      	pop	{r3, pc}

08008b14 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008b14:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008b16:	2204      	movs	r2, #4
 8008b18:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	461a      	mov	r2, r3
 8008b20:	4619      	mov	r1, r3
 8008b22:	f7ff f97d 	bl	8007e20 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008b26:	2000      	movs	r0, #0
 8008b28:	bd08      	pop	{r3, pc}

08008b2a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008b2a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008b2c:	2205      	movs	r2, #5
 8008b2e:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b32:	2300      	movs	r3, #0
 8008b34:	461a      	mov	r2, r3
 8008b36:	4619      	mov	r1, r3
 8008b38:	f7ff f97a 	bl	8007e30 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	bd08      	pop	{r3, pc}

08008b40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008b40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008b78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008b44:	f7fc ff8e 	bl	8005a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008b48:	480c      	ldr	r0, [pc, #48]	@ (8008b7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008b4a:	490d      	ldr	r1, [pc, #52]	@ (8008b80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8008b84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008b50:	e002      	b.n	8008b58 <LoopCopyDataInit>

08008b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b56:	3304      	adds	r3, #4

08008b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b5c:	d3f9      	bcc.n	8008b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8008b88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008b60:	4c0a      	ldr	r4, [pc, #40]	@ (8008b8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8008b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b64:	e001      	b.n	8008b6a <LoopFillZerobss>

08008b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b68:	3204      	adds	r2, #4

08008b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b6c:	d3fb      	bcc.n	8008b66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008b6e:	f000 f855 	bl	8008c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008b72:	f7f8 fd67 	bl	8001644 <main>
  bx  lr    
 8008b76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008b78:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8008b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008b80:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8008b84:	0800a018 	.word	0x0800a018
  ldr r2, =_sbss
 8008b88:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8008b8c:	200072b4 	.word	0x200072b4

08008b90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008b90:	e7fe      	b.n	8008b90 <ADC_IRQHandler>
	...

08008b94 <sniprintf>:
 8008b94:	b40c      	push	{r2, r3}
 8008b96:	b530      	push	{r4, r5, lr}
 8008b98:	4b18      	ldr	r3, [pc, #96]	@ (8008bfc <sniprintf+0x68>)
 8008b9a:	1e0c      	subs	r4, r1, #0
 8008b9c:	681d      	ldr	r5, [r3, #0]
 8008b9e:	b09d      	sub	sp, #116	@ 0x74
 8008ba0:	da08      	bge.n	8008bb4 <sniprintf+0x20>
 8008ba2:	238b      	movs	r3, #139	@ 0x8b
 8008ba4:	602b      	str	r3, [r5, #0]
 8008ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8008baa:	b01d      	add	sp, #116	@ 0x74
 8008bac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bb0:	b002      	add	sp, #8
 8008bb2:	4770      	bx	lr
 8008bb4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008bb8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008bbc:	f04f 0300 	mov.w	r3, #0
 8008bc0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008bc2:	bf14      	ite	ne
 8008bc4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008bc8:	4623      	moveq	r3, r4
 8008bca:	9304      	str	r3, [sp, #16]
 8008bcc:	9307      	str	r3, [sp, #28]
 8008bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008bd2:	9002      	str	r0, [sp, #8]
 8008bd4:	9006      	str	r0, [sp, #24]
 8008bd6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008bda:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008bdc:	ab21      	add	r3, sp, #132	@ 0x84
 8008bde:	a902      	add	r1, sp, #8
 8008be0:	4628      	mov	r0, r5
 8008be2:	9301      	str	r3, [sp, #4]
 8008be4:	f000 f9a6 	bl	8008f34 <_svfiprintf_r>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	bfbc      	itt	lt
 8008bec:	238b      	movlt	r3, #139	@ 0x8b
 8008bee:	602b      	strlt	r3, [r5, #0]
 8008bf0:	2c00      	cmp	r4, #0
 8008bf2:	d0da      	beq.n	8008baa <sniprintf+0x16>
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	701a      	strb	r2, [r3, #0]
 8008bfa:	e7d6      	b.n	8008baa <sniprintf+0x16>
 8008bfc:	20000100 	.word	0x20000100

08008c00 <memset>:
 8008c00:	4402      	add	r2, r0
 8008c02:	4603      	mov	r3, r0
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d100      	bne.n	8008c0a <memset+0xa>
 8008c08:	4770      	bx	lr
 8008c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c0e:	e7f9      	b.n	8008c04 <memset+0x4>

08008c10 <__errno>:
 8008c10:	4b01      	ldr	r3, [pc, #4]	@ (8008c18 <__errno+0x8>)
 8008c12:	6818      	ldr	r0, [r3, #0]
 8008c14:	4770      	bx	lr
 8008c16:	bf00      	nop
 8008c18:	20000100 	.word	0x20000100

08008c1c <__libc_init_array>:
 8008c1c:	b570      	push	{r4, r5, r6, lr}
 8008c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c54 <__libc_init_array+0x38>)
 8008c20:	4d0d      	ldr	r5, [pc, #52]	@ (8008c58 <__libc_init_array+0x3c>)
 8008c22:	1b5b      	subs	r3, r3, r5
 8008c24:	109c      	asrs	r4, r3, #2
 8008c26:	2600      	movs	r6, #0
 8008c28:	42a6      	cmp	r6, r4
 8008c2a:	d109      	bne.n	8008c40 <__libc_init_array+0x24>
 8008c2c:	f000 ff18 	bl	8009a60 <_init>
 8008c30:	4d0a      	ldr	r5, [pc, #40]	@ (8008c5c <__libc_init_array+0x40>)
 8008c32:	4b0b      	ldr	r3, [pc, #44]	@ (8008c60 <__libc_init_array+0x44>)
 8008c34:	1b5b      	subs	r3, r3, r5
 8008c36:	109c      	asrs	r4, r3, #2
 8008c38:	2600      	movs	r6, #0
 8008c3a:	42a6      	cmp	r6, r4
 8008c3c:	d105      	bne.n	8008c4a <__libc_init_array+0x2e>
 8008c3e:	bd70      	pop	{r4, r5, r6, pc}
 8008c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c44:	4798      	blx	r3
 8008c46:	3601      	adds	r6, #1
 8008c48:	e7ee      	b.n	8008c28 <__libc_init_array+0xc>
 8008c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c4e:	4798      	blx	r3
 8008c50:	3601      	adds	r6, #1
 8008c52:	e7f2      	b.n	8008c3a <__libc_init_array+0x1e>
 8008c54:	0800a010 	.word	0x0800a010
 8008c58:	0800a010 	.word	0x0800a010
 8008c5c:	0800a010 	.word	0x0800a010
 8008c60:	0800a014 	.word	0x0800a014

08008c64 <__retarget_lock_acquire_recursive>:
 8008c64:	4770      	bx	lr

08008c66 <__retarget_lock_release_recursive>:
 8008c66:	4770      	bx	lr

08008c68 <memcpy>:
 8008c68:	440a      	add	r2, r1
 8008c6a:	4291      	cmp	r1, r2
 8008c6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c70:	d100      	bne.n	8008c74 <memcpy+0xc>
 8008c72:	4770      	bx	lr
 8008c74:	b510      	push	{r4, lr}
 8008c76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c7e:	4291      	cmp	r1, r2
 8008c80:	d1f9      	bne.n	8008c76 <memcpy+0xe>
 8008c82:	bd10      	pop	{r4, pc}

08008c84 <_free_r>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	4605      	mov	r5, r0
 8008c88:	2900      	cmp	r1, #0
 8008c8a:	d041      	beq.n	8008d10 <_free_r+0x8c>
 8008c8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c90:	1f0c      	subs	r4, r1, #4
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	bfb8      	it	lt
 8008c96:	18e4      	addlt	r4, r4, r3
 8008c98:	f000 f8e0 	bl	8008e5c <__malloc_lock>
 8008c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8008d14 <_free_r+0x90>)
 8008c9e:	6813      	ldr	r3, [r2, #0]
 8008ca0:	b933      	cbnz	r3, 8008cb0 <_free_r+0x2c>
 8008ca2:	6063      	str	r3, [r4, #4]
 8008ca4:	6014      	str	r4, [r2, #0]
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cac:	f000 b8dc 	b.w	8008e68 <__malloc_unlock>
 8008cb0:	42a3      	cmp	r3, r4
 8008cb2:	d908      	bls.n	8008cc6 <_free_r+0x42>
 8008cb4:	6820      	ldr	r0, [r4, #0]
 8008cb6:	1821      	adds	r1, r4, r0
 8008cb8:	428b      	cmp	r3, r1
 8008cba:	bf01      	itttt	eq
 8008cbc:	6819      	ldreq	r1, [r3, #0]
 8008cbe:	685b      	ldreq	r3, [r3, #4]
 8008cc0:	1809      	addeq	r1, r1, r0
 8008cc2:	6021      	streq	r1, [r4, #0]
 8008cc4:	e7ed      	b.n	8008ca2 <_free_r+0x1e>
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	b10b      	cbz	r3, 8008cd0 <_free_r+0x4c>
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	d9fa      	bls.n	8008cc6 <_free_r+0x42>
 8008cd0:	6811      	ldr	r1, [r2, #0]
 8008cd2:	1850      	adds	r0, r2, r1
 8008cd4:	42a0      	cmp	r0, r4
 8008cd6:	d10b      	bne.n	8008cf0 <_free_r+0x6c>
 8008cd8:	6820      	ldr	r0, [r4, #0]
 8008cda:	4401      	add	r1, r0
 8008cdc:	1850      	adds	r0, r2, r1
 8008cde:	4283      	cmp	r3, r0
 8008ce0:	6011      	str	r1, [r2, #0]
 8008ce2:	d1e0      	bne.n	8008ca6 <_free_r+0x22>
 8008ce4:	6818      	ldr	r0, [r3, #0]
 8008ce6:	685b      	ldr	r3, [r3, #4]
 8008ce8:	6053      	str	r3, [r2, #4]
 8008cea:	4408      	add	r0, r1
 8008cec:	6010      	str	r0, [r2, #0]
 8008cee:	e7da      	b.n	8008ca6 <_free_r+0x22>
 8008cf0:	d902      	bls.n	8008cf8 <_free_r+0x74>
 8008cf2:	230c      	movs	r3, #12
 8008cf4:	602b      	str	r3, [r5, #0]
 8008cf6:	e7d6      	b.n	8008ca6 <_free_r+0x22>
 8008cf8:	6820      	ldr	r0, [r4, #0]
 8008cfa:	1821      	adds	r1, r4, r0
 8008cfc:	428b      	cmp	r3, r1
 8008cfe:	bf04      	itt	eq
 8008d00:	6819      	ldreq	r1, [r3, #0]
 8008d02:	685b      	ldreq	r3, [r3, #4]
 8008d04:	6063      	str	r3, [r4, #4]
 8008d06:	bf04      	itt	eq
 8008d08:	1809      	addeq	r1, r1, r0
 8008d0a:	6021      	streq	r1, [r4, #0]
 8008d0c:	6054      	str	r4, [r2, #4]
 8008d0e:	e7ca      	b.n	8008ca6 <_free_r+0x22>
 8008d10:	bd38      	pop	{r3, r4, r5, pc}
 8008d12:	bf00      	nop
 8008d14:	200072b0 	.word	0x200072b0

08008d18 <sbrk_aligned>:
 8008d18:	b570      	push	{r4, r5, r6, lr}
 8008d1a:	4e0f      	ldr	r6, [pc, #60]	@ (8008d58 <sbrk_aligned+0x40>)
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	6831      	ldr	r1, [r6, #0]
 8008d20:	4605      	mov	r5, r0
 8008d22:	b911      	cbnz	r1, 8008d2a <sbrk_aligned+0x12>
 8008d24:	f000 fbaa 	bl	800947c <_sbrk_r>
 8008d28:	6030      	str	r0, [r6, #0]
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	f000 fba5 	bl	800947c <_sbrk_r>
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	d103      	bne.n	8008d3e <sbrk_aligned+0x26>
 8008d36:	f04f 34ff 	mov.w	r4, #4294967295
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	bd70      	pop	{r4, r5, r6, pc}
 8008d3e:	1cc4      	adds	r4, r0, #3
 8008d40:	f024 0403 	bic.w	r4, r4, #3
 8008d44:	42a0      	cmp	r0, r4
 8008d46:	d0f8      	beq.n	8008d3a <sbrk_aligned+0x22>
 8008d48:	1a21      	subs	r1, r4, r0
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	f000 fb96 	bl	800947c <_sbrk_r>
 8008d50:	3001      	adds	r0, #1
 8008d52:	d1f2      	bne.n	8008d3a <sbrk_aligned+0x22>
 8008d54:	e7ef      	b.n	8008d36 <sbrk_aligned+0x1e>
 8008d56:	bf00      	nop
 8008d58:	200072ac 	.word	0x200072ac

08008d5c <_malloc_r>:
 8008d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d60:	1ccd      	adds	r5, r1, #3
 8008d62:	f025 0503 	bic.w	r5, r5, #3
 8008d66:	3508      	adds	r5, #8
 8008d68:	2d0c      	cmp	r5, #12
 8008d6a:	bf38      	it	cc
 8008d6c:	250c      	movcc	r5, #12
 8008d6e:	2d00      	cmp	r5, #0
 8008d70:	4606      	mov	r6, r0
 8008d72:	db01      	blt.n	8008d78 <_malloc_r+0x1c>
 8008d74:	42a9      	cmp	r1, r5
 8008d76:	d904      	bls.n	8008d82 <_malloc_r+0x26>
 8008d78:	230c      	movs	r3, #12
 8008d7a:	6033      	str	r3, [r6, #0]
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e58 <_malloc_r+0xfc>
 8008d86:	f000 f869 	bl	8008e5c <__malloc_lock>
 8008d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d8e:	461c      	mov	r4, r3
 8008d90:	bb44      	cbnz	r4, 8008de4 <_malloc_r+0x88>
 8008d92:	4629      	mov	r1, r5
 8008d94:	4630      	mov	r0, r6
 8008d96:	f7ff ffbf 	bl	8008d18 <sbrk_aligned>
 8008d9a:	1c43      	adds	r3, r0, #1
 8008d9c:	4604      	mov	r4, r0
 8008d9e:	d158      	bne.n	8008e52 <_malloc_r+0xf6>
 8008da0:	f8d8 4000 	ldr.w	r4, [r8]
 8008da4:	4627      	mov	r7, r4
 8008da6:	2f00      	cmp	r7, #0
 8008da8:	d143      	bne.n	8008e32 <_malloc_r+0xd6>
 8008daa:	2c00      	cmp	r4, #0
 8008dac:	d04b      	beq.n	8008e46 <_malloc_r+0xea>
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	4639      	mov	r1, r7
 8008db2:	4630      	mov	r0, r6
 8008db4:	eb04 0903 	add.w	r9, r4, r3
 8008db8:	f000 fb60 	bl	800947c <_sbrk_r>
 8008dbc:	4581      	cmp	r9, r0
 8008dbe:	d142      	bne.n	8008e46 <_malloc_r+0xea>
 8008dc0:	6821      	ldr	r1, [r4, #0]
 8008dc2:	1a6d      	subs	r5, r5, r1
 8008dc4:	4629      	mov	r1, r5
 8008dc6:	4630      	mov	r0, r6
 8008dc8:	f7ff ffa6 	bl	8008d18 <sbrk_aligned>
 8008dcc:	3001      	adds	r0, #1
 8008dce:	d03a      	beq.n	8008e46 <_malloc_r+0xea>
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	442b      	add	r3, r5
 8008dd4:	6023      	str	r3, [r4, #0]
 8008dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8008dda:	685a      	ldr	r2, [r3, #4]
 8008ddc:	bb62      	cbnz	r2, 8008e38 <_malloc_r+0xdc>
 8008dde:	f8c8 7000 	str.w	r7, [r8]
 8008de2:	e00f      	b.n	8008e04 <_malloc_r+0xa8>
 8008de4:	6822      	ldr	r2, [r4, #0]
 8008de6:	1b52      	subs	r2, r2, r5
 8008de8:	d420      	bmi.n	8008e2c <_malloc_r+0xd0>
 8008dea:	2a0b      	cmp	r2, #11
 8008dec:	d917      	bls.n	8008e1e <_malloc_r+0xc2>
 8008dee:	1961      	adds	r1, r4, r5
 8008df0:	42a3      	cmp	r3, r4
 8008df2:	6025      	str	r5, [r4, #0]
 8008df4:	bf18      	it	ne
 8008df6:	6059      	strne	r1, [r3, #4]
 8008df8:	6863      	ldr	r3, [r4, #4]
 8008dfa:	bf08      	it	eq
 8008dfc:	f8c8 1000 	streq.w	r1, [r8]
 8008e00:	5162      	str	r2, [r4, r5]
 8008e02:	604b      	str	r3, [r1, #4]
 8008e04:	4630      	mov	r0, r6
 8008e06:	f000 f82f 	bl	8008e68 <__malloc_unlock>
 8008e0a:	f104 000b 	add.w	r0, r4, #11
 8008e0e:	1d23      	adds	r3, r4, #4
 8008e10:	f020 0007 	bic.w	r0, r0, #7
 8008e14:	1ac2      	subs	r2, r0, r3
 8008e16:	bf1c      	itt	ne
 8008e18:	1a1b      	subne	r3, r3, r0
 8008e1a:	50a3      	strne	r3, [r4, r2]
 8008e1c:	e7af      	b.n	8008d7e <_malloc_r+0x22>
 8008e1e:	6862      	ldr	r2, [r4, #4]
 8008e20:	42a3      	cmp	r3, r4
 8008e22:	bf0c      	ite	eq
 8008e24:	f8c8 2000 	streq.w	r2, [r8]
 8008e28:	605a      	strne	r2, [r3, #4]
 8008e2a:	e7eb      	b.n	8008e04 <_malloc_r+0xa8>
 8008e2c:	4623      	mov	r3, r4
 8008e2e:	6864      	ldr	r4, [r4, #4]
 8008e30:	e7ae      	b.n	8008d90 <_malloc_r+0x34>
 8008e32:	463c      	mov	r4, r7
 8008e34:	687f      	ldr	r7, [r7, #4]
 8008e36:	e7b6      	b.n	8008da6 <_malloc_r+0x4a>
 8008e38:	461a      	mov	r2, r3
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	42a3      	cmp	r3, r4
 8008e3e:	d1fb      	bne.n	8008e38 <_malloc_r+0xdc>
 8008e40:	2300      	movs	r3, #0
 8008e42:	6053      	str	r3, [r2, #4]
 8008e44:	e7de      	b.n	8008e04 <_malloc_r+0xa8>
 8008e46:	230c      	movs	r3, #12
 8008e48:	6033      	str	r3, [r6, #0]
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f000 f80c 	bl	8008e68 <__malloc_unlock>
 8008e50:	e794      	b.n	8008d7c <_malloc_r+0x20>
 8008e52:	6005      	str	r5, [r0, #0]
 8008e54:	e7d6      	b.n	8008e04 <_malloc_r+0xa8>
 8008e56:	bf00      	nop
 8008e58:	200072b0 	.word	0x200072b0

08008e5c <__malloc_lock>:
 8008e5c:	4801      	ldr	r0, [pc, #4]	@ (8008e64 <__malloc_lock+0x8>)
 8008e5e:	f7ff bf01 	b.w	8008c64 <__retarget_lock_acquire_recursive>
 8008e62:	bf00      	nop
 8008e64:	200072a8 	.word	0x200072a8

08008e68 <__malloc_unlock>:
 8008e68:	4801      	ldr	r0, [pc, #4]	@ (8008e70 <__malloc_unlock+0x8>)
 8008e6a:	f7ff befc 	b.w	8008c66 <__retarget_lock_release_recursive>
 8008e6e:	bf00      	nop
 8008e70:	200072a8 	.word	0x200072a8

08008e74 <__ssputs_r>:
 8008e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e78:	688e      	ldr	r6, [r1, #8]
 8008e7a:	461f      	mov	r7, r3
 8008e7c:	42be      	cmp	r6, r7
 8008e7e:	4682      	mov	sl, r0
 8008e80:	460c      	mov	r4, r1
 8008e82:	4690      	mov	r8, r2
 8008e84:	4633      	mov	r3, r6
 8008e86:	d853      	bhi.n	8008f30 <__ssputs_r+0xbc>
 8008e88:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8008e8c:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8008e90:	d02b      	beq.n	8008eea <__ssputs_r+0x76>
 8008e92:	6965      	ldr	r5, [r4, #20]
 8008e94:	6823      	ldr	r3, [r4, #0]
 8008e96:	6909      	ldr	r1, [r1, #16]
 8008e98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e9c:	eba3 0901 	sub.w	r9, r3, r1
 8008ea0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ea4:	1c7b      	adds	r3, r7, #1
 8008ea6:	106d      	asrs	r5, r5, #1
 8008ea8:	444b      	add	r3, r9
 8008eaa:	42ab      	cmp	r3, r5
 8008eac:	462a      	mov	r2, r5
 8008eae:	bf84      	itt	hi
 8008eb0:	461d      	movhi	r5, r3
 8008eb2:	462a      	movhi	r2, r5
 8008eb4:	0543      	lsls	r3, r0, #21
 8008eb6:	d527      	bpl.n	8008f08 <__ssputs_r+0x94>
 8008eb8:	4611      	mov	r1, r2
 8008eba:	4650      	mov	r0, sl
 8008ebc:	f7ff ff4e 	bl	8008d5c <_malloc_r>
 8008ec0:	4606      	mov	r6, r0
 8008ec2:	b358      	cbz	r0, 8008f1c <__ssputs_r+0xa8>
 8008ec4:	6921      	ldr	r1, [r4, #16]
 8008ec6:	464a      	mov	r2, r9
 8008ec8:	f7ff fece 	bl	8008c68 <memcpy>
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ed6:	81a3      	strh	r3, [r4, #12]
 8008ed8:	6126      	str	r6, [r4, #16]
 8008eda:	6165      	str	r5, [r4, #20]
 8008edc:	444e      	add	r6, r9
 8008ede:	eba5 0509 	sub.w	r5, r5, r9
 8008ee2:	6026      	str	r6, [r4, #0]
 8008ee4:	60a5      	str	r5, [r4, #8]
 8008ee6:	463e      	mov	r6, r7
 8008ee8:	463b      	mov	r3, r7
 8008eea:	461f      	mov	r7, r3
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	463a      	mov	r2, r7
 8008ef0:	4641      	mov	r1, r8
 8008ef2:	f000 faa9 	bl	8009448 <memmove>
 8008ef6:	68a3      	ldr	r3, [r4, #8]
 8008ef8:	1b9b      	subs	r3, r3, r6
 8008efa:	60a3      	str	r3, [r4, #8]
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	443b      	add	r3, r7
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	2000      	movs	r0, #0
 8008f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f08:	4650      	mov	r0, sl
 8008f0a:	f000 fac7 	bl	800949c <_realloc_r>
 8008f0e:	4606      	mov	r6, r0
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d1e1      	bne.n	8008ed8 <__ssputs_r+0x64>
 8008f14:	6921      	ldr	r1, [r4, #16]
 8008f16:	4650      	mov	r0, sl
 8008f18:	f7ff feb4 	bl	8008c84 <_free_r>
 8008f1c:	230c      	movs	r3, #12
 8008f1e:	f8ca 3000 	str.w	r3, [sl]
 8008f22:	89a3      	ldrh	r3, [r4, #12]
 8008f24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f28:	81a3      	strh	r3, [r4, #12]
 8008f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f2e:	e7e9      	b.n	8008f04 <__ssputs_r+0x90>
 8008f30:	463e      	mov	r6, r7
 8008f32:	e7db      	b.n	8008eec <__ssputs_r+0x78>

08008f34 <_svfiprintf_r>:
 8008f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f38:	4698      	mov	r8, r3
 8008f3a:	898b      	ldrh	r3, [r1, #12]
 8008f3c:	061b      	lsls	r3, r3, #24
 8008f3e:	b09d      	sub	sp, #116	@ 0x74
 8008f40:	4607      	mov	r7, r0
 8008f42:	460d      	mov	r5, r1
 8008f44:	4614      	mov	r4, r2
 8008f46:	d510      	bpl.n	8008f6a <_svfiprintf_r+0x36>
 8008f48:	690b      	ldr	r3, [r1, #16]
 8008f4a:	b973      	cbnz	r3, 8008f6a <_svfiprintf_r+0x36>
 8008f4c:	2140      	movs	r1, #64	@ 0x40
 8008f4e:	f7ff ff05 	bl	8008d5c <_malloc_r>
 8008f52:	6028      	str	r0, [r5, #0]
 8008f54:	6128      	str	r0, [r5, #16]
 8008f56:	b930      	cbnz	r0, 8008f66 <_svfiprintf_r+0x32>
 8008f58:	230c      	movs	r3, #12
 8008f5a:	603b      	str	r3, [r7, #0]
 8008f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f60:	b01d      	add	sp, #116	@ 0x74
 8008f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f66:	2340      	movs	r3, #64	@ 0x40
 8008f68:	616b      	str	r3, [r5, #20]
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f6e:	2320      	movs	r3, #32
 8008f70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f74:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f78:	2330      	movs	r3, #48	@ 0x30
 8008f7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009118 <_svfiprintf_r+0x1e4>
 8008f7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f82:	f04f 0901 	mov.w	r9, #1
 8008f86:	4623      	mov	r3, r4
 8008f88:	469a      	mov	sl, r3
 8008f8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f8e:	b10a      	cbz	r2, 8008f94 <_svfiprintf_r+0x60>
 8008f90:	2a25      	cmp	r2, #37	@ 0x25
 8008f92:	d1f9      	bne.n	8008f88 <_svfiprintf_r+0x54>
 8008f94:	ebba 0b04 	subs.w	fp, sl, r4
 8008f98:	d00b      	beq.n	8008fb2 <_svfiprintf_r+0x7e>
 8008f9a:	465b      	mov	r3, fp
 8008f9c:	4622      	mov	r2, r4
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f7ff ff67 	bl	8008e74 <__ssputs_r>
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	f000 80a7 	beq.w	80090fa <_svfiprintf_r+0x1c6>
 8008fac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fae:	445a      	add	r2, fp
 8008fb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f000 809f 	beq.w	80090fa <_svfiprintf_r+0x1c6>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008fc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fc6:	f10a 0a01 	add.w	sl, sl, #1
 8008fca:	9304      	str	r3, [sp, #16]
 8008fcc:	9307      	str	r3, [sp, #28]
 8008fce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fd4:	4654      	mov	r4, sl
 8008fd6:	2205      	movs	r2, #5
 8008fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fdc:	484e      	ldr	r0, [pc, #312]	@ (8009118 <_svfiprintf_r+0x1e4>)
 8008fde:	f7f7 f8e7 	bl	80001b0 <memchr>
 8008fe2:	9a04      	ldr	r2, [sp, #16]
 8008fe4:	b9d8      	cbnz	r0, 800901e <_svfiprintf_r+0xea>
 8008fe6:	06d0      	lsls	r0, r2, #27
 8008fe8:	bf44      	itt	mi
 8008fea:	2320      	movmi	r3, #32
 8008fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ff0:	0711      	lsls	r1, r2, #28
 8008ff2:	bf44      	itt	mi
 8008ff4:	232b      	movmi	r3, #43	@ 0x2b
 8008ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ffa:	f89a 3000 	ldrb.w	r3, [sl]
 8008ffe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009000:	d015      	beq.n	800902e <_svfiprintf_r+0xfa>
 8009002:	9a07      	ldr	r2, [sp, #28]
 8009004:	4654      	mov	r4, sl
 8009006:	2000      	movs	r0, #0
 8009008:	f04f 0c0a 	mov.w	ip, #10
 800900c:	4621      	mov	r1, r4
 800900e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009012:	3b30      	subs	r3, #48	@ 0x30
 8009014:	2b09      	cmp	r3, #9
 8009016:	d94b      	bls.n	80090b0 <_svfiprintf_r+0x17c>
 8009018:	b1b0      	cbz	r0, 8009048 <_svfiprintf_r+0x114>
 800901a:	9207      	str	r2, [sp, #28]
 800901c:	e014      	b.n	8009048 <_svfiprintf_r+0x114>
 800901e:	eba0 0308 	sub.w	r3, r0, r8
 8009022:	fa09 f303 	lsl.w	r3, r9, r3
 8009026:	4313      	orrs	r3, r2
 8009028:	9304      	str	r3, [sp, #16]
 800902a:	46a2      	mov	sl, r4
 800902c:	e7d2      	b.n	8008fd4 <_svfiprintf_r+0xa0>
 800902e:	9b03      	ldr	r3, [sp, #12]
 8009030:	1d19      	adds	r1, r3, #4
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	9103      	str	r1, [sp, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	bfbb      	ittet	lt
 800903a:	425b      	neglt	r3, r3
 800903c:	f042 0202 	orrlt.w	r2, r2, #2
 8009040:	9307      	strge	r3, [sp, #28]
 8009042:	9307      	strlt	r3, [sp, #28]
 8009044:	bfb8      	it	lt
 8009046:	9204      	strlt	r2, [sp, #16]
 8009048:	7823      	ldrb	r3, [r4, #0]
 800904a:	2b2e      	cmp	r3, #46	@ 0x2e
 800904c:	d10a      	bne.n	8009064 <_svfiprintf_r+0x130>
 800904e:	7863      	ldrb	r3, [r4, #1]
 8009050:	2b2a      	cmp	r3, #42	@ 0x2a
 8009052:	d132      	bne.n	80090ba <_svfiprintf_r+0x186>
 8009054:	9b03      	ldr	r3, [sp, #12]
 8009056:	1d1a      	adds	r2, r3, #4
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	9203      	str	r2, [sp, #12]
 800905c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009060:	3402      	adds	r4, #2
 8009062:	9305      	str	r3, [sp, #20]
 8009064:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009128 <_svfiprintf_r+0x1f4>
 8009068:	7821      	ldrb	r1, [r4, #0]
 800906a:	2203      	movs	r2, #3
 800906c:	4650      	mov	r0, sl
 800906e:	f7f7 f89f 	bl	80001b0 <memchr>
 8009072:	b138      	cbz	r0, 8009084 <_svfiprintf_r+0x150>
 8009074:	9b04      	ldr	r3, [sp, #16]
 8009076:	eba0 000a 	sub.w	r0, r0, sl
 800907a:	2240      	movs	r2, #64	@ 0x40
 800907c:	4082      	lsls	r2, r0
 800907e:	4313      	orrs	r3, r2
 8009080:	3401      	adds	r4, #1
 8009082:	9304      	str	r3, [sp, #16]
 8009084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009088:	4824      	ldr	r0, [pc, #144]	@ (800911c <_svfiprintf_r+0x1e8>)
 800908a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800908e:	2206      	movs	r2, #6
 8009090:	f7f7 f88e 	bl	80001b0 <memchr>
 8009094:	2800      	cmp	r0, #0
 8009096:	d036      	beq.n	8009106 <_svfiprintf_r+0x1d2>
 8009098:	4b21      	ldr	r3, [pc, #132]	@ (8009120 <_svfiprintf_r+0x1ec>)
 800909a:	bb1b      	cbnz	r3, 80090e4 <_svfiprintf_r+0x1b0>
 800909c:	9b03      	ldr	r3, [sp, #12]
 800909e:	3307      	adds	r3, #7
 80090a0:	f023 0307 	bic.w	r3, r3, #7
 80090a4:	3308      	adds	r3, #8
 80090a6:	9303      	str	r3, [sp, #12]
 80090a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090aa:	4433      	add	r3, r6
 80090ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ae:	e76a      	b.n	8008f86 <_svfiprintf_r+0x52>
 80090b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80090b4:	460c      	mov	r4, r1
 80090b6:	2001      	movs	r0, #1
 80090b8:	e7a8      	b.n	800900c <_svfiprintf_r+0xd8>
 80090ba:	2300      	movs	r3, #0
 80090bc:	3401      	adds	r4, #1
 80090be:	9305      	str	r3, [sp, #20]
 80090c0:	4619      	mov	r1, r3
 80090c2:	f04f 0c0a 	mov.w	ip, #10
 80090c6:	4620      	mov	r0, r4
 80090c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090cc:	3a30      	subs	r2, #48	@ 0x30
 80090ce:	2a09      	cmp	r2, #9
 80090d0:	d903      	bls.n	80090da <_svfiprintf_r+0x1a6>
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d0c6      	beq.n	8009064 <_svfiprintf_r+0x130>
 80090d6:	9105      	str	r1, [sp, #20]
 80090d8:	e7c4      	b.n	8009064 <_svfiprintf_r+0x130>
 80090da:	fb0c 2101 	mla	r1, ip, r1, r2
 80090de:	4604      	mov	r4, r0
 80090e0:	2301      	movs	r3, #1
 80090e2:	e7f0      	b.n	80090c6 <_svfiprintf_r+0x192>
 80090e4:	ab03      	add	r3, sp, #12
 80090e6:	9300      	str	r3, [sp, #0]
 80090e8:	462a      	mov	r2, r5
 80090ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009124 <_svfiprintf_r+0x1f0>)
 80090ec:	a904      	add	r1, sp, #16
 80090ee:	4638      	mov	r0, r7
 80090f0:	f3af 8000 	nop.w
 80090f4:	1c42      	adds	r2, r0, #1
 80090f6:	4606      	mov	r6, r0
 80090f8:	d1d6      	bne.n	80090a8 <_svfiprintf_r+0x174>
 80090fa:	89ab      	ldrh	r3, [r5, #12]
 80090fc:	065b      	lsls	r3, r3, #25
 80090fe:	f53f af2d 	bmi.w	8008f5c <_svfiprintf_r+0x28>
 8009102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009104:	e72c      	b.n	8008f60 <_svfiprintf_r+0x2c>
 8009106:	ab03      	add	r3, sp, #12
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	462a      	mov	r2, r5
 800910c:	4b05      	ldr	r3, [pc, #20]	@ (8009124 <_svfiprintf_r+0x1f0>)
 800910e:	a904      	add	r1, sp, #16
 8009110:	4638      	mov	r0, r7
 8009112:	f000 f879 	bl	8009208 <_printf_i>
 8009116:	e7ed      	b.n	80090f4 <_svfiprintf_r+0x1c0>
 8009118:	08009fd4 	.word	0x08009fd4
 800911c:	08009fde 	.word	0x08009fde
 8009120:	00000000 	.word	0x00000000
 8009124:	08008e75 	.word	0x08008e75
 8009128:	08009fda 	.word	0x08009fda

0800912c <_printf_common>:
 800912c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009130:	4616      	mov	r6, r2
 8009132:	4698      	mov	r8, r3
 8009134:	688a      	ldr	r2, [r1, #8]
 8009136:	690b      	ldr	r3, [r1, #16]
 8009138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800913c:	4293      	cmp	r3, r2
 800913e:	bfb8      	it	lt
 8009140:	4613      	movlt	r3, r2
 8009142:	6033      	str	r3, [r6, #0]
 8009144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009148:	4607      	mov	r7, r0
 800914a:	460c      	mov	r4, r1
 800914c:	b10a      	cbz	r2, 8009152 <_printf_common+0x26>
 800914e:	3301      	adds	r3, #1
 8009150:	6033      	str	r3, [r6, #0]
 8009152:	6823      	ldr	r3, [r4, #0]
 8009154:	0699      	lsls	r1, r3, #26
 8009156:	bf42      	ittt	mi
 8009158:	6833      	ldrmi	r3, [r6, #0]
 800915a:	3302      	addmi	r3, #2
 800915c:	6033      	strmi	r3, [r6, #0]
 800915e:	6825      	ldr	r5, [r4, #0]
 8009160:	f015 0506 	ands.w	r5, r5, #6
 8009164:	d106      	bne.n	8009174 <_printf_common+0x48>
 8009166:	f104 0a19 	add.w	sl, r4, #25
 800916a:	68e3      	ldr	r3, [r4, #12]
 800916c:	6832      	ldr	r2, [r6, #0]
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	42ab      	cmp	r3, r5
 8009172:	dc26      	bgt.n	80091c2 <_printf_common+0x96>
 8009174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009178:	6822      	ldr	r2, [r4, #0]
 800917a:	3b00      	subs	r3, #0
 800917c:	bf18      	it	ne
 800917e:	2301      	movne	r3, #1
 8009180:	0692      	lsls	r2, r2, #26
 8009182:	d42b      	bmi.n	80091dc <_printf_common+0xb0>
 8009184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009188:	4641      	mov	r1, r8
 800918a:	4638      	mov	r0, r7
 800918c:	47c8      	blx	r9
 800918e:	3001      	adds	r0, #1
 8009190:	d01e      	beq.n	80091d0 <_printf_common+0xa4>
 8009192:	6823      	ldr	r3, [r4, #0]
 8009194:	6922      	ldr	r2, [r4, #16]
 8009196:	f003 0306 	and.w	r3, r3, #6
 800919a:	2b04      	cmp	r3, #4
 800919c:	bf02      	ittt	eq
 800919e:	68e5      	ldreq	r5, [r4, #12]
 80091a0:	6833      	ldreq	r3, [r6, #0]
 80091a2:	1aed      	subeq	r5, r5, r3
 80091a4:	68a3      	ldr	r3, [r4, #8]
 80091a6:	bf0c      	ite	eq
 80091a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091ac:	2500      	movne	r5, #0
 80091ae:	4293      	cmp	r3, r2
 80091b0:	bfc4      	itt	gt
 80091b2:	1a9b      	subgt	r3, r3, r2
 80091b4:	18ed      	addgt	r5, r5, r3
 80091b6:	2600      	movs	r6, #0
 80091b8:	341a      	adds	r4, #26
 80091ba:	42b5      	cmp	r5, r6
 80091bc:	d11a      	bne.n	80091f4 <_printf_common+0xc8>
 80091be:	2000      	movs	r0, #0
 80091c0:	e008      	b.n	80091d4 <_printf_common+0xa8>
 80091c2:	2301      	movs	r3, #1
 80091c4:	4652      	mov	r2, sl
 80091c6:	4641      	mov	r1, r8
 80091c8:	4638      	mov	r0, r7
 80091ca:	47c8      	blx	r9
 80091cc:	3001      	adds	r0, #1
 80091ce:	d103      	bne.n	80091d8 <_printf_common+0xac>
 80091d0:	f04f 30ff 	mov.w	r0, #4294967295
 80091d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d8:	3501      	adds	r5, #1
 80091da:	e7c6      	b.n	800916a <_printf_common+0x3e>
 80091dc:	18e1      	adds	r1, r4, r3
 80091de:	1c5a      	adds	r2, r3, #1
 80091e0:	2030      	movs	r0, #48	@ 0x30
 80091e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80091e6:	4422      	add	r2, r4
 80091e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80091ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80091f0:	3302      	adds	r3, #2
 80091f2:	e7c7      	b.n	8009184 <_printf_common+0x58>
 80091f4:	2301      	movs	r3, #1
 80091f6:	4622      	mov	r2, r4
 80091f8:	4641      	mov	r1, r8
 80091fa:	4638      	mov	r0, r7
 80091fc:	47c8      	blx	r9
 80091fe:	3001      	adds	r0, #1
 8009200:	d0e6      	beq.n	80091d0 <_printf_common+0xa4>
 8009202:	3601      	adds	r6, #1
 8009204:	e7d9      	b.n	80091ba <_printf_common+0x8e>
	...

08009208 <_printf_i>:
 8009208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800920c:	7e0f      	ldrb	r7, [r1, #24]
 800920e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009210:	2f78      	cmp	r7, #120	@ 0x78
 8009212:	4691      	mov	r9, r2
 8009214:	4680      	mov	r8, r0
 8009216:	460c      	mov	r4, r1
 8009218:	469a      	mov	sl, r3
 800921a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800921e:	d807      	bhi.n	8009230 <_printf_i+0x28>
 8009220:	2f62      	cmp	r7, #98	@ 0x62
 8009222:	d80a      	bhi.n	800923a <_printf_i+0x32>
 8009224:	2f00      	cmp	r7, #0
 8009226:	f000 80d2 	beq.w	80093ce <_printf_i+0x1c6>
 800922a:	2f58      	cmp	r7, #88	@ 0x58
 800922c:	f000 80b7 	beq.w	800939e <_printf_i+0x196>
 8009230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009238:	e03a      	b.n	80092b0 <_printf_i+0xa8>
 800923a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800923e:	2b15      	cmp	r3, #21
 8009240:	d8f6      	bhi.n	8009230 <_printf_i+0x28>
 8009242:	a101      	add	r1, pc, #4	@ (adr r1, 8009248 <_printf_i+0x40>)
 8009244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009248:	080092a1 	.word	0x080092a1
 800924c:	080092b5 	.word	0x080092b5
 8009250:	08009231 	.word	0x08009231
 8009254:	08009231 	.word	0x08009231
 8009258:	08009231 	.word	0x08009231
 800925c:	08009231 	.word	0x08009231
 8009260:	080092b5 	.word	0x080092b5
 8009264:	08009231 	.word	0x08009231
 8009268:	08009231 	.word	0x08009231
 800926c:	08009231 	.word	0x08009231
 8009270:	08009231 	.word	0x08009231
 8009274:	080093b5 	.word	0x080093b5
 8009278:	080092df 	.word	0x080092df
 800927c:	0800936b 	.word	0x0800936b
 8009280:	08009231 	.word	0x08009231
 8009284:	08009231 	.word	0x08009231
 8009288:	080093d7 	.word	0x080093d7
 800928c:	08009231 	.word	0x08009231
 8009290:	080092df 	.word	0x080092df
 8009294:	08009231 	.word	0x08009231
 8009298:	08009231 	.word	0x08009231
 800929c:	08009373 	.word	0x08009373
 80092a0:	6833      	ldr	r3, [r6, #0]
 80092a2:	1d1a      	adds	r2, r3, #4
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	6032      	str	r2, [r6, #0]
 80092a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80092b0:	2301      	movs	r3, #1
 80092b2:	e09d      	b.n	80093f0 <_printf_i+0x1e8>
 80092b4:	6833      	ldr	r3, [r6, #0]
 80092b6:	6820      	ldr	r0, [r4, #0]
 80092b8:	1d19      	adds	r1, r3, #4
 80092ba:	6031      	str	r1, [r6, #0]
 80092bc:	0606      	lsls	r6, r0, #24
 80092be:	d501      	bpl.n	80092c4 <_printf_i+0xbc>
 80092c0:	681d      	ldr	r5, [r3, #0]
 80092c2:	e003      	b.n	80092cc <_printf_i+0xc4>
 80092c4:	0645      	lsls	r5, r0, #25
 80092c6:	d5fb      	bpl.n	80092c0 <_printf_i+0xb8>
 80092c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80092cc:	2d00      	cmp	r5, #0
 80092ce:	da03      	bge.n	80092d8 <_printf_i+0xd0>
 80092d0:	232d      	movs	r3, #45	@ 0x2d
 80092d2:	426d      	negs	r5, r5
 80092d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092d8:	4859      	ldr	r0, [pc, #356]	@ (8009440 <_printf_i+0x238>)
 80092da:	230a      	movs	r3, #10
 80092dc:	e010      	b.n	8009300 <_printf_i+0xf8>
 80092de:	6821      	ldr	r1, [r4, #0]
 80092e0:	6833      	ldr	r3, [r6, #0]
 80092e2:	0608      	lsls	r0, r1, #24
 80092e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80092e8:	d402      	bmi.n	80092f0 <_printf_i+0xe8>
 80092ea:	0649      	lsls	r1, r1, #25
 80092ec:	bf48      	it	mi
 80092ee:	b2ad      	uxthmi	r5, r5
 80092f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80092f2:	4853      	ldr	r0, [pc, #332]	@ (8009440 <_printf_i+0x238>)
 80092f4:	6033      	str	r3, [r6, #0]
 80092f6:	d159      	bne.n	80093ac <_printf_i+0x1a4>
 80092f8:	2308      	movs	r3, #8
 80092fa:	2100      	movs	r1, #0
 80092fc:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009300:	6866      	ldr	r6, [r4, #4]
 8009302:	60a6      	str	r6, [r4, #8]
 8009304:	2e00      	cmp	r6, #0
 8009306:	db05      	blt.n	8009314 <_printf_i+0x10c>
 8009308:	6821      	ldr	r1, [r4, #0]
 800930a:	432e      	orrs	r6, r5
 800930c:	f021 0104 	bic.w	r1, r1, #4
 8009310:	6021      	str	r1, [r4, #0]
 8009312:	d04d      	beq.n	80093b0 <_printf_i+0x1a8>
 8009314:	4616      	mov	r6, r2
 8009316:	fbb5 f1f3 	udiv	r1, r5, r3
 800931a:	fb03 5711 	mls	r7, r3, r1, r5
 800931e:	5dc7      	ldrb	r7, [r0, r7]
 8009320:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009324:	462f      	mov	r7, r5
 8009326:	42bb      	cmp	r3, r7
 8009328:	460d      	mov	r5, r1
 800932a:	d9f4      	bls.n	8009316 <_printf_i+0x10e>
 800932c:	2b08      	cmp	r3, #8
 800932e:	d10b      	bne.n	8009348 <_printf_i+0x140>
 8009330:	6823      	ldr	r3, [r4, #0]
 8009332:	07df      	lsls	r7, r3, #31
 8009334:	d508      	bpl.n	8009348 <_printf_i+0x140>
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	6861      	ldr	r1, [r4, #4]
 800933a:	4299      	cmp	r1, r3
 800933c:	bfde      	ittt	le
 800933e:	2330      	movle	r3, #48	@ 0x30
 8009340:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009344:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009348:	1b92      	subs	r2, r2, r6
 800934a:	6122      	str	r2, [r4, #16]
 800934c:	f8cd a000 	str.w	sl, [sp]
 8009350:	464b      	mov	r3, r9
 8009352:	aa03      	add	r2, sp, #12
 8009354:	4621      	mov	r1, r4
 8009356:	4640      	mov	r0, r8
 8009358:	f7ff fee8 	bl	800912c <_printf_common>
 800935c:	3001      	adds	r0, #1
 800935e:	d14c      	bne.n	80093fa <_printf_i+0x1f2>
 8009360:	f04f 30ff 	mov.w	r0, #4294967295
 8009364:	b004      	add	sp, #16
 8009366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800936a:	6823      	ldr	r3, [r4, #0]
 800936c:	f043 0320 	orr.w	r3, r3, #32
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	4834      	ldr	r0, [pc, #208]	@ (8009444 <_printf_i+0x23c>)
 8009374:	2778      	movs	r7, #120	@ 0x78
 8009376:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800937a:	6823      	ldr	r3, [r4, #0]
 800937c:	6831      	ldr	r1, [r6, #0]
 800937e:	061f      	lsls	r7, r3, #24
 8009380:	f851 5b04 	ldr.w	r5, [r1], #4
 8009384:	d402      	bmi.n	800938c <_printf_i+0x184>
 8009386:	065f      	lsls	r7, r3, #25
 8009388:	bf48      	it	mi
 800938a:	b2ad      	uxthmi	r5, r5
 800938c:	6031      	str	r1, [r6, #0]
 800938e:	07d9      	lsls	r1, r3, #31
 8009390:	bf44      	itt	mi
 8009392:	f043 0320 	orrmi.w	r3, r3, #32
 8009396:	6023      	strmi	r3, [r4, #0]
 8009398:	b11d      	cbz	r5, 80093a2 <_printf_i+0x19a>
 800939a:	2310      	movs	r3, #16
 800939c:	e7ad      	b.n	80092fa <_printf_i+0xf2>
 800939e:	4828      	ldr	r0, [pc, #160]	@ (8009440 <_printf_i+0x238>)
 80093a0:	e7e9      	b.n	8009376 <_printf_i+0x16e>
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	f023 0320 	bic.w	r3, r3, #32
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	e7f6      	b.n	800939a <_printf_i+0x192>
 80093ac:	230a      	movs	r3, #10
 80093ae:	e7a4      	b.n	80092fa <_printf_i+0xf2>
 80093b0:	4616      	mov	r6, r2
 80093b2:	e7bb      	b.n	800932c <_printf_i+0x124>
 80093b4:	6833      	ldr	r3, [r6, #0]
 80093b6:	6825      	ldr	r5, [r4, #0]
 80093b8:	6961      	ldr	r1, [r4, #20]
 80093ba:	1d18      	adds	r0, r3, #4
 80093bc:	6030      	str	r0, [r6, #0]
 80093be:	062e      	lsls	r6, r5, #24
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	d501      	bpl.n	80093c8 <_printf_i+0x1c0>
 80093c4:	6019      	str	r1, [r3, #0]
 80093c6:	e002      	b.n	80093ce <_printf_i+0x1c6>
 80093c8:	0668      	lsls	r0, r5, #25
 80093ca:	d5fb      	bpl.n	80093c4 <_printf_i+0x1bc>
 80093cc:	8019      	strh	r1, [r3, #0]
 80093ce:	2300      	movs	r3, #0
 80093d0:	6123      	str	r3, [r4, #16]
 80093d2:	4616      	mov	r6, r2
 80093d4:	e7ba      	b.n	800934c <_printf_i+0x144>
 80093d6:	6833      	ldr	r3, [r6, #0]
 80093d8:	1d1a      	adds	r2, r3, #4
 80093da:	6032      	str	r2, [r6, #0]
 80093dc:	681e      	ldr	r6, [r3, #0]
 80093de:	6862      	ldr	r2, [r4, #4]
 80093e0:	2100      	movs	r1, #0
 80093e2:	4630      	mov	r0, r6
 80093e4:	f7f6 fee4 	bl	80001b0 <memchr>
 80093e8:	b108      	cbz	r0, 80093ee <_printf_i+0x1e6>
 80093ea:	1b80      	subs	r0, r0, r6
 80093ec:	6060      	str	r0, [r4, #4]
 80093ee:	6863      	ldr	r3, [r4, #4]
 80093f0:	6123      	str	r3, [r4, #16]
 80093f2:	2300      	movs	r3, #0
 80093f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093f8:	e7a8      	b.n	800934c <_printf_i+0x144>
 80093fa:	6923      	ldr	r3, [r4, #16]
 80093fc:	4632      	mov	r2, r6
 80093fe:	4649      	mov	r1, r9
 8009400:	4640      	mov	r0, r8
 8009402:	47d0      	blx	sl
 8009404:	3001      	adds	r0, #1
 8009406:	d0ab      	beq.n	8009360 <_printf_i+0x158>
 8009408:	6823      	ldr	r3, [r4, #0]
 800940a:	079b      	lsls	r3, r3, #30
 800940c:	d413      	bmi.n	8009436 <_printf_i+0x22e>
 800940e:	68e0      	ldr	r0, [r4, #12]
 8009410:	9b03      	ldr	r3, [sp, #12]
 8009412:	4298      	cmp	r0, r3
 8009414:	bfb8      	it	lt
 8009416:	4618      	movlt	r0, r3
 8009418:	e7a4      	b.n	8009364 <_printf_i+0x15c>
 800941a:	2301      	movs	r3, #1
 800941c:	4632      	mov	r2, r6
 800941e:	4649      	mov	r1, r9
 8009420:	4640      	mov	r0, r8
 8009422:	47d0      	blx	sl
 8009424:	3001      	adds	r0, #1
 8009426:	d09b      	beq.n	8009360 <_printf_i+0x158>
 8009428:	3501      	adds	r5, #1
 800942a:	68e3      	ldr	r3, [r4, #12]
 800942c:	9903      	ldr	r1, [sp, #12]
 800942e:	1a5b      	subs	r3, r3, r1
 8009430:	42ab      	cmp	r3, r5
 8009432:	dcf2      	bgt.n	800941a <_printf_i+0x212>
 8009434:	e7eb      	b.n	800940e <_printf_i+0x206>
 8009436:	2500      	movs	r5, #0
 8009438:	f104 0619 	add.w	r6, r4, #25
 800943c:	e7f5      	b.n	800942a <_printf_i+0x222>
 800943e:	bf00      	nop
 8009440:	08009fe5 	.word	0x08009fe5
 8009444:	08009ff6 	.word	0x08009ff6

08009448 <memmove>:
 8009448:	4288      	cmp	r0, r1
 800944a:	b510      	push	{r4, lr}
 800944c:	eb01 0402 	add.w	r4, r1, r2
 8009450:	d902      	bls.n	8009458 <memmove+0x10>
 8009452:	4284      	cmp	r4, r0
 8009454:	4623      	mov	r3, r4
 8009456:	d807      	bhi.n	8009468 <memmove+0x20>
 8009458:	1e43      	subs	r3, r0, #1
 800945a:	42a1      	cmp	r1, r4
 800945c:	d007      	beq.n	800946e <memmove+0x26>
 800945e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009462:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009466:	e7f8      	b.n	800945a <memmove+0x12>
 8009468:	4402      	add	r2, r0
 800946a:	4282      	cmp	r2, r0
 800946c:	d100      	bne.n	8009470 <memmove+0x28>
 800946e:	bd10      	pop	{r4, pc}
 8009470:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8009474:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8009478:	e7f7      	b.n	800946a <memmove+0x22>
	...

0800947c <_sbrk_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4d06      	ldr	r5, [pc, #24]	@ (8009498 <_sbrk_r+0x1c>)
 8009480:	2300      	movs	r3, #0
 8009482:	4604      	mov	r4, r0
 8009484:	4608      	mov	r0, r1
 8009486:	602b      	str	r3, [r5, #0]
 8009488:	f7fc fac8 	bl	8005a1c <_sbrk>
 800948c:	1c43      	adds	r3, r0, #1
 800948e:	d102      	bne.n	8009496 <_sbrk_r+0x1a>
 8009490:	682b      	ldr	r3, [r5, #0]
 8009492:	b103      	cbz	r3, 8009496 <_sbrk_r+0x1a>
 8009494:	6023      	str	r3, [r4, #0]
 8009496:	bd38      	pop	{r3, r4, r5, pc}
 8009498:	200072a4 	.word	0x200072a4

0800949c <_realloc_r>:
 800949c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094a0:	4607      	mov	r7, r0
 80094a2:	4614      	mov	r4, r2
 80094a4:	460d      	mov	r5, r1
 80094a6:	b921      	cbnz	r1, 80094b2 <_realloc_r+0x16>
 80094a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094ac:	4611      	mov	r1, r2
 80094ae:	f7ff bc55 	b.w	8008d5c <_malloc_r>
 80094b2:	b92a      	cbnz	r2, 80094c0 <_realloc_r+0x24>
 80094b4:	f7ff fbe6 	bl	8008c84 <_free_r>
 80094b8:	4625      	mov	r5, r4
 80094ba:	4628      	mov	r0, r5
 80094bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094c0:	f000 f81a 	bl	80094f8 <_malloc_usable_size_r>
 80094c4:	4284      	cmp	r4, r0
 80094c6:	4606      	mov	r6, r0
 80094c8:	d802      	bhi.n	80094d0 <_realloc_r+0x34>
 80094ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094ce:	d8f4      	bhi.n	80094ba <_realloc_r+0x1e>
 80094d0:	4621      	mov	r1, r4
 80094d2:	4638      	mov	r0, r7
 80094d4:	f7ff fc42 	bl	8008d5c <_malloc_r>
 80094d8:	4680      	mov	r8, r0
 80094da:	b908      	cbnz	r0, 80094e0 <_realloc_r+0x44>
 80094dc:	4645      	mov	r5, r8
 80094de:	e7ec      	b.n	80094ba <_realloc_r+0x1e>
 80094e0:	42b4      	cmp	r4, r6
 80094e2:	4622      	mov	r2, r4
 80094e4:	4629      	mov	r1, r5
 80094e6:	bf28      	it	cs
 80094e8:	4632      	movcs	r2, r6
 80094ea:	f7ff fbbd 	bl	8008c68 <memcpy>
 80094ee:	4629      	mov	r1, r5
 80094f0:	4638      	mov	r0, r7
 80094f2:	f7ff fbc7 	bl	8008c84 <_free_r>
 80094f6:	e7f1      	b.n	80094dc <_realloc_r+0x40>

080094f8 <_malloc_usable_size_r>:
 80094f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094fc:	1f18      	subs	r0, r3, #4
 80094fe:	2b00      	cmp	r3, #0
 8009500:	bfbc      	itt	lt
 8009502:	580b      	ldrlt	r3, [r1, r0]
 8009504:	18c0      	addlt	r0, r0, r3
 8009506:	4770      	bx	lr

08009508 <logf>:
 8009508:	b508      	push	{r3, lr}
 800950a:	ed2d 8b02 	vpush	{d8}
 800950e:	eeb0 8a40 	vmov.f32	s16, s0
 8009512:	f000 f82f 	bl	8009574 <__ieee754_logf>
 8009516:	eeb4 8a48 	vcmp.f32	s16, s16
 800951a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951e:	d60f      	bvs.n	8009540 <logf+0x38>
 8009520:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009528:	dc0a      	bgt.n	8009540 <logf+0x38>
 800952a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800952e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009532:	d108      	bne.n	8009546 <logf+0x3e>
 8009534:	f7ff fb6c 	bl	8008c10 <__errno>
 8009538:	2322      	movs	r3, #34	@ 0x22
 800953a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8009560 <logf+0x58>
 800953e:	6003      	str	r3, [r0, #0]
 8009540:	ecbd 8b02 	vpop	{d8}
 8009544:	bd08      	pop	{r3, pc}
 8009546:	f7ff fb63 	bl	8008c10 <__errno>
 800954a:	ecbd 8b02 	vpop	{d8}
 800954e:	4603      	mov	r3, r0
 8009550:	2221      	movs	r2, #33	@ 0x21
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	4803      	ldr	r0, [pc, #12]	@ (8009564 <logf+0x5c>)
 8009556:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800955a:	f000 b805 	b.w	8009568 <nanf>
 800955e:	bf00      	nop
 8009560:	ff800000 	.word	0xff800000
 8009564:	08009b58 	.word	0x08009b58

08009568 <nanf>:
 8009568:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009570 <nanf+0x8>
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	7fc00000 	.word	0x7fc00000

08009574 <__ieee754_logf>:
 8009574:	ee10 2a10 	vmov	r2, s0
 8009578:	f032 4300 	bics.w	r3, r2, #2147483648	@ 0x80000000
 800957c:	d02f      	beq.n	80095de <__ieee754_logf+0x6a>
 800957e:	2a00      	cmp	r2, #0
 8009580:	4613      	mov	r3, r2
 8009582:	db33      	blt.n	80095ec <__ieee754_logf+0x78>
 8009584:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009588:	da40      	bge.n	800960c <__ieee754_logf+0x98>
 800958a:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 800958e:	db34      	blt.n	80095fa <__ieee754_logf+0x86>
 8009590:	f04f 0c00 	mov.w	ip, #0
 8009594:	4864      	ldr	r0, [pc, #400]	@ (8009728 <__ieee754_logf+0x1b4>)
 8009596:	f3c3 0116 	ubfx	r1, r3, #0, #23
 800959a:	4408      	add	r0, r1
 800959c:	f400 0200 	and.w	r2, r0, #8388608	@ 0x800000
 80095a0:	f082 527e 	eor.w	r2, r2, #1065353216	@ 0x3f800000
 80095a4:	430a      	orrs	r2, r1
 80095a6:	15db      	asrs	r3, r3, #23
 80095a8:	ee00 2a10 	vmov	s0, r2
 80095ac:	3b7f      	subs	r3, #127	@ 0x7f
 80095ae:	4a5f      	ldr	r2, [pc, #380]	@ (800972c <__ieee754_logf+0x1b8>)
 80095b0:	4463      	add	r3, ip
 80095b2:	f101 0c0f 	add.w	ip, r1, #15
 80095b6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80095ba:	ea0c 0202 	and.w	r2, ip, r2
 80095be:	ee30 0a67 	vsub.f32	s0, s0, s15
 80095c2:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 80095c6:	bb22      	cbnz	r2, 8009612 <__ieee754_logf+0x9e>
 80095c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80095cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d0:	d162      	bne.n	8009698 <__ieee754_logf+0x124>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f040 8090 	bne.w	80096f8 <__ieee754_logf+0x184>
 80095d8:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8009730 <__ieee754_logf+0x1bc>
 80095dc:	4770      	bx	lr
 80095de:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8009734 <__ieee754_logf+0x1c0>
 80095e2:	eddf 7a53 	vldr	s15, [pc, #332]	@ 8009730 <__ieee754_logf+0x1bc>
 80095e6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80095ea:	4770      	bx	lr
 80095ec:	ee70 7a40 	vsub.f32	s15, s0, s0
 80095f0:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8009730 <__ieee754_logf+0x1bc>
 80095f4:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80095f8:	4770      	bx	lr
 80095fa:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 8009738 <__ieee754_logf+0x1c4>
 80095fe:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009602:	f06f 0c18 	mvn.w	ip, #24
 8009606:	ee17 3a90 	vmov	r3, s15
 800960a:	e7c3      	b.n	8009594 <__ieee754_logf+0x20>
 800960c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009610:	4770      	bx	lr
 8009612:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009616:	ee70 7a27 	vadd.f32	s15, s0, s15
 800961a:	ee07 3a10 	vmov	s14, r3
 800961e:	ee80 4a27 	vdiv.f32	s8, s0, s15
 8009622:	4846      	ldr	r0, [pc, #280]	@ (800973c <__ieee754_logf+0x1c8>)
 8009624:	f5c1 1257 	rsb	r2, r1, #3522560	@ 0x35c000
 8009628:	4408      	add	r0, r1
 800962a:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800962e:	4302      	orrs	r2, r0
 8009630:	2a00      	cmp	r2, #0
 8009632:	ed9f 3a43 	vldr	s6, [pc, #268]	@ 8009740 <__ieee754_logf+0x1cc>
 8009636:	eddf 4a43 	vldr	s9, [pc, #268]	@ 8009744 <__ieee754_logf+0x1d0>
 800963a:	eddf 5a43 	vldr	s11, [pc, #268]	@ 8009748 <__ieee754_logf+0x1d4>
 800963e:	eddf 3a43 	vldr	s7, [pc, #268]	@ 800974c <__ieee754_logf+0x1d8>
 8009642:	ed9f 5a43 	vldr	s10, [pc, #268]	@ 8009750 <__ieee754_logf+0x1dc>
 8009646:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8009754 <__ieee754_logf+0x1e0>
 800964a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8009758 <__ieee754_logf+0x1e4>
 800964e:	ee24 6a04 	vmul.f32	s12, s8, s8
 8009652:	eef8 2ac7 	vcvt.f32.s32	s5, s14
 8009656:	ee26 7a06 	vmul.f32	s14, s12, s12
 800965a:	eee7 4a03 	vfma.f32	s9, s14, s6
 800965e:	eea7 5a23 	vfma.f32	s10, s14, s7
 8009662:	eee4 5a87 	vfma.f32	s11, s9, s14
 8009666:	eee5 6a07 	vfma.f32	s13, s10, s14
 800966a:	eee5 7a87 	vfma.f32	s15, s11, s14
 800966e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009672:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009676:	dd2a      	ble.n	80096ce <__ieee754_logf+0x15a>
 8009678:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800967c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009680:	ee27 7a00 	vmul.f32	s14, s14, s0
 8009684:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009688:	ee67 7a84 	vmul.f32	s15, s15, s8
 800968c:	bb3b      	cbnz	r3, 80096de <__ieee754_logf+0x16a>
 800968e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009692:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009696:	4770      	bx	lr
 8009698:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800975c <__ieee754_logf+0x1e8>
 800969c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80096a0:	eee0 7a47 	vfms.f32	s15, s0, s14
 80096a4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80096a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d0f0      	beq.n	8009692 <__ieee754_logf+0x11e>
 80096b0:	ee07 3a90 	vmov	s15, r3
 80096b4:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8009760 <__ieee754_logf+0x1ec>
 80096b8:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009764 <__ieee754_logf+0x1f0>
 80096bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096c0:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80096c4:	ee37 0a40 	vsub.f32	s0, s14, s0
 80096c8:	ee97 0aa6 	vfnms.f32	s0, s15, s13
 80096cc:	4770      	bx	lr
 80096ce:	ee70 7a67 	vsub.f32	s15, s0, s15
 80096d2:	ee67 7a84 	vmul.f32	s15, s15, s8
 80096d6:	b9e3      	cbnz	r3, 8009712 <__ieee754_logf+0x19e>
 80096d8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80096dc:	4770      	bx	lr
 80096de:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 8009760 <__ieee754_logf+0x1ec>
 80096e2:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8009764 <__ieee754_logf+0x1f0>
 80096e6:	eee2 7a86 	vfma.f32	s15, s5, s12
 80096ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80096ee:	ee37 0a40 	vsub.f32	s0, s14, s0
 80096f2:	ee92 0aa6 	vfnms.f32	s0, s5, s13
 80096f6:	4770      	bx	lr
 80096f8:	ee07 3a90 	vmov	s15, r3
 80096fc:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8009760 <__ieee754_logf+0x1ec>
 8009700:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009764 <__ieee754_logf+0x1f0>
 8009704:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009708:	ee27 0a80 	vmul.f32	s0, s15, s0
 800970c:	eea7 0a87 	vfma.f32	s0, s15, s14
 8009710:	4770      	bx	lr
 8009712:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8009760 <__ieee754_logf+0x1ec>
 8009716:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8009764 <__ieee754_logf+0x1f0>
 800971a:	eee2 7ae6 	vfms.f32	s15, s5, s13
 800971e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009722:	ee92 0a87 	vfnms.f32	s0, s5, s14
 8009726:	4770      	bx	lr
 8009728:	004afb20 	.word	0x004afb20
 800972c:	007ffff0 	.word	0x007ffff0
 8009730:	00000000 	.word	0x00000000
 8009734:	cc000000 	.word	0xcc000000
 8009738:	4c000000 	.word	0x4c000000
 800973c:	ffcf5c30 	.word	0xffcf5c30
 8009740:	3e178897 	.word	0x3e178897
 8009744:	3e3a3325 	.word	0x3e3a3325
 8009748:	3e924925 	.word	0x3e924925
 800974c:	3e1cd04f 	.word	0x3e1cd04f
 8009750:	3e638e29 	.word	0x3e638e29
 8009754:	3f2aaaab 	.word	0x3f2aaaab
 8009758:	3ecccccd 	.word	0x3ecccccd
 800975c:	3eaaaaab 	.word	0x3eaaaaab
 8009760:	3717f7d1 	.word	0x3717f7d1
 8009764:	3f317180 	.word	0x3f317180

08009768 <__udivmoddi4>:
 8009768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800976c:	9d08      	ldr	r5, [sp, #32]
 800976e:	460f      	mov	r7, r1
 8009770:	4604      	mov	r4, r0
 8009772:	468c      	mov	ip, r1
 8009774:	2b00      	cmp	r3, #0
 8009776:	d148      	bne.n	800980a <__udivmoddi4+0xa2>
 8009778:	428a      	cmp	r2, r1
 800977a:	4616      	mov	r6, r2
 800977c:	d961      	bls.n	8009842 <__udivmoddi4+0xda>
 800977e:	fab2 f382 	clz	r3, r2
 8009782:	b14b      	cbz	r3, 8009798 <__udivmoddi4+0x30>
 8009784:	f1c3 0220 	rsb	r2, r3, #32
 8009788:	fa01 fc03 	lsl.w	ip, r1, r3
 800978c:	fa20 f202 	lsr.w	r2, r0, r2
 8009790:	409e      	lsls	r6, r3
 8009792:	ea42 0c0c 	orr.w	ip, r2, ip
 8009796:	409c      	lsls	r4, r3
 8009798:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800979c:	b2b7      	uxth	r7, r6
 800979e:	fbbc f1fe 	udiv	r1, ip, lr
 80097a2:	0c22      	lsrs	r2, r4, #16
 80097a4:	fb0e cc11 	mls	ip, lr, r1, ip
 80097a8:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80097ac:	fb01 f007 	mul.w	r0, r1, r7
 80097b0:	4290      	cmp	r0, r2
 80097b2:	d909      	bls.n	80097c8 <__udivmoddi4+0x60>
 80097b4:	18b2      	adds	r2, r6, r2
 80097b6:	f101 3cff 	add.w	ip, r1, #4294967295
 80097ba:	f080 80ee 	bcs.w	800999a <__udivmoddi4+0x232>
 80097be:	4290      	cmp	r0, r2
 80097c0:	f240 80eb 	bls.w	800999a <__udivmoddi4+0x232>
 80097c4:	3902      	subs	r1, #2
 80097c6:	4432      	add	r2, r6
 80097c8:	1a12      	subs	r2, r2, r0
 80097ca:	b2a4      	uxth	r4, r4
 80097cc:	fbb2 f0fe 	udiv	r0, r2, lr
 80097d0:	fb0e 2210 	mls	r2, lr, r0, r2
 80097d4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80097d8:	fb00 f707 	mul.w	r7, r0, r7
 80097dc:	42a7      	cmp	r7, r4
 80097de:	d909      	bls.n	80097f4 <__udivmoddi4+0x8c>
 80097e0:	1934      	adds	r4, r6, r4
 80097e2:	f100 32ff 	add.w	r2, r0, #4294967295
 80097e6:	f080 80da 	bcs.w	800999e <__udivmoddi4+0x236>
 80097ea:	42a7      	cmp	r7, r4
 80097ec:	f240 80d7 	bls.w	800999e <__udivmoddi4+0x236>
 80097f0:	4434      	add	r4, r6
 80097f2:	3802      	subs	r0, #2
 80097f4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80097f8:	1be4      	subs	r4, r4, r7
 80097fa:	2100      	movs	r1, #0
 80097fc:	b11d      	cbz	r5, 8009806 <__udivmoddi4+0x9e>
 80097fe:	40dc      	lsrs	r4, r3
 8009800:	2300      	movs	r3, #0
 8009802:	e9c5 4300 	strd	r4, r3, [r5]
 8009806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800980a:	428b      	cmp	r3, r1
 800980c:	d906      	bls.n	800981c <__udivmoddi4+0xb4>
 800980e:	b10d      	cbz	r5, 8009814 <__udivmoddi4+0xac>
 8009810:	e9c5 0100 	strd	r0, r1, [r5]
 8009814:	2100      	movs	r1, #0
 8009816:	4608      	mov	r0, r1
 8009818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800981c:	fab3 f183 	clz	r1, r3
 8009820:	2900      	cmp	r1, #0
 8009822:	d148      	bne.n	80098b6 <__udivmoddi4+0x14e>
 8009824:	42bb      	cmp	r3, r7
 8009826:	d302      	bcc.n	800982e <__udivmoddi4+0xc6>
 8009828:	4282      	cmp	r2, r0
 800982a:	f200 8107 	bhi.w	8009a3c <__udivmoddi4+0x2d4>
 800982e:	1a84      	subs	r4, r0, r2
 8009830:	eb67 0203 	sbc.w	r2, r7, r3
 8009834:	2001      	movs	r0, #1
 8009836:	4694      	mov	ip, r2
 8009838:	2d00      	cmp	r5, #0
 800983a:	d0e4      	beq.n	8009806 <__udivmoddi4+0x9e>
 800983c:	e9c5 4c00 	strd	r4, ip, [r5]
 8009840:	e7e1      	b.n	8009806 <__udivmoddi4+0x9e>
 8009842:	2a00      	cmp	r2, #0
 8009844:	f000 8092 	beq.w	800996c <__udivmoddi4+0x204>
 8009848:	fab2 f382 	clz	r3, r2
 800984c:	2b00      	cmp	r3, #0
 800984e:	f040 80a8 	bne.w	80099a2 <__udivmoddi4+0x23a>
 8009852:	1a8a      	subs	r2, r1, r2
 8009854:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8009858:	fa1f fc86 	uxth.w	ip, r6
 800985c:	2101      	movs	r1, #1
 800985e:	0c20      	lsrs	r0, r4, #16
 8009860:	fbb2 f7fe 	udiv	r7, r2, lr
 8009864:	fb0e 2217 	mls	r2, lr, r7, r2
 8009868:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800986c:	fb0c f007 	mul.w	r0, ip, r7
 8009870:	4290      	cmp	r0, r2
 8009872:	d907      	bls.n	8009884 <__udivmoddi4+0x11c>
 8009874:	18b2      	adds	r2, r6, r2
 8009876:	f107 38ff 	add.w	r8, r7, #4294967295
 800987a:	d202      	bcs.n	8009882 <__udivmoddi4+0x11a>
 800987c:	4290      	cmp	r0, r2
 800987e:	f200 80e2 	bhi.w	8009a46 <__udivmoddi4+0x2de>
 8009882:	4647      	mov	r7, r8
 8009884:	1a12      	subs	r2, r2, r0
 8009886:	b2a4      	uxth	r4, r4
 8009888:	fbb2 f0fe 	udiv	r0, r2, lr
 800988c:	fb0e 2210 	mls	r2, lr, r0, r2
 8009890:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009894:	fb0c fc00 	mul.w	ip, ip, r0
 8009898:	45a4      	cmp	ip, r4
 800989a:	d907      	bls.n	80098ac <__udivmoddi4+0x144>
 800989c:	1934      	adds	r4, r6, r4
 800989e:	f100 32ff 	add.w	r2, r0, #4294967295
 80098a2:	d202      	bcs.n	80098aa <__udivmoddi4+0x142>
 80098a4:	45a4      	cmp	ip, r4
 80098a6:	f200 80cb 	bhi.w	8009a40 <__udivmoddi4+0x2d8>
 80098aa:	4610      	mov	r0, r2
 80098ac:	eba4 040c 	sub.w	r4, r4, ip
 80098b0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80098b4:	e7a2      	b.n	80097fc <__udivmoddi4+0x94>
 80098b6:	f1c1 0620 	rsb	r6, r1, #32
 80098ba:	408b      	lsls	r3, r1
 80098bc:	fa22 fc06 	lsr.w	ip, r2, r6
 80098c0:	ea4c 0c03 	orr.w	ip, ip, r3
 80098c4:	fa07 f401 	lsl.w	r4, r7, r1
 80098c8:	fa20 f306 	lsr.w	r3, r0, r6
 80098cc:	40f7      	lsrs	r7, r6
 80098ce:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80098d2:	4323      	orrs	r3, r4
 80098d4:	fa00 f801 	lsl.w	r8, r0, r1
 80098d8:	fa1f fe8c 	uxth.w	lr, ip
 80098dc:	fbb7 f0f9 	udiv	r0, r7, r9
 80098e0:	0c1c      	lsrs	r4, r3, #16
 80098e2:	fb09 7710 	mls	r7, r9, r0, r7
 80098e6:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 80098ea:	fb00 f70e 	mul.w	r7, r0, lr
 80098ee:	42a7      	cmp	r7, r4
 80098f0:	fa02 f201 	lsl.w	r2, r2, r1
 80098f4:	d90a      	bls.n	800990c <__udivmoddi4+0x1a4>
 80098f6:	eb1c 0404 	adds.w	r4, ip, r4
 80098fa:	f100 3aff 	add.w	sl, r0, #4294967295
 80098fe:	f080 809b 	bcs.w	8009a38 <__udivmoddi4+0x2d0>
 8009902:	42a7      	cmp	r7, r4
 8009904:	f240 8098 	bls.w	8009a38 <__udivmoddi4+0x2d0>
 8009908:	3802      	subs	r0, #2
 800990a:	4464      	add	r4, ip
 800990c:	1be4      	subs	r4, r4, r7
 800990e:	b29f      	uxth	r7, r3
 8009910:	fbb4 f3f9 	udiv	r3, r4, r9
 8009914:	fb09 4413 	mls	r4, r9, r3, r4
 8009918:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 800991c:	fb03 fe0e 	mul.w	lr, r3, lr
 8009920:	45a6      	cmp	lr, r4
 8009922:	d909      	bls.n	8009938 <__udivmoddi4+0x1d0>
 8009924:	eb1c 0404 	adds.w	r4, ip, r4
 8009928:	f103 37ff 	add.w	r7, r3, #4294967295
 800992c:	f080 8082 	bcs.w	8009a34 <__udivmoddi4+0x2cc>
 8009930:	45a6      	cmp	lr, r4
 8009932:	d97f      	bls.n	8009a34 <__udivmoddi4+0x2cc>
 8009934:	3b02      	subs	r3, #2
 8009936:	4464      	add	r4, ip
 8009938:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800993c:	eba4 040e 	sub.w	r4, r4, lr
 8009940:	fba0 e702 	umull	lr, r7, r0, r2
 8009944:	42bc      	cmp	r4, r7
 8009946:	4673      	mov	r3, lr
 8009948:	46b9      	mov	r9, r7
 800994a:	d363      	bcc.n	8009a14 <__udivmoddi4+0x2ac>
 800994c:	d060      	beq.n	8009a10 <__udivmoddi4+0x2a8>
 800994e:	b15d      	cbz	r5, 8009968 <__udivmoddi4+0x200>
 8009950:	ebb8 0203 	subs.w	r2, r8, r3
 8009954:	eb64 0409 	sbc.w	r4, r4, r9
 8009958:	fa04 f606 	lsl.w	r6, r4, r6
 800995c:	fa22 f301 	lsr.w	r3, r2, r1
 8009960:	431e      	orrs	r6, r3
 8009962:	40cc      	lsrs	r4, r1
 8009964:	e9c5 6400 	strd	r6, r4, [r5]
 8009968:	2100      	movs	r1, #0
 800996a:	e74c      	b.n	8009806 <__udivmoddi4+0x9e>
 800996c:	0862      	lsrs	r2, r4, #1
 800996e:	0848      	lsrs	r0, r1, #1
 8009970:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8009974:	0c0b      	lsrs	r3, r1, #16
 8009976:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800997a:	b28a      	uxth	r2, r1
 800997c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009980:	fbb3 f1f6 	udiv	r1, r3, r6
 8009984:	07e4      	lsls	r4, r4, #31
 8009986:	46b4      	mov	ip, r6
 8009988:	4637      	mov	r7, r6
 800998a:	46b6      	mov	lr, r6
 800998c:	231f      	movs	r3, #31
 800998e:	fbb0 f0f6 	udiv	r0, r0, r6
 8009992:	1bd2      	subs	r2, r2, r7
 8009994:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009998:	e761      	b.n	800985e <__udivmoddi4+0xf6>
 800999a:	4661      	mov	r1, ip
 800999c:	e714      	b.n	80097c8 <__udivmoddi4+0x60>
 800999e:	4610      	mov	r0, r2
 80099a0:	e728      	b.n	80097f4 <__udivmoddi4+0x8c>
 80099a2:	f1c3 0120 	rsb	r1, r3, #32
 80099a6:	fa20 f201 	lsr.w	r2, r0, r1
 80099aa:	409e      	lsls	r6, r3
 80099ac:	fa27 f101 	lsr.w	r1, r7, r1
 80099b0:	409f      	lsls	r7, r3
 80099b2:	433a      	orrs	r2, r7
 80099b4:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80099b8:	fa1f fc86 	uxth.w	ip, r6
 80099bc:	fbb1 f7fe 	udiv	r7, r1, lr
 80099c0:	fb0e 1017 	mls	r0, lr, r7, r1
 80099c4:	0c11      	lsrs	r1, r2, #16
 80099c6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80099ca:	fb07 f80c 	mul.w	r8, r7, ip
 80099ce:	4588      	cmp	r8, r1
 80099d0:	fa04 f403 	lsl.w	r4, r4, r3
 80099d4:	d93a      	bls.n	8009a4c <__udivmoddi4+0x2e4>
 80099d6:	1871      	adds	r1, r6, r1
 80099d8:	f107 30ff 	add.w	r0, r7, #4294967295
 80099dc:	d201      	bcs.n	80099e2 <__udivmoddi4+0x27a>
 80099de:	4588      	cmp	r8, r1
 80099e0:	d81f      	bhi.n	8009a22 <__udivmoddi4+0x2ba>
 80099e2:	eba1 0108 	sub.w	r1, r1, r8
 80099e6:	fbb1 f8fe 	udiv	r8, r1, lr
 80099ea:	fb08 f70c 	mul.w	r7, r8, ip
 80099ee:	fb0e 1118 	mls	r1, lr, r8, r1
 80099f2:	b292      	uxth	r2, r2
 80099f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80099f8:	42ba      	cmp	r2, r7
 80099fa:	d22f      	bcs.n	8009a5c <__udivmoddi4+0x2f4>
 80099fc:	18b2      	adds	r2, r6, r2
 80099fe:	f108 31ff 	add.w	r1, r8, #4294967295
 8009a02:	d2c6      	bcs.n	8009992 <__udivmoddi4+0x22a>
 8009a04:	42ba      	cmp	r2, r7
 8009a06:	d2c4      	bcs.n	8009992 <__udivmoddi4+0x22a>
 8009a08:	f1a8 0102 	sub.w	r1, r8, #2
 8009a0c:	4432      	add	r2, r6
 8009a0e:	e7c0      	b.n	8009992 <__udivmoddi4+0x22a>
 8009a10:	45f0      	cmp	r8, lr
 8009a12:	d29c      	bcs.n	800994e <__udivmoddi4+0x1e6>
 8009a14:	ebbe 0302 	subs.w	r3, lr, r2
 8009a18:	eb67 070c 	sbc.w	r7, r7, ip
 8009a1c:	3801      	subs	r0, #1
 8009a1e:	46b9      	mov	r9, r7
 8009a20:	e795      	b.n	800994e <__udivmoddi4+0x1e6>
 8009a22:	eba6 0808 	sub.w	r8, r6, r8
 8009a26:	4441      	add	r1, r8
 8009a28:	1eb8      	subs	r0, r7, #2
 8009a2a:	fbb1 f8fe 	udiv	r8, r1, lr
 8009a2e:	fb08 f70c 	mul.w	r7, r8, ip
 8009a32:	e7dc      	b.n	80099ee <__udivmoddi4+0x286>
 8009a34:	463b      	mov	r3, r7
 8009a36:	e77f      	b.n	8009938 <__udivmoddi4+0x1d0>
 8009a38:	4650      	mov	r0, sl
 8009a3a:	e767      	b.n	800990c <__udivmoddi4+0x1a4>
 8009a3c:	4608      	mov	r0, r1
 8009a3e:	e6fb      	b.n	8009838 <__udivmoddi4+0xd0>
 8009a40:	4434      	add	r4, r6
 8009a42:	3802      	subs	r0, #2
 8009a44:	e732      	b.n	80098ac <__udivmoddi4+0x144>
 8009a46:	3f02      	subs	r7, #2
 8009a48:	4432      	add	r2, r6
 8009a4a:	e71b      	b.n	8009884 <__udivmoddi4+0x11c>
 8009a4c:	eba1 0108 	sub.w	r1, r1, r8
 8009a50:	4638      	mov	r0, r7
 8009a52:	fbb1 f8fe 	udiv	r8, r1, lr
 8009a56:	fb08 f70c 	mul.w	r7, r8, ip
 8009a5a:	e7c8      	b.n	80099ee <__udivmoddi4+0x286>
 8009a5c:	4641      	mov	r1, r8
 8009a5e:	e798      	b.n	8009992 <__udivmoddi4+0x22a>

08009a60 <_init>:
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	bf00      	nop
 8009a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a66:	bc08      	pop	{r3}
 8009a68:	469e      	mov	lr, r3
 8009a6a:	4770      	bx	lr

08009a6c <_fini>:
 8009a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6e:	bf00      	nop
 8009a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a72:	bc08      	pop	{r3}
 8009a74:	469e      	mov	lr, r3
 8009a76:	4770      	bx	lr
