TimeQuest Timing Analyzer report for tutor3
Sun Mar 17 22:47:13 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'clk_div:inst2|clock_10Hz'
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'clk_div:inst2|clock_100Hz'
 13. Slow Model Setup: 'clk_div:inst2|clock_1Khz_reg'
 14. Slow Model Setup: 'clk_div:inst2|clock_100Khz_reg'
 15. Slow Model Setup: 'clk_div:inst2|clock_100hz_reg'
 16. Slow Model Setup: 'clk_div:inst2|clock_10Khz_reg'
 17. Slow Model Setup: 'clk_div:inst2|clock_1Mhz_reg'
 18. Slow Model Setup: 'debounce:inst8|pb_debounced'
 19. Slow Model Hold: 'CLK'
 20. Slow Model Hold: 'clk_div:inst2|clock_10Hz'
 21. Slow Model Hold: 'clk_div:inst2|clock_100Khz_reg'
 22. Slow Model Hold: 'clk_div:inst2|clock_100hz_reg'
 23. Slow Model Hold: 'clk_div:inst2|clock_10Khz_reg'
 24. Slow Model Hold: 'clk_div:inst2|clock_1Khz_reg'
 25. Slow Model Hold: 'clk_div:inst2|clock_1Mhz_reg'
 26. Slow Model Hold: 'debounce:inst8|pb_debounced'
 27. Slow Model Hold: 'clk_div:inst2|clock_100Hz'
 28. Slow Model Recovery: 'debounce:inst10|pb_debounced'
 29. Slow Model Recovery: 'clk_div:inst2|clock_10Hz'
 30. Slow Model Removal: 'clk_div:inst2|clock_10Hz'
 31. Slow Model Removal: 'debounce:inst10|pb_debounced'
 32. Slow Model Minimum Pulse Width: 'CLK'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'
 34. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz'
 35. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'
 36. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'
 37. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'
 38. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'
 39. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'
 40. Slow Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'
 41. Slow Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Fast Model Setup Summary
 49. Fast Model Hold Summary
 50. Fast Model Recovery Summary
 51. Fast Model Removal Summary
 52. Fast Model Minimum Pulse Width Summary
 53. Fast Model Setup: 'clk_div:inst2|clock_10Hz'
 54. Fast Model Setup: 'CLK'
 55. Fast Model Setup: 'clk_div:inst2|clock_100Hz'
 56. Fast Model Setup: 'clk_div:inst2|clock_1Khz_reg'
 57. Fast Model Setup: 'clk_div:inst2|clock_100hz_reg'
 58. Fast Model Setup: 'clk_div:inst2|clock_10Khz_reg'
 59. Fast Model Setup: 'clk_div:inst2|clock_100Khz_reg'
 60. Fast Model Setup: 'clk_div:inst2|clock_1Mhz_reg'
 61. Fast Model Setup: 'debounce:inst8|pb_debounced'
 62. Fast Model Hold: 'CLK'
 63. Fast Model Hold: 'clk_div:inst2|clock_10Hz'
 64. Fast Model Hold: 'clk_div:inst2|clock_100Khz_reg'
 65. Fast Model Hold: 'clk_div:inst2|clock_100hz_reg'
 66. Fast Model Hold: 'clk_div:inst2|clock_10Khz_reg'
 67. Fast Model Hold: 'clk_div:inst2|clock_1Khz_reg'
 68. Fast Model Hold: 'clk_div:inst2|clock_1Mhz_reg'
 69. Fast Model Hold: 'debounce:inst8|pb_debounced'
 70. Fast Model Hold: 'clk_div:inst2|clock_100Hz'
 71. Fast Model Recovery: 'debounce:inst10|pb_debounced'
 72. Fast Model Recovery: 'clk_div:inst2|clock_10Hz'
 73. Fast Model Removal: 'clk_div:inst2|clock_10Hz'
 74. Fast Model Removal: 'debounce:inst10|pb_debounced'
 75. Fast Model Minimum Pulse Width: 'CLK'
 76. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'
 77. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz'
 78. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'
 79. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'
 80. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'
 81. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'
 82. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'
 83. Fast Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'
 84. Fast Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Propagation Delay
 90. Minimum Propagation Delay
 91. Multicorner Timing Analysis Summary
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Progagation Delay
 97. Minimum Progagation Delay
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tutor3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; CLK                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                            ;
; clk_div:inst2|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_1Khz_reg }   ;
; clk_div:inst2|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_1Mhz_reg }   ;
; clk_div:inst2|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_10Hz }       ;
; clk_div:inst2|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_10Khz_reg }  ;
; clk_div:inst2|clock_100Hz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100Hz }      ;
; clk_div:inst2|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100hz_reg }  ;
; clk_div:inst2|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst2|clock_100Khz_reg } ;
; debounce:inst8|pb_debounced    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst8|pb_debounced }    ;
; debounce:inst10|pb_debounced   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce:inst10|pb_debounced }   ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 475.29 MHz  ; 420.17 MHz      ; CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 508.13 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_10Hz       ; limit due to high minimum pulse width violation (tch)         ;
; 804.51 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100Hz      ; limit due to high minimum pulse width violation (tch)         ;
; 827.13 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 938.09 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 941.62 MHz  ; 500.0 MHz       ; clk_div:inst2|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 1610.31 MHz ; 500.0 MHz       ; debounce:inst8|pb_debounced    ; limit due to high minimum pulse width violation (tch)         ;
+-------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_div:inst2|clock_10Hz       ; -2.892 ; -19.885       ;
; CLK                            ; -1.104 ; -8.639        ;
; clk_div:inst2|clock_100Hz      ; -0.243 ; -0.788        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.209 ; -0.281        ;
; clk_div:inst2|clock_100Khz_reg ; -0.069 ; -0.145        ;
; clk_div:inst2|clock_100hz_reg  ; -0.069 ; -0.138        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.066 ; -0.151        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.062 ; -0.130        ;
; debounce:inst8|pb_debounced    ; 0.379  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -2.229 ; -2.229        ;
; clk_div:inst2|clock_10Hz       ; 0.014  ; 0.000         ;
; clk_div:inst2|clock_100Khz_reg ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.391  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_100Hz      ; 0.521  ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; debounce:inst10|pb_debounced ; -1.554 ; -6.090        ;
; clk_div:inst2|clock_10Hz     ; -1.052 ; -8.416        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk_div:inst2|clock_10Hz     ; -0.262 ; -2.096        ;
; debounce:inst10|pb_debounced ; 0.361  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.380 ; -17.380       ;
; clk_div:inst2|clock_100Hz      ; -0.500 ; -20.000       ;
; clk_div:inst2|clock_10Hz       ; -0.500 ; -8.000        ;
; clk_div:inst2|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst8|pb_debounced    ; -0.500 ; -1.000        ;
; debounce:inst10|pb_debounced   ; 0.500  ; 0.000         ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -2.892 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.242     ; 2.186      ;
; -2.847 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 2.288      ;
; -2.821 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.242     ; 2.115      ;
; -2.776 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 2.217      ;
; -2.753 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 2.197      ;
; -2.750 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.242     ; 2.044      ;
; -2.729 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 2.193      ;
; -2.705 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 2.146      ;
; -2.682 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 2.126      ;
; -2.658 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 2.122      ;
; -2.657 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.070     ; 2.123      ;
; -2.611 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 2.173      ;
; -2.611 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 2.055      ;
; -2.587 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 2.051      ;
; -2.586 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.070     ; 2.052      ;
; -2.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 1.987      ;
; -2.540 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 2.102      ;
; -2.475 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 1.916      ;
; -2.469 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 2.031      ;
; -2.452 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 1.896      ;
; -2.428 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 1.892      ;
; -2.381 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 1.825      ;
; -2.357 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 1.821      ;
; -2.310 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 1.754      ;
; -2.310 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 1.872      ;
; -2.299 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 1.861      ;
; -2.286 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 1.750      ;
; -2.274 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.242     ; 1.568      ;
; -2.239 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 1.683      ;
; -2.203 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.070     ; 1.669      ;
; -2.088 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.095     ; 1.529      ;
; -1.971 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.853      ;
; -1.927 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 1.489      ;
; -1.912 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.974     ; 1.474      ;
; -1.900 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.782      ;
; -1.900 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.072     ; 1.364      ;
; -1.852 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -1.092     ; 1.296      ;
; -1.829 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.711      ;
; -1.670 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.552      ;
; -1.599 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.481      ;
; -1.528 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.410      ;
; -1.398 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 2.280      ;
; -1.011 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.154     ; 1.893      ;
; -0.968 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 2.004      ;
; -0.897 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.933      ;
; -0.862 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.898      ;
; -0.827 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.863      ;
; -0.826 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.862      ;
; -0.791 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.827      ;
; -0.756 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.792      ;
; -0.756 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.792      ;
; -0.720 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.756      ;
; -0.685 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.721      ;
; -0.685 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.721      ;
; -0.667 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.703      ;
; -0.653 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.689      ;
; -0.635 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.671      ;
; -0.614 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.650      ;
; -0.596 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.632      ;
; -0.582 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.618      ;
; -0.561 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.597      ;
; -0.526 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.561      ;
; -0.511 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.547      ;
; -0.490 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.526      ;
; -0.455 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.490      ;
; -0.419 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.455      ;
; -0.249 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.285      ;
; -0.069 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.105      ;
; -0.069 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.104      ;
; -0.036 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.072      ;
; -0.032 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 1.068      ;
; 0.756  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.335      ; 1.615      ;
; 0.756  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.335      ; 1.615      ;
; 0.756  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.335      ; 1.615      ;
; 0.756  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.335      ; 1.615      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.104 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.140      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -1.042 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 2.078      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.960 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.996      ;
; -0.911 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.947      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.869 ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.905      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.819 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.855      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.751 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.787      ;
; -0.737 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.773      ;
; -0.707 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.743      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.563 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.599      ;
; -0.452 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.488      ;
; -0.092 ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.128      ;
; 0.073  ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz       ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.963      ;
; 0.100  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.936      ;
; 0.151  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.885      ;
; 0.215  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.821      ;
; 0.494  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 1.000        ; 0.390      ; 0.932      ;
; 0.608  ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 1.000        ; 0.353      ; 0.781      ;
; 0.632  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 1.000        ; 0.389      ; 0.793      ;
; 0.632  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 0.386      ; 0.790      ;
; 0.665  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 1.000        ; 0.551      ; 0.922      ;
; 2.499  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.500        ; 2.682      ; 0.969      ;
; 2.999  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 2.682      ; 0.969      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.243 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.279      ;
; -0.242 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.278      ;
; -0.241 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.277      ;
; -0.065 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.101      ;
; -0.062 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.098      ;
; -0.040 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.076      ;
; -0.032 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.068      ;
; -0.027 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 1.063      ;
; 0.095  ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.941      ;
; 0.106  ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.930      ;
; 0.107  ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.929      ;
; 0.136  ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.900      ;
; 0.146  ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.890      ;
; 0.153  ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.883      ;
; 0.154  ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.882      ;
; 0.208  ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.828      ;
; 0.233  ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.800      ;
; 0.236  ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.800      ;
; 0.236  ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.800      ;
; 0.244  ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.792      ;
; 0.245  ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.791      ;
; 0.246  ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.790      ;
; 0.247  ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.789      ;
; 0.248  ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
; 0.248  ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
; 0.248  ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.788      ;
; 0.249  ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.787      ;
+--------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.209 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.245      ;
; -0.055 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.091      ;
; -0.048 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.017 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.053      ;
; 0.218  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.379  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.040 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.076      ;
; -0.008 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.066  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.231  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.379  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.036 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.001 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 1.037      ;
; 0.237  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.239  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.243  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.793      ;
; 0.379  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.066 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.102      ;
; -0.048 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.047 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.037 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.073      ;
; 0.226  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.810      ;
; 0.227  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.062 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.038 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.037 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.073      ;
; -0.031 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.067      ;
; 0.234  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.802      ;
; 0.239  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.240  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debounce:inst8|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.379 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                           ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.229 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 2.682      ; 0.969      ;
; -1.729 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; -0.500       ; 2.682      ; 0.969      ;
; 0.105  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 0.000        ; 0.551      ; 0.922      ;
; 0.138  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 0.000        ; 0.389      ; 0.793      ;
; 0.138  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 0.386      ; 0.790      ;
; 0.162  ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 0.000        ; 0.353      ; 0.781      ;
; 0.276  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 0.000        ; 0.390      ; 0.932      ;
; 0.552  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.818      ;
; 0.555  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.821      ;
; 0.619  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.885      ;
; 0.670  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.936      ;
; 0.697  ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz       ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.963      ;
; 0.804  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.807  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.812  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.815  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.855  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.121      ;
; 0.857  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.123      ;
; 0.862  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.128      ;
; 1.187  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.453      ;
; 1.190  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.456      ;
; 1.195  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.461      ;
; 1.198  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.464      ;
; 1.222  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.241  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.507      ;
; 1.243  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.509      ;
; 1.258  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.524      ;
; 1.261  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.266  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.269  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.535      ;
; 1.312  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.578      ;
; 1.329  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.595      ;
; 1.332  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.598      ;
; 1.333  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.599      ;
; 1.333  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.599      ;
; 1.333  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.599      ;
; 1.333  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.599      ;
; 1.340  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.606      ;
; 1.383  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.649      ;
; 1.400  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.666      ;
; 1.403  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.669      ;
; 1.411  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.677      ;
; 1.471  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.737      ;
; 1.474  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.740      ;
; 1.477  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.743      ;
; 1.507  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.773      ;
; 1.521  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.787      ;
; 1.521  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.787      ;
; 1.521  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.787      ;
; 1.521  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.787      ;
; 1.521  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.787      ;
; 1.542  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.808      ;
; 1.589  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.855      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.681  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.947      ;
; 1.730  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.996      ;
; 1.730  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.996      ;
; 1.874  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.140      ;
; 1.874  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 2.140      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; 0.014 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.335      ; 1.615      ;
; 0.014 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.335      ; 1.615      ;
; 0.014 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.335      ; 1.615      ;
; 0.014 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.335      ; 1.615      ;
; 0.802 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.105      ;
; 1.019 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.285      ;
; 1.189 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.224 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.491      ;
; 1.260 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.526      ;
; 1.281 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.547      ;
; 1.295 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.562      ;
; 1.331 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.597      ;
; 1.352 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.618      ;
; 1.366 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.632      ;
; 1.384 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.650      ;
; 1.405 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.671      ;
; 1.423 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.689      ;
; 1.437 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.703      ;
; 1.455 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.721      ;
; 1.455 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.721      ;
; 1.490 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.756      ;
; 1.526 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.792      ;
; 1.561 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.827      ;
; 1.596 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.862      ;
; 1.597 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.863      ;
; 1.632 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.898      ;
; 1.667 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 1.933      ;
; 1.738 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 2.004      ;
; 1.770 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 1.882      ;
; 1.772 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 1.884      ;
; 1.781 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 1.893      ;
; 1.840 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 1.952      ;
; 1.910 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 2.022      ;
; 1.912 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 2.024      ;
; 1.964 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 2.076      ;
; 2.159 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.154     ; 2.271      ;
; 2.622 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 1.296      ;
; 2.670 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 1.364      ;
; 2.682 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 1.474      ;
; 2.697 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 1.489      ;
; 2.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 1.529      ;
; 2.973 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.070     ; 1.669      ;
; 3.009 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 1.683      ;
; 3.044 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.242     ; 1.568      ;
; 3.056 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 1.750      ;
; 3.069 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 1.861      ;
; 3.080 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 1.872      ;
; 3.080 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 1.754      ;
; 3.127 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 1.821      ;
; 3.151 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 1.825      ;
; 3.198 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 1.892      ;
; 3.222 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 1.896      ;
; 3.239 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 2.031      ;
; 3.245 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 1.916      ;
; 3.310 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 2.102      ;
; 3.316 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 1.987      ;
; 3.356 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.070     ; 2.052      ;
; 3.357 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 2.051      ;
; 3.381 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.974     ; 2.173      ;
; 3.381 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 2.055      ;
; 3.427 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.070     ; 2.123      ;
; 3.428 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 2.122      ;
; 3.452 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 2.126      ;
; 3.475 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 2.146      ;
; 3.499 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.072     ; 2.193      ;
; 3.520 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.242     ; 2.044      ;
; 3.523 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.092     ; 2.197      ;
; 3.546 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 2.217      ;
; 3.591 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.242     ; 2.115      ;
; 3.617 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.095     ; 2.288      ;
; 3.662 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -1.242     ; 2.186      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.539 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.704 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.778 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.810 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.076      ;
; 0.838 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.771 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.037      ;
; 0.806 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.810      ;
; 0.807 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.073      ;
; 0.817 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.836 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.102      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.546 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.787 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.053      ;
; 0.818 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.091      ;
; 0.979 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.245      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.536 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.802      ;
; 0.801 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.067      ;
; 0.807 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.832 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debounce:inst8|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.521 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.534 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.803      ;
; 0.562 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.828      ;
; 0.616 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.882      ;
; 0.617 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.883      ;
; 0.624 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.890      ;
; 0.634 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.900      ;
; 0.663 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.930      ;
; 0.675 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.941      ;
; 0.797 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.063      ;
; 0.802 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.810 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.076      ;
; 0.832 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.101      ;
; 1.011 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.277      ;
; 1.012 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.278      ;
; 1.013 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 1.279      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; -1.554 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.821      ; 1.097      ;
; -0.906 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.939      ; 0.953      ;
; -0.850 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.919      ; 1.135      ;
; -0.651 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.917      ; 0.925      ;
; -0.627 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.824      ; 1.098      ;
; -0.540 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.821      ; 0.997      ;
; -0.500 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 1.089      ; 0.950      ;
; -0.462 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.942      ; 0.950      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                        ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -1.052 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; -1.052 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.153     ; 1.935      ;
; 0.532  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 0.532  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
; 1.032  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 2.156      ; 2.410      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                         ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -0.262 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; -0.262 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 0.238  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 2.156      ; 2.410      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
; 1.822  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.153     ; 1.935      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; 0.361 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 1.089      ; 0.950      ;
; 0.508 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.942      ; 0.950      ;
; 0.508 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.917      ; 0.925      ;
; 0.514 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.939      ; 0.953      ;
; 0.676 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.821      ; 0.997      ;
; 0.716 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.919      ; 1.135      ;
; 0.774 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.824      ; 1.098      ;
; 0.776 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.821      ; 1.097      ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 4.491  ; 4.491  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 4.320  ; 4.320  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.147 ; -0.147 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.024 ; -0.024 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; 6.356  ; 6.356  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 1.770  ; 1.770  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 1.346  ; 1.346  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 1.291  ; 1.291  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 6.356  ; 6.356  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 5.256  ; 5.256  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 5.591  ; 5.591  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 5.694  ; 5.694  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 5.404  ; 5.404  ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -4.261 ; -4.261 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -4.090 ; -4.090 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.377  ; 0.377  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.254  ; 0.254  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; -0.212 ; -0.212 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.378 ; -0.378 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.212 ; -0.212 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.337 ; -0.337 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -4.578 ; -4.578 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -4.117 ; -4.117 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -4.448 ; -4.448 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -4.830 ; -4.830 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -4.551 ; -4.551 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 10.753 ; 10.753 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 11.925 ; 11.925 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 10.769 ; 10.769 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 10.745 ; 10.745 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 10.610 ; 10.610 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 11.935 ; 11.935 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 10.623 ; 10.623 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 11.960 ; 11.960 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 10.487 ; 10.487 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 11.851 ; 11.851 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 10.282 ; 10.282 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 10.974 ; 10.974 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 10.419 ; 10.419 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 11.340 ; 11.340 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 10.101 ; 10.101 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 12.567 ; 12.567 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 10.121 ; 10.121 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 11.387 ; 11.387 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 9.959  ; 9.959  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 12.577 ; 12.577 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 9.979  ; 9.979  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 12.602 ; 12.602 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 9.843  ; 9.843  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 12.493 ; 12.493 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 9.665  ; 9.665  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 11.616 ; 11.616 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 9.755  ; 9.755  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 11.982 ; 11.982 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 8.016  ; 8.016  ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 9.835  ; 9.835  ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 8.023  ; 8.032  ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 8.631  ; 8.654  ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 7.873  ; 7.873  ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 9.868  ; 9.868  ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 7.886  ; 7.886  ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 9.869  ; 9.869  ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 7.750  ; 7.750  ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 9.760  ; 9.760  ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 7.567  ; 7.567  ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 8.910  ; 8.910  ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 7.682  ; 7.682  ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 9.245  ; 9.245  ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 11.027 ; 11.027 ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 12.614 ; 12.614 ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 11.047 ; 11.047 ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 11.433 ; 11.433 ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 10.885 ; 10.885 ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 12.647 ; 12.647 ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 10.905 ; 10.905 ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 12.648 ; 12.648 ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 10.769 ; 10.769 ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 12.539 ; 12.539 ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 10.591 ; 10.591 ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 11.689 ; 11.689 ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 10.681 ; 10.681 ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 12.024 ; 12.024 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 9.286  ; 9.286  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 10.563 ; 10.563 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 9.306  ; 9.306  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 9.384  ; 9.384  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 9.144  ; 9.144  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 10.598 ; 10.598 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 9.164  ; 9.164  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 10.599 ; 10.599 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 9.028  ; 9.028  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 10.490 ; 10.490 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 8.850  ; 8.850  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 9.651  ; 9.651  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 8.940  ; 8.940  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 9.985  ; 9.985  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 9.208  ; 9.208  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 10.755 ; 10.755 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 9.252  ; 9.252  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 9.576  ; 9.576  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 9.089  ; 9.089  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 10.790 ; 10.790 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 9.110  ; 9.110  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 10.791 ; 10.791 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 8.945  ; 8.945  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 10.682 ; 10.682 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 8.797  ; 8.797  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 9.843  ; 9.843  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 8.891  ; 8.891  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 10.177 ; 10.177 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 6.683  ; 6.683  ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 7.837  ; 7.837  ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 6.699  ; 6.863  ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 6.658  ; 6.658  ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 6.540  ; 6.540  ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 7.906  ; 7.846  ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 6.553  ; 6.553  ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 7.870  ; 7.870  ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 6.417  ; 6.417  ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 7.765  ; 7.798  ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 6.212  ; 6.212  ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 6.918  ; 6.959  ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 6.349  ; 6.349  ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 7.256  ; 7.256  ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 6.683  ; 6.683  ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 7.837  ; 7.837  ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 6.863  ; 6.699  ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 6.658  ; 6.658  ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 6.540  ; 6.540  ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 7.846  ; 7.906  ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 6.553  ; 6.553  ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 7.870  ; 7.870  ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 6.417  ; 6.417  ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 7.798  ; 7.765  ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 6.212  ; 6.212  ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 6.959  ; 6.918  ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 6.349  ; 6.349  ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 7.256  ; 7.256  ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[10]  ; ADS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[10]  ; BDS         ; 8.726  ; 8.726  ; 8.726  ; 8.726  ;
; datos[10]  ; CDS         ;        ; 8.568  ; 8.568  ;        ;
; datos[10]  ; DDS         ; 8.583  ; 8.583  ; 8.583  ; 8.583  ;
; datos[10]  ; EDS         ; 8.448  ;        ;        ; 8.448  ;
; datos[10]  ; FDS         ; 8.270  ;        ;        ; 8.270  ;
; datos[10]  ; GDS         ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; datos[11]  ; ADS         ; 9.031  ; 9.031  ; 9.031  ; 9.031  ;
; datos[11]  ; BDS         ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; datos[11]  ; CDS         ; 8.912  ;        ;        ; 8.912  ;
; datos[11]  ; DDS         ; 8.933  ; 8.933  ; 8.933  ; 8.933  ;
; datos[11]  ; EDS         ;        ; 8.768  ; 8.768  ;        ;
; datos[11]  ; FDS         ; 8.620  ; 8.620  ; 8.620  ; 8.620  ;
; datos[11]  ; GDS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[12]  ; ADS         ; 9.666  ; 9.666  ; 9.666  ; 9.666  ;
; datos[12]  ; BDS         ; 9.682  ;        ;        ; 9.682  ;
; datos[12]  ; CDS         ; 9.523  ; 9.523  ; 9.523  ; 9.523  ;
; datos[12]  ; DDS         ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; datos[12]  ; EDS         ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; datos[12]  ; FDS         ; 9.195  ; 9.195  ; 9.195  ; 9.195  ;
; datos[12]  ; GDS         ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; datos[13]  ; ADS         ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; datos[13]  ; BDS         ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; datos[13]  ; CDS         ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; datos[13]  ; DDS         ; 13.123 ; 13.123 ; 13.123 ; 13.123 ;
; datos[13]  ; EDS         ;        ; 12.987 ; 12.987 ;        ;
; datos[13]  ; FDS         ; 12.809 ; 12.809 ; 12.809 ; 12.809 ;
; datos[13]  ; GDS         ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; datos[14]  ; AUS         ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; datos[14]  ; BUS         ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; datos[14]  ; CUS         ;        ; 14.855 ; 14.855 ;        ;
; datos[14]  ; DUS         ; 14.879 ; 14.879 ; 14.879 ; 14.879 ;
; datos[14]  ; EUS         ; 14.774 ;        ;        ; 14.774 ;
; datos[14]  ; FUS         ; 13.927 ;        ;        ; 13.927 ;
; datos[14]  ; GUS         ; 14.265 ; 14.265 ; 14.265 ; 14.265 ;
; datos[15]  ; AUS         ; 14.578 ; 14.578 ; 14.578 ; 14.578 ;
; datos[15]  ; BUS         ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; datos[15]  ; CUS         ; 14.613 ;        ;        ; 14.613 ;
; datos[15]  ; DUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
; datos[15]  ; EUS         ;        ; 14.505 ; 14.505 ;        ;
; datos[15]  ; FUS         ; 13.666 ; 13.666 ; 13.666 ; 13.666 ;
; datos[15]  ; GUS         ; 14.000 ; 14.000 ; 14.000 ; 14.000 ;
; datos[16]  ; AUS         ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; datos[16]  ; BUS         ; 13.703 ;        ;        ; 13.703 ;
; datos[16]  ; CUS         ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; datos[16]  ; DUS         ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; datos[16]  ; EUS         ; 14.809 ; 14.809 ; 14.809 ; 14.809 ;
; datos[16]  ; FUS         ; 13.959 ; 13.959 ; 13.959 ; 13.959 ;
; datos[16]  ; GUS         ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; datos[17]  ; AUS         ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; datos[17]  ; BUS         ; 14.019 ; 14.019 ; 14.019 ; 14.019 ;
; datos[17]  ; CUS         ; 15.209 ; 15.209 ; 15.209 ; 15.209 ;
; datos[17]  ; DUS         ; 15.234 ; 15.234 ; 15.234 ; 15.234 ;
; datos[17]  ; EUS         ;        ; 15.125 ; 15.125 ;        ;
; datos[17]  ; FUS         ; 14.248 ; 14.248 ; 14.248 ; 14.248 ;
; datos[17]  ; GUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[10]  ; ADS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[10]  ; BDS         ; 8.726  ; 8.726  ; 8.726  ; 8.726  ;
; datos[10]  ; CDS         ;        ; 8.568  ; 8.568  ;        ;
; datos[10]  ; DDS         ; 8.583  ; 8.583  ; 8.583  ; 8.583  ;
; datos[10]  ; EDS         ; 8.448  ;        ;        ; 8.448  ;
; datos[10]  ; FDS         ; 8.270  ;        ;        ; 8.270  ;
; datos[10]  ; GDS         ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; datos[11]  ; ADS         ; 9.031  ; 9.031  ; 9.031  ; 9.031  ;
; datos[11]  ; BDS         ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; datos[11]  ; CDS         ; 8.912  ;        ;        ; 8.912  ;
; datos[11]  ; DDS         ; 8.933  ; 8.933  ; 8.933  ; 8.933  ;
; datos[11]  ; EDS         ;        ; 8.768  ; 8.768  ;        ;
; datos[11]  ; FDS         ; 8.620  ; 8.620  ; 8.620  ; 8.620  ;
; datos[11]  ; GDS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[12]  ; ADS         ; 9.666  ; 9.666  ; 9.666  ; 9.666  ;
; datos[12]  ; BDS         ; 9.682  ;        ;        ; 9.682  ;
; datos[12]  ; CDS         ; 9.523  ; 9.523  ; 9.523  ; 9.523  ;
; datos[12]  ; DDS         ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; datos[12]  ; EDS         ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; datos[12]  ; FDS         ; 9.195  ; 9.195  ; 9.195  ; 9.195  ;
; datos[12]  ; GDS         ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; datos[13]  ; ADS         ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; datos[13]  ; BDS         ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; datos[13]  ; CDS         ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; datos[13]  ; DDS         ; 13.123 ; 13.123 ; 13.123 ; 13.123 ;
; datos[13]  ; EDS         ;        ; 12.987 ; 12.987 ;        ;
; datos[13]  ; FDS         ; 12.809 ; 12.809 ; 12.809 ; 12.809 ;
; datos[13]  ; GDS         ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; datos[14]  ; AUS         ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; datos[14]  ; BUS         ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; datos[14]  ; CUS         ;        ; 14.855 ; 14.855 ;        ;
; datos[14]  ; DUS         ; 14.879 ; 14.879 ; 14.879 ; 14.879 ;
; datos[14]  ; EUS         ; 14.774 ;        ;        ; 14.774 ;
; datos[14]  ; FUS         ; 13.927 ;        ;        ; 13.927 ;
; datos[14]  ; GUS         ; 14.265 ; 14.265 ; 14.265 ; 14.265 ;
; datos[15]  ; AUS         ; 14.578 ; 14.578 ; 14.578 ; 14.578 ;
; datos[15]  ; BUS         ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; datos[15]  ; CUS         ; 14.613 ;        ;        ; 14.613 ;
; datos[15]  ; DUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
; datos[15]  ; EUS         ;        ; 14.505 ; 14.505 ;        ;
; datos[15]  ; FUS         ; 13.666 ; 13.666 ; 13.666 ; 13.666 ;
; datos[15]  ; GUS         ; 14.000 ; 14.000 ; 14.000 ; 14.000 ;
; datos[16]  ; AUS         ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; datos[16]  ; BUS         ; 13.703 ;        ;        ; 13.703 ;
; datos[16]  ; CUS         ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; datos[16]  ; DUS         ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; datos[16]  ; EUS         ; 14.809 ; 14.809 ; 14.809 ; 14.809 ;
; datos[16]  ; FUS         ; 13.959 ; 13.959 ; 13.959 ; 13.959 ;
; datos[16]  ; GUS         ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; datos[17]  ; AUS         ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; datos[17]  ; BUS         ; 14.019 ; 14.019 ; 14.019 ; 14.019 ;
; datos[17]  ; CUS         ; 15.209 ; 15.209 ; 15.209 ; 15.209 ;
; datos[17]  ; DUS         ; 15.234 ; 15.234 ; 15.234 ; 15.234 ;
; datos[17]  ; EUS         ;        ; 15.125 ; 15.125 ;        ;
; datos[17]  ; FUS         ; 14.248 ; 14.248 ; 14.248 ; 14.248 ;
; datos[17]  ; GUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_div:inst2|clock_10Hz       ; -0.888 ; -5.561        ;
; CLK                            ; -0.028 ; -0.196        ;
; clk_div:inst2|clock_100Hz      ; 0.428  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.439  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.505  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.507  ; 0.000         ;
; clk_div:inst2|clock_100Khz_reg ; 0.508  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.510  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.665  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.481 ; -1.541        ;
; clk_div:inst2|clock_10Hz       ; -0.182 ; -0.728        ;
; clk_div:inst2|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; debounce:inst8|pb_debounced    ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_100Hz      ; 0.241  ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; debounce:inst10|pb_debounced ; -0.523 ; -1.108        ;
; clk_div:inst2|clock_10Hz     ; -0.041 ; -0.328        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clk_div:inst2|clock_10Hz     ; -0.423 ; -3.384        ;
; debounce:inst10|pb_debounced ; 0.542  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLK                            ; -1.380 ; -17.380       ;
; clk_div:inst2|clock_100Hz      ; -0.500 ; -20.000       ;
; clk_div:inst2|clock_10Hz       ; -0.500 ; -8.000        ;
; clk_div:inst2|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
; debounce:inst8|pb_debounced    ; -0.500 ; -1.000        ;
; debounce:inst10|pb_debounced   ; 0.500  ; 0.000         ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -0.888 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 1.005      ;
; -0.884 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.483     ; 0.933      ;
; -0.853 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 0.970      ;
; -0.849 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.483     ; 0.898      ;
; -0.833 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.953      ;
; -0.821 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.952      ;
; -0.818 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 0.935      ;
; -0.814 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.483     ; 0.863      ;
; -0.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.918      ;
; -0.786 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.917      ;
; -0.770 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.934      ;
; -0.763 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.883      ;
; -0.751 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.399     ; 0.884      ;
; -0.751 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.882      ;
; -0.735 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.899      ;
; -0.724 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 0.841      ;
; -0.716 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.399     ; 0.849      ;
; -0.700 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.864      ;
; -0.689 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 0.806      ;
; -0.669 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.789      ;
; -0.657 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.788      ;
; -0.634 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.754      ;
; -0.622 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.753      ;
; -0.620 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.483     ; 0.669      ;
; -0.606 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.770      ;
; -0.600 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.764      ;
; -0.599 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.719      ;
; -0.587 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.718      ;
; -0.578 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.399     ; 0.711      ;
; -0.564 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.684      ;
; -0.551 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.415     ; 0.668      ;
; -0.468 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.632      ;
; -0.462 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.368     ; 0.626      ;
; -0.447 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.401     ; 0.578      ;
; -0.426 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; -0.412     ; 0.546      ;
; -0.323 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.292      ;
; -0.288 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.257      ;
; -0.253 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.222      ;
; -0.159 ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.128      ;
; -0.124 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.093      ;
; -0.089 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.058      ;
; -0.040 ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 1.009      ;
; 0.098  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.063     ; 0.871      ;
; 0.100  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.932      ;
; 0.135  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.897      ;
; 0.147  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.885      ;
; 0.169  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.863      ;
; 0.170  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.862      ;
; 0.182  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.850      ;
; 0.204  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.828      ;
; 0.217  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.815      ;
; 0.239  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.793      ;
; 0.256  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.776      ;
; 0.264  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.758      ;
; 0.285  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.747      ;
; 0.291  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.741      ;
; 0.299  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.733      ;
; 0.311  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.721      ;
; 0.326  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.706      ;
; 0.333  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.699      ;
; 0.334  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.698      ;
; 0.334  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.698      ;
; 0.346  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.686      ;
; 0.368  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.664      ;
; 0.368  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.663      ;
; 0.369  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.663      ;
; 0.381  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.651      ;
; 0.425  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.607      ;
; 0.508  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.524      ;
; 0.508  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.523      ;
; 0.509  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.523      ;
; 0.509  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.523      ;
; 0.519  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.513      ;
; 0.519  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.000      ; 0.513      ;
; 1.062  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.879      ; 0.849      ;
; 1.062  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.879      ; 0.849      ;
; 1.062  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.879      ; 0.849      ;
; 1.062  ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 1.000        ; 0.879      ; 0.849      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; -0.004 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 1.036      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.062  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.088  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.944      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.120  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.912      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.142  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.890      ;
; 0.149  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.883      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.228  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.804      ;
; 0.232  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.800      ;
; 0.318  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.714      ;
; 0.491  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.541      ;
; 0.564  ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz       ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.468      ;
; 0.567  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.465      ;
; 0.577  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.455      ;
; 0.620  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 1.000        ; 0.000      ; 0.412      ;
; 0.817  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 1.000        ; 0.266      ; 0.481      ;
; 0.882  ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 1.000        ; 0.239      ; 0.389      ;
; 0.891  ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 1.000        ; 0.334      ; 0.475      ;
; 0.901  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 1.000        ; 0.265      ; 0.396      ;
; 0.906  ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 0.268      ; 0.394      ;
; 1.861  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.500        ; 1.659      ; 0.471      ;
; 2.361  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 1.000        ; 1.659      ; 0.471      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100Hz'                                                                                                                       ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.428 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.604      ;
; 0.432 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.600      ;
; 0.432 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.600      ;
; 0.497 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.535      ;
; 0.509 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.523      ;
; 0.513 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.519      ;
; 0.519 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.513      ;
; 0.522 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.510      ;
; 0.545 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.487      ;
; 0.552 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.480      ;
; 0.553 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.479      ;
; 0.582 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.450      ;
; 0.588 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.444      ;
; 0.592 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.440      ;
; 0.593 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.439      ;
; 0.614 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.418      ;
; 0.631 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.400      ;
; 0.632 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.400      ;
; 0.637 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.395      ;
; 0.639 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
; 0.639 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 1.000        ; 0.000      ; 0.393      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.439 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.593      ;
; 0.507 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.509 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.624 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.625 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.626 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100hz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.505 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.515 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.518 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.514      ;
; 0.633 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.637 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.395      ;
; 0.665 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.507 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.626 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.627 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.513 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.561 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.630 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                               ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.510 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.515 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.632 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.634 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debounce:inst8|pb_debounced'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.665 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                           ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.481 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 1.659      ; 0.471      ;
; -0.981 ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100hz_reg  ; CLK         ; -0.500       ; 1.659      ; 0.471      ;
; -0.026 ; clk_div:inst2|clock_10Hz_int   ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_100hz_reg  ; CLK         ; 0.000        ; 0.268      ; 0.394      ;
; -0.021 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_1Mhz_reg   ; CLK         ; 0.000        ; 0.265      ; 0.396      ;
; -0.011 ; clk_div:inst2|clock_100hz_int  ; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_1Khz_reg   ; CLK         ; 0.000        ; 0.334      ; 0.475      ;
; -0.002 ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_100Khz_reg ; CLK         ; 0.000        ; 0.239      ; 0.389      ;
; 0.063  ; clk_div:inst2|clock_1Khz_int   ; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_10Khz_reg  ; CLK         ; 0.000        ; 0.266      ; 0.481      ;
; 0.256  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.260  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.303  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.455      ;
; 0.313  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.465      ;
; 0.316  ; clk_div:inst2|clock_10Hz_reg   ; clk_div:inst2|clock_10Hz       ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.468      ;
; 0.360  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.382  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.534      ;
; 0.384  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.536      ;
; 0.389  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.541      ;
; 0.498  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.505  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.658      ;
; 0.522  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.674      ;
; 0.524  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.676      ;
; 0.533  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.686      ;
; 0.540  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.693      ;
; 0.557  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.709      ;
; 0.562  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.714      ;
; 0.568  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.721      ;
; 0.575  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.727      ;
; 0.592  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.744      ;
; 0.603  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.604  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.756      ;
; 0.610  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.762      ;
; 0.638  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.791      ;
; 0.648  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.800      ;
; 0.652  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.652  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.804      ;
; 0.673  ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[6]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.731  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|clock_1Mhz_int   ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.883      ;
; 0.738  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.890      ;
; 0.738  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.890      ;
; 0.738  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.890      ;
; 0.738  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.890      ;
; 0.738  ; clk_div:inst2|count_1Mhz[5]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.890      ;
; 0.760  ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[3]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[4]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.792  ; clk_div:inst2|count_1Mhz[6]    ; clk_div:inst2|count_1Mhz[5]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.944      ;
; 0.818  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.970      ;
; 0.818  ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 0.970      ;
; 0.908  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.908  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.908  ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]    ; CLK                            ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -0.182 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.879      ; 0.849      ;
; -0.182 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.879      ; 0.849      ;
; -0.182 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.879      ; 0.849      ;
; -0.182 ; inst7                                                                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.879      ; 0.849      ;
; 0.361  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.524      ;
; 0.455  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.607      ;
; 0.499  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.651      ;
; 0.511  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.664      ;
; 0.534  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.686      ;
; 0.546  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.699      ;
; 0.554  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.706      ;
; 0.569  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.721      ;
; 0.581  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.733      ;
; 0.589  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.741      ;
; 0.595  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.747      ;
; 0.606  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.768      ;
; 0.624  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0]     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.776      ;
; 0.641  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.793      ;
; 0.663  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.815      ;
; 0.676  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.828      ;
; 0.676  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.828      ;
; 0.698  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.850      ;
; 0.710  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.862      ;
; 0.711  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.863      ;
; 0.733  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.885      ;
; 0.745  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.897      ;
; 0.774  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.863      ;
; 0.780  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]      ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_10Hz     ; clk_div:inst2|clock_10Hz ; 0.000        ; 0.000      ; 0.932      ;
; 0.781  ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.870      ;
; 0.782  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.871      ;
; 0.808  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.897      ;
; 0.824  ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.913      ;
; 0.829  ; debounce:inst3|pb_debounced                                                                     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.918      ;
; 0.861  ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 0.950      ;
; 0.919  ; debounce:inst3|pb_debounced                                                                     ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.063     ; 1.008      ;
; 1.306  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.546      ;
; 1.327  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.578      ;
; 1.342  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.626      ;
; 1.348  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.632      ;
; 1.431  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 0.668      ;
; 1.444  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.684      ;
; 1.458  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.399     ; 0.711      ;
; 1.467  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.718      ;
; 1.479  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.719      ;
; 1.480  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.764      ;
; 1.486  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.770      ;
; 1.500  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.483     ; 0.669      ;
; 1.502  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.753      ;
; 1.514  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.754      ;
; 1.537  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.788      ;
; 1.549  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.789      ;
; 1.569  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 0.806      ;
; 1.580  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.864      ;
; 1.596  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.399     ; 0.849      ;
; 1.604  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 0.841      ;
; 1.615  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.899      ;
; 1.631  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.399     ; 0.884      ;
; 1.631  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.882      ;
; 1.643  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.883      ;
; 1.650  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.368     ; 0.934      ;
; 1.666  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.917      ;
; 1.678  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.918      ;
; 1.694  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.483     ; 0.863      ;
; 1.698  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 0.935      ;
; 1.701  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.401     ; 0.952      ;
; 1.713  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.412     ; 0.953      ;
; 1.729  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.483     ; 0.898      ;
; 1.733  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 0.970      ;
; 1.764  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.483     ; 0.933      ;
; 1.768  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; -0.415     ; 1.005      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.319 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.366 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.362 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.374 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_reg ; clk_div:inst2|clock_100hz_reg ; 0.000        ; 0.000      ; 0.527      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Khz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.370 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_reg ; clk_div:inst2|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Khz_reg'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.371 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.441 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_reg ; clk_div:inst2|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.593      ;
+-------+-------------------------------+-------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Mhz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.364 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_reg ; clk_div:inst2|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.522      ;
+-------+--------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debounce:inst8|pb_debounced'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst7     ; inst7   ; debounce:inst8|pb_debounced ; debounce:inst8|pb_debounced ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100Hz'                                                                                                                        ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                      ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.241 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst3|SHIFT_PB[1]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|SHIFT_PB[1]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; debounce:inst10|SHIFT_PB[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; debounce:inst9|SHIFT_PB[1]  ; debounce:inst9|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|SHIFT_PB[0]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; debounce:inst8|SHIFT_PB[1]  ; debounce:inst8|SHIFT_PB[0]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.401      ;
; 0.266 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|SHIFT_PB[1]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.418      ;
; 0.287 ; debounce:inst8|SHIFT_PB[0]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; debounce:inst3|SHIFT_PB[0]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.440      ;
; 0.292 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.444      ;
; 0.298 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.450      ;
; 0.327 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; debounce:inst9|SHIFT_PB[3]  ; debounce:inst9|SHIFT_PB[2]   ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.480      ;
; 0.335 ; debounce:inst10|SHIFT_PB[3] ; debounce:inst10|SHIFT_PB[2]  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.487      ;
; 0.358 ; debounce:inst3|SHIFT_PB[2]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; debounce:inst10|SHIFT_PB[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; debounce:inst8|SHIFT_PB[3]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; debounce:inst3|SHIFT_PB[3]  ; debounce:inst3|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.523      ;
; 0.383 ; debounce:inst9|SHIFT_PB[2]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.535      ;
; 0.448 ; debounce:inst10|SHIFT_PB[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; debounce:inst8|SHIFT_PB[2]  ; debounce:inst8|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.600      ;
; 0.452 ; debounce:inst9|SHIFT_PB[0]  ; debounce:inst9|pb_debounced  ; clk_div:inst2|clock_100Hz ; clk_div:inst2|clock_100Hz ; 0.000        ; 0.000      ; 0.604      ;
+-------+-----------------------------+------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; -0.523 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.308      ; 0.549      ;
; -0.196 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.352      ; 0.467      ;
; -0.172 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.341      ; 0.541      ;
; -0.089 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.339      ; 0.449      ;
; -0.088 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.311      ; 0.547      ;
; -0.022 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.308      ; 0.475      ;
; -0.016 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.423      ; 0.465      ;
; -0.002 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; 0.500        ; 0.355      ; 0.465      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                        ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -0.041 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; -0.041 ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 1.000        ; -0.060     ; 1.013      ;
; 0.803  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 0.803  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.500        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
; 1.303  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 1.000        ; 1.346      ; 1.216      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_div:inst2|clock_10Hz'                                                                                                                                                                                         ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                     ; Launch Clock                 ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+
; -0.423 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; -0.423 ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; 0.000        ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.077  ; debounce:inst10|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz ; -0.500       ; 1.346      ; 1.216      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
; 0.921  ; debounce:inst9|pb_debounced  ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz ; 0.000        ; -0.060     ; 1.013      ;
+--------+------------------------------+---------------------------------------------------------------------------------------------+------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'debounce:inst10|pb_debounced'                                                                                                                                                                                        ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                         ; Launch Clock              ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+
; 0.542 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.423      ; 0.465      ;
; 0.610 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.355      ; 0.465      ;
; 0.610 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.339      ; 0.449      ;
; 0.615 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.352      ; 0.467      ;
; 0.667 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.308      ; 0.475      ;
; 0.700 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.341      ; 0.541      ;
; 0.736 ; debounce:inst9|pb_debounced ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.311      ; 0.547      ;
; 0.741 ; debounce:inst9|pb_debounced ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ; clk_div:inst2|clock_100Hz ; debounce:inst10|pb_debounced ; -0.500       ; 0.308      ; 0.549      ;
+-------+-----------------------------+-------------------------------------------------------------------------------------------------+---------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Hz      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst2|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Hz|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100Khz_reg|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_100hz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Hz|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_10Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clock_1Mhz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|count_1Mhz[6]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Hz'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|SHIFT_PB[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst10|pb_debounced       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst3|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst8|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|SHIFT_PB[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; debounce:inst9|pb_debounced        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|SHIFT_PB[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst10|pb_debounced|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst2|clock_100Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst3|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst8|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|SHIFT_PB[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Hz ; Rise       ; inst9|pb_debounced|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz'                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|pre_hazard[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz|regout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|inclk[0]                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst2|clock_10Hz~clkctrl|outclk                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_reg ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_reg ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_reg ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_reg ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_reg'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_reg ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst8|pb_debounced'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst7|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst8|pb_debounced ; Rise       ; inst8|pb_debounced|regout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debounce:inst10|pb_debounced'                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced|regout                                                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|inclk[0]                                                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst10|pb_debounced~clkctrl|outclk                                                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datab                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~4|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~5|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~6|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~7|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[0]~4 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[1]~5 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[2]~6 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lmp_counter1:inst12|lpm_counter:LPM_COUNTER_component|cntr_q3i:auto_generated|latch_signal[3]~7 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[0]~4  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[1]~5  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[2]~6  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; debounce:inst10|pb_debounced ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_7si:auto_generated|latch_signal[3]~7  ;
+-------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 2.483  ; 2.483  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 2.374  ; 2.374  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.304 ; -0.304 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.264 ; -0.264 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; 3.416  ; 3.416  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 0.663  ; 0.663  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 0.483  ; 0.483  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 0.442  ; 0.442  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 3.416  ; 3.416  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 2.912  ; 2.912  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 3.053  ; 3.053  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 3.101  ; 3.101  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 2.984  ; 2.984  ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -2.363 ; -2.363 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -2.254 ; -2.254 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.424  ; 0.424  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.384  ; 0.384  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; -0.011 ; -0.011 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.082 ; -0.082 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.011 ; -0.011 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.050 ; -0.050 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -2.634 ; -2.634 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -2.438 ; -2.438 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -2.574 ; -2.574 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -2.746 ; -2.746 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -2.632 ; -2.632 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 5.551 ; 5.551 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 6.091 ; 6.091 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 5.561 ; 5.561 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 5.589 ; 5.589 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 5.437 ; 5.437 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 6.117 ; 6.117 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 5.446 ; 5.446 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 6.114 ; 6.114 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 5.411 ; 5.411 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 6.042 ; 6.042 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 5.298 ; 5.298 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 5.694 ; 5.694 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 5.371 ; 5.371 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 5.805 ; 5.805 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 5.238 ; 5.238 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 6.390 ; 6.390 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 5.250 ; 5.250 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 5.888 ; 5.888 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 5.122 ; 5.122 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 6.416 ; 6.416 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 5.139 ; 5.139 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 6.413 ; 6.413 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 5.104 ; 5.104 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 6.341 ; 6.341 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 4.989 ; 4.989 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 5.993 ; 5.993 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 5.053 ; 5.053 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 6.104 ; 6.104 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 3.904 ; 3.904 ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 4.777 ; 4.777 ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 3.916 ; 3.916 ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 4.234 ; 4.274 ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 3.788 ; 3.788 ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 4.796 ; 4.796 ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 3.805 ; 3.805 ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 4.800 ; 4.800 ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 3.770 ; 3.755 ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 4.728 ; 4.728 ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 3.655 ; 3.655 ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 4.376 ; 4.376 ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 3.719 ; 3.719 ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 4.487 ; 4.487 ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 5.543 ; 5.543 ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 6.298 ; 6.298 ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 5.555 ; 5.555 ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 5.795 ; 5.795 ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 5.427 ; 5.427 ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 6.317 ; 6.317 ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 5.444 ; 5.444 ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 6.321 ; 6.321 ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 5.409 ; 5.409 ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 6.249 ; 6.249 ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 5.294 ; 5.294 ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 5.897 ; 5.897 ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 5.358 ; 5.358 ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 6.008 ; 6.008 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 4.889 ; 4.889 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 5.506 ; 5.506 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 4.901 ; 4.901 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 5.004 ; 5.004 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 4.773 ; 4.773 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 5.525 ; 5.525 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 4.790 ; 4.790 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 5.530 ; 5.530 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 4.755 ; 4.755 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 5.457 ; 5.457 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 4.640 ; 4.640 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 5.115 ; 5.115 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 4.704 ; 4.704 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 5.227 ; 5.227 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 4.844 ; 4.844 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 5.580 ; 5.580 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 4.859 ; 4.859 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 5.078 ; 5.078 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 4.733 ; 4.733 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 5.599 ; 5.599 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 4.747 ; 4.747 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 5.604 ; 5.604 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 4.712 ; 4.712 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 5.531 ; 5.531 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 4.597 ; 4.597 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 5.189 ; 5.189 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 4.660 ; 4.660 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 5.301 ; 5.301 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 3.316 ; 3.316 ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 3.869 ; 3.869 ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 3.326 ; 3.395 ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 3.367 ; 3.367 ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 3.202 ; 3.202 ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 3.906 ; 3.891 ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 3.211 ; 3.211 ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 3.893 ; 3.893 ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 3.176 ; 3.176 ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 3.820 ; 3.838 ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 3.063 ; 3.063 ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 3.481 ; 3.496 ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 3.136 ; 3.136 ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 3.587 ; 3.587 ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 3.316 ; 3.316 ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 3.869 ; 3.869 ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 3.395 ; 3.326 ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 3.367 ; 3.367 ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 3.202 ; 3.202 ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 3.891 ; 3.906 ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 3.211 ; 3.211 ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 3.893 ; 3.893 ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 3.176 ; 3.176 ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 3.838 ; 3.820 ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 3.063 ; 3.063 ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 3.496 ; 3.481 ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 3.136 ; 3.136 ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 3.587 ; 3.587 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[10]  ; ADS         ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; datos[10]  ; BDS         ; 4.444 ; 4.444 ; 4.444 ; 4.444 ;
; datos[10]  ; CDS         ;       ; 4.317 ; 4.317 ;       ;
; datos[10]  ; DDS         ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; datos[10]  ; EDS         ; 4.297 ;       ;       ; 4.297 ;
; datos[10]  ; FDS         ; 4.182 ;       ;       ; 4.182 ;
; datos[10]  ; GDS         ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; datos[11]  ; ADS         ; 4.582 ; 4.582 ; 4.582 ; 4.582 ;
; datos[11]  ; BDS         ; 4.597 ; 4.597 ; 4.597 ; 4.597 ;
; datos[11]  ; CDS         ; 4.471 ;       ;       ; 4.471 ;
; datos[11]  ; DDS         ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; datos[11]  ; EDS         ;       ; 4.450 ; 4.450 ;       ;
; datos[11]  ; FDS         ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; datos[11]  ; GDS         ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; datos[12]  ; ADS         ; 4.873 ; 4.873 ; 4.873 ; 4.873 ;
; datos[12]  ; BDS         ; 4.883 ;       ;       ; 4.883 ;
; datos[12]  ; CDS         ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; datos[12]  ; DDS         ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; datos[12]  ; EDS         ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; datos[12]  ; FDS         ; 4.620 ; 4.620 ; 4.620 ; 4.620 ;
; datos[12]  ; GDS         ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; datos[13]  ; ADS         ; 7.148 ; 7.148 ; 7.148 ; 7.148 ;
; datos[13]  ; BDS         ; 7.160 ; 7.160 ; 7.160 ; 7.160 ;
; datos[13]  ; CDS         ; 7.032 ; 7.032 ; 7.032 ; 7.032 ;
; datos[13]  ; DDS         ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; datos[13]  ; EDS         ;       ; 7.014 ; 7.014 ;       ;
; datos[13]  ; FDS         ; 6.899 ; 6.899 ; 6.899 ; 6.899 ;
; datos[13]  ; GDS         ; 6.963 ; 6.963 ; 6.963 ; 6.963 ;
; datos[14]  ; AUS         ; 7.918 ; 7.918 ; 7.918 ; 7.918 ;
; datos[14]  ; BUS         ; 7.416 ; 7.416 ; 7.416 ; 7.416 ;
; datos[14]  ; CUS         ;       ; 7.940 ; 7.940 ;       ;
; datos[14]  ; DUS         ; 7.942 ; 7.942 ; 7.942 ; 7.942 ;
; datos[14]  ; EUS         ; 7.869 ;       ;       ; 7.869 ;
; datos[14]  ; FUS         ; 7.530 ;       ;       ; 7.530 ;
; datos[14]  ; GUS         ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
; datos[15]  ; AUS         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[15]  ; BUS         ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; datos[15]  ; CUS         ; 7.791 ;       ;       ; 7.791 ;
; datos[15]  ; DUS         ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; datos[15]  ; EUS         ;       ; 7.723 ; 7.723 ;       ;
; datos[15]  ; FUS         ; 7.381 ; 7.381 ; 7.381 ; 7.381 ;
; datos[15]  ; GUS         ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; datos[16]  ; AUS         ; 7.933 ; 7.933 ; 7.933 ; 7.933 ;
; datos[16]  ; BUS         ; 7.430 ;       ;       ; 7.430 ;
; datos[16]  ; CUS         ; 7.952 ; 7.952 ; 7.952 ; 7.952 ;
; datos[16]  ; DUS         ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; datos[16]  ; EUS         ; 7.884 ; 7.884 ; 7.884 ; 7.884 ;
; datos[16]  ; FUS         ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; datos[16]  ; GUS         ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; datos[17]  ; AUS         ; 8.068 ; 8.068 ; 8.068 ; 8.068 ;
; datos[17]  ; BUS         ; 7.566 ; 7.566 ; 7.566 ; 7.566 ;
; datos[17]  ; CUS         ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; datos[17]  ; DUS         ; 8.091 ; 8.091 ; 8.091 ; 8.091 ;
; datos[17]  ; EUS         ;       ; 8.019 ; 8.019 ;       ;
; datos[17]  ; FUS         ; 7.671 ; 7.671 ; 7.671 ; 7.671 ;
; datos[17]  ; GUS         ; 7.782 ; 7.782 ; 7.782 ; 7.782 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[10]  ; ADS         ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; datos[10]  ; BDS         ; 4.444 ; 4.444 ; 4.444 ; 4.444 ;
; datos[10]  ; CDS         ;       ; 4.317 ; 4.317 ;       ;
; datos[10]  ; DDS         ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; datos[10]  ; EDS         ; 4.297 ;       ;       ; 4.297 ;
; datos[10]  ; FDS         ; 4.182 ;       ;       ; 4.182 ;
; datos[10]  ; GDS         ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; datos[11]  ; ADS         ; 4.582 ; 4.582 ; 4.582 ; 4.582 ;
; datos[11]  ; BDS         ; 4.597 ; 4.597 ; 4.597 ; 4.597 ;
; datos[11]  ; CDS         ; 4.471 ;       ;       ; 4.471 ;
; datos[11]  ; DDS         ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; datos[11]  ; EDS         ;       ; 4.450 ; 4.450 ;       ;
; datos[11]  ; FDS         ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; datos[11]  ; GDS         ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; datos[12]  ; ADS         ; 4.873 ; 4.873 ; 4.873 ; 4.873 ;
; datos[12]  ; BDS         ; 4.883 ;       ;       ; 4.883 ;
; datos[12]  ; CDS         ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; datos[12]  ; DDS         ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; datos[12]  ; EDS         ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; datos[12]  ; FDS         ; 4.620 ; 4.620 ; 4.620 ; 4.620 ;
; datos[12]  ; GDS         ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; datos[13]  ; ADS         ; 7.148 ; 7.148 ; 7.148 ; 7.148 ;
; datos[13]  ; BDS         ; 7.160 ; 7.160 ; 7.160 ; 7.160 ;
; datos[13]  ; CDS         ; 7.032 ; 7.032 ; 7.032 ; 7.032 ;
; datos[13]  ; DDS         ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; datos[13]  ; EDS         ;       ; 7.014 ; 7.014 ;       ;
; datos[13]  ; FDS         ; 6.899 ; 6.899 ; 6.899 ; 6.899 ;
; datos[13]  ; GDS         ; 6.963 ; 6.963 ; 6.963 ; 6.963 ;
; datos[14]  ; AUS         ; 7.918 ; 7.918 ; 7.918 ; 7.918 ;
; datos[14]  ; BUS         ; 7.416 ; 7.416 ; 7.416 ; 7.416 ;
; datos[14]  ; CUS         ;       ; 7.940 ; 7.940 ;       ;
; datos[14]  ; DUS         ; 7.942 ; 7.942 ; 7.942 ; 7.942 ;
; datos[14]  ; EUS         ; 7.869 ;       ;       ; 7.869 ;
; datos[14]  ; FUS         ; 7.530 ;       ;       ; 7.530 ;
; datos[14]  ; GUS         ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
; datos[15]  ; AUS         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[15]  ; BUS         ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; datos[15]  ; CUS         ; 7.791 ;       ;       ; 7.791 ;
; datos[15]  ; DUS         ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; datos[15]  ; EUS         ;       ; 7.723 ; 7.723 ;       ;
; datos[15]  ; FUS         ; 7.381 ; 7.381 ; 7.381 ; 7.381 ;
; datos[15]  ; GUS         ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; datos[16]  ; AUS         ; 7.933 ; 7.933 ; 7.933 ; 7.933 ;
; datos[16]  ; BUS         ; 7.430 ;       ;       ; 7.430 ;
; datos[16]  ; CUS         ; 7.952 ; 7.952 ; 7.952 ; 7.952 ;
; datos[16]  ; DUS         ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; datos[16]  ; EUS         ; 7.884 ; 7.884 ; 7.884 ; 7.884 ;
; datos[16]  ; FUS         ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; datos[16]  ; GUS         ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; datos[17]  ; AUS         ; 8.068 ; 8.068 ; 8.068 ; 8.068 ;
; datos[17]  ; BUS         ; 7.566 ; 7.566 ; 7.566 ; 7.566 ;
; datos[17]  ; CUS         ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; datos[17]  ; DUS         ; 8.091 ; 8.091 ; 8.091 ; 8.091 ;
; datos[17]  ; EUS         ;       ; 8.019 ; 8.019 ;       ;
; datos[17]  ; FUS         ; 7.671 ; 7.671 ; 7.671 ; 7.671 ;
; datos[17]  ; GUS         ; 7.782 ; 7.782 ; 7.782 ; 7.782 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+---------------------------------+---------+--------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                ; -2.892  ; -2.229 ; -1.554   ; -0.423  ; -1.380              ;
;  CLK                            ; -1.104  ; -2.229 ; N/A      ; N/A     ; -1.380              ;
;  clk_div:inst2|clock_100Hz      ; -0.243  ; 0.241  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100Khz_reg ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100hz_reg  ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_10Hz       ; -2.892  ; -0.182 ; -1.052   ; -0.423  ; -0.500              ;
;  clk_div:inst2|clock_10Khz_reg  ; -0.066  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Khz_reg   ; -0.209  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Mhz_reg   ; -0.062  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  debounce:inst10|pb_debounced   ; N/A     ; N/A    ; -1.554   ; 0.361   ; 0.500               ;
;  debounce:inst8|pb_debounced    ; 0.379   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                 ; -30.157 ; -2.269 ; -14.506  ; -3.384  ; -66.38              ;
;  CLK                            ; -8.639  ; -2.229 ; N/A      ; N/A     ; -17.380             ;
;  clk_div:inst2|clock_100Hz      ; -0.788  ; 0.000  ; N/A      ; N/A     ; -20.000             ;
;  clk_div:inst2|clock_100Khz_reg ; -0.145  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_100hz_reg  ; -0.138  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_10Hz       ; -19.885 ; -0.728 ; -8.416   ; -3.384  ; -8.000              ;
;  clk_div:inst2|clock_10Khz_reg  ; -0.151  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Khz_reg   ; -0.281  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Mhz_reg   ; -0.130  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  debounce:inst10|pb_debounced   ; N/A     ; N/A    ; -6.090   ; 0.000   ; 0.000               ;
;  debounce:inst8|pb_debounced    ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
+---------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; 4.491  ; 4.491  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; 4.320  ; 4.320  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; -0.147 ; -0.147 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; -0.024 ; -0.024 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; 6.356  ; 6.356  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; 1.770  ; 1.770  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; 1.346  ; 1.346  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; 1.291  ; 1.291  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; 6.356  ; 6.356  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; 5.256  ; 5.256  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; 5.591  ; 5.591  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; 5.694  ; 5.694  ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; 5.404  ; 5.404  ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port  ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+------------+------------------------------+--------+--------+------------+------------------------------+
; KEY0_LOAD  ; clk_div:inst2|clock_100Hz    ; -2.363 ; -2.363 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; KEY3_CLR   ; clk_div:inst2|clock_100Hz    ; -2.254 ; -2.254 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW0_INIT   ; clk_div:inst2|clock_100Hz    ; 0.424  ; 0.424  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; SW2_UPDOWN ; clk_div:inst2|clock_100Hz    ; 0.384  ; 0.384  ; Rise       ; clk_div:inst2|clock_100Hz    ;
; datos[*]   ; debounce:inst10|pb_debounced ; -0.011 ; -0.011 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[10] ; debounce:inst10|pb_debounced ; -0.082 ; -0.082 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[11] ; debounce:inst10|pb_debounced ; -0.011 ; -0.011 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[12] ; debounce:inst10|pb_debounced ; -0.050 ; -0.050 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[13] ; debounce:inst10|pb_debounced ; -2.634 ; -2.634 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[14] ; debounce:inst10|pb_debounced ; -2.438 ; -2.438 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[15] ; debounce:inst10|pb_debounced ; -2.574 ; -2.574 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[16] ; debounce:inst10|pb_debounced ; -2.746 ; -2.746 ; Fall       ; debounce:inst10|pb_debounced ;
;  datos[17] ; debounce:inst10|pb_debounced ; -2.632 ; -2.632 ; Fall       ; debounce:inst10|pb_debounced ;
+------------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 10.753 ; 10.753 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 11.925 ; 11.925 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 10.769 ; 10.769 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 10.745 ; 10.745 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 10.610 ; 10.610 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 11.935 ; 11.935 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 10.623 ; 10.623 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 11.960 ; 11.960 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 10.487 ; 10.487 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 11.851 ; 11.851 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 10.282 ; 10.282 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 10.974 ; 10.974 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 10.419 ; 10.419 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 11.340 ; 11.340 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 10.101 ; 10.101 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 12.567 ; 12.567 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 10.121 ; 10.121 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 11.387 ; 11.387 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 9.959  ; 9.959  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 12.577 ; 12.577 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 9.979  ; 9.979  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 12.602 ; 12.602 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 9.843  ; 9.843  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 12.493 ; 12.493 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 9.665  ; 9.665  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 11.616 ; 11.616 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 9.755  ; 9.755  ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 11.982 ; 11.982 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 8.016  ; 8.016  ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 9.835  ; 9.835  ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 8.023  ; 8.032  ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 8.631  ; 8.654  ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 7.873  ; 7.873  ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 9.868  ; 9.868  ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 7.886  ; 7.886  ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 9.869  ; 9.869  ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 7.750  ; 7.750  ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 9.760  ; 9.760  ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 7.567  ; 7.567  ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 8.910  ; 8.910  ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 7.682  ; 7.682  ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 9.245  ; 9.245  ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 11.027 ; 11.027 ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 12.614 ; 12.614 ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 11.047 ; 11.047 ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 11.433 ; 11.433 ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 10.885 ; 10.885 ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 12.647 ; 12.647 ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 10.905 ; 10.905 ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 12.648 ; 12.648 ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 10.769 ; 10.769 ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 12.539 ; 12.539 ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 10.591 ; 10.591 ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 11.689 ; 11.689 ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 10.681 ; 10.681 ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 12.024 ; 12.024 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; ADS       ; clk_div:inst2|clock_100Hz    ; 4.889 ; 4.889 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; AUS       ; clk_div:inst2|clock_100Hz    ; 5.506 ; 5.506 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BDS       ; clk_div:inst2|clock_100Hz    ; 4.901 ; 4.901 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; BUS       ; clk_div:inst2|clock_100Hz    ; 5.004 ; 5.004 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CDS       ; clk_div:inst2|clock_100Hz    ; 4.773 ; 4.773 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; CUS       ; clk_div:inst2|clock_100Hz    ; 5.525 ; 5.525 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DDS       ; clk_div:inst2|clock_100Hz    ; 4.790 ; 4.790 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; DUS       ; clk_div:inst2|clock_100Hz    ; 5.530 ; 5.530 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EDS       ; clk_div:inst2|clock_100Hz    ; 4.755 ; 4.755 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; EUS       ; clk_div:inst2|clock_100Hz    ; 5.457 ; 5.457 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FDS       ; clk_div:inst2|clock_100Hz    ; 4.640 ; 4.640 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; FUS       ; clk_div:inst2|clock_100Hz    ; 5.115 ; 5.115 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GDS       ; clk_div:inst2|clock_100Hz    ; 4.704 ; 4.704 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; GUS       ; clk_div:inst2|clock_100Hz    ; 5.227 ; 5.227 ; Rise       ; clk_div:inst2|clock_100Hz    ;
; ADS       ; clk_div:inst2|clock_10Hz     ; 4.844 ; 4.844 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; AUS       ; clk_div:inst2|clock_10Hz     ; 5.580 ; 5.580 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BDS       ; clk_div:inst2|clock_10Hz     ; 4.859 ; 4.859 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; BUS       ; clk_div:inst2|clock_10Hz     ; 5.078 ; 5.078 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CDS       ; clk_div:inst2|clock_10Hz     ; 4.733 ; 4.733 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; CUS       ; clk_div:inst2|clock_10Hz     ; 5.599 ; 5.599 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DDS       ; clk_div:inst2|clock_10Hz     ; 4.747 ; 4.747 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; DUS       ; clk_div:inst2|clock_10Hz     ; 5.604 ; 5.604 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EDS       ; clk_div:inst2|clock_10Hz     ; 4.712 ; 4.712 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; EUS       ; clk_div:inst2|clock_10Hz     ; 5.531 ; 5.531 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FDS       ; clk_div:inst2|clock_10Hz     ; 4.597 ; 4.597 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; FUS       ; clk_div:inst2|clock_10Hz     ; 5.189 ; 5.189 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GDS       ; clk_div:inst2|clock_10Hz     ; 4.660 ; 4.660 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; GUS       ; clk_div:inst2|clock_10Hz     ; 5.301 ; 5.301 ; Rise       ; clk_div:inst2|clock_10Hz     ;
; ADS       ; debounce:inst10|pb_debounced ; 3.316 ; 3.316 ; Rise       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 3.869 ; 3.869 ; Rise       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 3.326 ; 3.395 ; Rise       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 3.367 ; 3.367 ; Rise       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 3.202 ; 3.202 ; Rise       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 3.906 ; 3.891 ; Rise       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 3.211 ; 3.211 ; Rise       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 3.893 ; 3.893 ; Rise       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 3.176 ; 3.176 ; Rise       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 3.820 ; 3.838 ; Rise       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 3.063 ; 3.063 ; Rise       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 3.481 ; 3.496 ; Rise       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 3.136 ; 3.136 ; Rise       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 3.587 ; 3.587 ; Rise       ; debounce:inst10|pb_debounced ;
; ADS       ; debounce:inst10|pb_debounced ; 3.316 ; 3.316 ; Fall       ; debounce:inst10|pb_debounced ;
; AUS       ; debounce:inst10|pb_debounced ; 3.869 ; 3.869 ; Fall       ; debounce:inst10|pb_debounced ;
; BDS       ; debounce:inst10|pb_debounced ; 3.395 ; 3.326 ; Fall       ; debounce:inst10|pb_debounced ;
; BUS       ; debounce:inst10|pb_debounced ; 3.367 ; 3.367 ; Fall       ; debounce:inst10|pb_debounced ;
; CDS       ; debounce:inst10|pb_debounced ; 3.202 ; 3.202 ; Fall       ; debounce:inst10|pb_debounced ;
; CUS       ; debounce:inst10|pb_debounced ; 3.891 ; 3.906 ; Fall       ; debounce:inst10|pb_debounced ;
; DDS       ; debounce:inst10|pb_debounced ; 3.211 ; 3.211 ; Fall       ; debounce:inst10|pb_debounced ;
; DUS       ; debounce:inst10|pb_debounced ; 3.893 ; 3.893 ; Fall       ; debounce:inst10|pb_debounced ;
; EDS       ; debounce:inst10|pb_debounced ; 3.176 ; 3.176 ; Fall       ; debounce:inst10|pb_debounced ;
; EUS       ; debounce:inst10|pb_debounced ; 3.838 ; 3.820 ; Fall       ; debounce:inst10|pb_debounced ;
; FDS       ; debounce:inst10|pb_debounced ; 3.063 ; 3.063 ; Fall       ; debounce:inst10|pb_debounced ;
; FUS       ; debounce:inst10|pb_debounced ; 3.496 ; 3.481 ; Fall       ; debounce:inst10|pb_debounced ;
; GDS       ; debounce:inst10|pb_debounced ; 3.136 ; 3.136 ; Fall       ; debounce:inst10|pb_debounced ;
; GUS       ; debounce:inst10|pb_debounced ; 3.587 ; 3.587 ; Fall       ; debounce:inst10|pb_debounced ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; datos[10]  ; ADS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[10]  ; BDS         ; 8.726  ; 8.726  ; 8.726  ; 8.726  ;
; datos[10]  ; CDS         ;        ; 8.568  ; 8.568  ;        ;
; datos[10]  ; DDS         ; 8.583  ; 8.583  ; 8.583  ; 8.583  ;
; datos[10]  ; EDS         ; 8.448  ;        ;        ; 8.448  ;
; datos[10]  ; FDS         ; 8.270  ;        ;        ; 8.270  ;
; datos[10]  ; GDS         ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; datos[11]  ; ADS         ; 9.031  ; 9.031  ; 9.031  ; 9.031  ;
; datos[11]  ; BDS         ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; datos[11]  ; CDS         ; 8.912  ;        ;        ; 8.912  ;
; datos[11]  ; DDS         ; 8.933  ; 8.933  ; 8.933  ; 8.933  ;
; datos[11]  ; EDS         ;        ; 8.768  ; 8.768  ;        ;
; datos[11]  ; FDS         ; 8.620  ; 8.620  ; 8.620  ; 8.620  ;
; datos[11]  ; GDS         ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; datos[12]  ; ADS         ; 9.666  ; 9.666  ; 9.666  ; 9.666  ;
; datos[12]  ; BDS         ; 9.682  ;        ;        ; 9.682  ;
; datos[12]  ; CDS         ; 9.523  ; 9.523  ; 9.523  ; 9.523  ;
; datos[12]  ; DDS         ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; datos[12]  ; EDS         ; 9.400  ; 9.400  ; 9.400  ; 9.400  ;
; datos[12]  ; FDS         ; 9.195  ; 9.195  ; 9.195  ; 9.195  ;
; datos[12]  ; GDS         ; 9.332  ; 9.332  ; 9.332  ; 9.332  ;
; datos[13]  ; ADS         ; 13.245 ; 13.245 ; 13.245 ; 13.245 ;
; datos[13]  ; BDS         ; 13.265 ; 13.265 ; 13.265 ; 13.265 ;
; datos[13]  ; CDS         ; 13.103 ; 13.103 ; 13.103 ; 13.103 ;
; datos[13]  ; DDS         ; 13.123 ; 13.123 ; 13.123 ; 13.123 ;
; datos[13]  ; EDS         ;        ; 12.987 ; 12.987 ;        ;
; datos[13]  ; FDS         ; 12.809 ; 12.809 ; 12.809 ; 12.809 ;
; datos[13]  ; GDS         ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; datos[14]  ; AUS         ; 14.846 ; 14.846 ; 14.846 ; 14.846 ;
; datos[14]  ; BUS         ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; datos[14]  ; CUS         ;        ; 14.855 ; 14.855 ;        ;
; datos[14]  ; DUS         ; 14.879 ; 14.879 ; 14.879 ; 14.879 ;
; datos[14]  ; EUS         ; 14.774 ;        ;        ; 14.774 ;
; datos[14]  ; FUS         ; 13.927 ;        ;        ; 13.927 ;
; datos[14]  ; GUS         ; 14.265 ; 14.265 ; 14.265 ; 14.265 ;
; datos[15]  ; AUS         ; 14.578 ; 14.578 ; 14.578 ; 14.578 ;
; datos[15]  ; BUS         ; 13.399 ; 13.399 ; 13.399 ; 13.399 ;
; datos[15]  ; CUS         ; 14.613 ;        ;        ; 14.613 ;
; datos[15]  ; DUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
; datos[15]  ; EUS         ;        ; 14.505 ; 14.505 ;        ;
; datos[15]  ; FUS         ; 13.666 ; 13.666 ; 13.666 ; 13.666 ;
; datos[15]  ; GUS         ; 14.000 ; 14.000 ; 14.000 ; 14.000 ;
; datos[16]  ; AUS         ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; datos[16]  ; BUS         ; 13.703 ;        ;        ; 13.703 ;
; datos[16]  ; CUS         ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; datos[16]  ; DUS         ; 14.918 ; 14.918 ; 14.918 ; 14.918 ;
; datos[16]  ; EUS         ; 14.809 ; 14.809 ; 14.809 ; 14.809 ;
; datos[16]  ; FUS         ; 13.959 ; 13.959 ; 13.959 ; 13.959 ;
; datos[16]  ; GUS         ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; datos[17]  ; AUS         ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; datos[17]  ; BUS         ; 14.019 ; 14.019 ; 14.019 ; 14.019 ;
; datos[17]  ; CUS         ; 15.209 ; 15.209 ; 15.209 ; 15.209 ;
; datos[17]  ; DUS         ; 15.234 ; 15.234 ; 15.234 ; 15.234 ;
; datos[17]  ; EUS         ;        ; 15.125 ; 15.125 ;        ;
; datos[17]  ; FUS         ; 14.248 ; 14.248 ; 14.248 ; 14.248 ;
; datos[17]  ; GUS         ; 14.614 ; 14.614 ; 14.614 ; 14.614 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; datos[10]  ; ADS         ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; datos[10]  ; BDS         ; 4.444 ; 4.444 ; 4.444 ; 4.444 ;
; datos[10]  ; CDS         ;       ; 4.317 ; 4.317 ;       ;
; datos[10]  ; DDS         ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; datos[10]  ; EDS         ; 4.297 ;       ;       ; 4.297 ;
; datos[10]  ; FDS         ; 4.182 ;       ;       ; 4.182 ;
; datos[10]  ; GDS         ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; datos[11]  ; ADS         ; 4.582 ; 4.582 ; 4.582 ; 4.582 ;
; datos[11]  ; BDS         ; 4.597 ; 4.597 ; 4.597 ; 4.597 ;
; datos[11]  ; CDS         ; 4.471 ;       ;       ; 4.471 ;
; datos[11]  ; DDS         ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; datos[11]  ; EDS         ;       ; 4.450 ; 4.450 ;       ;
; datos[11]  ; FDS         ; 4.335 ; 4.335 ; 4.335 ; 4.335 ;
; datos[11]  ; GDS         ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; datos[12]  ; ADS         ; 4.873 ; 4.873 ; 4.873 ; 4.873 ;
; datos[12]  ; BDS         ; 4.883 ;       ;       ; 4.883 ;
; datos[12]  ; CDS         ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; datos[12]  ; DDS         ; 4.768 ; 4.768 ; 4.768 ; 4.768 ;
; datos[12]  ; EDS         ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; datos[12]  ; FDS         ; 4.620 ; 4.620 ; 4.620 ; 4.620 ;
; datos[12]  ; GDS         ; 4.693 ; 4.693 ; 4.693 ; 4.693 ;
; datos[13]  ; ADS         ; 7.148 ; 7.148 ; 7.148 ; 7.148 ;
; datos[13]  ; BDS         ; 7.160 ; 7.160 ; 7.160 ; 7.160 ;
; datos[13]  ; CDS         ; 7.032 ; 7.032 ; 7.032 ; 7.032 ;
; datos[13]  ; DDS         ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; datos[13]  ; EDS         ;       ; 7.014 ; 7.014 ;       ;
; datos[13]  ; FDS         ; 6.899 ; 6.899 ; 6.899 ; 6.899 ;
; datos[13]  ; GDS         ; 6.963 ; 6.963 ; 6.963 ; 6.963 ;
; datos[14]  ; AUS         ; 7.918 ; 7.918 ; 7.918 ; 7.918 ;
; datos[14]  ; BUS         ; 7.416 ; 7.416 ; 7.416 ; 7.416 ;
; datos[14]  ; CUS         ;       ; 7.940 ; 7.940 ;       ;
; datos[14]  ; DUS         ; 7.942 ; 7.942 ; 7.942 ; 7.942 ;
; datos[14]  ; EUS         ; 7.869 ;       ;       ; 7.869 ;
; datos[14]  ; FUS         ; 7.530 ;       ;       ; 7.530 ;
; datos[14]  ; GUS         ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
; datos[15]  ; AUS         ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; datos[15]  ; BUS         ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; datos[15]  ; CUS         ; 7.791 ;       ;       ; 7.791 ;
; datos[15]  ; DUS         ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; datos[15]  ; EUS         ;       ; 7.723 ; 7.723 ;       ;
; datos[15]  ; FUS         ; 7.381 ; 7.381 ; 7.381 ; 7.381 ;
; datos[15]  ; GUS         ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; datos[16]  ; AUS         ; 7.933 ; 7.933 ; 7.933 ; 7.933 ;
; datos[16]  ; BUS         ; 7.430 ;       ;       ; 7.430 ;
; datos[16]  ; CUS         ; 7.952 ; 7.952 ; 7.952 ; 7.952 ;
; datos[16]  ; DUS         ; 7.956 ; 7.956 ; 7.956 ; 7.956 ;
; datos[16]  ; EUS         ; 7.884 ; 7.884 ; 7.884 ; 7.884 ;
; datos[16]  ; FUS         ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; datos[16]  ; GUS         ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; datos[17]  ; AUS         ; 8.068 ; 8.068 ; 8.068 ; 8.068 ;
; datos[17]  ; BUS         ; 7.566 ; 7.566 ; 7.566 ; 7.566 ;
; datos[17]  ; CUS         ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; datos[17]  ; DUS         ; 8.091 ; 8.091 ; 8.091 ; 8.091 ;
; datos[17]  ; EUS         ;       ; 8.019 ; 8.019 ;       ;
; datos[17]  ; FUS         ; 7.671 ; 7.671 ; 7.671 ; 7.671 ;
; datos[17]  ; GUS         ; 7.782 ; 7.782 ; 7.782 ; 7.782 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLK                            ; CLK                            ; 86       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; CLK                            ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; clk_div:inst2|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz       ; clk_div:inst2|clock_10Hz       ; 36       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_10Hz       ; 35       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; clk_div:inst2|clock_10Hz       ; 4        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced   ; clk_div:inst2|clock_10Hz       ; 0        ; 35       ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100Hz      ; 28       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; debounce:inst8|pb_debounced    ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLK                            ; CLK                            ; 86       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; CLK                            ; 2        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; CLK                            ; 1        ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_reg   ; clk_div:inst2|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_reg   ; clk_div:inst2|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz       ; clk_div:inst2|clock_10Hz       ; 36       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_10Hz       ; 35       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; clk_div:inst2|clock_10Hz       ; 4        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced   ; clk_div:inst2|clock_10Hz       ; 0        ; 35       ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_reg  ; clk_div:inst2|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz      ; clk_div:inst2|clock_100Hz      ; 28       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_reg  ; clk_div:inst2|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_reg ; clk_div:inst2|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; debounce:inst8|pb_debounced    ; debounce:inst8|pb_debounced    ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz     ; 8        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz     ; 8        ; 8        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz    ; debounce:inst10|pb_debounced ; 0        ; 0        ; 8        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_100Hz    ; clk_div:inst2|clock_10Hz     ; 8        ; 0        ; 0        ; 0        ;
; debounce:inst10|pb_debounced ; clk_div:inst2|clock_10Hz     ; 8        ; 8        ; 0        ; 0        ;
; clk_div:inst2|clock_100Hz    ; debounce:inst10|pb_debounced ; 0        ; 0        ; 8        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 17 22:47:03 2024
Info: Command: quartus_sta tutor3 -c tutor3
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tutor3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Hz clk_div:inst2|clock_10Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100Hz clk_div:inst2|clock_100Hz
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Khz_reg clk_div:inst2|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Khz_reg clk_div:inst2|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100Khz_reg clk_div:inst2|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Mhz_reg clk_div:inst2|clock_1Mhz_reg
    Info (332105): create_clock -period 1.000 -name debounce:inst10|pb_debounced debounce:inst10|pb_debounced
    Info (332105): create_clock -period 1.000 -name debounce:inst8|pb_debounced debounce:inst8|pb_debounced
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100hz_reg clk_div:inst2|clock_100hz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.892
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.892       -19.885 clk_div:inst2|clock_10Hz 
    Info (332119):    -1.104        -8.639 CLK 
    Info (332119):    -0.243        -0.788 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.209        -0.281 clk_div:inst2|clock_1Khz_reg 
    Info (332119):    -0.069        -0.145 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.069        -0.138 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.066        -0.151 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.062        -0.130 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.379         0.000 debounce:inst8|pb_debounced 
Info (332146): Worst-case hold slack is -2.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.229        -2.229 CLK 
    Info (332119):     0.014         0.000 clk_div:inst2|clock_10Hz 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.391         0.000 debounce:inst8|pb_debounced 
    Info (332119):     0.521         0.000 clk_div:inst2|clock_100Hz 
Info (332146): Worst-case recovery slack is -1.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.554        -6.090 debounce:inst10|pb_debounced 
    Info (332119):    -1.052        -8.416 clk_div:inst2|clock_10Hz 
Info (332146): Worst-case removal slack is -0.262
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.262        -2.096 clk_div:inst2|clock_10Hz 
    Info (332119):     0.361         0.000 debounce:inst10|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK 
    Info (332119):    -0.500       -20.000 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.500        -8.000 clk_div:inst2|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst8|pb_debounced 
    Info (332119):     0.500         0.000 debounce:inst10|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.888
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.888        -5.561 clk_div:inst2|clock_10Hz 
    Info (332119):    -0.028        -0.196 CLK 
    Info (332119):     0.428         0.000 clk_div:inst2|clock_100Hz 
    Info (332119):     0.439         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.505         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.507         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.508         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.510         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.665         0.000 debounce:inst8|pb_debounced 
Info (332146): Worst-case hold slack is -1.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.481        -1.541 CLK 
    Info (332119):    -0.182        -0.728 clk_div:inst2|clock_10Hz 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):     0.215         0.000 debounce:inst8|pb_debounced 
    Info (332119):     0.241         0.000 clk_div:inst2|clock_100Hz 
Info (332146): Worst-case recovery slack is -0.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.523        -1.108 debounce:inst10|pb_debounced 
    Info (332119):    -0.041        -0.328 clk_div:inst2|clock_10Hz 
Info (332146): Worst-case removal slack is -0.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.423        -3.384 clk_div:inst2|clock_10Hz 
    Info (332119):     0.542         0.000 debounce:inst10|pb_debounced 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 CLK 
    Info (332119):    -0.500       -20.000 clk_div:inst2|clock_100Hz 
    Info (332119):    -0.500        -8.000 clk_div:inst2|clock_10Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_reg 
    Info (332119):    -0.500        -1.000 debounce:inst8|pb_debounced 
    Info (332119):     0.500         0.000 debounce:inst10|pb_debounced 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Sun Mar 17 22:47:13 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


