<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='214' ll='216' type='bool llvm::SIRegisterInfo::isVectorRegister(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='836' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='848' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='868' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3962' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3968' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3975' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='239' u='c' c='_ZNK12_GLOBAL__N_117SIPreEmitPeephole14optimizeSetGPRERN4llvm12MachineInstrES3_'/>
