INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/mux8-1/mux8-1.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/mux8-1/mux8-1.srcs/sources_1/new/mux81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux81
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/mux8-1/mux8-1.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/mux8-1/mux8-1.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/lucrare1/mux8-1/mux8-1.srcs/sim_1/new/sim_mux81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mux81
