$date
	Wed Jan 01 14:01:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sequential_tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ CLK $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ CLK $end
$var wire 1 ! Z $end
$var reg 1 % D $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
x$
0#
0"
0!
$end
#20
1"
1#
#40
0"
#60
0#
#80
1"
1#
#100
0#
#120
0"
1#
#140
1"
0#
#160
