{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652632365070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652632365071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 23:32:44 2022 " "Processing started: Sun May 15 23:32:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652632365071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632365071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StopWatch -c StopWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off StopWatch -c StopWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632365071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652632365411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652632365411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part1/src/stopwatch.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part1/src/stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopWatch " "Found entity 1: StopWatch" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372875 ""} { "Info" "ISGN_ENTITY_NAME" "2 Display_Four " "Found entity 2: Display_Four" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372875 ""} { "Info" "ISGN_ENTITY_NAME" "3 Display_Two " "Found entity 3: Display_Two" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372875 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_divider " "Found entity 4: Clock_divider" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632372875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part1/src/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part1/src/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632372877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/lab3/part1/src/display_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/lab3/part1/src/display_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Seven " "Found entity 1: Display_Seven" {  } { { "../src/Display_Seven.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/Display_Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632372878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632372878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StopWatch " "Elaborating entity \"StopWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652632372910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm1\"" {  } { { "../src/StopWatch.sv" "fsm1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632372917 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state FSM.sv(24) " "Verilog HDL Always Construct warning at FSM.sv(24): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652632372918 "|StopWatch|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] FSM.sv(28) " "Inferred latch for \"state\[0\]\" at FSM.sv(28)" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632372918 "|StopWatch|FSM:fsm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] FSM.sv(28) " "Inferred latch for \"state\[1\]\" at FSM.sv(28)" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632372918 "|StopWatch|FSM:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clk1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clk1\"" {  } { { "../src/StopWatch.sv" "clk1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632372919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Four Display_Four:displayfour1 " "Elaborating entity \"Display_Four\" for hierarchy \"Display_Four:displayfour1\"" {  } { { "../src/StopWatch.sv" "displayfour1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632372924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 StopWatch.sv(138) " "Verilog HDL assignment warning at StopWatch.sv(138): truncated value with size 32 to match size of target (16)" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652632372924 "|StopWatch|Display_Four:displayfour1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 StopWatch.sv(140) " "Verilog HDL assignment warning at StopWatch.sv(140): truncated value with size 32 to match size of target (16)" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652632372925 "|StopWatch|Display_Four:displayfour1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Two Display_Four:displayfour1\|Display_Two:dis1 " "Elaborating entity \"Display_Two\" for hierarchy \"Display_Four:displayfour1\|Display_Two:dis1\"" {  } { { "../src/StopWatch.sv" "dis1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632372930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StopWatch.sv(169) " "Verilog HDL assignment warning at StopWatch.sv(169): truncated value with size 32 to match size of target (4)" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652632372931 "|StopWatch|Display_Four:displayfour1|Display_Two:dis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StopWatch.sv(170) " "Verilog HDL assignment warning at StopWatch.sv(170): truncated value with size 32 to match size of target (4)" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652632372931 "|StopWatch|Display_Four:displayfour1|Display_Two:dis1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Seven Display_Four:displayfour1\|Display_Two:dis1\|Display_Seven:display1 " "Elaborating entity \"Display_Seven\" for hierarchy \"Display_Four:displayfour1\|Display_Two:dis1\|Display_Seven:display1\"" {  } { { "../src/StopWatch.sv" "display1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632372937 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis2\|Mod1\"" {  } { { "../src/StopWatch.sv" "Mod1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis2\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis2\|Mod0\"" {  } { { "../src/StopWatch.sv" "Mod0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Div1\"" {  } { { "../src/StopWatch.sv" "Div1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis1\|Mod1\"" {  } { { "../src/StopWatch.sv" "Mod1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis1\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour2\|Display_Two:dis1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour2\|Display_Two:dis1\|Mod0\"" {  } { { "../src/StopWatch.sv" "Mod0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis2\|Mod1\"" {  } { { "../src/StopWatch.sv" "Mod1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis2\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis2\|Mod0\"" {  } { { "../src/StopWatch.sv" "Mod0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Div1\"" {  } { { "../src/StopWatch.sv" "Div1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis1\|Mod1\"" {  } { { "../src/StopWatch.sv" "Mod1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis1\|Div0\"" {  } { { "../src/StopWatch.sv" "Div0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Four:displayfour1\|Display_Two:dis1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Four:displayfour1\|Display_Two:dis1\|Mod0\"" {  } { { "../src/StopWatch.sv" "Mod0" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652632375546 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652632375546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Four:displayfour2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display_Four:displayfour2\|lpm_divide:Div0\"" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632375574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Four:displayfour2\|lpm_divide:Div0 " "Instantiated megafunction \"Display_Four:displayfour2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375574 ""}  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652632375574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Mod1\"" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632375637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Mod1 " "Instantiated megafunction \"Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375637 ""}  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652632375637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Div0\"" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632375693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Div0 " "Instantiated megafunction \"Display_Four:displayfour2\|Display_Two:dis2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375693 ""}  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652632375693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Four:displayfour2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display_Four:displayfour2\|lpm_divide:Div1\"" {  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632375739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Four:displayfour2\|lpm_divide:Div1 " "Instantiated megafunction \"Display_Four:displayfour2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652632375739 ""}  } { { "../src/StopWatch.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/StopWatch.sv" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652632375739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/lpm_divide_mbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/quatus/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652632375797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632375797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|state\[1\] " "Latch FSM:fsm1\|state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state\[0\]" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652632376041 ""}  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652632376041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm1\|state\[0\] " "Latch FSM:fsm1\|state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:fsm1\|state\[0\]" {  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652632376041 ""}  } { { "../src/FSM.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Lab3/Part1/src/FSM.sv" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652632376041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652632376311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652632376758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652632376758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1335 " "Implemented 1335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652632376841 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652632376841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1275 " "Implemented 1275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652632376841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652632376841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652632376855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 23:32:56 2022 " "Processing ended: Sun May 15 23:32:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652632376855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652632376855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652632376855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652632376855 ""}
