/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire [17:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  reg [11:0] celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [27:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [14:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_55z;
  wire [7:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_61z;
  wire [15:0] celloutsig_0_64z;
  wire [30:0] celloutsig_0_65z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [8:0] celloutsig_0_83z;
  wire [12:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_94z;
  wire celloutsig_0_95z;
  reg [26:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [21:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_22z[7] ? celloutsig_0_28z : celloutsig_0_2z[7];
  assign celloutsig_0_32z = celloutsig_0_14z ? celloutsig_0_24z : celloutsig_0_14z;
  assign celloutsig_0_35z = celloutsig_0_0z[0] ? celloutsig_0_4z[8] : in_data[62];
  assign celloutsig_0_36z = celloutsig_0_4z[5] ? celloutsig_0_20z[15] : celloutsig_0_2z[1];
  assign celloutsig_0_43z = celloutsig_0_19z[2] ? celloutsig_0_36z : celloutsig_0_39z[1];
  assign celloutsig_0_48z = celloutsig_0_14z ? celloutsig_0_39z[4] : celloutsig_0_11z;
  assign celloutsig_0_51z = celloutsig_0_41z[0] ? celloutsig_0_19z[2] : celloutsig_0_0z[1];
  assign celloutsig_0_74z = celloutsig_0_12z ? celloutsig_0_46z[3] : celloutsig_0_42z[4];
  assign celloutsig_1_3z = in_data[121] ? in_data[159] : in_data[165];
  assign celloutsig_1_6z = celloutsig_1_4z[3] ? celloutsig_1_3z : celloutsig_1_4z[5];
  assign celloutsig_1_12z = celloutsig_1_2z[2] ? celloutsig_1_0z : celloutsig_1_8z;
  assign celloutsig_0_11z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_3z[10];
  assign celloutsig_0_1z = celloutsig_0_0z[1] ? celloutsig_0_0z[3] : celloutsig_0_0z[1];
  assign celloutsig_0_13z = celloutsig_0_3z[16] ? celloutsig_0_4z[10] : celloutsig_0_10z[13];
  assign celloutsig_0_24z = celloutsig_0_4z[6] ? celloutsig_0_13z : celloutsig_0_9z[21];
  assign celloutsig_0_28z = celloutsig_0_9z[12] ? celloutsig_0_13z : celloutsig_0_17z[1];
  assign celloutsig_0_33z = celloutsig_0_19z[3] ^ celloutsig_0_5z[2];
  assign celloutsig_0_95z = celloutsig_0_56z[3] ^ celloutsig_0_86z[2];
  assign celloutsig_1_0z = in_data[140] ^ in_data[97];
  assign celloutsig_0_0z = in_data[77:70] & in_data[28:21];
  assign celloutsig_0_3z = { in_data[60:45], celloutsig_0_1z, celloutsig_0_1z } & in_data[62:45];
  assign celloutsig_0_4z = in_data[44:34] & celloutsig_0_3z[16:6];
  assign celloutsig_0_65z = { celloutsig_0_46z[5:3], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_3z } & { celloutsig_0_2z[1], celloutsig_0_26z, celloutsig_0_64z, celloutsig_0_32z, celloutsig_0_61z };
  assign celloutsig_0_86z = { celloutsig_0_41z[7:1], celloutsig_0_21z, celloutsig_0_52z } & { celloutsig_0_65z[13:9], celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_21z };
  assign celloutsig_1_16z = in_data[133:127] & in_data[157:151];
  assign celloutsig_0_15z = { celloutsig_0_9z[13:7], celloutsig_0_8z } & celloutsig_0_9z[17:10];
  assign celloutsig_0_18z = celloutsig_0_15z[7:2] & celloutsig_0_9z[18:13];
  assign celloutsig_0_55z = celloutsig_0_46z[24:20] / { 1'h1, celloutsig_0_29z[7:4] };
  assign celloutsig_0_17z = celloutsig_0_3z[16:1] / { 1'h1, celloutsig_0_10z[16:11], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_15z[4:1], celloutsig_0_6z } / { 1'h1, celloutsig_0_18z[3:0], celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_10z[14:6], celloutsig_0_8z } / { 1'h1, celloutsig_0_17z[10:2] };
  assign celloutsig_0_14z = celloutsig_0_2z[5:3] && { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_3z[8:1] && celloutsig_0_4z[7:0];
  assign celloutsig_0_12z = { celloutsig_0_0z[7:6], celloutsig_0_14z, celloutsig_0_5z } && { celloutsig_0_3z[10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_22z[7:4], celloutsig_0_1z } && { celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_56z = celloutsig_0_2z[7] ? { celloutsig_0_55z[3:2], celloutsig_0_18z } : { celloutsig_0_46z[11:10], celloutsig_0_55z, celloutsig_0_11z };
  assign celloutsig_0_64z = celloutsig_0_48z ? celloutsig_0_20z : { celloutsig_0_53z[11:2], celloutsig_0_19z, celloutsig_0_11z };
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_7z[14:10] : celloutsig_1_5z[6:2];
  assign celloutsig_1_18z = celloutsig_1_14z[2] ? { celloutsig_1_7z[7:4], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_3z } : { celloutsig_1_5z[5:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_25z = celloutsig_0_12z ? { celloutsig_0_9z[21], celloutsig_0_15z } : { celloutsig_0_5z[3:0], celloutsig_0_5z };
  assign celloutsig_0_37z = | { celloutsig_0_29z[3:1], celloutsig_0_31z };
  assign celloutsig_0_52z = | { celloutsig_0_3z[7:2], celloutsig_0_2z };
  assign celloutsig_1_8z = | celloutsig_1_2z[3:1];
  assign celloutsig_1_13z = | in_data[179:139];
  assign celloutsig_0_42z = { celloutsig_0_10z[1], celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_19z } >> { celloutsig_0_30z[2], celloutsig_0_29z };
  assign celloutsig_0_5z = celloutsig_0_0z[6:2] >> { in_data[34:31], celloutsig_0_1z };
  assign celloutsig_0_61z = celloutsig_0_3z[17:6] >> { celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_48z, celloutsig_0_25z };
  assign celloutsig_1_2z = in_data[182:179] >> { in_data[114:113], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:1], celloutsig_1_2z } >> { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = in_data[184:182] >> { celloutsig_1_16z[1:0], celloutsig_1_3z };
  assign celloutsig_0_29z = { celloutsig_0_10z[6:2], celloutsig_0_15z } >> { celloutsig_0_10z[14:4], celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_0_30z = { celloutsig_0_20z[8:5], celloutsig_0_26z } >> celloutsig_0_15z[4:0];
  assign celloutsig_0_40z = { celloutsig_0_3z[8:0], celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_21z } >> { celloutsig_0_9z[9:1], celloutsig_0_32z, celloutsig_0_18z };
  assign celloutsig_0_44z = celloutsig_0_2z[8:5] >> { celloutsig_0_40z[2:0], celloutsig_0_14z };
  assign celloutsig_0_46z = { celloutsig_0_33z, celloutsig_0_42z, celloutsig_0_29z } >> { in_data[67:66], celloutsig_0_39z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_53z = in_data[21:7] >> { in_data[75:68], celloutsig_0_51z, celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_43z };
  assign celloutsig_0_10z = { in_data[94:91], celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_4z[8:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_14z = in_data[146:125] >> { celloutsig_1_7z[13:0], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_39z = celloutsig_0_18z[5:1] ~^ { celloutsig_0_9z[20], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[13:2] ~^ { celloutsig_0_0z[2:0], celloutsig_0_2z };
  assign celloutsig_0_94z = { celloutsig_0_5z[4:3], celloutsig_0_33z, celloutsig_0_74z } ~^ celloutsig_0_83z[8:5];
  assign celloutsig_0_16z = celloutsig_0_0z[3:0] ~^ celloutsig_0_5z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_13z } ~^ celloutsig_0_3z[17:13];
  assign celloutsig_0_21z = celloutsig_0_17z[5:1] ~^ celloutsig_0_10z[4:0];
  assign celloutsig_0_2z = { in_data[13:6], celloutsig_0_1z } ~^ in_data[19:11];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_41z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_41z = { celloutsig_0_4z, celloutsig_0_26z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_9z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_9z = in_data[86:60];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { in_data[160:154], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_83z[8:1] = celloutsig_0_41z[11:4] ~^ celloutsig_0_41z[8:1];
  assign celloutsig_1_5z[7:1] = celloutsig_1_4z ~^ { celloutsig_1_4z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_83z[0] = 1'h1;
  assign celloutsig_1_5z[0] = 1'h1;
  assign { out_data[141:128], out_data[98:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
