// Seed: 3289843236
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7
);
  assign id_5 = id_1 == id_0;
  module_0 modCall_1 ();
  wire id_9;
  always $display(id_0);
  id_10(
      id_1, -1, id_1
  );
  supply0 id_11 = -1;
  uwire   id_12;
  always id_11 = id_6;
  assign id_5 = id_7;
  logic [7:0][-1 : (  1  )] id_13;
  assign id_12 = -1;
  wire id_14, id_15;
  id_16(
      .id_0(id_2)
  );
endmodule
