Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
