{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 5.1874,
	"cts__clock__skew__setup__pre_repair": 1.11528,
	"cts__clock__skew__hold__pre_repair": 1.11527,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.81785,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.699414,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 8,
	"cts__timing__drv__max_fanout__pre_repair": 94,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 138,
	"cts__power__internal__total__pre_repair": 0.0424853,
	"cts__power__switching__total__pre_repair": 0.0302492,
	"cts__power__leakage__total__pre_repair": 3.46015e-06,
	"cts__power__total__pre_repair": 0.0727379,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 594110,
	"cts__design__core__area__pre_repair": 586414,
	"cts__design__instance__count__pre_repair": 18647,
	"cts__design__instance__area__pre_repair": 268119,
	"cts__design__instance__count__stdcell__pre_repair": 18647,
	"cts__design__instance__area__stdcell__pre_repair": 268119,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.457218,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.457218,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 5.1874,
	"cts__clock__skew__setup__post_repair": 1.11528,
	"cts__clock__skew__hold__post_repair": 1.11527,
	"cts__timing__drv__max_slew_limit__post_repair": 0.81785,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.699414,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 8,
	"cts__timing__drv__max_fanout__post_repair": 94,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 138,
	"cts__power__internal__total__post_repair": 0.0424853,
	"cts__power__switching__total__post_repair": 0.0302492,
	"cts__power__leakage__total__post_repair": 3.46015e-06,
	"cts__power__total__post_repair": 0.0727379,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 594110,
	"cts__design__core__area__post_repair": 586414,
	"cts__design__instance__count__post_repair": 18647,
	"cts__design__instance__area__post_repair": 268119,
	"cts__design__instance__count__stdcell__post_repair": 18647,
	"cts__design__instance__area__stdcell__post_repair": 268119,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.457218,
	"cts__design__instance__utilization__stdcell__post_repair": 0.457218,
	"cts__design__instance__displacement__total": 2304.22,
	"cts__design__instance__displacement__mean": 0.123,
	"cts__design__instance__displacement__max": 18.242,
	"cts__route__wirelength__estimated": 909263,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 235,
	"cts__design__instance__displacement__total": 2945.44,
	"cts__design__instance__displacement__mean": 0.155,
	"cts__design__instance__displacement__max": 16.26,
	"cts__route__wirelength__estimated": 922644,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 4.42962,
	"cts__clock__skew__setup": 1.1113,
	"cts__clock__skew__hold": 1.1113,
	"cts__timing__drv__max_slew_limit": 0.839917,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.699793,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 8,
	"cts__timing__drv__max_fanout": 94,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0425119,
	"cts__power__switching__total": 0.0302518,
	"cts__power__leakage__total": 3.55414e-06,
	"cts__power__total": 0.0727673,
	"cts__design__io": 264,
	"cts__design__die__area": 594110,
	"cts__design__core__area": 586414,
	"cts__design__instance__count": 18882,
	"cts__design__instance__area": 271957,
	"cts__design__instance__count__stdcell": 18882,
	"cts__design__instance__area__stdcell": 271957,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.463762,
	"cts__design__instance__utilization__stdcell": 0.463762
}