strict digraph "" {
	node [label="\N"];
	"1877:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd773299590>",
		clk_sens=True,
		fillcolor=gold,
		label="1877:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['read_irq_reg', 'error_warning_irq_en', 'error_status', 'rst', 'error_status_q', 'node_bus_off_q', 'node_bus_off']"];
	"1878:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd773299710>",
		fillcolor=turquoise,
		label="1878:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1877:AL" -> "1878:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1877:AL"	 [def_var="['error_irq']",
		label="Leaf_1877:AL"];
	"1884:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299810>",
		fillcolor=firebrick,
		label="1884:NS
error_irq <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1884:NS" -> "Leaf_1877:AL"	 [cond="[]",
		lineno=None];
	"1879:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773299750>",
		fillcolor=springgreen,
		label="1879:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1878:BL" -> "1879:IF"	 [cond="[]",
		lineno=None];
	"1882:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299a10>",
		fillcolor=firebrick,
		label="1882:NS
error_irq <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299a10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1882:NS" -> "Leaf_1877:AL"	 [cond="[]",
		lineno=None];
	"1880:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299e10>",
		fillcolor=firebrick,
		label="1880:NS
error_irq <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd773299e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1880:NS" -> "Leaf_1877:AL"	 [cond="[]",
		lineno=None];
	"1879:IF" -> "1880:NS"	 [cond="['rst']",
		label=rst,
		lineno=1879];
	"1881:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd773299790>",
		fillcolor=springgreen,
		label="1881:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1879:IF" -> "1881:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1879];
	"1883:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd7732997d0>",
		fillcolor=springgreen,
		label="1883:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1883:IF" -> "1884:NS"	 [cond="['read_irq_reg']",
		label=read_irq_reg,
		lineno=1883];
	"1881:IF" -> "1882:NS"	 [cond="['error_status', 'error_status_q', 'node_bus_off', 'node_bus_off_q', 'error_warning_irq_en']",
		label="((error_status ^ error_status_q | node_bus_off ^ node_bus_off_q) & error_warning_irq_en)",
		lineno=1881];
	"1881:IF" -> "1883:IF"	 [cond="['error_status', 'error_status_q', 'node_bus_off', 'node_bus_off_q', 'error_warning_irq_en']",
		label="!(((error_status ^ error_status_q | node_bus_off ^ node_bus_off_q) & error_warning_irq_en))",
		lineno=1881];
}
