// Seed: 350489853
`timescale 1ps / 1 ps
module module_0;
  always @(posedge 1 or posedge 1) begin
    if (id_0) id_0 <= 1;
    else begin
      id_0 = 1'h0;
    end
  end
  logic id_2;
  logic id_3;
  assign id_1 = id_2;
endmodule
