module logical_left_shift_32_bit(
    input signed [31:0]a, b,
    output signed [31:0] result
);

reg signed[31:0] res;
integer i;

always @* begin
res = a;
    for(i=0; i<b; i=i+1) begin
        
        res = {res[30:0], 1'b0};
        
    end
end
assign result = res;
endmodule
