Information: Updating design information... (UID-85)
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : proc
Version: V-2023.12-SP5
Date   : Thu Apr 24 06:25:32 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iEX_MEM/iPC_NEXT_REG/iREG[0]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iMEM_WB/iPC_NEXT_REG/iREG[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               1000000               saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iEX_MEM/iPC_NEXT_REG/iREG[0]/state_reg/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  iEX_MEM/iPC_NEXT_REG/iREG[0]/state_reg/Q (DFFX1_RVT)
                                                          0.12       0.12 r
  iMEM_WB/iPC_NEXT_REG/iREG[0]/U4/Y (AND2X1_RVT)          0.14       0.26 r
  iMEM_WB/iPC_NEXT_REG/iREG[0]/state_reg/D (DFFX1_RVT)
                                                          0.11       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  iMEM_WB/iPC_NEXT_REG/iREG[0]/state_reg/CLK (DFFX1_RVT)
                                                          0.00       0.15 r
  library hold time                                      -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


1
