

================================================================
== Vivado HLS Report for 'NaivePopCount'
================================================================
* Date:           Tue Jul  7 16:23:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.343|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V_read)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:52]   --->   Operation 7 'read' 'in_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1401 = trunc i32 %in_V_read_1 to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 8 'trunc' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 9 'bitselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_cast = zext i1 %tmp_1401 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 10 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_370_cast = zext i1 %tmp_1402 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 11 'zext' 'tmp_370_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1403 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 12 'bitselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_371_cast = zext i1 %tmp_1403 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 13 'zext' 'tmp_371_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 14 'bitselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i2 %tmp_cast, %tmp_371_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 15 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_211 = add i2 %tmp, %tmp_370_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 16 'add' 'tmp_211' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 17 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_375_cast_cast = zext i1 %tmp_1405 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 18 'zext' 'tmp_375_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1406 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 19 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_378_cast_cast = zext i1 %tmp_1406 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 20 'zext' 'tmp_378_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1407 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 21 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_379_cast_cast = zext i1 %tmp_1407 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 22 'zext' 'tmp_379_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 23 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i2 %tmp_378_cast_cast, %tmp_379_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 24 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp2 = add i2 %tmp3, %tmp_375_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 25 'add' 'tmp2' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 26 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 27 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1411 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 28 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_387_cast_cast = zext i1 %tmp_1411 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 29 'zext' 'tmp_387_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1412 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 30 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_390_cast_cast = zext i1 %tmp_1412 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 31 'zext' 'tmp_390_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 32 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_391_cast_cast = zext i1 %tmp_1413 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 33 'zext' 'tmp_391_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1414 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 34 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_394_cast_cast = zext i1 %tmp_1414 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 35 'zext' 'tmp_394_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1415 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 36 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_395_cast_cast = zext i1 %tmp_1415 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 37 'zext' 'tmp_395_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 38 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.56ns)   --->   "%tmp8 = add i2 %tmp_387_cast_cast, %tmp_390_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 39 'add' 'tmp8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i2 %tmp8 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 40 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i2 %tmp_394_cast_cast, %tmp_395_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 41 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp9 = add i2 %tmp10, %tmp_391_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 42 'add' 'tmp9' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i2 %tmp9 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 43 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%tmp7 = add i3 %tmp9_cast, %tmp8_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 44 'add' 'tmp7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 45 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 46 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 47 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_403_cast_cast = zext i1 %tmp_1419 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 48 'zext' 'tmp_403_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1420 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 49 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_406_cast_cast = zext i1 %tmp_1420 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 50 'zext' 'tmp_406_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 51 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_407_cast_cast = zext i1 %tmp_1421 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 52 'zext' 'tmp_407_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 53 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_410_cast_cast = zext i1 %tmp_1422 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 54 'zext' 'tmp_410_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1423 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 55 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_411_cast_cast = zext i1 %tmp_1423 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 56 'zext' 'tmp_411_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 57 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_414_cast_cast = zext i1 %tmp_1424 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 58 'zext' 'tmp_414_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 59 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_415_cast_cast = zext i1 %tmp_1425 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 60 'zext' 'tmp_415_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1426 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 61 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_418_cast_cast = zext i1 %tmp_1426 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 62 'zext' 'tmp_418_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1427 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 63 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_419_cast_cast = zext i1 %tmp_1427 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 64 'zext' 'tmp_419_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1428 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 65 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_422_cast_cast = zext i1 %tmp_1428 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 66 'zext' 'tmp_422_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1429 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 67 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_423_cast_cast = zext i1 %tmp_1429 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 68 'zext' 'tmp_423_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1430 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 69 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_426_cast_cast = zext i1 %tmp_1430 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 70 'zext' 'tmp_426_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1431 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 71 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_427_cast_cast = zext i1 %tmp_1431 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 72 'zext' 'tmp_427_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1432 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %in_V_read_1, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 73 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.56ns)   --->   "%tmp16 = add i2 %tmp_403_cast_cast, %tmp_406_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 74 'add' 'tmp16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i2 %tmp16 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 75 'zext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.56ns)   --->   "%tmp17 = add i2 %tmp_407_cast_cast, %tmp_410_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 76 'add' 'tmp17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i2 %tmp17 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 77 'zext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.56ns)   --->   "%tmp15 = add i3 %tmp17_cast, %tmp16_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 78 'add' 'tmp15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.56ns)   --->   "%tmp20 = add i2 %tmp_411_cast_cast, %tmp_414_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 79 'add' 'tmp20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i2 %tmp20 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 80 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.56ns)   --->   "%tmp21 = add i2 %tmp_415_cast_cast, %tmp_418_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 81 'add' 'tmp21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i2 %tmp21 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 82 'zext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.56ns)   --->   "%tmp19 = add i3 %tmp21_cast, %tmp20_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 83 'add' 'tmp19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.56ns)   --->   "%tmp23 = add i2 %tmp_419_cast_cast, %tmp_422_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 84 'add' 'tmp23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i2 %tmp23 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 85 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i2 %tmp_426_cast_cast, %tmp_427_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 86 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp24 = add i2 %tmp25, %tmp_423_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 87 'add' 'tmp24' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i2 %tmp24 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 88 'zext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.56ns)   --->   "%tmp22 = add i3 %tmp24_cast, %tmp23_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 89 'add' 'tmp22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_373_cast = zext i2 %tmp_211 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 90 'zext' 'tmp_373_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_374_cast = zext i1 %tmp_1404 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 91 'zext' 'tmp_374_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i3 %tmp_373_cast, %tmp_374_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 92 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i2 %tmp2 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 93 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%tmp_212 = add i3 %tmp2_cast, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 94 'add' 'tmp_212' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_381_cast = zext i3 %tmp_212 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 95 'zext' 'tmp_381_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_382_cast = zext i1 %tmp_1408 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 96 'zext' 'tmp_382_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_383_cast_cast = zext i1 %tmp_1409 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 97 'zext' 'tmp_383_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_386_cast_cast = zext i1 %tmp_1410 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 98 'zext' 'tmp_386_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.65ns)   --->   "%tmp5 = add i4 %tmp_381_cast, %tmp_382_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 99 'add' 'tmp5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.56ns)   --->   "%tmp6 = add i2 %tmp_383_cast_cast, %tmp_386_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 100 'add' 'tmp6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i3 %tmp19 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 101 'zext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i3 %tmp22 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 102 'zext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.65ns)   --->   "%tmp18 = add i4 %tmp22_cast, %tmp19_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 103 'add' 'tmp18' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i2 %tmp6 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 104 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i4 %tmp6_cast, %tmp5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 105 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i3 %tmp7 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 106 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_213 = add i4 %tmp7_cast, %tmp4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 107 'add' 'tmp_213' <Predicate = true> <Delay = 3.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_399_cast_cast = zext i1 %tmp_1417 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 108 'zext' 'tmp_399_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_402_cast_cast = zext i1 %tmp_1418 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 109 'zext' 'tmp_402_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.56ns)   --->   "%tmp14 = add i2 %tmp_399_cast_cast, %tmp_402_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 110 'add' 'tmp14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_397_cast = zext i4 %tmp_213 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 111 'zext' 'tmp_397_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_398_cast = zext i1 %tmp_1416 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 112 'zext' 'tmp_398_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i5 %tmp_397_cast, %tmp_398_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 113 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i2 %tmp14 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 114 'zext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp12 = add i5 %tmp14_cast, %tmp13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 115 'add' 'tmp12' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.40>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp15_cast = zext i3 %tmp15 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 116 'zext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i5 %tmp15_cast, %tmp12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 117 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i4 %tmp18 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 118 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_214 = add i5 %tmp18_cast, %tmp11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 119 'add' 'tmp_214' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_429_cast = zext i5 %tmp_214 to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55]   --->   Operation 120 'zext' 'tmp_429_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_430_cast = zext i1 %tmp_1432 to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57]   --->   Operation 121 'zext' 'tmp_430_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.78ns)   --->   "%pct_V_s = add i6 %tmp_429_cast, %tmp_430_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57]   --->   Operation 122 'add' 'pct_V_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %pct_V_s, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57]   --->   Operation 123 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.87ns)   --->   "%agg_result_V = add i7 -32, %tmp_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57]   --->   Operation 124 'add' 'agg_result_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "ret i7 %agg_result_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'in_V_read' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:52) [2]  (0 ns)
	'add' operation ('tmp10', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [49]  (0 ns)
	'add' operation ('tmp9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [50]  (2.07 ns)
	'add' operation ('tmp7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [52]  (1.56 ns)

 <State 2>: 4.34ns
The critical path consists of the following:
	'add' operation ('tmp1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [21]  (0 ns)
	'add' operation ('tmp_212', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [25]  (2.69 ns)
	'add' operation ('tmp5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [43]  (1.65 ns)

 <State 3>: 3.32ns
The critical path consists of the following:
	'add' operation ('tmp4', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [46]  (0 ns)
	'add' operation ('tmp_213', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [54]  (3.32 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	'add' operation ('tmp13', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [88]  (0 ns)
	'add' operation ('tmp12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [91]  (3.4 ns)

 <State 5>: 3.4ns
The critical path consists of the following:
	'add' operation ('tmp11', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [98]  (0 ns)
	'add' operation ('tmp_214', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55) [114]  (3.4 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'add' operation ('pct_V_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57) [117]  (1.78 ns)
	'add' operation ('agg_result_V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57) [119]  (1.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
