SystemVerilog Verification
UVM

=====================
UVM Environment Setup 
=====================
VCS 
VCS_HOME
VERDI
VERDI_HOME
DESIGNWARE_HOME
UVM_HOME

http://www.testbench.in/UL_00_INDEX.html
http://www.testbench.in/SL_04_PHASE_1_TOP.html
https://cluelogic.com/2011/07/uvm-tutorial-for-candy-lovers-overview/
https://github.com/nelsoncsc/easyUVM
