<profile>

<ReportVersion>
<Version>2023.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>Crypto</TopModelName>
<TargetClockPeriod>8.00</TargetClockPeriod>
<ClockUncertainty>2.16</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>5.802</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>1101659125036</Average-caseLatency>
<Worst-caseLatency>14688788209999</Worst-caseLatency>
<Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>8.8e+03 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.2e+05 sec</Worst-caseRealTimeLatency>
<Interval-min>2</Interval-min>
<Interval-max>14688788210000</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_184_6>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<NTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</NTT_GROUP_LOOP>
</VITIS_LOOP_184_6>
<VITIS_LOOP_229_9>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<INTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</INTT_GROUP_LOOP>
</VITIS_LOOP_229_9>
<VITIS_LOOP_184_6>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<NTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</NTT_GROUP_LOOP>
</VITIS_LOOP_184_6>
<VITIS_LOOP_184_6>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<NTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</NTT_GROUP_LOOP>
</VITIS_LOOP_184_6>
<VITIS_LOOP_229_9>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<INTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</INTT_GROUP_LOOP>
</VITIS_LOOP_229_9>
<VITIS_LOOP_229_9>
<Slack>5.84</Slack>
<TripCount>12</TripCount>
<Latency>
<range>
<min>7680</min>
<max>4896262732560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>61440</min>
<max>39170101860480</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>640</min>
<max>408021894380</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
<INTT_GROUP_LOOP>
<Slack>5.84</Slack>
<TripCount>
<range>
<min>10</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>620</min>
<max>408021894360</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>4960</min>
<max>3264175154880</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>62</min>
<max>20401094718</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</INTT_GROUP_LOOP>
</VITIS_LOOP_229_9>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>208</BRAM_18K>
<DSP>78</DSP>
<FF>35345</FF>
<LUT>38043</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>18</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>array</Type>
<IOProtocol>s_axi</IOProtocol>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>Crypto</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>Crypto</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>Crypto</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TDATA</name>
<Object>DataInStream_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TVALID</name>
<Object>DataInStream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TREADY</name>
<Object>DataInStream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TLAST</name>
<Object>DataInStream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TKEEP</name>
<Object>DataInStream_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>DataInStream_TSTRB</name>
<Object>DataInStream_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
