/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [4:0] _06_;
  wire [26:0] _07_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  reg [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire [5:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = _01_ ? in_data[74] : _00_;
  assign celloutsig_0_14z = ~(celloutsig_0_4z & celloutsig_0_10z[1]);
  assign celloutsig_1_13z = !(celloutsig_1_1z[2] ? celloutsig_1_5z[3] : celloutsig_1_0z[4]);
  assign celloutsig_0_31z = ~(celloutsig_0_26z | celloutsig_0_5z);
  assign celloutsig_0_42z = ~(celloutsig_0_29z | in_data[16]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_28z = ~(celloutsig_0_19z[4] | celloutsig_0_7z);
  assign celloutsig_0_26z = ~celloutsig_0_15z[1];
  assign celloutsig_0_49z = ~celloutsig_0_47z[3];
  assign celloutsig_0_16z = ~((celloutsig_0_10z[0] | celloutsig_0_15z[1]) & celloutsig_0_10z[0]);
  assign celloutsig_0_39z = _04_ ^ celloutsig_0_22z[2];
  assign celloutsig_1_2z = in_data[129] ^ celloutsig_1_1z[1];
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_1_13z, celloutsig_1_0z };
  assign out_data[106:96] = _20_;
  reg [26:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 27'h0000000;
    else _21_ <= { in_data[91:67], celloutsig_0_0z, celloutsig_0_0z };
  assign { _07_[26], _05_, _07_[20:19], _01_, _07_[17:2], _04_, _07_[0] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 5'h00;
    else _22_ <= _05_;
  assign { _02_, _00_, _06_[2:1], _03_ } = _22_;
  assign celloutsig_0_47z = { _02_, _00_, _06_[2:1] } & { celloutsig_0_20z[2:1], celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_0_3z = { _07_[12:7], _02_, _00_, _06_[2:1], _03_ } / { 1'h1, in_data[13:5], celloutsig_0_0z };
  assign celloutsig_0_89z = celloutsig_0_58z / { 1'h1, celloutsig_0_0z, celloutsig_0_29z };
  assign celloutsig_0_0z = in_data[52:50] <= in_data[44:42];
  assign celloutsig_1_3z = { in_data[137:135], celloutsig_1_2z } <= celloutsig_1_0z[7:4];
  assign celloutsig_0_7z = { _00_, _06_[2:1], _03_ } && in_data[29:26];
  assign celloutsig_0_54z = { celloutsig_0_3z[10], celloutsig_0_48z, celloutsig_0_4z } % { 1'h1, celloutsig_0_45z[0], celloutsig_0_36z };
  assign celloutsig_0_13z = { celloutsig_0_11z[6:5], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[9:8], celloutsig_0_8z };
  assign celloutsig_0_58z = { celloutsig_0_22z[2:1], celloutsig_0_34z } * { celloutsig_0_55z[1:0], celloutsig_0_24z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_5z ? { _07_[19], _01_, _07_[17:11], 1'h1, celloutsig_0_10z, celloutsig_0_10z, 1'h1 } : in_data[38:22];
  assign celloutsig_0_45z = ~ celloutsig_0_32z[7:5];
  assign celloutsig_1_4z = ~ { celloutsig_1_0z[9:8], celloutsig_1_3z };
  assign celloutsig_0_48z = & { celloutsig_0_47z[2:1], celloutsig_0_42z, celloutsig_0_39z };
  assign celloutsig_0_8z = & { _03_, _02_, celloutsig_0_7z, celloutsig_0_6z, _00_, _06_[2:1], celloutsig_0_0z };
  assign celloutsig_0_34z = | { _05_[0], _07_[20:19], _01_, _07_[17], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_0_36z = celloutsig_0_22z[2] & celloutsig_0_15z[5];
  assign celloutsig_0_4z = _06_[2] & celloutsig_0_0z;
  assign celloutsig_0_90z = celloutsig_0_7z & celloutsig_0_42z;
  assign celloutsig_1_10z = celloutsig_1_3z & celloutsig_1_1z[0];
  assign celloutsig_0_24z = celloutsig_0_14z & in_data[52];
  assign celloutsig_0_29z = celloutsig_0_6z & celloutsig_0_16z;
  assign celloutsig_1_18z = celloutsig_1_6z[5:3] >> { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:7] << in_data[107:105];
  assign celloutsig_0_9z = { in_data[8:5], celloutsig_0_5z } << { in_data[82:79], celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_15z[6:2] << celloutsig_0_3z[6:2];
  assign celloutsig_1_0z = in_data[178:169] >> in_data[151:142];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } <<< in_data[154:147];
  assign celloutsig_0_55z = { celloutsig_0_19z[5], celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_54z } >>> { _02_, _00_, _06_[2:1], _03_, celloutsig_0_49z };
  assign celloutsig_0_10z = in_data[20:18] >>> { _06_[1], _03_, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_11z[11:1] ^ { celloutsig_0_9z[3:1], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_10z[1:0], celloutsig_0_13z, celloutsig_0_7z } ^ celloutsig_0_3z[6:0];
  assign celloutsig_0_19z = { celloutsig_0_11z[10:2], celloutsig_0_9z } ^ in_data[57:44];
  always_latch
    if (clkin_data[96]) celloutsig_0_22z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_22z = { celloutsig_0_15z[5:4], celloutsig_0_7z };
  assign { _06_[4:3], _06_[0] } = { _02_, _00_, _03_ };
  assign { _07_[25:21], _07_[18], _07_[1] } = { _05_, _01_, _04_ };
  assign { out_data[130:128], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
