INFO-FLOW: Workspace D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1 opened at Thu Dec 19 08:54:57 +0700 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.259 sec.
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.243 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.519 sec.
Execute     create_clock -period 8.5 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 
Execute       ap_set_clock -name default -period 8.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.367 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.295 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 696.270 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Analyzing design file 'fpga_rsa.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling fpga_rsa.cc as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang fpga_rsa.cc -foptimization-record-file=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -DHLS_ENABLE_PRAGMAS=1 -DFPGA_SIM -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -hls-platform-db-name=D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.cc.clang.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.cc.clang.err.log 
Command         ap_eval done; 1.155 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute         set_directive_top dut -name=dut 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -hls-platform-db-name=D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/clang.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.863 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.866 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc std=gnu++14 -target fpga  -directive=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/all.directive.json -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.14 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.849 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang-tidy.loop-label.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.356 sec.
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.402 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.xilinx-dataflow-lawyer.diag.yml D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.794 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc -DHLS_ENABLE_PRAGMAS=1 -DFPGA_SIM -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.bc -hls-platform-db-name=D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.pp.0.cc.clang.err.log 
Command         ap_eval done; 0.841 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.083 seconds; current allocated memory: 1.071 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.g.bc"  
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/fpga_rsa.g.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.124 sec.
Execute         run_link_or_opt -opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.128 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.131 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.163 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.166 sec.
Execute         run_link_or_opt -opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.182 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.185 sec.
Execute         run_link_or_opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.143 sec.
Execute         run_link_or_opt -opt -out D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
Execute           ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 2.253 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:37:5)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:41:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::Bignum(ap_uint<64>)' (./bignum.h:41:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<32, false>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:15:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:24:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:22:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:22:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:15:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'operator==(Array<ap_uint<64>, 32> const&, Array<ap_uint<64>, 32> const&)' (./bignum.h:15:21)
INFO: [HLS 214-131] Inlining function 'operator==(Array<ap_uint<64>, 32> const&, Array<ap_uint<64>, 32> const&)' into 'operator==(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:280:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::block(int) const' (./bignum.h:69:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::size() const' (./bignum.h:78:11)
INFO: [HLS 214-131] Inlining function 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::size() const' (./bignum.h:78:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:940:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& ap_int_base<64, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:323)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1026:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1043:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1033:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1038:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator<<=<32>(ap_int_base<32, false> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1036:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1035:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1817)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator>>=<32>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:1813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:216:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:228:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:228:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:227:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:225:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:224:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:224:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator|=<128, false>(ap_int_base<128, false> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:43)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:223:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:218:17)
INFO: [HLS 214-131] Inlining function 'bool operator!=<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:217:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::lshift_safe(int)' (./bignum.h:217:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<130>::ap_int<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<32, true>::minus operator-<128, false, 32, true>(ap_int_base<128, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::logic operator|<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::div operator/<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1558:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<192>::ap_uint<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<128, false>::operator--()' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:915:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<128, false>::operator--()' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:915:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<129>::ap_uint<129, false>(ap_int_base<129, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<129, false>(ap_int_base<129, false> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<130>::ap_int<130, true>(ap_int_base<130, true> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<130, true>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:430)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<128, false>(ap_int_base<128, false> const&)' into 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1543:555)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:235:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:244:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:244:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:243:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::logic operator|<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:242:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::rshift_safe(int)' (./bignum.h:236:13)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:110:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::rshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:211:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:207:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:207:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator unsigned long long() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:199:17)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:198:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:198:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:197:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:192:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:189:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:189:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<129>(ap_uint<129> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:47)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:184:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator unsigned long long() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator>><128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:182:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:181:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:181:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<129, false>::RType<64, false>::minus operator-<129, false, 64, false>(ap_int_base<129, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::plus operator+<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:180:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:175:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::operator--()' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:174:11)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator<<64, false>(ap_int_base<64, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:28)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:172:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:40)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:45)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:167:27)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:158:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:158:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:156:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:155:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:155:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<192, false>(ap_int_base<192, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:154:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:149:17)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<128, false>::operator<<128, false>(ap_int_base<128, false> const&) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:146:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::div operator/<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::logic operator|<128, false, 128, false>(ap_int_base<128, false> const&, ap_int_base<128, false> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:61)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:144:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:143:39)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<130>(ap_int<130> const&)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<($_0)32, true>::minus operator-<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<128, false>::arg1 operator<<<128, false>(ap_int_base<128, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:52)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:136:30)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:135:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:135:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:134:21)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:131:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::lshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:130:7)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::lshift_safe(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:129:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>& operator>>=<64, false>(ap_int_base<64, false>&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:126:10)
INFO: [HLS 214-131] Inlining function 'bool operator==<64, false>(ap_int_base<64, false> const&, int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:125:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:121:18)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:115:9)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:113:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'Bignum<32, 64>::divide(Bignum<32, 64>, Bignum<32, 64>&, Bignum<32, 64>&) const' (./bignum.h:113:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:103:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:249:21)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator<<64, false>(ap_int_base<64, false> const&) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:24)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:28)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:260:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<64, false>::operator!=<64, false>(ap_int_base<64, false> const&) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:32)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:37)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:258:23)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::size() const' into 'operator<(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:250:15)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'Bignum<32, 64>::operator[](int) const' (./bignum.h:47:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<193, false>::ap_int_base<192, false>(ap_int_base<192, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<193>::ap_uint<193, false>(ap_int_base<193, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<193, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:86:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& operator>>=<128, false>(ap_int_base<128, false>&, int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:95:11)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::set_block(int, ap_uint<64>)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:94:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<128>(ap_uint<128> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:94:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>& ap_int_base<128, false>::operator+=<193, false>(ap_int_base<193, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<192, false>::RType<64, false>::plus operator+<192, false, 64, false>(ap_int_base<192, false> const&, ap_int_base<64, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:58)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::RType<64, false>::mult operator*<128, false, 64, false>(ap_int_base<128, false> const&, ap_int_base<64, false> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:45)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:49)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint<64>(ap_uint<64> const&)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:14)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:93:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::ap_uint(int)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:89:17)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'operator*(Bignum<32, 64> const&, Bignum<32, 64> const&)' (./bignum.h:86:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:42:20)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:61:19)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:42:13)
INFO: [HLS 214-131] Inlining function 'operator==(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:44:15)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::rshift_safe(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:60:9)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:58:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:45:22)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:45:12)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::operator[](int) const' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:57:11)
INFO: [HLS 214-131] Inlining function 'operator>(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:56:11)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(int)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:51:18)
INFO: [HLS 214-131] Inlining function 'operator%(Bignum<32, 64> const&, Bignum<32, 64> const&)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:53:9)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::Bignum(ap_uint<64>)' into 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' (fpga_rsa.cc:51:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'Bignum<32, 64>::block(int) const' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<64, false>(ap_range_ref<64, false> const&)' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:35:17)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:7:20)
INFO: [HLS 214-131] Inlining function 'write_rsa_num(Bignum<32, 64>, hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:10:3)
INFO: [HLS 214-131] Inlining function 'fpga_powm(Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:10:17)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:8:24)
INFO: [HLS 214-131] Inlining function 'read_rsa_num(hls::stream<ap_uint<32>, 0>&)' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (fpga_rsa.cc:9:23)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'dut' completely with a factor of 31 (fpga_rsa.cc:6:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'dut' completely with a factor of 32 (fpga_rsa.cc:6:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:238:5) in function 'dut' partially with a factor of 2 (fpga_rsa.cc:6:0)
INFO: [HLS 214-186] Unrolling loop 'DIGIT_LOOP' (fpga_rsa.cc:20:5) in function 'dut' completely with a factor of 2 (fpga_rsa.cc:6:0)
INFO: [HLS 214-188] Unrolling loop 'INNER' (./bignum.h:91:7) in function 'operator*' partially with a factor of 2 (./bignum.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'operator*' completely with a factor of 31 (./bignum.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'COMPARE' (./bignum.h:255:5) in function 'operator<' completely with a factor of 32 (./bignum.h:248:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'operator<' completely with a factor of 32 (./bignum.h:248:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:238:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'SIZE' (./bignum.h:76:5) in function 'Bignum<32, 64>::divide' completely with a factor of 32 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'CLEAR_UPPER' (./bignum.h:204:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'PARTIAL' (./bignum.h:151:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'COMPARE' (./bignum.h:165:9) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'REM' (./bignum.h:194:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-186] Unrolling loop 'INIT' (./bignum.h:39:5) in function 'Bignum<32, 64>::divide' completely with a factor of 31 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'SHIFT' (./bignum.h:220:7) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-188] Unrolling loop 'NORMALIZE' (./bignum.h:123:5) in function 'Bignum<32, 64>::divide' partially with a factor of 2 (./bignum.h:108:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_out' with compact=bit mode in 32-bits (fpga_rsa.cc:6:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'strm_in' with compact=bit mode in 32-bits (fpga_rsa.cc:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ssdm_int<32, false>s' into '_llvm.fpga.unpack.bits.s_struct.ap_uint<32>s.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint<32>s.i32.1' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'dut(hls::stream<ap_uint<32>, 0>&, hls::stream<ap_uint<32>, 0>&)' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 16.467 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.071 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.0.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.093 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.1.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.916 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.071 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.g.1.bc to D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.1.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'INNER' (./bignum.h:0) in function 'operator*.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER' (./bignum.h:0) in function 'operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NORMALIZE' in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:218) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:218) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL' (./bignum.h:149) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'COMPARE' (./bignum.h:163) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'REM' (./bignum.h:149) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEAR_UPPER' (./bignum.h:204) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:235) in function 'Bignum<32, 64>::divide' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_LOOP' (fpga_rsa.cc:20) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (./bignum.h:14) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SHIFT' (./bignum.h:235) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_LOOP' (fpga_rsa.cc:34) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WRITE_LOOP' (fpga_rsa.cc:34) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'DIGIT_LOOP' (./bignum.h:64) in function 'dut' completely with a factor of 2.
Command           transform done; 2.174 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:248:39) to (./bignum.h:78:11) in function 'operator<'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:59:9) in function 'operator*.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./bignum.h:59:9) in function 'operator*.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:59:9) in function 'operator*'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./bignum.h:59:9) in function 'operator*'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:67:14) to (./bignum.h:238:5) in function 'dut'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:172:23) to (./bignum.h:172:13) in function 'Bignum<32, 64>::divide'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:197:27) to (./bignum.h:59:9) in function 'Bignum<32, 64>::divide'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:197:27) to (./bignum.h:59:9) in function 'Bignum<32, 64>::divide'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:141:8) to (./bignum.h:151:7) in function 'Bignum<32, 64>::divide'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:135) to (./bignum.h:112:5) in function 'Bignum<32, 64>::divide'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:115:9) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:139:5) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./bignum.h:0) to (./bignum.h:238:5) in function 'Bignum<32, 64>::divide'... converting 32 basic blocks.
Command           transform done; 0.863 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.043 seconds; current allocated memory: 1.071 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.2.bc -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER' (./bignum.h:89:13) in function 'operator*.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER' (./bignum.h:89:13) in function 'operator*'.
WARNING: [HLS 200-960] Cannot flatten loop 'POWM_LOOP' (./bignum.h:263:39) in function 'dut' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'SEARCH' (./bignum.h:163:13) in function 'Bignum<32, 64>::divide' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'DIVIDE' (./bignum.h:139:14) in function 'Bignum<32, 64>::divide' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (./bignum.h:60:22)
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'modulus.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'e.digits.data.V' (fpga_rsa.cc:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.tmp2.i99.i' (./bignum.h:104:14)
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:53:5)
INFO: [HLS 200-472] Inferring partial write operation for 'result.digits.data.V' (fpga_rsa.cc:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'b.digits.data.V' (fpga_rsa.cc:61:9)
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'num.digits.data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'r' (./bignum.h:109:14)
Command           transform done; 3.828 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.071 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.077 sec.
Command       elaborate done; 33.665 sec.
Execute       ap_eval exec zip -j D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.195 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute         ap_set_top_model dut 
WARNING: [SYN 201-103] Legalizing function name 'operator<' to 'operator_lt'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_OUTER_INNER' to 'operator_Pipeline_OUTER_INNER'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator*.1_Pipeline_OUTER_INNER' to 'operator_1_Pipeline_OUTER_INNER'.
WARNING: [SYN 201-103] Legalizing function name 'operator*.1' to 'operator_1'.
Command         ap_set_top_model done; 0.102 sec.
Execute         get_model_list dut -filter all-wo-channel -topdown 
Execute         preproc_iomode -model dut 
Execute         preproc_iomode -model dut_Pipeline_WRITE_LOOP 
Execute         preproc_iomode -model operator*.1 
Execute         preproc_iomode -model operator*.1_Pipeline_OUTER_INNER 
Execute         preproc_iomode -model dut_Pipeline_SHIFT 
Execute         preproc_iomode -model operator* 
Execute         preproc_iomode -model operator*_Pipeline_OUTER_INNER 
Execute         preproc_iomode -model operator< 
Execute         preproc_iomode -model divide 
Execute         preproc_iomode -model divide_Pipeline_SHIFT6 
Execute         preproc_iomode -model divide_Pipeline_CLEAR_UPPER 
Execute         preproc_iomode -model divide_Pipeline_REM 
Execute         preproc_iomode -model divide_Pipeline_ADJUST 
Execute         preproc_iomode -model divide_Pipeline_COMPARE 
Execute         preproc_iomode -model divide_Pipeline_PARTIAL 
Execute         preproc_iomode -model divide_Pipeline_SHIFT5 
Execute         preproc_iomode -model divide_Pipeline_SHIFT 
Execute         preproc_iomode -model divide_Pipeline_NORMALIZE 
Execute         preproc_iomode -model dut_Pipeline_VITIS_LOOP_14_1 
Execute         preproc_iomode -model dut_Pipeline_READ_LOOP4 
Execute         preproc_iomode -model dut_Pipeline_READ_LOOP3 
Execute         preproc_iomode -model dut_Pipeline_READ_LOOP 
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator< operator*_Pipeline_OUTER_INNER operator* dut_Pipeline_SHIFT operator*.1_Pipeline_OUTER_INNER operator*.1 dut_Pipeline_WRITE_LOOP dut
INFO-FLOW: Configuring Module : dut_Pipeline_READ_LOOP ...
Execute         set_default_model dut_Pipeline_READ_LOOP 
Execute         apply_spec_resource_limit dut_Pipeline_READ_LOOP 
INFO-FLOW: Configuring Module : dut_Pipeline_READ_LOOP3 ...
Execute         set_default_model dut_Pipeline_READ_LOOP3 
Execute         apply_spec_resource_limit dut_Pipeline_READ_LOOP3 
INFO-FLOW: Configuring Module : dut_Pipeline_READ_LOOP4 ...
Execute         set_default_model dut_Pipeline_READ_LOOP4 
Execute         apply_spec_resource_limit dut_Pipeline_READ_LOOP4 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_14_1 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_14_1 
Execute         apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Configuring Module : divide_Pipeline_NORMALIZE ...
Execute         set_default_model divide_Pipeline_NORMALIZE 
Execute         apply_spec_resource_limit divide_Pipeline_NORMALIZE 
INFO-FLOW: Configuring Module : divide_Pipeline_SHIFT ...
Execute         set_default_model divide_Pipeline_SHIFT 
Execute         apply_spec_resource_limit divide_Pipeline_SHIFT 
INFO-FLOW: Configuring Module : divide_Pipeline_SHIFT5 ...
Execute         set_default_model divide_Pipeline_SHIFT5 
Execute         apply_spec_resource_limit divide_Pipeline_SHIFT5 
INFO-FLOW: Configuring Module : divide_Pipeline_PARTIAL ...
Execute         set_default_model divide_Pipeline_PARTIAL 
Execute         apply_spec_resource_limit divide_Pipeline_PARTIAL 
INFO-FLOW: Configuring Module : divide_Pipeline_COMPARE ...
Execute         set_default_model divide_Pipeline_COMPARE 
Execute         apply_spec_resource_limit divide_Pipeline_COMPARE 
INFO-FLOW: Configuring Module : divide_Pipeline_ADJUST ...
Execute         set_default_model divide_Pipeline_ADJUST 
Execute         apply_spec_resource_limit divide_Pipeline_ADJUST 
INFO-FLOW: Configuring Module : divide_Pipeline_REM ...
Execute         set_default_model divide_Pipeline_REM 
Execute         apply_spec_resource_limit divide_Pipeline_REM 
INFO-FLOW: Configuring Module : divide_Pipeline_CLEAR_UPPER ...
Execute         set_default_model divide_Pipeline_CLEAR_UPPER 
Execute         apply_spec_resource_limit divide_Pipeline_CLEAR_UPPER 
INFO-FLOW: Configuring Module : divide_Pipeline_SHIFT6 ...
Execute         set_default_model divide_Pipeline_SHIFT6 
Execute         apply_spec_resource_limit divide_Pipeline_SHIFT6 
INFO-FLOW: Configuring Module : divide ...
Execute         set_default_model divide 
Execute         apply_spec_resource_limit divide 
INFO-FLOW: Configuring Module : operator< ...
Execute         set_default_model operator< 
Execute         apply_spec_resource_limit operator< 
INFO-FLOW: Configuring Module : operator*_Pipeline_OUTER_INNER ...
Execute         set_default_model operator*_Pipeline_OUTER_INNER 
Execute         apply_spec_resource_limit operator*_Pipeline_OUTER_INNER 
INFO-FLOW: Configuring Module : operator* ...
Execute         set_default_model operator* 
Execute         apply_spec_resource_limit operator* 
INFO-FLOW: Configuring Module : dut_Pipeline_SHIFT ...
Execute         set_default_model dut_Pipeline_SHIFT 
Execute         apply_spec_resource_limit dut_Pipeline_SHIFT 
INFO-FLOW: Configuring Module : operator*.1_Pipeline_OUTER_INNER ...
Execute         set_default_model operator*.1_Pipeline_OUTER_INNER 
Execute         apply_spec_resource_limit operator*.1_Pipeline_OUTER_INNER 
INFO-FLOW: Configuring Module : operator*.1 ...
Execute         set_default_model operator*.1 
Execute         apply_spec_resource_limit operator*.1 
INFO-FLOW: Configuring Module : dut_Pipeline_WRITE_LOOP ...
Execute         set_default_model dut_Pipeline_WRITE_LOOP 
Execute         apply_spec_resource_limit dut_Pipeline_WRITE_LOOP 
INFO-FLOW: Configuring Module : dut ...
Execute         set_default_model dut 
Execute         apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator< operator*_Pipeline_OUTER_INNER operator* dut_Pipeline_SHIFT operator*.1_Pipeline_OUTER_INNER operator*.1 dut_Pipeline_WRITE_LOOP dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_READ_LOOP ...
Execute         set_default_model dut_Pipeline_READ_LOOP 
Execute         cdfg_preprocess -model dut_Pipeline_READ_LOOP 
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP 
INFO-FLOW: Preprocessing Module: dut_Pipeline_READ_LOOP3 ...
Execute         set_default_model dut_Pipeline_READ_LOOP3 
Execute         cdfg_preprocess -model dut_Pipeline_READ_LOOP3 
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP3 
INFO-FLOW: Preprocessing Module: dut_Pipeline_READ_LOOP4 ...
Execute         set_default_model dut_Pipeline_READ_LOOP4 
Execute         cdfg_preprocess -model dut_Pipeline_READ_LOOP4 
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP4 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_14_1 ...
Execute         set_default_model dut_Pipeline_VITIS_LOOP_14_1 
Execute         cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_14_1 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Preprocessing Module: divide_Pipeline_NORMALIZE ...
Execute         set_default_model divide_Pipeline_NORMALIZE 
Execute         cdfg_preprocess -model divide_Pipeline_NORMALIZE 
Execute         rtl_gen_preprocess divide_Pipeline_NORMALIZE 
INFO-FLOW: Preprocessing Module: divide_Pipeline_SHIFT ...
Execute         set_default_model divide_Pipeline_SHIFT 
Execute         cdfg_preprocess -model divide_Pipeline_SHIFT 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT 
INFO-FLOW: Preprocessing Module: divide_Pipeline_SHIFT5 ...
Execute         set_default_model divide_Pipeline_SHIFT5 
Execute         cdfg_preprocess -model divide_Pipeline_SHIFT5 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT5 
INFO-FLOW: Preprocessing Module: divide_Pipeline_PARTIAL ...
Execute         set_default_model divide_Pipeline_PARTIAL 
Execute         cdfg_preprocess -model divide_Pipeline_PARTIAL 
Execute         rtl_gen_preprocess divide_Pipeline_PARTIAL 
INFO-FLOW: Preprocessing Module: divide_Pipeline_COMPARE ...
Execute         set_default_model divide_Pipeline_COMPARE 
Execute         cdfg_preprocess -model divide_Pipeline_COMPARE 
Execute         rtl_gen_preprocess divide_Pipeline_COMPARE 
INFO-FLOW: Preprocessing Module: divide_Pipeline_ADJUST ...
Execute         set_default_model divide_Pipeline_ADJUST 
Execute         cdfg_preprocess -model divide_Pipeline_ADJUST 
Execute         rtl_gen_preprocess divide_Pipeline_ADJUST 
INFO-FLOW: Preprocessing Module: divide_Pipeline_REM ...
Execute         set_default_model divide_Pipeline_REM 
Execute         cdfg_preprocess -model divide_Pipeline_REM 
Execute         rtl_gen_preprocess divide_Pipeline_REM 
INFO-FLOW: Preprocessing Module: divide_Pipeline_CLEAR_UPPER ...
Execute         set_default_model divide_Pipeline_CLEAR_UPPER 
Execute         cdfg_preprocess -model divide_Pipeline_CLEAR_UPPER 
Execute         rtl_gen_preprocess divide_Pipeline_CLEAR_UPPER 
INFO-FLOW: Preprocessing Module: divide_Pipeline_SHIFT6 ...
Execute         set_default_model divide_Pipeline_SHIFT6 
Execute         cdfg_preprocess -model divide_Pipeline_SHIFT6 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT6 
INFO-FLOW: Preprocessing Module: divide ...
Execute         set_default_model divide 
Execute         cdfg_preprocess -model divide 
Execute         rtl_gen_preprocess divide 
INFO-FLOW: Preprocessing Module: operator< ...
Execute         set_default_model operator< 
Execute         cdfg_preprocess -model operator< 
Execute         rtl_gen_preprocess operator< 
INFO-FLOW: Preprocessing Module: operator*_Pipeline_OUTER_INNER ...
Execute         set_default_model operator*_Pipeline_OUTER_INNER 
Execute         cdfg_preprocess -model operator*_Pipeline_OUTER_INNER 
Execute         rtl_gen_preprocess operator*_Pipeline_OUTER_INNER 
INFO-FLOW: Preprocessing Module: operator* ...
Execute         set_default_model operator* 
Execute         cdfg_preprocess -model operator* 
Execute         rtl_gen_preprocess operator* 
INFO-FLOW: Preprocessing Module: dut_Pipeline_SHIFT ...
Execute         set_default_model dut_Pipeline_SHIFT 
Execute         cdfg_preprocess -model dut_Pipeline_SHIFT 
Execute         rtl_gen_preprocess dut_Pipeline_SHIFT 
INFO-FLOW: Preprocessing Module: operator*.1_Pipeline_OUTER_INNER ...
Execute         set_default_model operator*.1_Pipeline_OUTER_INNER 
Execute         cdfg_preprocess -model operator*.1_Pipeline_OUTER_INNER 
Execute         rtl_gen_preprocess operator*.1_Pipeline_OUTER_INNER 
INFO-FLOW: Preprocessing Module: operator*.1 ...
Execute         set_default_model operator*.1 
Execute         cdfg_preprocess -model operator*.1 
Execute         rtl_gen_preprocess operator*.1 
INFO-FLOW: Preprocessing Module: dut_Pipeline_WRITE_LOOP ...
Execute         set_default_model dut_Pipeline_WRITE_LOOP 
Execute         cdfg_preprocess -model dut_Pipeline_WRITE_LOOP 
Execute         rtl_gen_preprocess dut_Pipeline_WRITE_LOOP 
INFO-FLOW: Preprocessing Module: dut ...
Execute         set_default_model dut 
Execute         cdfg_preprocess -model dut 
Command         cdfg_preprocess done; 0.2 sec.
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator< operator*_Pipeline_OUTER_INNER operator* dut_Pipeline_SHIFT operator*.1_Pipeline_OUTER_INNER operator*.1 dut_Pipeline_WRITE_LOOP dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_READ_LOOP 
Execute         schedule -model dut_Pipeline_READ_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_READ_LOOP.
Execute         set_default_model dut_Pipeline_READ_LOOP 
Execute         bind -model dut_Pipeline_READ_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_READ_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_READ_LOOP3 
Execute         schedule -model dut_Pipeline_READ_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP3' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_READ_LOOP3.
Execute         set_default_model dut_Pipeline_READ_LOOP3 
Execute         bind -model dut_Pipeline_READ_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_READ_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_READ_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_READ_LOOP4 
Execute         schedule -model dut_Pipeline_READ_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_READ_LOOP4' (loop 'READ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp.V', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'strm_in' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'READ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_READ_LOOP4.
Execute         set_default_model dut_Pipeline_READ_LOOP4 
Execute         bind -model dut_Pipeline_READ_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_READ_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_VITIS_LOOP_14_1 
Execute         schedule -model dut_Pipeline_VITIS_LOOP_14_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_14_1.
Execute         set_default_model dut_Pipeline_VITIS_LOOP_14_1 
Execute         bind -model dut_Pipeline_VITIS_LOOP_14_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_14_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_NORMALIZE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_NORMALIZE 
Execute         schedule -model divide_Pipeline_NORMALIZE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NORMALIZE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'NORMALIZE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_NORMALIZE.
Execute         set_default_model divide_Pipeline_NORMALIZE 
Execute         bind -model divide_Pipeline_NORMALIZE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_NORMALIZE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_SHIFT 
Execute         schedule -model divide_Pipeline_SHIFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-885] The II Violation in module 'divide_Pipeline_SHIFT' (loop 'SHIFT'): Unable to schedule 'load' operation ('v_load_65', ./bignum.h:67) on array 'v' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_SHIFT.
Execute         set_default_model divide_Pipeline_SHIFT 
Execute         bind -model divide_Pipeline_SHIFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_SHIFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_SHIFT5 
Execute         schedule -model divide_Pipeline_SHIFT5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-885] The II Violation in module 'divide_Pipeline_SHIFT5' (loop 'SHIFT'): Unable to schedule 'load' operation ('r_load', ./bignum.h:67) on array 'r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_SHIFT5.
Execute         set_default_model divide_Pipeline_SHIFT5 
Execute         bind -model divide_Pipeline_SHIFT5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_SHIFT5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_PARTIAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_PARTIAL 
Execute         schedule -model divide_Pipeline_PARTIAL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_PARTIAL' (loop 'PARTIAL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('k_V_13_write_ln149', ./bignum.h:149) of variable 'trunc_ln149_1', ./bignum.h:149 on local variable 'k.V' and 'load' operation ('k_V_13_load_1') on local variable 'k.V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'PARTIAL'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_PARTIAL.
Execute         set_default_model divide_Pipeline_PARTIAL 
Execute         bind -model divide_Pipeline_PARTIAL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_PARTIAL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_COMPARE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_COMPARE 
Execute         schedule -model divide_Pipeline_COMPARE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COMPARE'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068')) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1068_92')) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'COMPARE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_COMPARE.
Execute         set_default_model divide_Pipeline_COMPARE 
Execute         bind -model divide_Pipeline_COMPARE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_COMPARE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_ADJUST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_ADJUST 
Execute         schedule -model divide_Pipeline_ADJUST 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_ADJUST' (loop 'ADJUST'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('k.V') and 'select' operation ('select_ln177', ./bignum.h:177).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ADJUST'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_ADJUST.
Execute         set_default_model divide_Pipeline_ADJUST 
Execute         bind -model divide_Pipeline_ADJUST 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_ADJUST.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_REM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_REM 
Execute         schedule -model divide_Pipeline_REM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'REM'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('k.V', ./bignum.h:67) and 'select' operation ('k_V_21_cast').
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_REM' (loop 'REM'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('r_addr_3_write_ln60', ./bignum.h:60) of variable 'trunc_ln223_1' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'REM'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.237 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_REM.
Execute         set_default_model divide_Pipeline_REM 
Execute         bind -model divide_Pipeline_REM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_REM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_CLEAR_UPPER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_CLEAR_UPPER 
Execute         schedule -model divide_Pipeline_CLEAR_UPPER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEAR_UPPER'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEAR_UPPER'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_CLEAR_UPPER.
Execute         set_default_model divide_Pipeline_CLEAR_UPPER 
Execute         bind -model divide_Pipeline_CLEAR_UPPER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_CLEAR_UPPER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_Pipeline_SHIFT6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide_Pipeline_SHIFT6 
Execute         schedule -model divide_Pipeline_SHIFT6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'divide_Pipeline_SHIFT6' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln60', ./bignum.h:60) of variable 'select_ln1691' on array 'r' and 'load' operation ('r_load', ./bignum.h:67) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.sched.adb -f 
INFO-FLOW: Finish scheduling divide_Pipeline_SHIFT6.
Execute         set_default_model divide_Pipeline_SHIFT6 
Execute         bind -model divide_Pipeline_SHIFT6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.bind.adb -f 
INFO-FLOW: Finish binding divide_Pipeline_SHIFT6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model divide 
Execute         schedule -model divide 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.14725ns) exceeds the target (target clock period: 8.5ns, clock uncertainty: 2.295ns, effective delay budget: 6.205ns).
WARNING: [HLS 200-1016] The critical path in module 'divide' consists of the following:	'load' operation ('j_load', ./bignum.h:140) on local variable 'j' [973]  (0 ns)
	'add' operation ('add_ln141', ./bignum.h:141) [979]  (1.87 ns)
	'add' operation ('add_ln143', ./bignum.h:143) [981]  (1.87 ns)
	'icmp' operation ('icmp_ln66', ./bignum.h:66) [984]  (0.959 ns)
	blocking operation 2.45 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.864 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.966 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.188 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.sched.adb -f 
Command         db_write done; 0.137 sec.
INFO-FLOW: Finish scheduling divide.
Execute         set_default_model divide 
Execute         bind -model divide 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.872 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.199 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.87 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding divide.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_lt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model operator< 
Execute         schedule -model operator< 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.966 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.078 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.422 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.sched.adb -f 
INFO-FLOW: Finish scheduling operator<.
Execute         set_default_model operator< 
Execute         bind -model operator< 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.379 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.477 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.bind.adb -f 
Command         db_write done; 0.106 sec.
INFO-FLOW: Finish binding operator<.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model operator*_Pipeline_OUTER_INNER 
Execute         schedule -model operator*_Pipeline_OUTER_INNER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTER_INNER'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_1_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_1_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'OUTER_INNER'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.267 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.sched.adb -f 
INFO-FLOW: Finish scheduling operator*_Pipeline_OUTER_INNER.
Execute         set_default_model operator*_Pipeline_OUTER_INNER 
Execute         bind -model operator*_Pipeline_OUTER_INNER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.bind.adb -f 
INFO-FLOW: Finish binding operator*_Pipeline_OUTER_INNER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model operator* 
Execute         schedule -model operator* 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.sched.adb -f 
INFO-FLOW: Finish scheduling operator*.
Execute         set_default_model operator* 
Execute         bind -model operator* 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.bind.adb -f 
INFO-FLOW: Finish binding operator*.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_SHIFT 
Execute         schedule -model dut_Pipeline_SHIFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('e_digits_data_V_addr_write_ln60', ./bignum.h:60) of variable 'trunc_ln3' on array 'e_digits_data_V' and 'load' operation ('e_digits_data_V_load', ./bignum.h:67) on array 'e_digits_data_V'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_SHIFT' (loop 'SHIFT'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('e_digits_data_V_addr_write_ln60', ./bignum.h:60) of variable 'trunc_ln3' on array 'e_digits_data_V' and 'load' operation ('e_digits_data_V_load', ./bignum.h:67) on array 'e_digits_data_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'SHIFT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.163 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_SHIFT.
Execute         set_default_model dut_Pipeline_SHIFT 
Execute         bind -model dut_Pipeline_SHIFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_SHIFT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model operator*.1_Pipeline_OUTER_INNER 
Execute         schedule -model operator*.1_Pipeline_OUTER_INNER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTER_INNER'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_write_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_2_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
WARNING: [HLS 200-880] The II Violation in module 'operator_1_Pipeline_OUTER_INNER' (loop 'OUTER_INNER'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('agg_result_addr_2_write_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' and 'load' operation ('agg_result_load', ./bignum.h:67) on array 'agg_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'OUTER_INNER'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.275 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.sched.adb -f 
INFO-FLOW: Finish scheduling operator*.1_Pipeline_OUTER_INNER.
Execute         set_default_model operator*.1_Pipeline_OUTER_INNER 
Execute         bind -model operator*.1_Pipeline_OUTER_INNER 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.bind.adb -f 
INFO-FLOW: Finish binding operator*.1_Pipeline_OUTER_INNER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model operator*.1 
Execute         schedule -model operator*.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator*.1.
Execute         set_default_model operator*.1 
Execute         bind -model operator*.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.bind.adb -f 
INFO-FLOW: Finish binding operator*.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_WRITE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut_Pipeline_WRITE_LOOP 
Execute         schedule -model dut_Pipeline_WRITE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_WRITE_LOOP' (loop 'WRITE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('strm_out_write_ln173', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'strm_out' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('strm_out_write_ln173', D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'strm_out' (D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'WRITE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_WRITE_LOOP.
Execute         set_default_model dut_Pipeline_WRITE_LOOP 
Execute         bind -model dut_Pipeline_WRITE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_WRITE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dut 
Execute         schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.701 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.sched.adb -f 
Command         db_write done; 0.204 sec.
INFO-FLOW: Finish scheduling dut.
Execute         set_default_model dut 
Execute         bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.787 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.259 sec.
Execute         db_write -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.bind.adb -f 
Command         db_write done; 0.236 sec.
INFO-FLOW: Finish binding dut.
Execute         get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP 
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP3 
Execute         rtl_gen_preprocess dut_Pipeline_READ_LOOP4 
Execute         rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_14_1 
Execute         rtl_gen_preprocess divide_Pipeline_NORMALIZE 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT5 
Execute         rtl_gen_preprocess divide_Pipeline_PARTIAL 
Execute         rtl_gen_preprocess divide_Pipeline_COMPARE 
Execute         rtl_gen_preprocess divide_Pipeline_ADJUST 
Execute         rtl_gen_preprocess divide_Pipeline_REM 
Execute         rtl_gen_preprocess divide_Pipeline_CLEAR_UPPER 
Execute         rtl_gen_preprocess divide_Pipeline_SHIFT6 
Execute         rtl_gen_preprocess divide 
Execute         rtl_gen_preprocess operator< 
Execute         rtl_gen_preprocess operator*_Pipeline_OUTER_INNER 
Execute         rtl_gen_preprocess operator* 
Execute         rtl_gen_preprocess dut_Pipeline_SHIFT 
Execute         rtl_gen_preprocess operator*.1_Pipeline_OUTER_INNER 
Execute         rtl_gen_preprocess operator*.1 
Execute         rtl_gen_preprocess dut_Pipeline_WRITE_LOOP 
Execute         rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator< operator*_Pipeline_OUTER_INNER operator* dut_Pipeline_SHIFT operator*.1_Pipeline_OUTER_INNER operator*.1 dut_Pipeline_WRITE_LOOP dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_READ_LOOP -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_READ_LOOP -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_READ_LOOP 
Execute         gen_rtl dut_Pipeline_READ_LOOP -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_READ_LOOP 
Execute         syn_report -csynth -model dut_Pipeline_READ_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_READ_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_READ_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_READ_LOOP -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.adb 
Execute         db_write -model dut_Pipeline_READ_LOOP -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_READ_LOOP -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_READ_LOOP3 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP3' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_READ_LOOP3 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_READ_LOOP3 
Execute         gen_rtl dut_Pipeline_READ_LOOP3 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_READ_LOOP3 
Execute         syn_report -csynth -model dut_Pipeline_READ_LOOP3 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_READ_LOOP3 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_READ_LOOP3 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_READ_LOOP3 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.adb 
Execute         db_write -model dut_Pipeline_READ_LOOP3 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_READ_LOOP3 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_READ_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_READ_LOOP4 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_READ_LOOP4' pipeline 'READ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_READ_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_READ_LOOP4 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_READ_LOOP4 
Execute         gen_rtl dut_Pipeline_READ_LOOP4 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_READ_LOOP4 
Execute         syn_report -csynth -model dut_Pipeline_READ_LOOP4 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_READ_LOOP4 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_READ_LOOP4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_READ_LOOP4 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_READ_LOOP4 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.adb 
Execute         db_write -model dut_Pipeline_READ_LOOP4 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_READ_LOOP4 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_VITIS_LOOP_14_1 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_14_1 
Execute         gen_rtl dut_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_14_1 
Execute         syn_report -csynth -model dut_Pipeline_VITIS_LOOP_14_1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_14_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_14_1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_VITIS_LOOP_14_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_14_1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_14_1 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.adb 
Execute         db_write -model dut_Pipeline_VITIS_LOOP_14_1 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_VITIS_LOOP_14_1 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_NORMALIZE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_NORMALIZE -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_Pipeline_NORMALIZE' pipeline 'NORMALIZE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_NORMALIZE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_NORMALIZE -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_NORMALIZE 
Execute         gen_rtl divide_Pipeline_NORMALIZE -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_NORMALIZE 
Execute         syn_report -csynth -model divide_Pipeline_NORMALIZE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_NORMALIZE_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_NORMALIZE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_NORMALIZE_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_NORMALIZE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_NORMALIZE -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.adb 
Execute         db_write -model divide_Pipeline_NORMALIZE -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_NORMALIZE -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_SHIFT -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_SHIFT -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_SHIFT 
Execute         gen_rtl divide_Pipeline_SHIFT -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_SHIFT 
Execute         syn_report -csynth -model divide_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_SHIFT -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.adb 
Execute         db_write -model divide_Pipeline_SHIFT -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_SHIFT -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_SHIFT5 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_SHIFT5 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_SHIFT5 
Execute         gen_rtl divide_Pipeline_SHIFT5 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_SHIFT5 
Execute         syn_report -csynth -model divide_Pipeline_SHIFT5 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_SHIFT5 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_SHIFT5 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_SHIFT5 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.adb 
Execute         db_write -model divide_Pipeline_SHIFT5 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_SHIFT5 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_PARTIAL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_PARTIAL -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_PARTIAL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_PARTIAL -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_PARTIAL 
Execute         gen_rtl divide_Pipeline_PARTIAL -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_PARTIAL 
Execute         syn_report -csynth -model divide_Pipeline_PARTIAL -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_PARTIAL_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_PARTIAL -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_PARTIAL_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_PARTIAL -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_PARTIAL -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.adb 
Execute         db_write -model divide_Pipeline_PARTIAL -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_PARTIAL -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_COMPARE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_COMPARE -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_COMPARE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_COMPARE -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_COMPARE 
Execute         gen_rtl divide_Pipeline_COMPARE -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_COMPARE 
Execute         syn_report -csynth -model divide_Pipeline_COMPARE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_COMPARE_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_COMPARE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_COMPARE_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_COMPARE -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_COMPARE -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.adb 
Execute         db_write -model divide_Pipeline_COMPARE -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_COMPARE -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_ADJUST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_ADJUST -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_Pipeline_ADJUST' pipeline 'ADJUST' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_ADJUST'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_ADJUST -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_ADJUST 
Execute         gen_rtl divide_Pipeline_ADJUST -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_ADJUST 
Execute         syn_report -csynth -model divide_Pipeline_ADJUST -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_ADJUST_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_ADJUST -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_ADJUST_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_ADJUST -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_ADJUST -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.adb 
Execute         db_write -model divide_Pipeline_ADJUST -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_ADJUST -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_REM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_REM -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_REM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_REM -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_REM 
Execute         gen_rtl divide_Pipeline_REM -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_REM 
Execute         syn_report -csynth -model divide_Pipeline_REM -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_REM_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_REM -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_REM_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_REM -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_REM -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.adb 
Execute         db_write -model divide_Pipeline_REM -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_REM -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_CLEAR_UPPER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_CLEAR_UPPER -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_CLEAR_UPPER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_CLEAR_UPPER -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_CLEAR_UPPER 
Execute         gen_rtl divide_Pipeline_CLEAR_UPPER -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_CLEAR_UPPER 
Execute         syn_report -csynth -model divide_Pipeline_CLEAR_UPPER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_CLEAR_UPPER_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_CLEAR_UPPER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_CLEAR_UPPER_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_CLEAR_UPPER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_CLEAR_UPPER -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.adb 
Execute         db_write -model divide_Pipeline_CLEAR_UPPER -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_CLEAR_UPPER -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_Pipeline_SHIFT6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide_Pipeline_SHIFT6 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_Pipeline_SHIFT6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide_Pipeline_SHIFT6 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide_Pipeline_SHIFT6 
Execute         gen_rtl divide_Pipeline_SHIFT6 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide_Pipeline_SHIFT6 
Execute         syn_report -csynth -model divide_Pipeline_SHIFT6 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model divide_Pipeline_SHIFT6 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_Pipeline_SHIFT6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model divide_Pipeline_SHIFT6 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model divide_Pipeline_SHIFT6 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.adb 
Execute         db_write -model divide_Pipeline_SHIFT6 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide_Pipeline_SHIFT6 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model divide -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_65ns_192_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_128ns_64ns_64_132_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide'.
Command         create_rtl_model done; 0.413 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl divide -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_divide 
Execute         gen_rtl divide -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_divide 
Execute         syn_report -csynth -model divide -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.247 sec.
Execute         syn_report -rtlxml -model divide -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/divide_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.125 sec.
Execute         syn_report -verbosereport -model divide -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.058 sec.
Execute         db_write -model divide -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.adb 
Command         db_write done; 0.324 sec.
Execute         db_write -model divide -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info divide -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_lt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model operator< -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_lt'.
Command         create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.808 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl operator< -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_operator_lt 
Execute         gen_rtl operator< -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_operator_lt 
Execute         syn_report -csynth -model operator< -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_lt_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.211 sec.
Execute         syn_report -rtlxml -model operator< -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_lt_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.103 sec.
Execute         syn_report -verbosereport -model operator< -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.589 sec.
Execute         db_write -model operator< -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.adb 
Command         db_write done; 0.21 sec.
Execute         db_write -model operator< -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info operator< -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model operator*_Pipeline_OUTER_INNER -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_OUTER_INNER' pipeline 'OUTER_INNER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_OUTER_INNER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl operator*_Pipeline_OUTER_INNER -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_operator_Pipeline_OUTER_INNER 
Execute         gen_rtl operator*_Pipeline_OUTER_INNER -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_operator_Pipeline_OUTER_INNER 
Execute         syn_report -csynth -model operator*_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_Pipeline_OUTER_INNER_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model operator*_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_Pipeline_OUTER_INNER_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model operator*_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model operator*_Pipeline_OUTER_INNER -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.adb 
Execute         db_write -model operator*_Pipeline_OUTER_INNER -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info operator*_Pipeline_OUTER_INNER -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model operator* -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl operator* -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_operator_mul 
Execute         gen_rtl operator* -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_operator_mul 
Execute         syn_report -csynth -model operator* -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_mul_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model operator* -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_mul_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model operator* -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model operator* -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.adb 
Execute         db_write -model operator* -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info operator* -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_SHIFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_SHIFT -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_SHIFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_SHIFT -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_SHIFT 
Execute         gen_rtl dut_Pipeline_SHIFT -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_SHIFT 
Execute         syn_report -csynth -model dut_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_SHIFT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_SHIFT_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_SHIFT -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_SHIFT -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.adb 
Execute         db_write -model dut_Pipeline_SHIFT -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_SHIFT -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1_Pipeline_OUTER_INNER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model operator*.1_Pipeline_OUTER_INNER -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_1_Pipeline_OUTER_INNER' pipeline 'OUTER_INNER' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1_Pipeline_OUTER_INNER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl operator*.1_Pipeline_OUTER_INNER -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_operator_1_Pipeline_OUTER_INNER 
Execute         gen_rtl operator*.1_Pipeline_OUTER_INNER -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_operator_1_Pipeline_OUTER_INNER 
Execute         syn_report -csynth -model operator*.1_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_1_Pipeline_OUTER_INNER_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model operator*.1_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_1_Pipeline_OUTER_INNER_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model operator*.1_Pipeline_OUTER_INNER -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model operator*.1_Pipeline_OUTER_INNER -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.adb 
Execute         db_write -model operator*.1_Pipeline_OUTER_INNER -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info operator*.1_Pipeline_OUTER_INNER -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model operator*.1 -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl operator*.1 -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_operator_1 
Execute         gen_rtl operator*.1 -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_operator_1 
Execute         syn_report -csynth -model operator*.1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model operator*.1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/operator_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model operator*.1 -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model operator*.1 -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.adb 
Execute         db_write -model operator*.1 -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info operator*.1 -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_WRITE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut_Pipeline_WRITE_LOOP -top_prefix dut_ -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_WRITE_LOOP' pipeline 'WRITE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_WRITE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut_Pipeline_WRITE_LOOP -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut_dut_Pipeline_WRITE_LOOP 
Execute         gen_rtl dut_Pipeline_WRITE_LOOP -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut_dut_Pipeline_WRITE_LOOP 
Execute         syn_report -csynth -model dut_Pipeline_WRITE_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_WRITE_LOOP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut_Pipeline_WRITE_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_Pipeline_WRITE_LOOP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut_Pipeline_WRITE_LOOP -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dut_Pipeline_WRITE_LOOP -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.adb 
Execute         db_write -model dut_Pipeline_WRITE_LOOP -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut_Pipeline_WRITE_LOOP -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command         create_rtl_model done; 0.414 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.071 GB.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         gen_rtl dut -istop -style xilinx -f -lang vhdl -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/vhdl/dut 
Execute         gen_rtl dut -istop -style xilinx -f -lang vlog -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/verilog/dut 
Execute         syn_report -csynth -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/dut_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.283 sec.
Execute         db_write -model dut -f -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.adb 
Command         db_write done; 0.265 sec.
Execute         db_write -model dut -bindview -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dut -p D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut 
Execute         export_constraint_db -f -tool general -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         syn_report -designview -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.design.xml 
Command         syn_report done; 0.829 sec.
Execute         syn_report -csynthDesign -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model dut -o D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks dut 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator< operator*_Pipeline_OUTER_INNER operator* dut_Pipeline_SHIFT operator*.1_Pipeline_OUTER_INNER operator*.1 dut_Pipeline_WRITE_LOOP dut
INFO-FLOW: Handling components in module [dut_Pipeline_READ_LOOP] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_READ_LOOP3] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_READ_LOOP4] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_14_1] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide_Pipeline_NORMALIZE] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide_Pipeline_SHIFT] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.compgen.tcl 
INFO-FLOW: Handling components in module [divide_Pipeline_SHIFT5] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.compgen.tcl 
INFO-FLOW: Handling components in module [divide_Pipeline_PARTIAL] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.compgen.tcl 
INFO-FLOW: Found component dut_mul_64ns_64ns_128_3_1.
INFO-FLOW: Append model dut_mul_64ns_64ns_128_3_1
INFO-FLOW: Handling components in module [divide_Pipeline_COMPARE] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.compgen.tcl 
INFO-FLOW: Handling components in module [divide_Pipeline_ADJUST] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide_Pipeline_REM] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide_Pipeline_CLEAR_UPPER] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide_Pipeline_SHIFT6] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [divide] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.compgen.tcl 
INFO-FLOW: Found component dut_mul_64ns_65ns_192_3_1.
INFO-FLOW: Append model dut_mul_64ns_65ns_192_3_1
INFO-FLOW: Found component dut_udiv_128ns_64ns_64_132_seq_1.
INFO-FLOW: Append model dut_udiv_128ns_64ns_64_132_seq_1
INFO-FLOW: Found component dut_divide_w_digits_data_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_divide_w_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [operator_lt] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.compgen.tcl 
INFO-FLOW: Handling components in module [operator_Pipeline_OUTER_INNER] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_mul] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO-FLOW: Handling components in module [dut_Pipeline_SHIFT] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1_Pipeline_OUTER_INNER] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [operator_1] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO-FLOW: Handling components in module [dut_Pipeline_WRITE_LOOP] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut] ... 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_q_digits_data_V_RAM_AUTO_0R0W.
INFO-FLOW: Append model dut_q_digits_data_V_RAM_AUTO_0R0W
INFO-FLOW: Found component dut_zero_digits_data_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_zero_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_modulus_digits_data_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_modulus_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: Append model dut_Pipeline_READ_LOOP
INFO-FLOW: Append model dut_Pipeline_READ_LOOP3
INFO-FLOW: Append model dut_Pipeline_READ_LOOP4
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: Append model divide_Pipeline_NORMALIZE
INFO-FLOW: Append model divide_Pipeline_SHIFT
INFO-FLOW: Append model divide_Pipeline_SHIFT5
INFO-FLOW: Append model divide_Pipeline_PARTIAL
INFO-FLOW: Append model divide_Pipeline_COMPARE
INFO-FLOW: Append model divide_Pipeline_ADJUST
INFO-FLOW: Append model divide_Pipeline_REM
INFO-FLOW: Append model divide_Pipeline_CLEAR_UPPER
INFO-FLOW: Append model divide_Pipeline_SHIFT6
INFO-FLOW: Append model divide
INFO-FLOW: Append model operator_lt
INFO-FLOW: Append model operator_Pipeline_OUTER_INNER
INFO-FLOW: Append model operator_mul
INFO-FLOW: Append model dut_Pipeline_SHIFT
INFO-FLOW: Append model operator_1_Pipeline_OUTER_INNER
INFO-FLOW: Append model operator_1
INFO-FLOW: Append model dut_Pipeline_WRITE_LOOP
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_mul_64ns_64ns_128_3_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_mul_64ns_65ns_192_3_1 dut_udiv_128ns_64ns_64_132_seq_1 dut_divide_w_digits_data_V_RAM_AUTO_1R1W dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_q_digits_data_V_RAM_AUTO_0R0W dut_zero_digits_data_V_RAM_AUTO_1R1W dut_modulus_digits_data_V_RAM_AUTO_1R1W dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_CLEAR_UPPER divide_Pipeline_SHIFT6 divide operator_lt operator_Pipeline_OUTER_INNER operator_mul dut_Pipeline_SHIFT operator_1_Pipeline_OUTER_INNER operator_1 dut_Pipeline_WRITE_LOOP dut
INFO-FLOW: Generating D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mul_64ns_64ns_128_3_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mul_64ns_65ns_192_3_1
INFO-FLOW: To file: write model dut_udiv_128ns_64ns_64_132_seq_1
INFO-FLOW: To file: write model dut_divide_w_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_q_digits_data_V_RAM_AUTO_0R0W
INFO-FLOW: To file: write model dut_zero_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_modulus_digits_data_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_Pipeline_READ_LOOP
INFO-FLOW: To file: write model dut_Pipeline_READ_LOOP3
INFO-FLOW: To file: write model dut_Pipeline_READ_LOOP4
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: To file: write model divide_Pipeline_NORMALIZE
INFO-FLOW: To file: write model divide_Pipeline_SHIFT
INFO-FLOW: To file: write model divide_Pipeline_SHIFT5
INFO-FLOW: To file: write model divide_Pipeline_PARTIAL
INFO-FLOW: To file: write model divide_Pipeline_COMPARE
INFO-FLOW: To file: write model divide_Pipeline_ADJUST
INFO-FLOW: To file: write model divide_Pipeline_REM
INFO-FLOW: To file: write model divide_Pipeline_CLEAR_UPPER
INFO-FLOW: To file: write model divide_Pipeline_SHIFT6
INFO-FLOW: To file: write model divide
INFO-FLOW: To file: write model operator_lt
INFO-FLOW: To file: write model operator_Pipeline_OUTER_INNER
INFO-FLOW: To file: write model operator_mul
INFO-FLOW: To file: write model dut_Pipeline_SHIFT
INFO-FLOW: To file: write model operator_1_Pipeline_OUTER_INNER
INFO-FLOW: To file: write model operator_1
INFO-FLOW: To file: write model dut_Pipeline_WRITE_LOOP
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.500 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/vlog' tclDir='D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_64ns_128_3_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_65ns_192_3_1
dut_udiv_128ns_64ns_64_132_seq_1
dut_divide_w_digits_data_V_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_q_digits_data_V_RAM_AUTO_0R0W
dut_zero_digits_data_V_RAM_AUTO_1R1W
dut_modulus_digits_data_V_RAM_AUTO_1R1W
dut_Pipeline_READ_LOOP
dut_Pipeline_READ_LOOP3
dut_Pipeline_READ_LOOP4
dut_Pipeline_VITIS_LOOP_14_1
divide_Pipeline_NORMALIZE
divide_Pipeline_SHIFT
divide_Pipeline_SHIFT5
divide_Pipeline_PARTIAL
divide_Pipeline_COMPARE
divide_Pipeline_ADJUST
divide_Pipeline_REM
divide_Pipeline_CLEAR_UPPER
divide_Pipeline_SHIFT6
divide
operator_lt
operator_Pipeline_OUTER_INNER
operator_mul
dut_Pipeline_SHIFT
operator_1_Pipeline_OUTER_INNER
operator_1
dut_Pipeline_WRITE_LOOP
dut
' expOnly='0'
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_divide_w_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.compgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_q_digits_data_V_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_zero_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_modulus_digits_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.374 seconds; current allocated memory: 1.071 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name operator_mul
INFO-FLOW: No bind nodes found for module_name operator_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_64ns_128_3_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_65ns_192_3_1
dut_udiv_128ns_64ns_64_132_seq_1
dut_divide_w_digits_data_V_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_q_digits_data_V_RAM_AUTO_0R0W
dut_zero_digits_data_V_RAM_AUTO_1R1W
dut_modulus_digits_data_V_RAM_AUTO_1R1W
dut_Pipeline_READ_LOOP
dut_Pipeline_READ_LOOP3
dut_Pipeline_READ_LOOP4
dut_Pipeline_VITIS_LOOP_14_1
divide_Pipeline_NORMALIZE
divide_Pipeline_SHIFT
divide_Pipeline_SHIFT5
divide_Pipeline_PARTIAL
divide_Pipeline_COMPARE
divide_Pipeline_ADJUST
divide_Pipeline_REM
divide_Pipeline_CLEAR_UPPER
divide_Pipeline_SHIFT6
divide
operator_lt
operator_Pipeline_OUTER_INNER
operator_mul
dut_Pipeline_SHIFT
operator_1_Pipeline_OUTER_INNER
operator_1
dut_Pipeline_WRITE_LOOP
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute         sc_get_clocks dut 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP dut DATA {dut {DEPTH 1 CHILDREN {dut_Pipeline_READ_LOOP dut_Pipeline_READ_LOOP3 dut_Pipeline_READ_LOOP4 dut_Pipeline_VITIS_LOOP_14_1 divide operator_lt operator_mul dut_Pipeline_SHIFT operator_1 dut_Pipeline_WRITE_LOOP} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME q_digits_data_V_U SOURCE ./bignum.h:103 VARIABLE q_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME agg_tmp2_i99_i_U SOURCE {} VARIABLE agg_tmp2_i99_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME q_digits_data_V_1_U SOURCE ./bignum.h:103 VARIABLE q_digits_data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME agg_tmp2_i43_i_U SOURCE {} VARIABLE agg_tmp2_i43_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME q_digits_data_V_2_U SOURCE ./bignum.h:103 VARIABLE q_digits_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME agg_tmp2_i_i33_U SOURCE {} VARIABLE agg_tmp2_i_i33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME result_digits_data_V_U SOURCE fpga_rsa.cc:42 VARIABLE result_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME b_digits_data_V_U SOURCE fpga_rsa.cc:48 VARIABLE b_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME e_digits_data_V_U SOURCE fpga_rsa.cc:49 VARIABLE e_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME zero_digits_data_V_U SOURCE fpga_rsa.cc:51 VARIABLE zero_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME r_digits_data_V_U SOURCE ./bignum.h:103 VARIABLE r_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME r_digits_data_V_1_U SOURCE ./bignum.h:103 VARIABLE r_digits_data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME u_digits_data_V_2_U SOURCE {} VARIABLE u_digits_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME r_digits_data_V_2_U SOURCE ./bignum.h:103 VARIABLE r_digits_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME u_digits_data_V_3_U SOURCE {} VARIABLE u_digits_data_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME modulus_digits_data_V_U SOURCE fpga_rsa.cc:40 VARIABLE modulus_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME num_digits_data_V_U SOURCE fpga_rsa.cc:29 VARIABLE num_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME base_digits_data_V_U SOURCE fpga_rsa.cc:7 VARIABLE base_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME exponent_digits_data_V_U SOURCE fpga_rsa.cc:8 VARIABLE exponent_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME modulus_digits_data_V_2_U SOURCE fpga_rsa.cc:9 VARIABLE modulus_digits_data_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_5529_p2 SOURCE fpga_rsa.cc:55 VARIABLE i_2 LOOP POWM_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 45 BRAM 80 URAM 0}} dut_Pipeline_READ_LOOP {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_77_p2 SOURCE fpga_rsa.cc:17 VARIABLE add_ln17 LOOP READ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_READ_LOOP3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_77_p2 SOURCE fpga_rsa.cc:17 VARIABLE add_ln17 LOOP READ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_READ_LOOP4 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_77_p2 SOURCE fpga_rsa.cc:17 VARIABLE add_ln17 LOOP READ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_14_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_94_p2 SOURCE ./bignum.h:14 VARIABLE add_ln14 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide {DEPTH 2 CHILDREN {divide_Pipeline_NORMALIZE divide_Pipeline_SHIFT divide_Pipeline_SHIFT5 divide_Pipeline_CLEAR_UPPER divide_Pipeline_PARTIAL divide_Pipeline_COMPARE divide_Pipeline_ADJUST divide_Pipeline_REM divide_Pipeline_SHIFT6} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME w_digits_data_V_U SOURCE ./bignum.h:135 VARIABLE w_digits_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_3310_p2 SOURCE ./bignum.h:112 VARIABLE add_ln112 LOOP ZERO BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_3345_p2 SOURCE ./bignum.h:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_3358_p2 SOURCE ./bignum.h:127 VARIABLE add_ln127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_fu_3373_p2 SOURCE ./bignum.h:79 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3095_p2 SOURCE ./bignum.h:78 VARIABLE sub_i_i463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_1_fu_3447_p2 SOURCE ./bignum.h:79 VARIABLE s_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3095_p2 SOURCE ./bignum.h:78 VARIABLE sub_i_i373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln139_fu_3520_p2 SOURCE ./bignum.h:139 VARIABLE sub_ln139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_7_fu_3563_p2 SOURCE ./bignum.h:139 VARIABLE x_7 LOOP DIVIDE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_3582_p2 SOURCE ./bignum.h:141 VARIABLE add_ln141 LOOP DIVIDE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_3588_p2 SOURCE ./bignum.h:143 VARIABLE add_ln143 LOOP DIVIDE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_3623_p2 SOURCE ./bignum.h:144 VARIABLE add_ln144 LOOP DIVIDE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_65ns_192_3_1_U59 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1072} VARIABLE mul_ln1072 LOOP DIVIDE BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME trial_1_fu_3726_p2 SOURCE ./bignum.h:162 VARIABLE trial_1 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_3737_p2 SOURCE ./bignum.h:170 VARIABLE add_ln170 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_3744_p2 SOURCE ./bignum.h:172 VARIABLE add_ln172 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_1_fu_3769_p2 SOURCE ./bignum.h:172 VARIABLE add_ln172_1 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME qhat_V_2_fu_3820_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:886} VARIABLE qhat_V_2 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_3841_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223 LOOP SEARCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3095_p2 SOURCE ./bignum.h:78 VARIABLE sub_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 27 BRAM 4 URAM 0}} divide_Pipeline_NORMALIZE {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_1_fu_170_p2 SOURCE ./bignum.h:127 VARIABLE d_1 LOOP NORMALIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME magic_3_fu_176_p2 SOURCE ./bignum.h:123 VARIABLE magic_3 LOOP NORMALIZE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_SHIFT {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_239_p2 SOURCE ./bignum.h:220 VARIABLE add_ln220 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_SHIFT5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_239_p2 SOURCE ./bignum.h:220 VARIABLE add_ln220 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_CLEAR_UPPER {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_133_p2 SOURCE ./bignum.h:204 VARIABLE add_ln204 LOOP CLEAR_UPPER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_PARTIAL {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_3_1_U27 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE mul_ln885 LOOP PARTIAL BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_fu_262_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V LOOP PARTIAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_3_1_U28 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE mul_ln885_2 LOOP PARTIAL BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_15_fu_284_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V_15 LOOP PARTIAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_231_p2 SOURCE ./bignum.h:151 VARIABLE add_ln151 LOOP PARTIAL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 18 BRAM 0 URAM 0}} divide_Pipeline_COMPARE {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_255_p2 SOURCE ./bignum.h:167 VARIABLE add_ln167 LOOP COMPARE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_306_p2 SOURCE ./bignum.h:170 VARIABLE add_ln170 LOOP COMPARE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_326_p2 SOURCE ./bignum.h:167 VARIABLE add_ln167_1 LOOP COMPARE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_356_p2 SOURCE ./bignum.h:170 VARIABLE i LOOP COMPARE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_3_fu_362_p2 SOURCE ./bignum.h:165 VARIABLE y_3 LOOP COMPARE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_ADJUST {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_121_p2 SOURCE ./bignum.h:177 VARIABLE add_ln177 LOOP ADJUST BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME add_ln229_fu_158_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE add_ln229 LOOP ADJUST BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k_V_16_fu_163_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE k_V_16 LOOP ADJUST BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_REM {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_184_p2 SOURCE ./bignum.h:197 VARIABLE add_ln197 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_276_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE add_ln229 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_10_fu_281_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE k_V_10 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_236_p2 SOURCE ./bignum.h:197 VARIABLE add_ln197_1 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newFirst_fu_319_p2 SOURCE ./bignum.h:194 VARIABLE newFirst LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_12_fu_324_p2 SOURCE ./bignum.h:67 VARIABLE k_V_12 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_341_p2 SOURCE ./bignum.h:194 VARIABLE add_ln194 LOOP REM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} divide_Pipeline_SHIFT6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_186_p2 SOURCE ./bignum.h:241 VARIABLE add_ln241 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_2_fu_203_p2 SOURCE ./bignum.h:241 VARIABLE add_ln241_2 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_5_fu_214_p2 SOURCE ./bignum.h:238 VARIABLE x_5 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_lt {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_1_fu_1906_p2 SOURCE ./bignum.h:258 VARIABLE n_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_2_fu_1927_p2 SOURCE ./bignum.h:257 VARIABLE n_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_1933_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_3_fu_1960_p2 SOURCE ./bignum.h:257 VARIABLE n_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_1_fu_1966_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_4_fu_1993_p2 SOURCE ./bignum.h:257 VARIABLE n_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_2_fu_1999_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_5_fu_2026_p2 SOURCE ./bignum.h:257 VARIABLE n_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_3_fu_2032_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_6_fu_2059_p2 SOURCE ./bignum.h:257 VARIABLE n_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_4_fu_2065_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_7_fu_2092_p2 SOURCE ./bignum.h:257 VARIABLE n_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_5_fu_2098_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_8_fu_2125_p2 SOURCE ./bignum.h:257 VARIABLE n_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_6_fu_2131_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_9_fu_2158_p2 SOURCE ./bignum.h:257 VARIABLE n_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_7_fu_2164_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_10_fu_2191_p2 SOURCE ./bignum.h:257 VARIABLE n_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_8_fu_2197_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_11_fu_2224_p2 SOURCE ./bignum.h:257 VARIABLE n_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_9_fu_2230_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_12_fu_2257_p2 SOURCE ./bignum.h:257 VARIABLE n_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_10_fu_2263_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_13_fu_2290_p2 SOURCE ./bignum.h:257 VARIABLE n_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_11_fu_2296_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_14_fu_2323_p2 SOURCE ./bignum.h:257 VARIABLE n_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_12_fu_2329_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_15_fu_2356_p2 SOURCE ./bignum.h:257 VARIABLE n_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_13_fu_2362_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_16_fu_2389_p2 SOURCE ./bignum.h:257 VARIABLE n_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_17_fu_2422_p2 SOURCE ./bignum.h:258 VARIABLE n_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_18_fu_2449_p2 SOURCE ./bignum.h:257 VARIABLE n_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_15_fu_2455_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_19_fu_2482_p2 SOURCE ./bignum.h:257 VARIABLE n_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_16_fu_2488_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_20_fu_2515_p2 SOURCE ./bignum.h:257 VARIABLE n_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_17_fu_2521_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_21_fu_2548_p2 SOURCE ./bignum.h:257 VARIABLE n_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_18_fu_2554_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_22_fu_2581_p2 SOURCE ./bignum.h:257 VARIABLE n_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_19_fu_2587_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_23_fu_2614_p2 SOURCE ./bignum.h:257 VARIABLE n_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_20_fu_2620_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_24_fu_2647_p2 SOURCE ./bignum.h:257 VARIABLE n_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_21_fu_2653_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_25_fu_2680_p2 SOURCE ./bignum.h:257 VARIABLE n_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_22_fu_2686_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_26_fu_2713_p2 SOURCE ./bignum.h:257 VARIABLE n_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_23_fu_2719_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_27_fu_2746_p2 SOURCE ./bignum.h:257 VARIABLE n_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_24_fu_2752_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_28_fu_2779_p2 SOURCE ./bignum.h:257 VARIABLE n_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_25_fu_2785_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_29_fu_2812_p2 SOURCE ./bignum.h:257 VARIABLE n_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_26_fu_2818_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_30_fu_2845_p2 SOURCE ./bignum.h:257 VARIABLE n_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_27_fu_2851_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_2878_p2 SOURCE ./bignum.h:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_28_fu_2906_p2 SOURCE ./bignum.h:258 VARIABLE add_ln258_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_mul {DEPTH 2 CHILDREN operator_Pipeline_OUTER_INNER AREA {DSP 0 BRAM 0 URAM 0}} operator_Pipeline_OUTER_INNER {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_154_p2 SOURCE ./bignum.h:88 VARIABLE add_ln88 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_182_p2 SOURCE ./bignum.h:88 VARIABLE add_ln88_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_230_p2 SOURCE ./bignum.h:93 VARIABLE add_ln93 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_319_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_1_fu_331_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_336_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_250_p2 SOURCE ./bignum.h:93 VARIABLE add_ln93_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_2_fu_360_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885_2 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_3_fu_372_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V_3 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_377_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_268_p2 SOURCE ./bignum.h:91 VARIABLE add_ln91 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_SHIFT {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_146_p2 SOURCE ./bignum.h:241 VARIABLE add_ln241 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_1_fu_163_p2 SOURCE ./bignum.h:241 VARIABLE add_ln241_1 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_174_p2 SOURCE ./bignum.h:238 VARIABLE x_3 LOOP SHIFT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} operator_1 {DEPTH 2 CHILDREN operator_1_Pipeline_OUTER_INNER AREA {DSP 0 BRAM 0 URAM 0}} operator_1_Pipeline_OUTER_INNER {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_147_p2 SOURCE ./bignum.h:88 VARIABLE add_ln88_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_175_p2 SOURCE ./bignum.h:88 VARIABLE add_ln88 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_223_p2 SOURCE ./bignum.h:93 VARIABLE add_ln93 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_312_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_6_fu_324_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V_6 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_329_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_243_p2 SOURCE ./bignum.h:93 VARIABLE add_ln93_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_2_fu_353_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885_2 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_V_7_fu_365_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE k_V_7 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_370_p2 SOURCE {D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_1 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_261_p2 SOURCE ./bignum.h:91 VARIABLE add_ln91 LOOP OUTER_INNER BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_WRITE_LOOP {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_82_p2 SOURCE fpga_rsa.cc:32 VARIABLE add_ln32 LOOP WRITE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.071 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute         syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.91 MHz
Command       autosyn done; 38.448 sec.
Command     csynth_design done; 72.322 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 72.323 seconds; current allocated memory: 0.000 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.cc D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/rsa.cc_pre.cc
Execute       clang_tidy xilinx-tb-process -desc tb-process D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/rsa.cc_pre.cc.tb.cc std=c++11 
INFO-FLOW: exec D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/rsa.cc_pre.cc.tb.cc -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 1.572 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/fpga_rsa.cc D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/fpga_rsa.cc_pre.cc
Execute       clang_tidy xilinx-tb-process -desc tb-process D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/fpga_rsa.cc_pre.cc.tb.cc std=c++11 
INFO-FLOW: exec D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/./sim/autowrap/testbench/fpga_rsa.cc_pre.cc.tb.cc -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 1.707 sec.
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 2.4 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 1643.58 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command     cosim_design done; 1661.71 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1661.71 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.231 sec.
INFO-FLOW: Workspace D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1 opened at Mon Dec 23 09:23:37 +0700 2024
Execute     ap_set_clock -name default -period 8.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.398 sec.
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.237 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.651 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
Execute     config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
Command   open_solution done; 0.701 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.136 sec.
Execute   create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
Execute   config_export -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1510] Running: config_export -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
Execute   source ./rsa.prj/solution1/directives.tcl 
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   export_design -rtl verilog -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.500 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dut xml_exists=0
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=42 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_64ns_128_3_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_mul_64ns_65ns_192_3_1
dut_udiv_128ns_64ns_64_132_seq_1
dut_divide_w_digits_data_V_RAM_AUTO_1R1W
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_q_digits_data_V_RAM_AUTO_0R0W
dut_zero_digits_data_V_RAM_AUTO_1R1W
dut_modulus_digits_data_V_RAM_AUTO_1R1W
dut_Pipeline_READ_LOOP
dut_Pipeline_READ_LOOP3
dut_Pipeline_READ_LOOP4
dut_Pipeline_VITIS_LOOP_14_1
divide_Pipeline_NORMALIZE
divide_Pipeline_SHIFT
divide_Pipeline_SHIFT5
divide_Pipeline_PARTIAL
divide_Pipeline_COMPARE
divide_Pipeline_ADJUST
divide_Pipeline_REM
divide_Pipeline_CLEAR_UPPER
divide_Pipeline_SHIFT6
divide
operator_lt
operator_Pipeline_OUTER_INNER
operator_mul
dut_Pipeline_SHIFT
operator_1_Pipeline_OUTER_INNER
operator_1
dut_Pipeline_WRITE_LOOP
dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP3.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_READ_LOOP4.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_NORMALIZE.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT5.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_PARTIAL.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_COMPARE.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_ADJUST.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_REM.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_CLEAR_UPPER.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide_Pipeline_SHIFT6.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/divide.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_lt.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_Pipeline_OUTER_INNER.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_mul.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_SHIFT.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1_Pipeline_OUTER_INNER.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut_Pipeline_WRITE_LOOP.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute     sc_get_clocks dut 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dut
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dut
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s rsa.prj/export.zip 
INFO: [HLS 200-802] Generated output file rsa.prj/export.zip
Command   export_design done; 13.792 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.792 seconds; current allocated memory: 106.438 MB.
Command ap_source done; 14.783 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1 opened at Mon Dec 23 09:28:27 +0700 2024
Execute     ap_set_clock -name default -period 8.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.531 sec.
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.178 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.73 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
Execute     config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.788 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.159 sec.
Execute   create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
Execute   config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
Execute   source ./rsa.prj/solution1/directives.tcl 
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.242 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.205 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.205 seconds; current allocated memory: 323.039 MB.
Command ap_source done; 4.237 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1 opened at Mon Dec 23 14:48:15 +0700 2024
Execute     ap_set_clock -name default -period 8.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.468 sec.
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.252 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.736 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj
Execute     config_export -output=D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.793 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.142 sec.
Execute   create_clock -period 8.5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8.5 -name default 
Execute   config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj -rtl verilog 
Execute   source ./rsa.prj/solution1/directives.tcl 
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/Study/Tai_lieu/Nhung_bao_mat/Final/Code/Test2/rsa.prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.609 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.464 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.464 seconds; current allocated memory: 106.723 MB.
Command ap_source done; 10.519 sec.
Execute cleanup_all 
