vhdl xil_defaultlib  \
"../../../../tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd" \
"../../../../tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd" \
"../../../bd/design_1/ip/design_1_im_load_0_0/sim/design_1_im_load_0_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/sim/design_1_i2c_sender_adv7511_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ov7670_controller_0_0/sim/design_1_ov7670_controller_0_0.vhd" \
"../../../bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ov7670_capture_0_0/sim/design_1_ov7670_capture_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
