Flow report for cycloneV_soc
Fri Jan 15 09:16:46 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Jan 15 09:16:46 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; cycloneV_soc                                ;
; Top-level Entity Name           ; soc_top                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,307 / 15,880 ( 15 % )                     ;
; Total registers                 ; 4561                                        ;
; Total pins                      ; 143 / 314 ( 46 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 21,376 / 2,764,800 ( < 1 % )                ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/15/2021 09:09:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; cycloneV_soc        ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                          ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+------------------+
; Assignment Name                     ; Value                                                                                                         ; Default Value ; Entity Name                      ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+------------------+
; COMPILER_SIGNATURE_ID               ; 128120937316880.161071974906411                                                                               ; --            ; --                               ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                                                   ; --            ; --                               ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                                                                     ; <None>        ; --                               ; --               ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                          ; --            ; --                               ; eda_simulation   ;
; ENABLE_SIGNALTAP                    ; On                                                                                                            ; --            ; --                               ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto.pre.h                                              ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/alt_types.pre.h                                                   ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer.pre.c                                                   ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_defines.pre.h                                           ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                      ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/tclrpt.pre.h                                                      ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sdram_io.pre.h                                                    ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/system.pre.h                                                      ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/emif.pre.xml                                                      ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                    ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/sequencer.pre.h                                                   ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/sequencer/tclrpt.pre.c                                                      ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                        ; cycloneV_soc/synthesis/submodules/hps.pre.xml                                                                 ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; HPS_PARTITION                       ; On                                                                                                            ; --            ; cycloneV_soc_hps_0_hps_io_border ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                            ; --            ; --                               ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                             ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/../cycloneV_soc.cmp                                                                    ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/cycloneV_soc_hps_0_hps.svd                                                             ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/../../cycloneV_soc.qsys                                                                ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto.pre.h                                              ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/alt_types.pre.h                                                   ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer.pre.c                                                   ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_defines.pre.h                                           ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                      ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/tclrpt.pre.h                                                      ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sdram_io.pre.h                                                    ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/system.pre.h                                                      ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/emif.pre.xml                                                      ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                    ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/sequencer.pre.h                                                   ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/sequencer/tclrpt.pre.c                                                      ; --            ; --                               ; --               ;
; MISC_FILE                           ; cycloneV_soc/synthesis/submodules/hps.pre.xml                                                                 ; --            ; --                               ; --               ;
; NUM_PARALLEL_PROCESSORS             ; 3                                                                                                             ; --            ; --                               ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                             ; --            ; --                               ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                             ; --            ; --                               ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                    ; --            ; --                               ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                    ; --            ; --                               ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                        ; --            ; soc_top                          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                        ; --            ; soc_top                          ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                        ; --            ; soc_top                          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                           ; --            ; --                               ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                         ; --            ; --                               ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                  ; --            ; --                               ; --               ;
; SLD_FILE                            ; cycloneV_soc/synthesis/cycloneV_soc.regmap                                                                    ; --            ; --                               ; --               ;
; SLD_FILE                            ; cycloneV_soc/synthesis/cycloneV_soc.debuginfo                                                                 ; --            ; --                               ; --               ;
; SLD_FILE                            ; db/pico_auto_stripped.stp                                                                                     ; --            ; --                               ; --               ;
; SLD_INFO                            ; QSYS_NAME cycloneV_soc HAS_SOPCINFO 1 GENERATION_ID 1610719689                                                ; --            ; --                               ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                           ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                 ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                       ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                       ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                        ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                 ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                    ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                             ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                        ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                  ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                     ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                           ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                      ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                        ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                            ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                        ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                          ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                  ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                 ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=23                                                                                              ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=23                                                                                           ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=23                                                                                 ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=90                                                                                  ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                          ; --            ; --                               ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                          ; --            ; --                               ; auto_signaltap_0 ;
; SOPCINFO_FILE                       ; cycloneV_soc/synthesis/../../cycloneV_soc.sopcinfo                                                            ; --            ; --                               ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                            ; --            ; --                               ; --               ;
; TOP_LEVEL_ENTITY                    ; soc_top                                                                                                       ; cycloneV_soc  ; --                               ; --               ;
; USE_SIGNALTAP_FILE                  ; pico.stp                                                                                                      ; --            ; --                               ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:57     ; 1.0                     ; 1421 MB             ; 00:01:25                           ;
; Fitter                    ; 00:02:06     ; 1.2                     ; 2742 MB             ; 00:03:21                           ;
; Assembler                 ; 00:00:13     ; 1.0                     ; 1042 MB             ; 00:00:13                           ;
; TimeQuest Timing Analyzer ; 00:00:42     ; 1.3                     ; 1718 MB             ; 00:00:53                           ;
; EDA Netlist Writer        ; 00:00:08     ; 1.0                     ; 1274 MB             ; 00:00:08                           ;
; Total                     ; 00:04:06     ; --                      ; --                  ; 00:06:00                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; Thompson         ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Fitter                    ; Thompson         ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Assembler                 ; Thompson         ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; TimeQuest Timing Analyzer ; Thompson         ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer        ; Thompson         ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_fit --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_asm --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_sta cycloneV_soc -c cycloneV_soc
quartus_eda --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc



