{
  "design": {
    "design_info": {
      "boundary_crc": "0x96CF24168C24440F",
      "device": "xc7z030sbg485-1",
      "name": "amdc_reve",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "amdc_encoder_0": "",
      "xlconstant_2": "",
      "xlconstant_4": "",
      "amdc_leds_0": "",
      "amdc_adc_0": "",
      "amdc_dac_0": "",
      "hier_ps": {
        "processing_system7_0": "",
        "rst_ps7_0_100M": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "tier2_xbar_3": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "i03_couplers": {},
          "s00_couplers": {
            "s00_data_fifo": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {},
          "m11_couplers": {},
          "m12_couplers": {},
          "m13_couplers": {},
          "m14_couplers": {},
          "m15_couplers": {},
          "m16_couplers": {},
          "m17_couplers": {},
          "m18_couplers": {},
          "m19_couplers": {},
          "m20_couplers": {},
          "m21_couplers": {},
          "m22_couplers": {},
          "m23_couplers": {},
          "m24_couplers": {},
          "m25_couplers": {},
          "m26_couplers": {},
          "m27_couplers": {},
          "m28_couplers": {}
        }
      },
      "hier_powerstack": {
        "amdc_inverters_0": "",
        "amdc_pwm_mux_0": "",
        "amdc_inv_status_mux_0": "",
        "xlconstant_3": ""
      },
      "hier_gpio_0": {
        "hier_amds_0": {
          "xlslice_0": "",
          "xlconcat_2": "",
          "amdc_motherboard_0": "",
          "xlslice_1": ""
        },
        "amdc_eddy_current_se_0": "",
        "hier_ild1420_0": {
          "xlslice_0": "",
          "xlslice_1": "",
          "amdc_ild1420_0": "",
          "amdc_ild1420_1": ""
        },
        "xlconstant_0": "",
        "amdc_gp3io_mux_0": "",
        "xlconcat_0": "",
        "xlconstant_1": "",
        "xlconcat_1": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      },
      "hier_timers": {
        "control_timer_0": "",
        "control_timer_1": "",
        "xlconstant_1": "",
        "xlconcat_0": ""
      },
      "hier_gpio_1": {
        "hier_amds_0": {
          "xlslice_0": "",
          "xlconcat_2": "",
          "amdc_motherboard_0": "",
          "xlslice_1": ""
        },
        "amdc_eddy_current_se_0": "",
        "hier_ild1420_0": {
          "xlslice_0": "",
          "xlslice_1": "",
          "amdc_ild1420_0": "",
          "amdc_ild1420_1": ""
        },
        "xlconstant_0": "",
        "amdc_gp3io_mux_0": "",
        "xlconcat_0": "",
        "xlconstant_1": "",
        "xlconcat_1": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      },
      "hier_gpio_2": {
        "hier_amds_0": {
          "xlslice_0": "",
          "xlconcat_2": "",
          "amdc_motherboard_0": "",
          "xlslice_1": ""
        },
        "amdc_eddy_current_se_0": "",
        "hier_ild1420_0": {
          "xlslice_0": "",
          "xlslice_1": "",
          "amdc_ild1420_0": "",
          "amdc_ild1420_1": ""
        },
        "xlconstant_0": "",
        "amdc_gp3io_mux_0": "",
        "xlconcat_0": "",
        "xlconstant_1": "",
        "xlconcat_1": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      },
      "hier_gpio_3": {
        "hier_amds_0": {
          "xlslice_0": "",
          "xlconcat_2": "",
          "amdc_motherboard_0": "",
          "xlslice_1": ""
        },
        "amdc_eddy_current_se_0": "",
        "hier_ild1420_0": {
          "xlslice_0": "",
          "xlslice_1": "",
          "amdc_ild1420_0": "",
          "amdc_ild1420_1": ""
        },
        "xlconstant_0": "",
        "amdc_gp3io_mux_0": "",
        "xlconcat_0": "",
        "xlconstant_1": "",
        "xlconcat_1": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adc_sdo": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_clkout": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_sck": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_cnv": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_1z": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_2z": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_2b": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_2a": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_1a": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "encoder_1b": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter8_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter7_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter6_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter5_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter4_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter3_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter2_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter1_pwm": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "user_led_din": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "inverter_sts_a": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "inverter_sts_b": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "inverter_sts_c": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "inverter_sts_d": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "gpio1_in": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio2_in": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio3_in": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio4_in": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio1_out": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio2_out": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio3_out": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gpio4_out": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "amdc_encoder_0": {
        "vlnv": "wisc.edu:user:amdc_encoder:1.0",
        "xci_name": "amdc_reve_amdc_encoder_0_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "amdc_reve_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "amdc_reve_xlconstant_4_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "amdc_leds_0": {
        "vlnv": "wisc.edu:user:amdc_leds:1.0",
        "xci_name": "amdc_reve_amdc_leds_0_0"
      },
      "amdc_adc_0": {
        "vlnv": "wisc.edu:user:amdc_adc:1.0",
        "xci_name": "amdc_reve_amdc_adc_0_0"
      },
      "amdc_dac_0": {
        "vlnv": "wisc.edu:user:amdc_dac:2.0",
        "xci_name": "amdc_reve_amdc_dac_0_0"
      },
      "hier_ps": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M25_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M26_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M27_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M28_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IRQ_F2P": {
            "type": "intr",
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "amdc_reve_processing_system7_0_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "8.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "667"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "200000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "50000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "8000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_DM_WIDTH": {
                "value": "4"
              },
              "PCW_DQS_WIDTH": {
                "value": "4"
              },
              "PCW_DQ_WIDTH": {
                "value": "32"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "1"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST0_PORT": {
                "value": "1"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "0"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_EN_SDIO1": {
                "value": "1"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK2_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "8"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK2_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_PRIMITIVE": {
                "value": "54"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#data[0]#cmd#clk#data[1]#data[2]#data[3]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#gpio[40]#gpio[41]#gpio[42]#gpio[43]#gpio[44]#gpio[45]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#rx#tx#mdc#mdio"
              },
              "PCW_P2F_UART0_INTR": {
                "value": "1"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.301"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.308"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.357"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.361"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.033"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.029"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.038"
              },
              "PCW_PACKAGE_NAME": {
                "value": "sbg485"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SD1_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD1_GRP_CD_IO": {
                "value": "EMIO"
              },
              "PCW_SD1_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD1_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD1_SD1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.240"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.238"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.283"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.284"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "33.621"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "33.621"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "48.166"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "48.166"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "38.200"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "38.692"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "38.778"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "38.635"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.036"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.036"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.058"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.057"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "38.671"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "38.635"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "38.671"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "38.679"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3 (Low Voltage)"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "0"
              }
            }
          },
          "rst_ps7_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "amdc_reve_rst_ps7_0_100M_0"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "amdc_reve_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "29"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M18_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M19_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M20_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M21_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M22_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M23_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M24_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M25_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M26_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M27_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M28_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M18_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M18_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M18_ARESETN"
                  }
                }
              },
              "M18_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M19_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M19_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M19_ARESETN"
                  }
                }
              },
              "M19_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M20_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M20_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M20_ARESETN"
                  }
                }
              },
              "M20_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M21_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M21_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M21_ARESETN"
                  }
                }
              },
              "M21_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M22_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M22_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M22_ARESETN"
                  }
                }
              },
              "M22_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M23_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M23_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M23_ARESETN"
                  }
                }
              },
              "M23_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M24_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M24_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M24_ARESETN"
                  }
                }
              },
              "M24_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M25_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M25_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M25_ARESETN"
                  }
                }
              },
              "M25_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M26_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M26_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M26_ARESETN"
                  }
                }
              },
              "M26_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M27_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M27_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M27_ARESETN"
                  }
                }
              },
              "M27_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M28_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M28_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M28_ARESETN"
                  }
                }
              },
              "M28_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "amdc_reve_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "2"
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "amdc_reve_tier2_xbar_0_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "amdc_reve_tier2_xbar_1_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "amdc_reve_tier2_xbar_2_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                }
              },
              "tier2_xbar_3": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "amdc_reve_tier2_xbar_3_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i03_couplers_to_i03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "amdc_reve_s00_data_fifo_0"
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "amdc_reve_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_data_fifo/M_AXI"
                    ]
                  },
                  "auto_pc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "s00_data_fifo/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "s00_data_fifo/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m16_couplers_to_m16_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m17_couplers_to_m17_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m18_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m18_couplers_to_m18_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m19_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m19_couplers_to_m19_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m20_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m20_couplers_to_m20_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m21_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m21_couplers_to_m21_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m22_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m22_couplers_to_m22_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m23_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m23_couplers_to_m23_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m24_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m24_couplers_to_m24_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m25_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m25_couplers_to_m25_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m26_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m26_couplers_to_m26_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m27_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m27_couplers_to_m27_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m28_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m28_couplers_to_m28_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m10_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "m12_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "m14_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "m15_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "m16_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "m17_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m18_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M18_AXI",
                  "m18_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m18_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M02_AXI",
                  "m18_couplers/S_AXI"
                ]
              },
              "m19_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M19_AXI",
                  "m19_couplers/M_AXI"
                ]
              },
              "m20_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M20_AXI",
                  "m20_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m19_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M03_AXI",
                  "m19_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m20_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M04_AXI",
                  "m20_couplers/S_AXI"
                ]
              },
              "m21_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M21_AXI",
                  "m21_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m21_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M05_AXI",
                  "m21_couplers/S_AXI"
                ]
              },
              "m22_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M22_AXI",
                  "m22_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m22_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M06_AXI",
                  "m22_couplers/S_AXI"
                ]
              },
              "m23_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M23_AXI",
                  "m23_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m23_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M07_AXI",
                  "m23_couplers/S_AXI"
                ]
              },
              "m24_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M24_AXI",
                  "m24_couplers/M_AXI"
                ]
              },
              "tier2_xbar_3_to_m24_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M00_AXI",
                  "m24_couplers/S_AXI"
                ]
              },
              "m25_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M25_AXI",
                  "m25_couplers/M_AXI"
                ]
              },
              "m26_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M26_AXI",
                  "m26_couplers/M_AXI"
                ]
              },
              "tier2_xbar_3_to_m25_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M01_AXI",
                  "m25_couplers/S_AXI"
                ]
              },
              "m27_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M27_AXI",
                  "m27_couplers/M_AXI"
                ]
              },
              "tier2_xbar_3_to_m26_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M02_AXI",
                  "m26_couplers/S_AXI"
                ]
              },
              "tier2_xbar_3_to_m27_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M03_AXI",
                  "m27_couplers/S_AXI"
                ]
              },
              "m28_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M28_AXI",
                  "m28_couplers/M_AXI"
                ]
              },
              "tier2_xbar_3_to_m28_couplers": {
                "interface_ports": [
                  "tier2_xbar_3/M04_AXI",
                  "m28_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "xbar_to_i03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "i03_couplers/S_AXI"
                ]
              },
              "i03_couplers_to_tier2_xbar_3": {
                "interface_ports": [
                  "i03_couplers/M_AXI",
                  "tier2_xbar_3/S00_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "tier2_xbar_3/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "i03_couplers/S_ACLK",
                  "i03_couplers/M_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK",
                  "m18_couplers/S_ACLK",
                  "m19_couplers/S_ACLK",
                  "m20_couplers/S_ACLK",
                  "m21_couplers/S_ACLK",
                  "m22_couplers/S_ACLK",
                  "m23_couplers/S_ACLK",
                  "m24_couplers/S_ACLK",
                  "m25_couplers/S_ACLK",
                  "m26_couplers/S_ACLK",
                  "m27_couplers/S_ACLK",
                  "m28_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "tier2_xbar_3/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "i03_couplers/S_ARESETN",
                  "i03_couplers/M_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN",
                  "m18_couplers/S_ARESETN",
                  "m19_couplers/S_ARESETN",
                  "m20_couplers/S_ARESETN",
                  "m21_couplers/S_ARESETN",
                  "m22_couplers/S_ARESETN",
                  "m23_couplers/S_ARESETN",
                  "m24_couplers/S_ARESETN",
                  "m25_couplers/S_ARESETN",
                  "m26_couplers/S_ARESETN",
                  "m27_couplers/S_ARESETN",
                  "m28_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              },
              "M13_ACLK_1": {
                "ports": [
                  "M13_ACLK",
                  "m13_couplers/M_ACLK"
                ]
              },
              "M13_ARESETN_1": {
                "ports": [
                  "M13_ARESETN",
                  "m13_couplers/M_ARESETN"
                ]
              },
              "M14_ACLK_1": {
                "ports": [
                  "M14_ACLK",
                  "m14_couplers/M_ACLK"
                ]
              },
              "M14_ARESETN_1": {
                "ports": [
                  "M14_ARESETN",
                  "m14_couplers/M_ARESETN"
                ]
              },
              "M15_ACLK_1": {
                "ports": [
                  "M15_ACLK",
                  "m15_couplers/M_ACLK"
                ]
              },
              "M15_ARESETN_1": {
                "ports": [
                  "M15_ARESETN",
                  "m15_couplers/M_ARESETN"
                ]
              },
              "M16_ACLK_1": {
                "ports": [
                  "M16_ACLK",
                  "m16_couplers/M_ACLK"
                ]
              },
              "M16_ARESETN_1": {
                "ports": [
                  "M16_ARESETN",
                  "m16_couplers/M_ARESETN"
                ]
              },
              "M17_ACLK_1": {
                "ports": [
                  "M17_ACLK",
                  "m17_couplers/M_ACLK"
                ]
              },
              "M17_ARESETN_1": {
                "ports": [
                  "M17_ARESETN",
                  "m17_couplers/M_ARESETN"
                ]
              },
              "M18_ACLK_1": {
                "ports": [
                  "M18_ACLK",
                  "m18_couplers/M_ACLK"
                ]
              },
              "M18_ARESETN_1": {
                "ports": [
                  "M18_ARESETN",
                  "m18_couplers/M_ARESETN"
                ]
              },
              "M19_ACLK_1": {
                "ports": [
                  "M19_ACLK",
                  "m19_couplers/M_ACLK"
                ]
              },
              "M19_ARESETN_1": {
                "ports": [
                  "M19_ARESETN",
                  "m19_couplers/M_ARESETN"
                ]
              },
              "M20_ACLK_1": {
                "ports": [
                  "M20_ACLK",
                  "m20_couplers/M_ACLK"
                ]
              },
              "M20_ARESETN_1": {
                "ports": [
                  "M20_ARESETN",
                  "m20_couplers/M_ARESETN"
                ]
              },
              "M21_ACLK_1": {
                "ports": [
                  "M21_ACLK",
                  "m21_couplers/M_ACLK"
                ]
              },
              "M21_ARESETN_1": {
                "ports": [
                  "M21_ARESETN",
                  "m21_couplers/M_ARESETN"
                ]
              },
              "M22_ACLK_1": {
                "ports": [
                  "M22_ACLK",
                  "m22_couplers/M_ACLK"
                ]
              },
              "M22_ARESETN_1": {
                "ports": [
                  "M22_ARESETN",
                  "m22_couplers/M_ARESETN"
                ]
              },
              "M23_ACLK_1": {
                "ports": [
                  "M23_ACLK",
                  "m23_couplers/M_ACLK"
                ]
              },
              "M23_ARESETN_1": {
                "ports": [
                  "M23_ARESETN",
                  "m23_couplers/M_ARESETN"
                ]
              },
              "M24_ACLK_1": {
                "ports": [
                  "M24_ACLK",
                  "m24_couplers/M_ACLK"
                ]
              },
              "M24_ARESETN_1": {
                "ports": [
                  "M24_ARESETN",
                  "m24_couplers/M_ARESETN"
                ]
              },
              "M25_ACLK_1": {
                "ports": [
                  "M25_ACLK",
                  "m25_couplers/M_ACLK"
                ]
              },
              "M25_ARESETN_1": {
                "ports": [
                  "M25_ARESETN",
                  "m25_couplers/M_ARESETN"
                ]
              },
              "M26_ACLK_1": {
                "ports": [
                  "M26_ACLK",
                  "m26_couplers/M_ACLK"
                ]
              },
              "M26_ARESETN_1": {
                "ports": [
                  "M26_ARESETN",
                  "m26_couplers/M_ARESETN"
                ]
              },
              "M27_ACLK_1": {
                "ports": [
                  "M27_ACLK",
                  "m27_couplers/M_ACLK"
                ]
              },
              "M27_ARESETN_1": {
                "ports": [
                  "M27_ARESETN",
                  "m27_couplers/M_ARESETN"
                ]
              },
              "M28_ACLK_1": {
                "ports": [
                  "M28_ACLK",
                  "m28_couplers/M_ACLK"
                ]
              },
              "M28_ARESETN_1": {
                "ports": [
                  "M28_ARESETN",
                  "m28_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn7": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph/M06_AXI"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "M11_AXI",
              "ps7_0_axi_periph/M11_AXI"
            ]
          },
          "ps7_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "M13_AXI",
              "ps7_0_axi_periph/M13_AXI"
            ]
          },
          "Conn15": {
            "interface_ports": [
              "M15_AXI",
              "ps7_0_axi_periph/M15_AXI"
            ]
          },
          "Conn21": {
            "interface_ports": [
              "M21_AXI",
              "ps7_0_axi_periph/M21_AXI"
            ]
          },
          "Conn23": {
            "interface_ports": [
              "M23_AXI",
              "ps7_0_axi_periph/M23_AXI"
            ]
          },
          "Conn25": {
            "interface_ports": [
              "M25_AXI",
              "ps7_0_axi_periph/M25_AXI"
            ]
          },
          "Conn16": {
            "interface_ports": [
              "M16_AXI",
              "ps7_0_axi_periph/M16_AXI"
            ]
          },
          "Conn24": {
            "interface_ports": [
              "M24_AXI",
              "ps7_0_axi_periph/M24_AXI"
            ]
          },
          "Conn18": {
            "interface_ports": [
              "M18_AXI",
              "ps7_0_axi_periph/M18_AXI"
            ]
          },
          "Conn22": {
            "interface_ports": [
              "M22_AXI",
              "ps7_0_axi_periph/M22_AXI"
            ]
          },
          "Conn19": {
            "interface_ports": [
              "M19_AXI",
              "ps7_0_axi_periph/M19_AXI"
            ]
          },
          "Conn27": {
            "interface_ports": [
              "M27_AXI",
              "ps7_0_axi_periph/M27_AXI"
            ]
          },
          "Conn20": {
            "interface_ports": [
              "M20_AXI",
              "ps7_0_axi_periph/M20_AXI"
            ]
          },
          "Conn26": {
            "interface_ports": [
              "M26_AXI",
              "ps7_0_axi_periph/M26_AXI"
            ]
          },
          "Conn28": {
            "interface_ports": [
              "M28_AXI",
              "ps7_0_axi_periph/M28_AXI"
            ]
          },
          "Conn14": {
            "interface_ports": [
              "M14_AXI",
              "ps7_0_axi_periph/M14_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          },
          "Conn17": {
            "interface_ports": [
              "M17_AXI",
              "ps7_0_axi_periph/M17_AXI"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "M10_AXI",
              "ps7_0_axi_periph/M10_AXI"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "M08_AXI",
              "ps7_0_axi_periph/M08_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph/M04_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M05_AXI",
              "ps7_0_axi_periph/M05_AXI"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "M09_AXI",
              "ps7_0_axi_periph/M09_AXI"
            ]
          },
          "Conn13": {
            "interface_ports": [
              "M12_AXI",
              "ps7_0_axi_periph/M12_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph/M07_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_100M/ext_reset_in"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "rst_ps7_0_100M/slowest_sync_clk",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M03_ACLK",
              "ps7_0_axi_periph/M04_ACLK",
              "ps7_0_axi_periph/M05_ACLK",
              "ps7_0_axi_periph/M06_ACLK",
              "ps7_0_axi_periph/M07_ACLK",
              "ps7_0_axi_periph/M08_ACLK",
              "ps7_0_axi_periph/M09_ACLK",
              "ps7_0_axi_periph/M10_ACLK",
              "ps7_0_axi_periph/M11_ACLK",
              "ps7_0_axi_periph/M12_ACLK",
              "ps7_0_axi_periph/M13_ACLK",
              "ps7_0_axi_periph/M14_ACLK",
              "ps7_0_axi_periph/M15_ACLK",
              "ps7_0_axi_periph/M16_ACLK",
              "ps7_0_axi_periph/M17_ACLK",
              "ps7_0_axi_periph/M18_ACLK",
              "ps7_0_axi_periph/M19_ACLK",
              "ps7_0_axi_periph/M20_ACLK",
              "ps7_0_axi_periph/M21_ACLK",
              "ps7_0_axi_periph/M22_ACLK",
              "ps7_0_axi_periph/M23_ACLK",
              "ps7_0_axi_periph/M24_ACLK",
              "ps7_0_axi_periph/M25_ACLK",
              "ps7_0_axi_periph/M26_ACLK",
              "ps7_0_axi_periph/M27_ACLK",
              "ps7_0_axi_periph/M28_ACLK"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_100M/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M03_ARESETN",
              "ps7_0_axi_periph/M04_ARESETN",
              "ps7_0_axi_periph/M05_ARESETN",
              "ps7_0_axi_periph/M06_ARESETN",
              "ps7_0_axi_periph/M07_ARESETN",
              "ps7_0_axi_periph/M08_ARESETN",
              "ps7_0_axi_periph/M09_ARESETN",
              "ps7_0_axi_periph/M10_ARESETN",
              "ps7_0_axi_periph/M11_ARESETN",
              "ps7_0_axi_periph/M12_ARESETN",
              "ps7_0_axi_periph/M13_ARESETN",
              "ps7_0_axi_periph/M14_ARESETN",
              "ps7_0_axi_periph/M15_ARESETN",
              "ps7_0_axi_periph/M16_ARESETN",
              "ps7_0_axi_periph/M17_ARESETN",
              "ps7_0_axi_periph/M18_ARESETN",
              "ps7_0_axi_periph/M19_ARESETN",
              "ps7_0_axi_periph/M20_ARESETN",
              "ps7_0_axi_periph/M21_ARESETN",
              "ps7_0_axi_periph/M22_ARESETN",
              "ps7_0_axi_periph/M23_ARESETN",
              "ps7_0_axi_periph/M24_ARESETN",
              "ps7_0_axi_periph/M25_ARESETN",
              "ps7_0_axi_periph/M26_ARESETN",
              "ps7_0_axi_periph/M27_ARESETN",
              "ps7_0_axi_periph/M28_ARESETN"
            ]
          },
          "rst_ps7_0_100M_interconnect_aresetn": {
            "ports": [
              "rst_ps7_0_100M/interconnect_aresetn",
              "ps7_0_axi_periph/ARESETN"
            ]
          },
          "IRQ_F2P_1": {
            "ports": [
              "IRQ_F2P",
              "processing_system7_0/IRQ_F2P"
            ]
          }
        }
      },
      "hier_powerstack": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "carrier_high": {
            "direction": "O"
          },
          "carrier_low": {
            "direction": "O"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "inverter1_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter2_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter3_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter4_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter5_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter6_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter7_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter8_pwm": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "inverter_sts_c": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "inverter_sts_d": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "device1_out": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "inverter_sts_a": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "inverter_sts_b": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "amdc_inverters_0": {
            "vlnv": "wisc.edu:user:amdc_inverters:1.0",
            "xci_name": "amdc_reve_amdc_inverters_0_0"
          },
          "amdc_pwm_mux_0": {
            "vlnv": "wisc.edu:user:amdc_pwm_mux:1.0",
            "xci_name": "amdc_reve_amdc_pwm_mux_0_0"
          },
          "amdc_inv_status_mux_0": {
            "vlnv": "xilinx.com:user:amdc_inv_status_mux:1.0",
            "xci_name": "amdc_reve_amdc_inv_status_mux_0_0"
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_3_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S00_AXI1",
              "amdc_pwm_mux_0/S00_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S00_AXI2",
              "amdc_inv_status_mux_0/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S00_AXI",
              "amdc_inverters_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "amdc_inverters_0_inverter1_pwm": {
            "ports": [
              "amdc_inverters_0/inverter1_pwm",
              "amdc_pwm_mux_0/i_INV1_PWM"
            ]
          },
          "amdc_inverters_0_inverter2_pwm": {
            "ports": [
              "amdc_inverters_0/inverter2_pwm",
              "amdc_pwm_mux_0/i_INV2_PWM"
            ]
          },
          "amdc_inverters_0_inverter3_pwm": {
            "ports": [
              "amdc_inverters_0/inverter3_pwm",
              "amdc_pwm_mux_0/i_INV3_PWM"
            ]
          },
          "amdc_inverters_0_inverter4_pwm": {
            "ports": [
              "amdc_inverters_0/inverter4_pwm",
              "amdc_pwm_mux_0/i_INV4_PWM"
            ]
          },
          "amdc_inverters_0_inverter5_pwm": {
            "ports": [
              "amdc_inverters_0/inverter5_pwm",
              "amdc_pwm_mux_0/i_INV5_PWM"
            ]
          },
          "amdc_inverters_0_inverter6_pwm": {
            "ports": [
              "amdc_inverters_0/inverter6_pwm",
              "amdc_pwm_mux_0/i_INV6_PWM"
            ]
          },
          "amdc_inverters_0_inverter7_pwm": {
            "ports": [
              "amdc_inverters_0/inverter7_pwm",
              "amdc_pwm_mux_0/i_INV7_PWM"
            ]
          },
          "amdc_inverters_0_inverter8_pwm": {
            "ports": [
              "amdc_inverters_0/inverter8_pwm",
              "amdc_pwm_mux_0/i_INV8_PWM"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "amdc_pwm_mux_0/s00_axi_aclk",
              "amdc_inverters_0/s00_axi_aclk",
              "amdc_inverters_0/CLK_PWM",
              "amdc_inv_status_mux_0/s00_axi_aclk"
            ]
          },
          "amdc_inverters_0_carrier_high": {
            "ports": [
              "amdc_inverters_0/carrier_high",
              "carrier_high"
            ]
          },
          "amdc_inverters_0_carrier_low": {
            "ports": [
              "amdc_inverters_0/carrier_low",
              "carrier_low"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "amdc_pwm_mux_0/s00_axi_aresetn",
              "amdc_inverters_0/s00_axi_aresetn",
              "amdc_inv_status_mux_0/s00_axi_aresetn"
            ]
          },
          "amdc_pwm_mux_0_o_INV1_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV1_PWM",
              "inverter1_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV2_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV2_PWM",
              "inverter2_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV3_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV3_PWM",
              "inverter3_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV4_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV4_PWM",
              "inverter4_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV5_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV5_PWM",
              "inverter5_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV6_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV6_PWM",
              "inverter6_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV7_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV7_PWM",
              "inverter7_pwm"
            ]
          },
          "amdc_pwm_mux_0_o_INV8_PWM": {
            "ports": [
              "amdc_pwm_mux_0/o_INV8_PWM",
              "inverter8_pwm"
            ]
          },
          "Net": {
            "ports": [
              "inverter_sts_c",
              "amdc_inv_status_mux_0/sts_c_ext"
            ]
          },
          "Net1": {
            "ports": [
              "inverter_sts_d",
              "amdc_inv_status_mux_0/sts_d_ext"
            ]
          },
          "amdc_inverters_0_rst": {
            "ports": [
              "amdc_inverters_0/rst",
              "amdc_inv_status_mux_0/sts_a_int"
            ]
          },
          "amdc_inv_status_mux_0_sts_d_int": {
            "ports": [
              "amdc_inv_status_mux_0/sts_d_int",
              "amdc_inverters_0/flt_temp"
            ]
          },
          "amdc_inv_status_mux_0_sts_c_int": {
            "ports": [
              "amdc_inv_status_mux_0/sts_c_int",
              "amdc_inverters_0/flt_desat"
            ]
          },
          "amdc_inv_status_mux_0_sts_b_int": {
            "ports": [
              "amdc_inv_status_mux_0/sts_b_int",
              "amdc_inverters_0/rdy"
            ]
          },
          "device1_out_1": {
            "ports": [
              "device1_out",
              "amdc_inv_status_mux_0/device1_out"
            ]
          },
          "Net2": {
            "ports": [
              "inverter_sts_a",
              "amdc_inv_status_mux_0/sts_a_ext"
            ]
          },
          "Net3": {
            "ports": [
              "inverter_sts_b",
              "amdc_inv_status_mux_0/sts_b_ext"
            ]
          },
          "device3_out_1": {
            "ports": [
              "xlconstant_3/dout",
              "amdc_inv_status_mux_0/device3_out",
              "amdc_inv_status_mux_0/device4_out",
              "amdc_inv_status_mux_0/device5_out",
              "amdc_inv_status_mux_0/device6_out",
              "amdc_inv_status_mux_0/device7_out",
              "amdc_inv_status_mux_0/device8_out",
              "amdc_inv_status_mux_0/device2_out"
            ]
          }
        }
      },
      "hier_gpio_0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_carrier_low": {
            "direction": "I"
          },
          "pwm_carrier_high": {
            "direction": "I"
          }
        },
        "components": {
          "hier_amds_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "pwm_carrier_low": {
                "direction": "I"
              },
              "pwm_carrier_high": {
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "xlconcat_2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "amdc_reve_xlconcat_2_0"
              },
              "amdc_motherboard_0": {
                "vlnv": "wisc.edu:user:amdc_motherboard:1.0",
                "xci_name": "amdc_reve_amdc_motherboard_0_0"
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_motherboard_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_motherboard_0/motherboard_dout1"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_adc": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_adc",
                  "xlconcat_2/In0"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_tx": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_tx",
                  "xlconcat_2/In1"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_motherboard_0/motherboard_dout2"
                ]
              },
              "amdc_gpio_mux_0_device_in_2": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "xlconcat_2/dout",
                  "dout"
                ]
              },
              "amdc_inverters_0_carrier_low": {
                "ports": [
                  "pwm_carrier_low",
                  "amdc_motherboard_0/pwm_carrier_low"
                ]
              },
              "amdc_inverters_0_carrier_high": {
                "ports": [
                  "pwm_carrier_high",
                  "amdc_motherboard_0/pwm_carrier_high"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_motherboard_0/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_motherboard_0/s00_axi_aresetn"
                ]
              }
            }
          },
          "amdc_eddy_current_se_0": {
            "vlnv": "xilinx.com:user:amdc_eddy_current_sensor:1.0",
            "xci_name": "amdc_reve_amdc_eddy_current_se_0_0"
          },
          "hier_ild1420_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "amdc_ild1420_0": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_0_0"
              },
              "amdc_ild1420_1": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_1_0"
              }
            },
            "interface_nets": {
              "hier_ps_M13_AXI": {
                "interface_ports": [
                  "S00_AXI1",
                  "amdc_ild1420_1/S00_AXI"
                ]
              },
              "hier_ps_M12_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_ild1420_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_ild1420_0/din"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_ild1420_1/din"
                ]
              },
              "amdc_gpio_mux_0_device_in_3": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_ild1420_0/s00_axi_aclk",
                  "amdc_ild1420_1/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_ild1420_0/s00_axi_aresetn",
                  "amdc_ild1420_1/s00_axi_aresetn"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "amdc_gp3io_mux_0": {
            "vlnv": "xilinx.com:user:amdc_gp3io_mux:1.0",
            "xci_name": "amdc_reve_amdc_gp3io_mux_0_0"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_1_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_0_8",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_0_9",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_1_8",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "hier_ps_M48_AXI": {
            "interface_ports": [
              "S00_AXI",
              "amdc_gp3io_mux_0/S00_AXI"
            ]
          },
          "S00_AXI4_1": {
            "interface_ports": [
              "S00_AXI4",
              "hier_ild1420_0/S00_AXI1"
            ]
          },
          "S00_AXI3_1": {
            "interface_ports": [
              "S00_AXI3",
              "hier_ild1420_0/S00_AXI"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "amdc_eddy_current_se_0/S00_AXI"
            ]
          },
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "hier_amds_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "gpio1_in_1": {
            "ports": [
              "gpio_in",
              "amdc_gp3io_mux_0/port_in"
            ]
          },
          "amdc_gp3io_mux_0_port_out": {
            "ports": [
              "amdc_gp3io_mux_0/port_out",
              "gpio_out"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "hier_amds_0/s00_axi_aclk",
              "amdc_eddy_current_se_0/s00_axi_aclk",
              "hier_ild1420_0/s00_axi_aclk",
              "amdc_gp3io_mux_0/s00_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "hier_amds_0/s00_axi_aresetn",
              "amdc_eddy_current_se_0/s00_axi_aresetn",
              "hier_ild1420_0/s00_axi_aresetn",
              "amdc_gp3io_mux_0/s00_axi_aresetn"
            ]
          },
          "pwm_carrier_low_1": {
            "ports": [
              "pwm_carrier_low",
              "hier_amds_0/pwm_carrier_low"
            ]
          },
          "pwm_carrier_high_1": {
            "ports": [
              "pwm_carrier_high",
              "hier_amds_0/pwm_carrier_high"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "amdc_gp3io_mux_0/device3_out",
              "amdc_gp3io_mux_0/device4_out"
            ]
          },
          "hier_amds_0_dout": {
            "ports": [
              "hier_amds_0/dout",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "amdc_gp3io_mux_0/device1_out"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In1",
              "xlconcat_1/In1"
            ]
          },
          "amdc_eddy_current_se_0_sensor_control_out": {
            "ports": [
              "amdc_eddy_current_se_0/sensor_control_out",
              "xlconcat_1/In0"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "amdc_gp3io_mux_0/device2_out"
            ]
          },
          "amdc_gp3io_mux_0_device1_in": {
            "ports": [
              "amdc_gp3io_mux_0/device1_in",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "hier_amds_0/Din"
            ]
          },
          "amdc_gp3io_mux_0_device2_in": {
            "ports": [
              "amdc_gp3io_mux_0/device2_in",
              "xlslice_1/Din"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "amdc_eddy_current_se_0/sensor_data_in"
            ]
          },
          "amdc_gp3io_mux_0_device3_in": {
            "ports": [
              "amdc_gp3io_mux_0/device3_in",
              "xlslice_2/Din"
            ]
          },
          "Din_1": {
            "ports": [
              "xlslice_2/Dout",
              "hier_ild1420_0/Din"
            ]
          }
        }
      },
      "hier_timers": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "type": "intr",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "control_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "amdc_reve_control_timer_0_0"
          },
          "control_timer_1": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "amdc_reve_control_timer_1_0"
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "hier_ps_M33_AXI": {
            "interface_ports": [
              "S_AXI1",
              "control_timer_1/S_AXI"
            ]
          },
          "hier_ps_M32_AXI": {
            "interface_ports": [
              "S_AXI",
              "control_timer_0/S_AXI"
            ]
          }
        },
        "nets": {
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "control_timer_1/freeze",
              "control_timer_0/freeze"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "control_timer_1/s_axi_aclk",
              "control_timer_0/s_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "control_timer_1/s_axi_aresetn",
              "control_timer_0/s_axi_aresetn"
            ]
          },
          "control_timer_1_interrupt": {
            "ports": [
              "control_timer_1/interrupt",
              "xlconcat_0/In1"
            ]
          },
          "control_timer_0_interrupt": {
            "ports": [
              "control_timer_0/interrupt",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "hier_gpio_1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_carrier_low": {
            "direction": "I"
          },
          "pwm_carrier_high": {
            "direction": "I"
          }
        },
        "components": {
          "hier_amds_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "pwm_carrier_low": {
                "direction": "I"
              },
              "pwm_carrier_high": {
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "xlconcat_2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "amdc_reve_xlconcat_2_5"
              },
              "amdc_motherboard_0": {
                "vlnv": "wisc.edu:user:amdc_motherboard:1.0",
                "xci_name": "amdc_reve_amdc_motherboard_0_5"
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_12",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_motherboard_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_motherboard_0/motherboard_dout1"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_adc": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_adc",
                  "xlconcat_2/In0"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_tx": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_tx",
                  "xlconcat_2/In1"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_motherboard_0/motherboard_dout2"
                ]
              },
              "amdc_gpio_mux_0_device_in_2": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "xlconcat_2/dout",
                  "dout"
                ]
              },
              "amdc_inverters_0_carrier_low": {
                "ports": [
                  "pwm_carrier_low",
                  "amdc_motherboard_0/pwm_carrier_low"
                ]
              },
              "amdc_inverters_0_carrier_high": {
                "ports": [
                  "pwm_carrier_high",
                  "amdc_motherboard_0/pwm_carrier_high"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_motherboard_0/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_motherboard_0/s00_axi_aresetn"
                ]
              }
            }
          },
          "amdc_eddy_current_se_0": {
            "vlnv": "xilinx.com:user:amdc_eddy_current_sensor:1.0",
            "xci_name": "amdc_reve_amdc_eddy_current_se_0_5"
          },
          "hier_ild1420_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_14",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "amdc_ild1420_0": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_0_5"
              },
              "amdc_ild1420_1": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_1_5"
              }
            },
            "interface_nets": {
              "hier_ps_M13_AXI": {
                "interface_ports": [
                  "S00_AXI1",
                  "amdc_ild1420_1/S00_AXI"
                ]
              },
              "hier_ps_M12_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_ild1420_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_ild1420_0/din"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_ild1420_1/din"
                ]
              },
              "amdc_gpio_mux_0_device_in_3": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_ild1420_0/s00_axi_aclk",
                  "amdc_ild1420_1/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_ild1420_0/s00_axi_aresetn",
                  "amdc_ild1420_1/s00_axi_aresetn"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_0_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "amdc_gp3io_mux_0": {
            "vlnv": "xilinx.com:user:amdc_gp3io_mux:1.0",
            "xci_name": "amdc_reve_amdc_gp3io_mux_0_5"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_4",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_1_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_1_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_0_15",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_1_14",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_2_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "hier_ps_M48_AXI": {
            "interface_ports": [
              "S00_AXI",
              "amdc_gp3io_mux_0/S00_AXI"
            ]
          },
          "S00_AXI4_1": {
            "interface_ports": [
              "S00_AXI4",
              "hier_ild1420_0/S00_AXI1"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "amdc_eddy_current_se_0/S00_AXI"
            ]
          },
          "S00_AXI3_1": {
            "interface_ports": [
              "S00_AXI3",
              "hier_ild1420_0/S00_AXI"
            ]
          },
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "hier_amds_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "gpio1_in_1": {
            "ports": [
              "gpio_in",
              "amdc_gp3io_mux_0/port_in"
            ]
          },
          "amdc_gp3io_mux_0_port_out": {
            "ports": [
              "amdc_gp3io_mux_0/port_out",
              "gpio_out"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "hier_amds_0/s00_axi_aclk",
              "amdc_eddy_current_se_0/s00_axi_aclk",
              "hier_ild1420_0/s00_axi_aclk",
              "amdc_gp3io_mux_0/s00_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "hier_amds_0/s00_axi_aresetn",
              "amdc_eddy_current_se_0/s00_axi_aresetn",
              "hier_ild1420_0/s00_axi_aresetn",
              "amdc_gp3io_mux_0/s00_axi_aresetn"
            ]
          },
          "pwm_carrier_low_1": {
            "ports": [
              "pwm_carrier_low",
              "hier_amds_0/pwm_carrier_low"
            ]
          },
          "pwm_carrier_high_1": {
            "ports": [
              "pwm_carrier_high",
              "hier_amds_0/pwm_carrier_high"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "amdc_gp3io_mux_0/device3_out",
              "amdc_gp3io_mux_0/device4_out"
            ]
          },
          "hier_amds_0_dout": {
            "ports": [
              "hier_amds_0/dout",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "amdc_gp3io_mux_0/device1_out"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In1",
              "xlconcat_1/In1"
            ]
          },
          "amdc_eddy_current_se_0_sensor_control_out": {
            "ports": [
              "amdc_eddy_current_se_0/sensor_control_out",
              "xlconcat_1/In0"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "amdc_gp3io_mux_0/device2_out"
            ]
          },
          "amdc_gp3io_mux_0_device1_in": {
            "ports": [
              "amdc_gp3io_mux_0/device1_in",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "hier_amds_0/Din"
            ]
          },
          "amdc_gp3io_mux_0_device2_in": {
            "ports": [
              "amdc_gp3io_mux_0/device2_in",
              "xlslice_1/Din"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "amdc_eddy_current_se_0/sensor_data_in"
            ]
          },
          "amdc_gp3io_mux_0_device3_in": {
            "ports": [
              "amdc_gp3io_mux_0/device3_in",
              "xlslice_2/Din"
            ]
          },
          "Din_1": {
            "ports": [
              "xlslice_2/Dout",
              "hier_ild1420_0/Din"
            ]
          }
        }
      },
      "hier_gpio_2": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_carrier_low": {
            "direction": "I"
          },
          "pwm_carrier_high": {
            "direction": "I"
          }
        },
        "components": {
          "hier_amds_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "pwm_carrier_low": {
                "direction": "I"
              },
              "pwm_carrier_high": {
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "xlconcat_2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "amdc_reve_xlconcat_2_6"
              },
              "amdc_motherboard_0": {
                "vlnv": "wisc.edu:user:amdc_motherboard:1.0",
                "xci_name": "amdc_reve_amdc_motherboard_0_6"
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_15",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_motherboard_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_motherboard_0/motherboard_dout1"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_adc": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_adc",
                  "xlconcat_2/In0"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_tx": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_tx",
                  "xlconcat_2/In1"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_motherboard_0/motherboard_dout2"
                ]
              },
              "amdc_gpio_mux_0_device_in_2": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "xlconcat_2/dout",
                  "dout"
                ]
              },
              "amdc_inverters_0_carrier_low": {
                "ports": [
                  "pwm_carrier_low",
                  "amdc_motherboard_0/pwm_carrier_low"
                ]
              },
              "amdc_inverters_0_carrier_high": {
                "ports": [
                  "pwm_carrier_high",
                  "amdc_motherboard_0/pwm_carrier_high"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_motherboard_0/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_motherboard_0/s00_axi_aresetn"
                ]
              }
            }
          },
          "amdc_eddy_current_se_0": {
            "vlnv": "xilinx.com:user:amdc_eddy_current_sensor:1.0",
            "xci_name": "amdc_reve_amdc_eddy_current_se_0_6"
          },
          "hier_ild1420_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_17",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_16",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "amdc_ild1420_0": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_0_6"
              },
              "amdc_ild1420_1": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_1_6"
              }
            },
            "interface_nets": {
              "hier_ps_M12_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_ild1420_0/S00_AXI"
                ]
              },
              "hier_ps_M13_AXI": {
                "interface_ports": [
                  "S00_AXI1",
                  "amdc_ild1420_1/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_ild1420_0/din"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_ild1420_1/din"
                ]
              },
              "amdc_gpio_mux_0_device_in_3": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_ild1420_0/s00_axi_aclk",
                  "amdc_ild1420_1/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_ild1420_0/s00_axi_aresetn",
                  "amdc_ild1420_1/s00_axi_aresetn"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_0_6",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "amdc_gp3io_mux_0": {
            "vlnv": "xilinx.com:user:amdc_gp3io_mux:1.0",
            "xci_name": "amdc_reve_amdc_gp3io_mux_0_6"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_5",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_1_4",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_1_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_0_18",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_1_17",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_2_2",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI4_1": {
            "interface_ports": [
              "S00_AXI4",
              "hier_ild1420_0/S00_AXI1"
            ]
          },
          "hier_ps_M48_AXI": {
            "interface_ports": [
              "S00_AXI",
              "amdc_gp3io_mux_0/S00_AXI"
            ]
          },
          "S00_AXI3_1": {
            "interface_ports": [
              "S00_AXI3",
              "hier_ild1420_0/S00_AXI"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "amdc_eddy_current_se_0/S00_AXI"
            ]
          },
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "hier_amds_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "gpio1_in_1": {
            "ports": [
              "gpio_in",
              "amdc_gp3io_mux_0/port_in"
            ]
          },
          "amdc_gp3io_mux_0_port_out": {
            "ports": [
              "amdc_gp3io_mux_0/port_out",
              "gpio_out"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "hier_amds_0/s00_axi_aclk",
              "amdc_eddy_current_se_0/s00_axi_aclk",
              "hier_ild1420_0/s00_axi_aclk",
              "amdc_gp3io_mux_0/s00_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "hier_amds_0/s00_axi_aresetn",
              "amdc_eddy_current_se_0/s00_axi_aresetn",
              "hier_ild1420_0/s00_axi_aresetn",
              "amdc_gp3io_mux_0/s00_axi_aresetn"
            ]
          },
          "pwm_carrier_low_1": {
            "ports": [
              "pwm_carrier_low",
              "hier_amds_0/pwm_carrier_low"
            ]
          },
          "pwm_carrier_high_1": {
            "ports": [
              "pwm_carrier_high",
              "hier_amds_0/pwm_carrier_high"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "amdc_gp3io_mux_0/device3_out",
              "amdc_gp3io_mux_0/device4_out"
            ]
          },
          "hier_amds_0_dout": {
            "ports": [
              "hier_amds_0/dout",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "amdc_gp3io_mux_0/device1_out"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In1",
              "xlconcat_1/In1"
            ]
          },
          "amdc_eddy_current_se_0_sensor_control_out": {
            "ports": [
              "amdc_eddy_current_se_0/sensor_control_out",
              "xlconcat_1/In0"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "amdc_gp3io_mux_0/device2_out"
            ]
          },
          "amdc_gp3io_mux_0_device1_in": {
            "ports": [
              "amdc_gp3io_mux_0/device1_in",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "hier_amds_0/Din"
            ]
          },
          "amdc_gp3io_mux_0_device2_in": {
            "ports": [
              "amdc_gp3io_mux_0/device2_in",
              "xlslice_1/Din"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "amdc_eddy_current_se_0/sensor_data_in"
            ]
          },
          "amdc_gp3io_mux_0_device3_in": {
            "ports": [
              "amdc_gp3io_mux_0/device3_in",
              "xlslice_2/Din"
            ]
          },
          "Din_1": {
            "ports": [
              "xlslice_2/Dout",
              "hier_ild1420_0/Din"
            ]
          }
        }
      },
      "hier_gpio_3": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "gpio_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_carrier_low": {
            "direction": "I"
          },
          "pwm_carrier_high": {
            "direction": "I"
          }
        },
        "components": {
          "hier_amds_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "pwm_carrier_low": {
                "direction": "I"
              },
              "pwm_carrier_high": {
                "direction": "I"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  }
                }
              },
              "xlconcat_2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "amdc_reve_xlconcat_2_7"
              },
              "amdc_motherboard_0": {
                "vlnv": "wisc.edu:user:amdc_motherboard:1.0",
                "xci_name": "amdc_reve_amdc_motherboard_0_7"
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_18",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_motherboard_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_motherboard_0/motherboard_dout1"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_adc": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_adc",
                  "xlconcat_2/In0"
                ]
              },
              "amdc_motherboard_0_motherboard_sync_tx": {
                "ports": [
                  "amdc_motherboard_0/motherboard_sync_tx",
                  "xlconcat_2/In1"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_motherboard_0/motherboard_dout2"
                ]
              },
              "amdc_gpio_mux_0_device_in_2": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "xlconcat_2/dout",
                  "dout"
                ]
              },
              "amdc_inverters_0_carrier_low": {
                "ports": [
                  "pwm_carrier_low",
                  "amdc_motherboard_0/pwm_carrier_low"
                ]
              },
              "amdc_inverters_0_carrier_high": {
                "ports": [
                  "pwm_carrier_high",
                  "amdc_motherboard_0/pwm_carrier_high"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_motherboard_0/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_motherboard_0/s00_axi_aresetn"
                ]
              }
            }
          },
          "amdc_eddy_current_se_0": {
            "vlnv": "xilinx.com:user:amdc_eddy_current_sensor:1.0",
            "xci_name": "amdc_reve_amdc_eddy_current_se_0_7"
          },
          "hier_ild1420_0": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S00_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xlslice_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_0_20",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "amdc_reve_xlslice_1_19",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "2"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "amdc_ild1420_0": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_0_7"
              },
              "amdc_ild1420_1": {
                "vlnv": "wisc.edu:user:amdc_ild1420:1.0",
                "xci_name": "amdc_reve_amdc_ild1420_1_7"
              }
            },
            "interface_nets": {
              "hier_ps_M13_AXI": {
                "interface_ports": [
                  "S00_AXI1",
                  "amdc_ild1420_1/S00_AXI"
                ]
              },
              "hier_ps_M12_AXI": {
                "interface_ports": [
                  "S00_AXI",
                  "amdc_ild1420_0/S00_AXI"
                ]
              }
            },
            "nets": {
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_0/Dout",
                  "amdc_ild1420_0/din"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "amdc_ild1420_1/din"
                ]
              },
              "amdc_gpio_mux_0_device_in_3": {
                "ports": [
                  "Din",
                  "xlslice_1/Din",
                  "xlslice_0/Din"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s00_axi_aclk",
                  "amdc_ild1420_0/s00_axi_aclk",
                  "amdc_ild1420_1/s00_axi_aclk"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "s00_axi_aresetn",
                  "amdc_ild1420_0/s00_axi_aresetn",
                  "amdc_ild1420_1/s00_axi_aresetn"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_0_7",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          },
          "amdc_gp3io_mux_0": {
            "vlnv": "xilinx.com:user:amdc_gp3io_mux:1.0",
            "xci_name": "amdc_reve_amdc_gp3io_mux_0_7"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_0_6",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "amdc_reve_xlconstant_1_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "amdc_reve_xlconcat_1_3",
            "parameters": {
              "IN0_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_0_21",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_1_20",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "amdc_reve_xlslice_2_3",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI4_1": {
            "interface_ports": [
              "S00_AXI4",
              "hier_ild1420_0/S00_AXI1"
            ]
          },
          "S00_AXI1_1": {
            "interface_ports": [
              "S00_AXI1",
              "amdc_eddy_current_se_0/S00_AXI"
            ]
          },
          "hier_ps_M48_AXI": {
            "interface_ports": [
              "S00_AXI",
              "amdc_gp3io_mux_0/S00_AXI"
            ]
          },
          "S00_AXI3_1": {
            "interface_ports": [
              "S00_AXI3",
              "hier_ild1420_0/S00_AXI"
            ]
          },
          "S00_AXI2_1": {
            "interface_ports": [
              "S00_AXI2",
              "hier_amds_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "gpio1_in_1": {
            "ports": [
              "gpio_in",
              "amdc_gp3io_mux_0/port_in"
            ]
          },
          "amdc_gp3io_mux_0_port_out": {
            "ports": [
              "amdc_gp3io_mux_0/port_out",
              "gpio_out"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "hier_amds_0/s00_axi_aclk",
              "amdc_eddy_current_se_0/s00_axi_aclk",
              "hier_ild1420_0/s00_axi_aclk",
              "amdc_gp3io_mux_0/s00_axi_aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "hier_amds_0/s00_axi_aresetn",
              "amdc_eddy_current_se_0/s00_axi_aresetn",
              "hier_ild1420_0/s00_axi_aresetn",
              "amdc_gp3io_mux_0/s00_axi_aresetn"
            ]
          },
          "pwm_carrier_low_1": {
            "ports": [
              "pwm_carrier_low",
              "hier_amds_0/pwm_carrier_low"
            ]
          },
          "pwm_carrier_high_1": {
            "ports": [
              "pwm_carrier_high",
              "hier_amds_0/pwm_carrier_high"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "amdc_gp3io_mux_0/device3_out",
              "amdc_gp3io_mux_0/device4_out"
            ]
          },
          "hier_amds_0_dout": {
            "ports": [
              "hier_amds_0/dout",
              "xlconcat_0/In0"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "amdc_gp3io_mux_0/device1_out"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In1",
              "xlconcat_1/In1"
            ]
          },
          "amdc_eddy_current_se_0_sensor_control_out": {
            "ports": [
              "amdc_eddy_current_se_0/sensor_control_out",
              "xlconcat_1/In0"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "amdc_gp3io_mux_0/device2_out"
            ]
          },
          "amdc_gp3io_mux_0_device1_in": {
            "ports": [
              "amdc_gp3io_mux_0/device1_in",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "hier_amds_0/Din"
            ]
          },
          "amdc_gp3io_mux_0_device2_in": {
            "ports": [
              "amdc_gp3io_mux_0/device2_in",
              "xlslice_1/Din"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "amdc_eddy_current_se_0/sensor_data_in"
            ]
          },
          "amdc_gp3io_mux_0_device3_in": {
            "ports": [
              "amdc_gp3io_mux_0/device3_in",
              "xlslice_2/Din"
            ]
          },
          "Din_1": {
            "ports": [
              "xlslice_2/Dout",
              "hier_ild1420_0/Din"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI3_2": {
        "interface_ports": [
          "hier_gpio_1/S00_AXI3",
          "hier_ps/M17_AXI"
        ]
      },
      "hier_ps_M32_AXI": {
        "interface_ports": [
          "hier_timers/S_AXI",
          "hier_ps/M00_AXI"
        ]
      },
      "S00_AXI3_1": {
        "interface_ports": [
          "hier_gpio_0/S00_AXI3",
          "hier_ps/M12_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "hier_ps/DDR"
        ]
      },
      "S00_AXI_3": {
        "interface_ports": [
          "hier_gpio_1/S00_AXI",
          "hier_ps/M14_AXI"
        ]
      },
      "S00_AXI1_2": {
        "interface_ports": [
          "hier_gpio_0/S00_AXI1",
          "hier_ps/M11_AXI"
        ]
      },
      "hier_ps_M35_AXI": {
        "interface_ports": [
          "amdc_leds_0/S00_AXI",
          "hier_ps/M03_AXI"
        ]
      },
      "S00_AXI1_1": {
        "interface_ports": [
          "hier_powerstack/S00_AXI1",
          "hier_ps/M07_AXI"
        ]
      },
      "S00_AXI2_2": {
        "interface_ports": [
          "hier_gpio_0/S00_AXI2",
          "hier_ps/M10_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "hier_ps/FIXED_IO"
        ]
      },
      "hier_ps_M36_AXI": {
        "interface_ports": [
          "amdc_adc_0/S00_AXI",
          "hier_ps/M04_AXI"
        ]
      },
      "S00_AXI2_3": {
        "interface_ports": [
          "hier_gpio_1/S00_AXI2",
          "hier_ps/M15_AXI"
        ]
      },
      "S00_AXI1_4": {
        "interface_ports": [
          "hier_gpio_2/S00_AXI1",
          "hier_ps/M21_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "hier_gpio_0/S00_AXI",
          "hier_ps/M09_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "hier_powerstack/S00_AXI",
          "hier_ps/M06_AXI"
        ]
      },
      "S00_AXI2_5": {
        "interface_ports": [
          "hier_gpio_3/S00_AXI2",
          "hier_ps/M25_AXI"
        ]
      },
      "S00_AXI1_3": {
        "interface_ports": [
          "hier_gpio_1/S00_AXI1",
          "hier_ps/M16_AXI"
        ]
      },
      "S00_AXI4_2": {
        "interface_ports": [
          "hier_gpio_1/S00_AXI4",
          "hier_ps/M18_AXI"
        ]
      },
      "hier_ps_M34_AXI": {
        "interface_ports": [
          "amdc_encoder_0/S00_AXI",
          "hier_ps/M02_AXI"
        ]
      },
      "S00_AXI4_1": {
        "interface_ports": [
          "hier_gpio_0/S00_AXI4",
          "hier_ps/M13_AXI"
        ]
      },
      "hier_ps_M37_AXI": {
        "interface_ports": [
          "amdc_dac_0/S00_AXI",
          "hier_ps/M05_AXI"
        ]
      },
      "S00_AXI4_3": {
        "interface_ports": [
          "hier_gpio_2/S00_AXI4",
          "hier_ps/M23_AXI"
        ]
      },
      "S00_AXI3_3": {
        "interface_ports": [
          "hier_gpio_2/S00_AXI3",
          "hier_ps/M22_AXI"
        ]
      },
      "S00_AXI_5": {
        "interface_ports": [
          "hier_gpio_3/S00_AXI",
          "hier_ps/M24_AXI"
        ]
      },
      "S00_AXI_4": {
        "interface_ports": [
          "hier_gpio_2/S00_AXI",
          "hier_ps/M19_AXI"
        ]
      },
      "hier_ps_M33_AXI": {
        "interface_ports": [
          "hier_timers/S_AXI1",
          "hier_ps/M01_AXI"
        ]
      },
      "S00_AXI3_4": {
        "interface_ports": [
          "hier_gpio_3/S00_AXI3",
          "hier_ps/M27_AXI"
        ]
      },
      "S00_AXI2_1": {
        "interface_ports": [
          "hier_powerstack/S00_AXI2",
          "hier_ps/M08_AXI"
        ]
      },
      "S00_AXI2_4": {
        "interface_ports": [
          "hier_gpio_2/S00_AXI2",
          "hier_ps/M20_AXI"
        ]
      },
      "S00_AXI1_5": {
        "interface_ports": [
          "hier_gpio_3/S00_AXI1",
          "hier_ps/M26_AXI"
        ]
      },
      "S00_AXI4_4": {
        "interface_ports": [
          "hier_gpio_3/S00_AXI4",
          "hier_ps/M28_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "hier_ps/FCLK_CLK0",
          "amdc_encoder_0/s00_axi_aclk",
          "amdc_leds_0/s00_axi_aclk",
          "amdc_adc_0/s00_axi_aclk",
          "amdc_dac_0/s00_axi_aclk",
          "hier_powerstack/s00_axi_aclk",
          "hier_gpio_0/s00_axi_aclk",
          "hier_timers/s_axi_aclk",
          "hier_gpio_1/s00_axi_aclk",
          "hier_gpio_2/s00_axi_aclk",
          "hier_gpio_3/s00_axi_aclk"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "hier_ps/S00_ARESETN",
          "amdc_encoder_0/s00_axi_aresetn",
          "amdc_leds_0/s00_axi_aresetn",
          "amdc_adc_0/s00_axi_aresetn",
          "amdc_dac_0/s00_axi_aresetn",
          "hier_powerstack/s00_axi_aresetn",
          "hier_gpio_0/s00_axi_aresetn",
          "hier_timers/s_axi_aresetn",
          "hier_gpio_1/s00_axi_aresetn",
          "hier_gpio_2/s00_axi_aresetn",
          "hier_gpio_3/s00_axi_aresetn"
        ]
      },
      "adc1_sdo_1": {
        "ports": [
          "adc_sdo",
          "amdc_adc_0/adc_sdo"
        ]
      },
      "adc1_clkout_1": {
        "ports": [
          "adc_clkout",
          "amdc_adc_0/adc_clkout"
        ]
      },
      "encoder_z_1": {
        "ports": [
          "encoder_1z",
          "amdc_encoder_0/Z"
        ]
      },
      "encoder_alarm_z_1": {
        "ports": [
          "encoder_2z",
          "amdc_encoder_0/alarm_Z"
        ]
      },
      "encoder_alarm_b_1": {
        "ports": [
          "encoder_2b",
          "amdc_encoder_0/alarm_B"
        ]
      },
      "encoder_alarm_a_1": {
        "ports": [
          "encoder_2a",
          "amdc_encoder_0/alarm_A"
        ]
      },
      "encoder_a_1": {
        "ports": [
          "encoder_1a",
          "amdc_encoder_0/A"
        ]
      },
      "encoder_b_1": {
        "ports": [
          "encoder_1b",
          "amdc_encoder_0/B"
        ]
      },
      "amdc_inverters_0_carrier_low": {
        "ports": [
          "hier_powerstack/carrier_low",
          "amdc_adc_0/pwm_carrier_low",
          "hier_gpio_0/pwm_carrier_low",
          "hier_gpio_1/pwm_carrier_low",
          "hier_gpio_2/pwm_carrier_low",
          "hier_gpio_3/pwm_carrier_low"
        ]
      },
      "amdc_inverters_0_carrier_high": {
        "ports": [
          "hier_powerstack/carrier_high",
          "amdc_adc_0/pwm_carrier_high",
          "hier_gpio_0/pwm_carrier_high",
          "hier_gpio_1/pwm_carrier_high",
          "hier_gpio_2/pwm_carrier_high",
          "hier_gpio_3/pwm_carrier_high"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "amdc_encoder_0/alarm_D"
        ]
      },
      "amdc_leds_0_led_data": {
        "ports": [
          "amdc_leds_0/led_data",
          "user_led_din"
        ]
      },
      "amdc_adc_1_adc_sck": {
        "ports": [
          "amdc_adc_0/adc_sck",
          "adc_sck"
        ]
      },
      "amdc_adc_1_adc_cnv": {
        "ports": [
          "amdc_adc_0/adc_cnv",
          "adc_cnv"
        ]
      },
      "amdc_pwm_mux_0_o_INV8_PWM": {
        "ports": [
          "hier_powerstack/inverter8_pwm",
          "inverter8_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV7_PWM": {
        "ports": [
          "hier_powerstack/inverter7_pwm",
          "inverter7_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV6_PWM": {
        "ports": [
          "hier_powerstack/inverter6_pwm",
          "inverter6_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV5_PWM": {
        "ports": [
          "hier_powerstack/inverter5_pwm",
          "inverter5_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV4_PWM": {
        "ports": [
          "hier_powerstack/inverter4_pwm",
          "inverter4_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV3_PWM": {
        "ports": [
          "hier_powerstack/inverter3_pwm",
          "inverter3_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV2_PWM": {
        "ports": [
          "hier_powerstack/inverter2_pwm",
          "inverter2_pwm"
        ]
      },
      "amdc_pwm_mux_0_o_INV1_PWM": {
        "ports": [
          "hier_powerstack/inverter1_pwm",
          "inverter1_pwm"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "amdc_dac_0/ext_trigger"
        ]
      },
      "Net": {
        "ports": [
          "inverter_sts_c",
          "hier_powerstack/inverter_sts_c"
        ]
      },
      "Net1": {
        "ports": [
          "inverter_sts_d",
          "hier_powerstack/inverter_sts_d"
        ]
      },
      "amdc_dac_0_dac_sts": {
        "ports": [
          "amdc_dac_0/dac_sts",
          "hier_powerstack/device1_out"
        ]
      },
      "Net2": {
        "ports": [
          "inverter_sts_a",
          "hier_powerstack/inverter_sts_a"
        ]
      },
      "Net3": {
        "ports": [
          "inverter_sts_b",
          "hier_powerstack/inverter_sts_b"
        ]
      },
      "gpio1_in_1": {
        "ports": [
          "gpio1_in",
          "hier_gpio_0/gpio_in"
        ]
      },
      "amdc_gp3io_mux_0_port_out": {
        "ports": [
          "hier_gpio_0/gpio_out",
          "gpio1_out"
        ]
      },
      "IRQ_F2P_1": {
        "ports": [
          "hier_timers/dout",
          "hier_ps/IRQ_F2P"
        ]
      },
      "gpio2_in_1": {
        "ports": [
          "gpio2_in",
          "hier_gpio_1/gpio_in"
        ]
      },
      "hier_gpio_1_gpio_out": {
        "ports": [
          "hier_gpio_1/gpio_out",
          "gpio2_out"
        ]
      },
      "hier_gpio_2_gpio_out": {
        "ports": [
          "hier_gpio_2/gpio_out",
          "gpio3_out"
        ]
      },
      "gpio3_in_1": {
        "ports": [
          "gpio3_in",
          "hier_gpio_2/gpio_in"
        ]
      },
      "hier_gpio_3_gpio_out": {
        "ports": [
          "hier_gpio_3/gpio_out",
          "gpio4_out"
        ]
      },
      "gpio4_in_1": {
        "ports": [
          "gpio4_in",
          "hier_gpio_3/gpio_in"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_1": "Contact Nathan Petersen <nathan.petersen@wisc.edu> for more info.\n\nCheck out the AMDC documentation website: docs.amdc.dev",
        "comment_2": "This must match the other GPIO subblocks. If you make changes here, you MUST manually propagate these changes to the GPIOs.",
        "comment_4": "This must match the other GPIO subblocks. If you make changes here, you MUST manually propagate these changes to the GPIOs.",
        "comment_5": "This must match the other GPIO subblocks. If you make changes here, you MUST manually propagate these changes to the GPIOs.",
        "comment_6": "This must match the other GPIO subblocks. If you make changes here, you MUST manually propagate these changes to the GPIOs.",
        "comment_3": "AMDC REV E FPGA Design"
      }
    },
    "addressing": {
      "/hier_ps/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_amdc_adc_1_S00_AXI_reg": {
                "address_block": "/amdc_adc_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_amdc_dac_0_S00_AXI_reg": {
                "address_block": "/amdc_dac_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_amdc_eddy_current_se_0_S00_AXI_reg": {
                "address_block": "/hier_gpio_1/amdc_eddy_current_se_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C90000",
                "range": "64K"
              },
              "SEG_amdc_eddy_current_se_0_S00_AXI_reg1": {
                "address_block": "/hier_gpio_0/amdc_eddy_current_se_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D00000",
                "range": "64K"
              },
              "SEG_amdc_eddy_current_se_0_S00_AXI_reg2": {
                "address_block": "/hier_gpio_2/amdc_eddy_current_se_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D20000",
                "range": "64K"
              },
              "SEG_amdc_eddy_current_se_0_S00_AXI_reg3": {
                "address_block": "/hier_gpio_3/amdc_eddy_current_se_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D70000",
                "range": "64K"
              },
              "SEG_amdc_encoder_0_S00_AXI_reg": {
                "address_block": "/amdc_encoder_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_amdc_gp3io_mux_0_S00_AXI_reg": {
                "address_block": "/hier_gpio_0/amdc_gp3io_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43CE0000",
                "range": "64K"
              },
              "SEG_amdc_gp3io_mux_0_S00_AXI_reg1": {
                "address_block": "/hier_gpio_1/amdc_gp3io_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_amdc_gp3io_mux_0_S00_AXI_reg2": {
                "address_block": "/hier_gpio_2/amdc_gp3io_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43CC0000",
                "range": "64K"
              },
              "SEG_amdc_gp3io_mux_0_S00_AXI_reg3": {
                "address_block": "/hier_gpio_3/amdc_gp3io_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D50000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_0_S00_AXI_reg": {
                "address_block": "/hier_gpio_1/hier_ild1420_0/amdc_ild1420_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43CA0000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_0_S00_AXI_reg1": {
                "address_block": "/hier_gpio_2/hier_ild1420_0/amdc_ild1420_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D30000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_0_S00_AXI_reg2": {
                "address_block": "/hier_gpio_0/hier_ild1420_0/amdc_ild1420_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D10000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_0_S00_AXI_reg3": {
                "address_block": "/hier_gpio_3/hier_ild1420_0/amdc_ild1420_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D80000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_1_S00_AXI_reg": {
                "address_block": "/hier_gpio_1/hier_ild1420_0/amdc_ild1420_1/S00_AXI/S00_AXI_reg",
                "offset": "0x43CB0000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_1_S00_AXI_reg1": {
                "address_block": "/hier_gpio_2/hier_ild1420_0/amdc_ild1420_1/S00_AXI/S00_AXI_reg",
                "offset": "0x43D40000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_1_S00_AXI_reg2": {
                "address_block": "/hier_gpio_3/hier_ild1420_0/amdc_ild1420_1/S00_AXI/S00_AXI_reg",
                "offset": "0x43D90000",
                "range": "64K"
              },
              "SEG_amdc_ild1420_1_S00_AXI_reg3": {
                "address_block": "/hier_gpio_0/hier_ild1420_0/amdc_ild1420_1/S00_AXI/S00_AXI_reg",
                "offset": "0x43DA0000",
                "range": "64K"
              },
              "SEG_amdc_inv_status_mux_0_S00_AXI_reg": {
                "address_block": "/hier_powerstack/amdc_inv_status_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_amdc_inverters_0_S00_AXI_reg": {
                "address_block": "/hier_powerstack/amdc_inverters_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_amdc_leds_0_S00_AXI_reg": {
                "address_block": "/amdc_leds_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_amdc_motherboard_0_S00_AXI_reg": {
                "address_block": "/hier_gpio_1/hier_amds_0/amdc_motherboard_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C80000",
                "range": "64K"
              },
              "SEG_amdc_motherboard_0_S00_AXI_reg1": {
                "address_block": "/hier_gpio_0/hier_amds_0/amdc_motherboard_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43CF0000",
                "range": "64K"
              },
              "SEG_amdc_motherboard_0_S00_AXI_reg2": {
                "address_block": "/hier_gpio_2/hier_amds_0/amdc_motherboard_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43CD0000",
                "range": "64K"
              },
              "SEG_amdc_motherboard_0_S00_AXI_reg3": {
                "address_block": "/hier_gpio_3/hier_amds_0/amdc_motherboard_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43D60000",
                "range": "64K"
              },
              "SEG_amdc_pwm_mux_0_S00_AXI_reg": {
                "address_block": "/hier_powerstack/amdc_pwm_mux_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/hier_timers/control_timer_0/S_AXI/Reg",
                "offset": "0x42800000",
                "range": "64K"
              },
              "SEG_axi_timer_1_Reg": {
                "address_block": "/hier_timers/control_timer_1/S_AXI/Reg",
                "offset": "0x42810000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}