<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Axi_IPEncoder</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RESET</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Axi_IPEncoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba28b807</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Axi_IPEncoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba28b807</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>Axi_IPEncoder_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e21b14a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RPM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Axi_IPEncoder_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Calc_Vel_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CntSteps_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Division_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FSM_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Temp_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_FSMVel_Temp_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_FSM_CntSteps_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Axi_IPEncoder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_143ca010</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Axi_IPEncoder_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Calc_Vel_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CntSteps_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Division_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FSM_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Temp_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_FSMVel_Temp_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Top_FSM_CntSteps_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Axi_IPEncoder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Axi_IPEncoder_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Axi_IPEncoder_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Axi_IPEncoder_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Axi_IPEncoder_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-28T12:23:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea11d2d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8e573c_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ab45bc_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cac42e9_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f46aab_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637cc0b0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65817921_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a956cf_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cb4d3a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690cc8c4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d184cf_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7232a99c_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656deb63_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c00251a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57736f4d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1446be81_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d83e83a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ba8a69_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcf154d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eabb7c7_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711bc0eb_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3710ed0e_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4208339a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b713b2_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404735c6_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45277d65_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335a0790_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f538b0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d255fe_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e20b3e0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e36d626_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e71ab5d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33abc3a0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3090f64f_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1909e9_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491c7e40_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae0b073_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c4c8eb_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca09c5b_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469ddebb_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf4d45c_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537f32fb_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e7cdc8_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8cd1b5_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b44f5e4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7115d314_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4c938_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771fd44b_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273b90b3_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e167f3_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa4f49_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ca9dac_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7ec501_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347abf61_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfb832d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee80865_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1882c4f4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d4178c_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc23682_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f425d8_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e39313e_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631dd28d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e041e3_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4825f89f_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217ceac9_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34accd34_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278d0004_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e8b6b_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32677ae4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428c78a0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530d495b_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f3b79a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc8c922_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fccc73_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c3160d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7056a848_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a89e7a9_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34584f3d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662f3774_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7434b902_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c6ca6d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc314d4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea1f579_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3608a138_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6260728a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a640234_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f9a19a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568724e9_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba0d312_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f2f245_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TFG/Programacion/AXI_IPEncoder/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9ac1a6_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2433d1f0_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7657e85a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f21785_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56adbbc2_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0bd880_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2cc8cf_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c539021_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b8e1ee_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f03953_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3b088d_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f67c09_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dced3b4_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef72b09_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb051e3_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d8e884_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b838924_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35694ba_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b388a8_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417f8979_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2585f5b_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a957255_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9f8e51_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d15a7cd_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c3dc0c_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b82fc33_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c5863a_ARCHIVE_LOCATION">c:/Users/luisw/Desktop/TCL_IP_REPO/ip_repo/Axi_IPEncoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c67b2363"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3455d6a9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9f9647b1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fbefc2a2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
