<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>NMRR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">NMRR, Normal Memory Remap Register</h1><p>The NMRR characteristics are:</p><h2>Purpose</h2><p>Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in the <a href="AArch32-prrr.html">PRRR</a>.</p><p>Used in conjunction with the <a href="AArch32-prrr.html">PRRR</a>.</p><h2>Configuration</h2><p>AArch32 System register NMRR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-mair_el1.html">MAIR_EL1[63:32]</a> when EL3 is not implemented or EL3 is using AArch64.</p><p>AArch32 System register NMRR bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-mair1.html">MAIR1[31:0]</a> when EL3 is not implemented or EL3 is using AArch64.</p><p>AArch32 System register NMRR bits [31:0] (NMRR_S) are architecturally mapped to AArch32 System register <a href="AArch32-mair1.html">MAIR1[31:0]</a> (MAIR1_S) when EL3 is using AArch32.</p><p>AArch32 System register NMRR bits [31:0] (NMRR_NS) are architecturally mapped to AArch32 System register <a href="AArch32-mair1.html">MAIR1[31:0]</a> (MAIR1_NS) when EL3 is using AArch32.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to NMRR are <span class="arm-defined-word">UNDEFINED</span>.</p><p><a href="AArch32-mair1.html">MAIR1</a> and NMRR are the same register, with a different view depending on the value of <a href="AArch32-ttbcr.html">TTBCR</a>.EAE:</p><ul><li>When it is set to 0, the register is as described in NMRR.
</li><li>When it is set to 1, the register is as described in <a href="AArch32-mair1.html">MAIR1</a>.
</li></ul><h2>Attributes</h2><p>NMRR is a 32-bit register.</p><h2>Field descriptions</h2><h3>When TTBCR.EAE == 0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR7</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR6</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR5</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR4</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR3</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR2</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR1</a></td><td class="lr" colspan="2"><a href="#fieldset_0-31_16">OR0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR7</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR6</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR5</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR4</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR3</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR2</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR1</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_0">IR0</a></td></tr></tbody></table><h4 id="fieldset_0-31_16">OR&lt;n>, bits [2n+17:2n+16], for n = 7 to 0</h4><div class="field"><p>Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n> entry. n is the value of the TEX[0], C, and B bits concatenated.</p><table class="valuetable"><tr><th>OR&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Region is Non-cacheable.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Region is Write-Back, Write-Allocate.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Region is Write-Through, no Write-Allocate.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Region is Write-Back, no Write-Allocate.</p></td></tr></table><p>The meaning of the field with n = 6 is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might differ from the meaning given here. This is because the meaning of the attribute combination {TEX[0] = 1, C = 1, B = 0} is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>When <span class="xref">FEAT_XS</span> is implemented, stage 1 Outer Write-Back Cacheable memory types have the XS attribute set to 0.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_0">IR&lt;n>, bits [2n+1:2n], for n = 7 to 0</h4><div class="field"><p>Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n> entry. n is the value of the TEX[0], C, and B bits concatenated.</p><table class="valuetable"><tr><th>IR&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Region is Non-cacheable.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Region is Write-Back, Write-Allocate.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Region is Write-Through, no Write-Allocate.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Region is Write-Back, no Write-Allocate.</p></td></tr></table><p>The meaning of the field with n = 6 is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might differ from the meaning given here. This is because the meaning of the attribute combination {TEX[0] = 1, C = 1, B = 0} is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p><p>When <span class="xref">FEAT_XS</span> is implemented, stage 1 Inner Write-Back Cacheable memory types have the XS attribute set to 0.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing NMRR</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1010</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T10 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T10 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TRVM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TRVM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        if TTBCR.EAE == '1' then
            R[t] = MAIR1_NS;
        else
            R[t] = NMRR_NS;
    else
        if TTBCR.EAE == '1' then
            R[t] = MAIR1;
        else
            R[t] = NMRR;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        if TTBCR.EAE == '1' then
            R[t] = MAIR1_NS;
        else
            R[t] = NMRR_NS;
    else
        if TTBCR.EAE == '1' then
            R[t] = MAIR1;
        else
            R[t] = NMRR;
elsif PSTATE.EL == EL3 then
    if TTBCR.EAE == '1' then
        if SCR.NS == '0' then
            R[t] = MAIR1_S;
        else
            R[t] = MAIR1_NS;
    else
        if SCR.NS == '0' then
            R[t] = NMRR_S;
        else
            R[t] = NMRR_NS;
                </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1010</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T10 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T10 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TVM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TVM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        if TTBCR.EAE == '1' then
            MAIR1_NS = R[t];
        else
            NMRR_NS = R[t];
    else
        if TTBCR.EAE == '1' then
            MAIR1 = R[t];
        else
            NMRR = R[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        if TTBCR.EAE == '1' then
            MAIR1_NS = R[t];
        else
            NMRR_NS = R[t];
    else
        if TTBCR.EAE == '1' then
            MAIR1 = R[t];
        else
            NMRR = R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' &amp;&amp; CP15SDISABLE == <ins>Signal_High</ins><del>HIGH</del> then
        UNDEFINED;
    elsif SCR.NS == '0' &amp;&amp; CP15SDISABLE2 == <ins>Signal_High</ins><del>HIGH</del> then
        UNDEFINED;
    else
        if TTBCR.EAE == '1' then
            if SCR.NS == '0' then
                MAIR1_S = R[t];
            else
                MAIR1_NS = R[t];
        else
            if SCR.NS == '0' then
                NMRR_S = R[t];
            else
                NMRR_NS = R[t];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>