

================================================================
== Vitis HLS Report for 'conv5_Pipeline_M2'
================================================================
* Date:           Sun Jan 26 21:40:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- M2      |       18|       18|         7|          1|          1|    13|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 11 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_reload383_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload383"   --->   Operation 12 'read' 'p_reload383_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_reload396_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload396"   --->   Operation 13 'read' 'p_reload396_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_reload409_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload409"   --->   Operation 14 'read' 'p_reload409_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_reload422_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload422"   --->   Operation 15 'read' 'p_reload422_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_reload435_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload435"   --->   Operation 16 'read' 'p_reload435_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_reload448_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload448"   --->   Operation 17 'read' 'p_reload448_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_reload461_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload461"   --->   Operation 18 'read' 'p_reload461_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_reload474_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload474"   --->   Operation 19 'read' 'p_reload474_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_reload487_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload487"   --->   Operation 20 'read' 'p_reload487_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_reload500_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload500"   --->   Operation 21 'read' 'p_reload500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_reload513_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload513"   --->   Operation 22 'read' 'p_reload513_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_reload526_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload526"   --->   Operation 23 'read' 'p_reload526_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_reload371_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload371"   --->   Operation 24 'read' 'p_reload371_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_reload384_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload384"   --->   Operation 25 'read' 'p_reload384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_reload397_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload397"   --->   Operation 26 'read' 'p_reload397_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_reload410_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload410"   --->   Operation 27 'read' 'p_reload410_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_reload423_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload423"   --->   Operation 28 'read' 'p_reload423_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_reload436_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload436"   --->   Operation 29 'read' 'p_reload436_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_reload449_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload449"   --->   Operation 30 'read' 'p_reload449_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_reload462_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload462"   --->   Operation 31 'read' 'p_reload462_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_reload475_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload475"   --->   Operation 32 'read' 'p_reload475_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_reload488_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload488"   --->   Operation 33 'read' 'p_reload488_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_reload501_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload501"   --->   Operation 34 'read' 'p_reload501_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_reload514_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload514"   --->   Operation 35 'read' 'p_reload514_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_reload527_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload527"   --->   Operation 36 'read' 'p_reload527_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_reload372_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload372"   --->   Operation 37 'read' 'p_reload372_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_reload385_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload385"   --->   Operation 38 'read' 'p_reload385_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_reload398_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload398"   --->   Operation 39 'read' 'p_reload398_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_reload411_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload411"   --->   Operation 40 'read' 'p_reload411_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_reload424_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload424"   --->   Operation 41 'read' 'p_reload424_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_reload437_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload437"   --->   Operation 42 'read' 'p_reload437_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_reload450_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload450"   --->   Operation 43 'read' 'p_reload450_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_reload463_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload463"   --->   Operation 44 'read' 'p_reload463_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_reload476_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload476"   --->   Operation 45 'read' 'p_reload476_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_reload489_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload489"   --->   Operation 46 'read' 'p_reload489_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_reload502_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload502"   --->   Operation 47 'read' 'p_reload502_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_reload515_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload515"   --->   Operation 48 'read' 'p_reload515_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_reload528_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload528"   --->   Operation 49 'read' 'p_reload528_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_reload373_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload373"   --->   Operation 50 'read' 'p_reload373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_reload386_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload386"   --->   Operation 51 'read' 'p_reload386_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_reload399_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload399"   --->   Operation 52 'read' 'p_reload399_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_reload412_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload412"   --->   Operation 53 'read' 'p_reload412_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_reload425_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload425"   --->   Operation 54 'read' 'p_reload425_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_reload438_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload438"   --->   Operation 55 'read' 'p_reload438_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_reload451_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload451"   --->   Operation 56 'read' 'p_reload451_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_reload464_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload464"   --->   Operation 57 'read' 'p_reload464_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_reload477_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload477"   --->   Operation 58 'read' 'p_reload477_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_reload490_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload490"   --->   Operation 59 'read' 'p_reload490_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_reload503_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload503"   --->   Operation 60 'read' 'p_reload503_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_reload516_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload516"   --->   Operation 61 'read' 'p_reload516_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_reload529_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload529"   --->   Operation 62 'read' 'p_reload529_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_reload374_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload374"   --->   Operation 63 'read' 'p_reload374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_reload387_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload387"   --->   Operation 64 'read' 'p_reload387_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_reload400_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload400"   --->   Operation 65 'read' 'p_reload400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_reload413_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload413"   --->   Operation 66 'read' 'p_reload413_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_reload426_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload426"   --->   Operation 67 'read' 'p_reload426_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_reload439_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload439"   --->   Operation 68 'read' 'p_reload439_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_reload452_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload452"   --->   Operation 69 'read' 'p_reload452_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_reload465_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload465"   --->   Operation 70 'read' 'p_reload465_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_reload478_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload478"   --->   Operation 71 'read' 'p_reload478_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_reload491_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload491"   --->   Operation 72 'read' 'p_reload491_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_reload504_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload504"   --->   Operation 73 'read' 'p_reload504_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_reload517_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload517"   --->   Operation 74 'read' 'p_reload517_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_reload530_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload530"   --->   Operation 75 'read' 'p_reload530_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_reload375_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload375"   --->   Operation 76 'read' 'p_reload375_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_reload388_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload388"   --->   Operation 77 'read' 'p_reload388_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_reload401_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload401"   --->   Operation 78 'read' 'p_reload401_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_reload414_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload414"   --->   Operation 79 'read' 'p_reload414_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_reload427_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload427"   --->   Operation 80 'read' 'p_reload427_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_reload440_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload440"   --->   Operation 81 'read' 'p_reload440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_reload453_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload453"   --->   Operation 82 'read' 'p_reload453_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_reload466_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload466"   --->   Operation 83 'read' 'p_reload466_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_reload479_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload479"   --->   Operation 84 'read' 'p_reload479_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_reload492_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload492"   --->   Operation 85 'read' 'p_reload492_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_reload505_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload505"   --->   Operation 86 'read' 'p_reload505_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_reload518_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload518"   --->   Operation 87 'read' 'p_reload518_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_reload531_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload531"   --->   Operation 88 'read' 'p_reload531_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_reload376_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload376"   --->   Operation 89 'read' 'p_reload376_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_reload389_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload389"   --->   Operation 90 'read' 'p_reload389_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_reload402_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload402"   --->   Operation 91 'read' 'p_reload402_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_reload415_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload415"   --->   Operation 92 'read' 'p_reload415_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_reload428_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload428"   --->   Operation 93 'read' 'p_reload428_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_reload441_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload441"   --->   Operation 94 'read' 'p_reload441_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_reload454_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload454"   --->   Operation 95 'read' 'p_reload454_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_reload467_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload467"   --->   Operation 96 'read' 'p_reload467_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_reload480_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload480"   --->   Operation 97 'read' 'p_reload480_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_reload493_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload493"   --->   Operation 98 'read' 'p_reload493_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_reload506_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload506"   --->   Operation 99 'read' 'p_reload506_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_reload519_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload519"   --->   Operation 100 'read' 'p_reload519_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_reload532_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload532"   --->   Operation 101 'read' 'p_reload532_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_reload377_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload377"   --->   Operation 102 'read' 'p_reload377_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_reload390_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload390"   --->   Operation 103 'read' 'p_reload390_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_reload403_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload403"   --->   Operation 104 'read' 'p_reload403_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_reload416_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload416"   --->   Operation 105 'read' 'p_reload416_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_reload429_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload429"   --->   Operation 106 'read' 'p_reload429_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_reload442_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload442"   --->   Operation 107 'read' 'p_reload442_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_reload455_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload455"   --->   Operation 108 'read' 'p_reload455_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_reload468_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload468"   --->   Operation 109 'read' 'p_reload468_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_reload481_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload481"   --->   Operation 110 'read' 'p_reload481_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_reload494_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload494"   --->   Operation 111 'read' 'p_reload494_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_reload507_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload507"   --->   Operation 112 'read' 'p_reload507_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_reload520_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload520"   --->   Operation 113 'read' 'p_reload520_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_reload533_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload533"   --->   Operation 114 'read' 'p_reload533_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_reload378_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload378"   --->   Operation 115 'read' 'p_reload378_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_reload391_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload391"   --->   Operation 116 'read' 'p_reload391_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_reload404_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload404"   --->   Operation 117 'read' 'p_reload404_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_reload417_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload417"   --->   Operation 118 'read' 'p_reload417_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_reload430_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload430"   --->   Operation 119 'read' 'p_reload430_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_reload443_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload443"   --->   Operation 120 'read' 'p_reload443_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_reload456_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload456"   --->   Operation 121 'read' 'p_reload456_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_reload469_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload469"   --->   Operation 122 'read' 'p_reload469_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_reload482_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload482"   --->   Operation 123 'read' 'p_reload482_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_reload495_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload495"   --->   Operation 124 'read' 'p_reload495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_reload508_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload508"   --->   Operation 125 'read' 'p_reload508_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_reload521_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload521"   --->   Operation 126 'read' 'p_reload521_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_reload534_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload534"   --->   Operation 127 'read' 'p_reload534_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_reload379_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload379"   --->   Operation 128 'read' 'p_reload379_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_reload392_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload392"   --->   Operation 129 'read' 'p_reload392_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_reload405_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload405"   --->   Operation 130 'read' 'p_reload405_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_reload418_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload418"   --->   Operation 131 'read' 'p_reload418_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_reload431_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload431"   --->   Operation 132 'read' 'p_reload431_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_reload444_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload444"   --->   Operation 133 'read' 'p_reload444_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_reload457_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload457"   --->   Operation 134 'read' 'p_reload457_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_reload470_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload470"   --->   Operation 135 'read' 'p_reload470_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_reload483_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload483"   --->   Operation 136 'read' 'p_reload483_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_reload496_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload496"   --->   Operation 137 'read' 'p_reload496_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_reload509_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload509"   --->   Operation 138 'read' 'p_reload509_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_reload522_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload522"   --->   Operation 139 'read' 'p_reload522_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_reload535_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload535"   --->   Operation 140 'read' 'p_reload535_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_reload380_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload380"   --->   Operation 141 'read' 'p_reload380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_reload393_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload393"   --->   Operation 142 'read' 'p_reload393_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_reload406_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload406"   --->   Operation 143 'read' 'p_reload406_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_reload419_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload419"   --->   Operation 144 'read' 'p_reload419_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_reload432_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload432"   --->   Operation 145 'read' 'p_reload432_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_reload445_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload445"   --->   Operation 146 'read' 'p_reload445_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_reload458_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload458"   --->   Operation 147 'read' 'p_reload458_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_reload471_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload471"   --->   Operation 148 'read' 'p_reload471_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_reload484_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload484"   --->   Operation 149 'read' 'p_reload484_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_reload497_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload497"   --->   Operation 150 'read' 'p_reload497_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_reload510_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload510"   --->   Operation 151 'read' 'p_reload510_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_reload523_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload523"   --->   Operation 152 'read' 'p_reload523_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_reload536_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload536"   --->   Operation 153 'read' 'p_reload536_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_reload381_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload381"   --->   Operation 154 'read' 'p_reload381_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_reload394_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload394"   --->   Operation 155 'read' 'p_reload394_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_reload407_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload407"   --->   Operation 156 'read' 'p_reload407_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_reload420_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload420"   --->   Operation 157 'read' 'p_reload420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_reload433_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload433"   --->   Operation 158 'read' 'p_reload433_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_reload446_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload446"   --->   Operation 159 'read' 'p_reload446_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_reload459_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload459"   --->   Operation 160 'read' 'p_reload459_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_reload472_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload472"   --->   Operation 161 'read' 'p_reload472_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_reload485_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload485"   --->   Operation 162 'read' 'p_reload485_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_reload498_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload498"   --->   Operation 163 'read' 'p_reload498_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_reload511_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload511"   --->   Operation 164 'read' 'p_reload511_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_reload524_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload524"   --->   Operation 165 'read' 'p_reload524_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_reload537_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload537"   --->   Operation 166 'read' 'p_reload537_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%bias_conv5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv5_load_1"   --->   Operation 167 'read' 'bias_conv5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_reload382_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload382"   --->   Operation 168 'read' 'p_reload382_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_reload395_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload395"   --->   Operation 169 'read' 'p_reload395_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_reload408_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload408"   --->   Operation 170 'read' 'p_reload408_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_reload421_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload421"   --->   Operation 171 'read' 'p_reload421_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_reload434_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload434"   --->   Operation 172 'read' 'p_reload434_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_reload447_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload447"   --->   Operation 173 'read' 'p_reload447_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_reload460_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload460"   --->   Operation 174 'read' 'p_reload460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_reload473_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload473"   --->   Operation 175 'read' 'p_reload473_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_reload486_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload486"   --->   Operation 176 'read' 'p_reload486_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_reload499_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload499"   --->   Operation 177 'read' 'p_reload499_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_reload512_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload512"   --->   Operation 178 'read' 'p_reload512_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_reload525_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload525"   --->   Operation 179 'read' 'p_reload525_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_reload538_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload538"   --->   Operation 180 'read' 'p_reload538_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mul_ln220_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %mul_ln220"   --->   Operation 181 'read' 'mul_ln220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln220 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 182 'store' 'store_ln220' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_222_12"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 184 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%icmp_ln220 = icmp_eq  i4 %i_3, i4 13" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 185 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln220 = add i4 %i_3, i4 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 186 'add' 'add_ln220' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %VITIS_LOOP_222_12.split, void %for.inc486.exitStub" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 187 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.66ns)   --->   "%tmp_66 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload538_read, i4 1, i32 %p_reload525_read, i4 2, i32 %p_reload512_read, i4 3, i32 %p_reload499_read, i4 4, i32 %p_reload486_read, i4 5, i32 %p_reload473_read, i4 6, i32 %p_reload460_read, i4 7, i32 %p_reload447_read, i4 8, i32 %p_reload434_read, i4 9, i32 %p_reload421_read, i4 10, i32 %p_reload408_read, i4 11, i32 %p_reload395_read, i4 12, i32 %p_reload382_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 188 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.66ns)   --->   "%tmp_67 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload537_read, i4 1, i32 %p_reload524_read, i4 2, i32 %p_reload511_read, i4 3, i32 %p_reload498_read, i4 4, i32 %p_reload485_read, i4 5, i32 %p_reload472_read, i4 6, i32 %p_reload459_read, i4 7, i32 %p_reload446_read, i4 8, i32 %p_reload433_read, i4 9, i32 %p_reload420_read, i4 10, i32 %p_reload407_read, i4 11, i32 %p_reload394_read, i4 12, i32 %p_reload381_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 189 'sparsemux' 'tmp_67' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.66ns)   --->   "%tmp_68 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload536_read, i4 1, i32 %p_reload523_read, i4 2, i32 %p_reload510_read, i4 3, i32 %p_reload497_read, i4 4, i32 %p_reload484_read, i4 5, i32 %p_reload471_read, i4 6, i32 %p_reload458_read, i4 7, i32 %p_reload445_read, i4 8, i32 %p_reload432_read, i4 9, i32 %p_reload419_read, i4 10, i32 %p_reload406_read, i4 11, i32 %p_reload393_read, i4 12, i32 %p_reload380_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 190 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.66ns)   --->   "%tmp_69 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload535_read, i4 1, i32 %p_reload522_read, i4 2, i32 %p_reload509_read, i4 3, i32 %p_reload496_read, i4 4, i32 %p_reload483_read, i4 5, i32 %p_reload470_read, i4 6, i32 %p_reload457_read, i4 7, i32 %p_reload444_read, i4 8, i32 %p_reload431_read, i4 9, i32 %p_reload418_read, i4 10, i32 %p_reload405_read, i4 11, i32 %p_reload392_read, i4 12, i32 %p_reload379_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 191 'sparsemux' 'tmp_69' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.66ns)   --->   "%tmp_70 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload534_read, i4 1, i32 %p_reload521_read, i4 2, i32 %p_reload508_read, i4 3, i32 %p_reload495_read, i4 4, i32 %p_reload482_read, i4 5, i32 %p_reload469_read, i4 6, i32 %p_reload456_read, i4 7, i32 %p_reload443_read, i4 8, i32 %p_reload430_read, i4 9, i32 %p_reload417_read, i4 10, i32 %p_reload404_read, i4 11, i32 %p_reload391_read, i4 12, i32 %p_reload378_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 192 'sparsemux' 'tmp_70' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.66ns)   --->   "%tmp_71 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload533_read, i4 1, i32 %p_reload520_read, i4 2, i32 %p_reload507_read, i4 3, i32 %p_reload494_read, i4 4, i32 %p_reload481_read, i4 5, i32 %p_reload468_read, i4 6, i32 %p_reload455_read, i4 7, i32 %p_reload442_read, i4 8, i32 %p_reload429_read, i4 9, i32 %p_reload416_read, i4 10, i32 %p_reload403_read, i4 11, i32 %p_reload390_read, i4 12, i32 %p_reload377_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 193 'sparsemux' 'tmp_71' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.66ns)   --->   "%tmp_72 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload532_read, i4 1, i32 %p_reload519_read, i4 2, i32 %p_reload506_read, i4 3, i32 %p_reload493_read, i4 4, i32 %p_reload480_read, i4 5, i32 %p_reload467_read, i4 6, i32 %p_reload454_read, i4 7, i32 %p_reload441_read, i4 8, i32 %p_reload428_read, i4 9, i32 %p_reload415_read, i4 10, i32 %p_reload402_read, i4 11, i32 %p_reload389_read, i4 12, i32 %p_reload376_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 194 'sparsemux' 'tmp_72' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.66ns)   --->   "%tmp_73 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload531_read, i4 1, i32 %p_reload518_read, i4 2, i32 %p_reload505_read, i4 3, i32 %p_reload492_read, i4 4, i32 %p_reload479_read, i4 5, i32 %p_reload466_read, i4 6, i32 %p_reload453_read, i4 7, i32 %p_reload440_read, i4 8, i32 %p_reload427_read, i4 9, i32 %p_reload414_read, i4 10, i32 %p_reload401_read, i4 11, i32 %p_reload388_read, i4 12, i32 %p_reload375_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 195 'sparsemux' 'tmp_73' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.66ns)   --->   "%tmp_74 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload530_read, i4 1, i32 %p_reload517_read, i4 2, i32 %p_reload504_read, i4 3, i32 %p_reload491_read, i4 4, i32 %p_reload478_read, i4 5, i32 %p_reload465_read, i4 6, i32 %p_reload452_read, i4 7, i32 %p_reload439_read, i4 8, i32 %p_reload426_read, i4 9, i32 %p_reload413_read, i4 10, i32 %p_reload400_read, i4 11, i32 %p_reload387_read, i4 12, i32 %p_reload374_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 196 'sparsemux' 'tmp_74' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.66ns)   --->   "%tmp_75 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload529_read, i4 1, i32 %p_reload516_read, i4 2, i32 %p_reload503_read, i4 3, i32 %p_reload490_read, i4 4, i32 %p_reload477_read, i4 5, i32 %p_reload464_read, i4 6, i32 %p_reload451_read, i4 7, i32 %p_reload438_read, i4 8, i32 %p_reload425_read, i4 9, i32 %p_reload412_read, i4 10, i32 %p_reload399_read, i4 11, i32 %p_reload386_read, i4 12, i32 %p_reload373_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 197 'sparsemux' 'tmp_75' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.66ns)   --->   "%tmp_76 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload528_read, i4 1, i32 %p_reload515_read, i4 2, i32 %p_reload502_read, i4 3, i32 %p_reload489_read, i4 4, i32 %p_reload476_read, i4 5, i32 %p_reload463_read, i4 6, i32 %p_reload450_read, i4 7, i32 %p_reload437_read, i4 8, i32 %p_reload424_read, i4 9, i32 %p_reload411_read, i4 10, i32 %p_reload398_read, i4 11, i32 %p_reload385_read, i4 12, i32 %p_reload372_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 198 'sparsemux' 'tmp_76' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.66ns)   --->   "%tmp_77 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload527_read, i4 1, i32 %p_reload514_read, i4 2, i32 %p_reload501_read, i4 3, i32 %p_reload488_read, i4 4, i32 %p_reload475_read, i4 5, i32 %p_reload462_read, i4 6, i32 %p_reload449_read, i4 7, i32 %p_reload436_read, i4 8, i32 %p_reload423_read, i4 9, i32 %p_reload410_read, i4 10, i32 %p_reload397_read, i4 11, i32 %p_reload384_read, i4 12, i32 %p_reload371_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 199 'sparsemux' 'tmp_77' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.66ns)   --->   "%tmp_78 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %p_reload526_read, i4 1, i32 %p_reload513_read, i4 2, i32 %p_reload500_read, i4 3, i32 %p_reload487_read, i4 4, i32 %p_reload474_read, i4 5, i32 %p_reload461_read, i4 6, i32 %p_reload448_read, i4 7, i32 %p_reload435_read, i4 8, i32 %p_reload422_read, i4 9, i32 %p_reload409_read, i4 10, i32 %p_reload396_read, i4 11, i32 %p_reload383_read, i4 12, i32 %p_reload_read, i32 <undef>, i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 200 'sparsemux' 'tmp_78' <Predicate = (!icmp_ln220)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln220 = store i4 %add_ln220, i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 201 'store' 'store_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 202 [4/4] (6.43ns)   --->   "%out = fadd i32 %tmp_66, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 202 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [4/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_67, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 203 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [4/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_68, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 204 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [4/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_69, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 205 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [4/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_70, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 206 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [4/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_71, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 207 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [4/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_72, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 208 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [4/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_73, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 209 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [4/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_74, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 210 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [4/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_75, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 211 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [4/4] (6.43ns)   --->   "%out_10 = fadd i32 %tmp_76, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 212 'fadd' 'out_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [4/4] (6.43ns)   --->   "%out_11 = fadd i32 %tmp_77, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 213 'fadd' 'out_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [4/4] (6.43ns)   --->   "%out_12 = fadd i32 %tmp_78, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 214 'fadd' 'out_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 215 [3/4] (6.43ns)   --->   "%out = fadd i32 %tmp_66, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 215 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [3/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_67, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 216 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [3/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_68, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 217 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [3/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_69, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 218 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [3/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_70, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 219 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [3/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_71, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 220 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [3/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_72, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 221 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [3/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_73, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 222 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [3/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_74, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 223 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [3/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_75, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 224 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [3/4] (6.43ns)   --->   "%out_10 = fadd i32 %tmp_76, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 225 'fadd' 'out_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [3/4] (6.43ns)   --->   "%out_11 = fadd i32 %tmp_77, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 226 'fadd' 'out_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [3/4] (6.43ns)   --->   "%out_12 = fadd i32 %tmp_78, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 227 'fadd' 'out_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 228 [2/4] (6.43ns)   --->   "%out = fadd i32 %tmp_66, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 228 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [2/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_67, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 229 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [2/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_68, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 230 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [2/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_69, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 231 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [2/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_70, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 232 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [2/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_71, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 233 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [2/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_72, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 234 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [2/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_73, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 235 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [2/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_74, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 236 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [2/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_75, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 237 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [2/4] (6.43ns)   --->   "%out_10 = fadd i32 %tmp_76, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 238 'fadd' 'out_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [2/4] (6.43ns)   --->   "%out_11 = fadd i32 %tmp_77, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 239 'fadd' 'out_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [2/4] (6.43ns)   --->   "%out_12 = fadd i32 %tmp_78, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 240 'fadd' 'out_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 241 [1/4] (6.43ns)   --->   "%out = fadd i32 %tmp_66, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 241 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_67, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 242 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_68, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 243 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_69, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 244 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_70, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 245 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_71, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 246 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_72, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 247 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_73, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 248 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_74, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 249 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_75, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 250 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/4] (6.43ns)   --->   "%out_10 = fadd i32 %tmp_76, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 251 'fadd' 'out_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/4] (6.43ns)   --->   "%out_11 = fadd i32 %tmp_77, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 252 'fadd' 'out_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/4] (6.43ns)   --->   "%out_12 = fadd i32 %tmp_78, i32 %bias_conv5_load_1_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 253 'fadd' 'out_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 254 [2/2] (2.78ns)   --->   "%tmp_94 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 254 'fcmp' 'tmp_94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_ogt  i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 255 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [2/2] (2.78ns)   --->   "%tmp_98 = fcmp_ogt  i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 256 'fcmp' 'tmp_98' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/2] (2.78ns)   --->   "%tmp_100 = fcmp_ogt  i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 257 'fcmp' 'tmp_100' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [2/2] (2.78ns)   --->   "%tmp_102 = fcmp_ogt  i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 258 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [2/2] (2.78ns)   --->   "%tmp_104 = fcmp_ogt  i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 259 'fcmp' 'tmp_104' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_106 = fcmp_ogt  i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 260 'fcmp' 'tmp_106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_108 = fcmp_ogt  i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 261 'fcmp' 'tmp_108' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [2/2] (2.78ns)   --->   "%tmp_110 = fcmp_ogt  i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 262 'fcmp' 'tmp_110' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [2/2] (2.78ns)   --->   "%tmp_112 = fcmp_ogt  i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 263 'fcmp' 'tmp_112' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_114 = fcmp_ogt  i32 %out_10, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 264 'fcmp' 'tmp_114' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_116 = fcmp_ogt  i32 %out_11, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 265 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [2/2] (2.78ns)   --->   "%tmp_118 = fcmp_ogt  i32 %out_12, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 266 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 417 'ret' 'ret_ln0' <Predicate = (icmp_ln220)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i4 %i_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 267 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln221 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221]   --->   Operation 268 'specpipeline' 'specpipeline_ln221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln220 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 269 'speclooptripcount' 'speclooptripcount_ln220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 270 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.80ns)   --->   "%add_ln224 = add i12 %zext_ln220, i12 %mul_ln220_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 271 'add' 'add_ln224' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i12 %add_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224]   --->   Operation 272 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast i32 %out" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 273 'bitcast' 'bitcast_ln227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 274 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i32 %bitcast_ln227" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 275 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.76ns)   --->   "%icmp_ln227 = icmp_ne  i8 %tmp_s, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 276 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.92ns)   --->   "%icmp_ln227_1 = icmp_eq  i23 %trunc_ln227, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 277 'icmp' 'icmp_ln227_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln227)   --->   "%or_ln227 = or i1 %icmp_ln227_1, i1 %icmp_ln227" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 278 'or' 'or_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (2.78ns)   --->   "%tmp_94 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 279 'fcmp' 'tmp_94' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln227)   --->   "%and_ln227 = and i1 %or_ln227, i1 %tmp_94" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 280 'and' 'and_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 281 'getelementptr' 'out_img_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227 = select i1 %and_ln227, i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 282 'select' 'select_ln227' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln227_1 = bitcast i32 %out_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 283 'bitcast' 'bitcast_ln227_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_1, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 284 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = trunc i32 %bitcast_ln227_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 285 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.76ns)   --->   "%icmp_ln227_2 = icmp_ne  i8 %tmp_95, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 286 'icmp' 'icmp_ln227_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.92ns)   --->   "%icmp_ln227_3 = icmp_eq  i23 %trunc_ln227_1, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 287 'icmp' 'icmp_ln227_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_1)   --->   "%or_ln227_1 = or i1 %icmp_ln227_3, i1 %icmp_ln227_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 288 'or' 'or_ln227_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_ogt  i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 289 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_1)   --->   "%and_ln227_1 = and i1 %or_ln227_1, i1 %tmp_96" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 290 'and' 'and_ln227_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 291 'getelementptr' 'out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_1 = select i1 %and_ln227_1, i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 292 'select' 'select_ln227_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln227_2 = bitcast i32 %out_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 293 'bitcast' 'bitcast_ln227_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_2, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 294 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = trunc i32 %bitcast_ln227_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 295 'trunc' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.76ns)   --->   "%icmp_ln227_4 = icmp_ne  i8 %tmp_97, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 296 'icmp' 'icmp_ln227_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.92ns)   --->   "%icmp_ln227_5 = icmp_eq  i23 %trunc_ln227_2, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 297 'icmp' 'icmp_ln227_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_2)   --->   "%or_ln227_2 = or i1 %icmp_ln227_5, i1 %icmp_ln227_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 298 'or' 'or_ln227_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_98 = fcmp_ogt  i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 299 'fcmp' 'tmp_98' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_2)   --->   "%and_ln227_2 = and i1 %or_ln227_2, i1 %tmp_98" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 300 'and' 'and_ln227_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 301 'getelementptr' 'out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_2 = select i1 %and_ln227_2, i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 302 'select' 'select_ln227_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln227_3 = bitcast i32 %out_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 303 'bitcast' 'bitcast_ln227_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_3, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 304 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln227_3 = trunc i32 %bitcast_ln227_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 305 'trunc' 'trunc_ln227_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.76ns)   --->   "%icmp_ln227_6 = icmp_ne  i8 %tmp_99, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 306 'icmp' 'icmp_ln227_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.92ns)   --->   "%icmp_ln227_7 = icmp_eq  i23 %trunc_ln227_3, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 307 'icmp' 'icmp_ln227_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_3)   --->   "%or_ln227_3 = or i1 %icmp_ln227_7, i1 %icmp_ln227_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 308 'or' 'or_ln227_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_100 = fcmp_ogt  i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 309 'fcmp' 'tmp_100' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_3)   --->   "%and_ln227_3 = and i1 %or_ln227_3, i1 %tmp_100" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 310 'and' 'and_ln227_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 311 'getelementptr' 'out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_3 = select i1 %and_ln227_3, i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 312 'select' 'select_ln227_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln227_4 = bitcast i32 %out_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 313 'bitcast' 'bitcast_ln227_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_4, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 314 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln227_4 = trunc i32 %bitcast_ln227_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 315 'trunc' 'trunc_ln227_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.76ns)   --->   "%icmp_ln227_8 = icmp_ne  i8 %tmp_101, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 316 'icmp' 'icmp_ln227_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.92ns)   --->   "%icmp_ln227_9 = icmp_eq  i23 %trunc_ln227_4, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 317 'icmp' 'icmp_ln227_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_4)   --->   "%or_ln227_4 = or i1 %icmp_ln227_9, i1 %icmp_ln227_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 318 'or' 'or_ln227_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/2] (2.78ns)   --->   "%tmp_102 = fcmp_ogt  i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 319 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_4)   --->   "%and_ln227_4 = and i1 %or_ln227_4, i1 %tmp_102" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 320 'and' 'and_ln227_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 321 'getelementptr' 'out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_4 = select i1 %and_ln227_4, i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 322 'select' 'select_ln227_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln227_5 = bitcast i32 %out_5" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 323 'bitcast' 'bitcast_ln227_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_5, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 324 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln227_5 = trunc i32 %bitcast_ln227_5" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 325 'trunc' 'trunc_ln227_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.76ns)   --->   "%icmp_ln227_10 = icmp_ne  i8 %tmp_103, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 326 'icmp' 'icmp_ln227_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.92ns)   --->   "%icmp_ln227_11 = icmp_eq  i23 %trunc_ln227_5, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 327 'icmp' 'icmp_ln227_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_5)   --->   "%or_ln227_5 = or i1 %icmp_ln227_11, i1 %icmp_ln227_10" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 328 'or' 'or_ln227_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/2] (2.78ns)   --->   "%tmp_104 = fcmp_ogt  i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 329 'fcmp' 'tmp_104' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_5)   --->   "%and_ln227_5 = and i1 %or_ln227_5, i1 %tmp_104" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 330 'and' 'and_ln227_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 331 'getelementptr' 'out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_5 = select i1 %and_ln227_5, i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 332 'select' 'select_ln227_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln227_6 = bitcast i32 %out_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 333 'bitcast' 'bitcast_ln227_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_6, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 334 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln227_6 = trunc i32 %bitcast_ln227_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 335 'trunc' 'trunc_ln227_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.76ns)   --->   "%icmp_ln227_12 = icmp_ne  i8 %tmp_105, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 336 'icmp' 'icmp_ln227_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.92ns)   --->   "%icmp_ln227_13 = icmp_eq  i23 %trunc_ln227_6, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 337 'icmp' 'icmp_ln227_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_6)   --->   "%or_ln227_6 = or i1 %icmp_ln227_13, i1 %icmp_ln227_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 338 'or' 'or_ln227_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (2.78ns)   --->   "%tmp_106 = fcmp_ogt  i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 339 'fcmp' 'tmp_106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_6)   --->   "%and_ln227_6 = and i1 %or_ln227_6, i1 %tmp_106" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 340 'and' 'and_ln227_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 341 'getelementptr' 'out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_6 = select i1 %and_ln227_6, i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 342 'select' 'select_ln227_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln227_7 = bitcast i32 %out_7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 343 'bitcast' 'bitcast_ln227_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_7, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 344 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln227_7 = trunc i32 %bitcast_ln227_7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 345 'trunc' 'trunc_ln227_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.76ns)   --->   "%icmp_ln227_14 = icmp_ne  i8 %tmp_107, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 346 'icmp' 'icmp_ln227_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.92ns)   --->   "%icmp_ln227_15 = icmp_eq  i23 %trunc_ln227_7, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 347 'icmp' 'icmp_ln227_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_7)   --->   "%or_ln227_7 = or i1 %icmp_ln227_15, i1 %icmp_ln227_14" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 348 'or' 'or_ln227_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_108 = fcmp_ogt  i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 349 'fcmp' 'tmp_108' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_7)   --->   "%and_ln227_7 = and i1 %or_ln227_7, i1 %tmp_108" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 350 'and' 'and_ln227_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 351 'getelementptr' 'out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_7 = select i1 %and_ln227_7, i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 352 'select' 'select_ln227_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln227_8 = bitcast i32 %out_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 353 'bitcast' 'bitcast_ln227_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_8, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 354 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln227_8 = trunc i32 %bitcast_ln227_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 355 'trunc' 'trunc_ln227_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.76ns)   --->   "%icmp_ln227_16 = icmp_ne  i8 %tmp_109, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 356 'icmp' 'icmp_ln227_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.92ns)   --->   "%icmp_ln227_17 = icmp_eq  i23 %trunc_ln227_8, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 357 'icmp' 'icmp_ln227_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_8)   --->   "%or_ln227_8 = or i1 %icmp_ln227_17, i1 %icmp_ln227_16" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 358 'or' 'or_ln227_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (2.78ns)   --->   "%tmp_110 = fcmp_ogt  i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 359 'fcmp' 'tmp_110' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_8)   --->   "%and_ln227_8 = and i1 %or_ln227_8, i1 %tmp_110" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 360 'and' 'and_ln227_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 361 'getelementptr' 'out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_8 = select i1 %and_ln227_8, i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 362 'select' 'select_ln227_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln227_9 = bitcast i32 %out_9" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 363 'bitcast' 'bitcast_ln227_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_9, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 364 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln227_9 = trunc i32 %bitcast_ln227_9" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 365 'trunc' 'trunc_ln227_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%icmp_ln227_18 = icmp_ne  i8 %tmp_111, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 366 'icmp' 'icmp_ln227_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.92ns)   --->   "%icmp_ln227_19 = icmp_eq  i23 %trunc_ln227_9, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 367 'icmp' 'icmp_ln227_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_9)   --->   "%or_ln227_9 = or i1 %icmp_ln227_19, i1 %icmp_ln227_18" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 368 'or' 'or_ln227_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (2.78ns)   --->   "%tmp_112 = fcmp_ogt  i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 369 'fcmp' 'tmp_112' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_9)   --->   "%and_ln227_9 = and i1 %or_ln227_9, i1 %tmp_112" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 370 'and' 'and_ln227_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 371 'getelementptr' 'out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_9 = select i1 %and_ln227_9, i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 372 'select' 'select_ln227_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln227_10 = bitcast i32 %out_10" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 373 'bitcast' 'bitcast_ln227_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_10, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 374 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln227_10 = trunc i32 %bitcast_ln227_10" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 375 'trunc' 'trunc_ln227_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.76ns)   --->   "%icmp_ln227_20 = icmp_ne  i8 %tmp_113, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 376 'icmp' 'icmp_ln227_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.92ns)   --->   "%icmp_ln227_21 = icmp_eq  i23 %trunc_ln227_10, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 377 'icmp' 'icmp_ln227_21' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_10)   --->   "%or_ln227_10 = or i1 %icmp_ln227_21, i1 %icmp_ln227_20" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 378 'or' 'or_ln227_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (2.78ns)   --->   "%tmp_114 = fcmp_ogt  i32 %out_10, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 379 'fcmp' 'tmp_114' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_10)   --->   "%and_ln227_10 = and i1 %or_ln227_10, i1 %tmp_114" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 380 'and' 'and_ln227_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 381 'getelementptr' 'out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_10 = select i1 %and_ln227_10, i32 %out_10, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 382 'select' 'select_ln227_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln227_11 = bitcast i32 %out_11" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 383 'bitcast' 'bitcast_ln227_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_11, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 384 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln227_11 = trunc i32 %bitcast_ln227_11" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 385 'trunc' 'trunc_ln227_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.76ns)   --->   "%icmp_ln227_22 = icmp_ne  i8 %tmp_115, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 386 'icmp' 'icmp_ln227_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.92ns)   --->   "%icmp_ln227_23 = icmp_eq  i23 %trunc_ln227_11, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 387 'icmp' 'icmp_ln227_23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_11)   --->   "%or_ln227_11 = or i1 %icmp_ln227_23, i1 %icmp_ln227_22" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 388 'or' 'or_ln227_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/2] (2.78ns)   --->   "%tmp_116 = fcmp_ogt  i32 %out_11, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 389 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_11)   --->   "%and_ln227_11 = and i1 %or_ln227_11, i1 %tmp_116" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 390 'and' 'and_ln227_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 391 'getelementptr' 'out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_11 = select i1 %and_ln227_11, i32 %out_11, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 392 'select' 'select_ln227_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln227_12 = bitcast i32 %out_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 393 'bitcast' 'bitcast_ln227_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln227_12, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 394 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln227_12 = trunc i32 %bitcast_ln227_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 395 'trunc' 'trunc_ln227_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.76ns)   --->   "%icmp_ln227_24 = icmp_ne  i8 %tmp_117, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 396 'icmp' 'icmp_ln227_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.92ns)   --->   "%icmp_ln227_25 = icmp_eq  i23 %trunc_ln227_12, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 397 'icmp' 'icmp_ln227_25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_12)   --->   "%or_ln227_12 = or i1 %icmp_ln227_25, i1 %icmp_ln227_24" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 398 'or' 'or_ln227_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/2] (2.78ns)   --->   "%tmp_118 = fcmp_ogt  i32 %out_12, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 399 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln227_12)   --->   "%and_ln227_12 = and i1 %or_ln227_12, i1 %tmp_118" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 400 'and' 'and_ln227_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln224" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:231]   --->   Operation 401 'getelementptr' 'out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln227_12 = select i1 %and_ln227_12, i32 %out_12, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 402 'select' 'select_ln227_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 403 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227, i12 %out_img_0_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 403 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 404 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_1, i12 %out_img_1_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 404 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 405 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_2, i12 %out_img_2_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 405 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 406 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_3, i12 %out_img_3_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 406 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 407 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_4, i12 %out_img_4_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 407 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 408 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_5, i12 %out_img_5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 408 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 409 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_6, i12 %out_img_6_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 409 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 410 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_7, i12 %out_img_7_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 410 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 411 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_8, i12 %out_img_8_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 411 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 412 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_9, i12 %out_img_9_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 412 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 413 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_10, i12 %out_img_10_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 413 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 414 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_11, i12 %out_img_11_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 414 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 415 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln227 = store i32 %select_ln227_12, i12 %out_img_12_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227]   --->   Operation 415 'store' 'store_ln227' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln220 = br void %VITIS_LOOP_222_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220]   --->   Operation 416 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln220', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) of constant 0 on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220 [357]  (0.427 ns)
	'load' operation 4 bit ('i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220 [360]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln220', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) [361]  (0.797 ns)
	'store' operation 0 bit ('store_ln220', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220) of variable 'add_ln220', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220 on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:220 [540]  (0.427 ns)

 <State 2>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224) [372]  (6.437 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224) [372]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224) [372]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:224) [372]  (6.437 ns)

 <State 6>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_94', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227) [379]  (2.782 ns)

 <State 7>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_94', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227) [379]  (2.782 ns)
	'and' operation 1 bit ('and_ln227', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227) [380]  (0.000 ns)
	'select' operation 32 bit ('select_ln227', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227) [382]  (0.449 ns)
	'store' operation 0 bit ('store_ln227', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227) of variable 'select_ln227', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:227 on array 'out_img_0' [527]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
