

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 09:49:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIXMULTIPLICATION_16_SEQUENCE_INTEGER
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   79|   80|   80|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |   78|   78|        26|          -|          -|     3|    no    |
        | + Col        |   24|   24|         8|          -|          -|     3|    no    |
        |  ++ Product  |    6|    6|         2|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_6 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_7 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_8 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_9 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_10 (8)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:4  br label %1


 <State 2>: 1.69ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

ST_2: exitcond2 (11)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty (12)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 (13)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:3  %i_1 = add i2 %i, 1

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:4  br i1 %exitcond2, label %9, label %2

ST_2: StgValue_16 (16)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_1 (17)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_cast (18)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:2  %tmp_cast = zext i2 %i to i5

ST_2: tmp_9 (19)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:3  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:4  %p_shl_cast = zext i4 %tmp_9 to i5

ST_2: tmp_s (21)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:5  %tmp_s = sub i5 %p_shl_cast, %tmp_cast

ST_2: StgValue_22 (22)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:6  br label %3

ST_2: StgValue_23 (71)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:22
:0  ret void


 <State 3>: 1.69ns
ST_3: j (24)  [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 (25)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  %exitcond1 = icmp eq i2 %j, -1

ST_3: empty_2 (26)  [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 (27)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:3  %j_1 = add i2 %j, 1

ST_3: StgValue_28 (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:4  br i1 %exitcond1, label %8, label %4

ST_3: StgValue_29 (30)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_3 (31)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_2_cast (32)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:2  %tmp_2_cast = zext i2 %j to i5

ST_3: tmp_2 (33)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:3  %tmp_2 = add i5 %tmp_s, %tmp_2_cast

ST_3: tmp_11_cast (34)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:4  %tmp_11_cast = sext i5 %tmp_2 to i64

ST_3: res_addr (35)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16
:5  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast

ST_3: StgValue_35 (36)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:6  br label %5

ST_3: empty_5 (68)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:21
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: StgValue_37 (69)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10
:1  br label %1


 <State 4>: 3.97ns
ST_4: res_load (38)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]

ST_4: k (39)  [1/1] 0.00ns
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

ST_4: StgValue_40 (40)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:2  store i16 %res_load, i16* %res_addr, align 2

ST_4: exitcond (41)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:3  %exitcond = icmp eq i2 %k, -1

ST_4: empty_3 (42)  [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: k_1 (43)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:5  %k_1 = add i2 %k, 1

ST_4: StgValue_44 (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:6  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:1  %tmp_4_cast = zext i2 %k to i5

ST_4: tmp_4 (48)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:2  %tmp_4 = add i5 %tmp_s, %tmp_4_cast

ST_4: tmp_12_cast (49)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:3  %tmp_12_cast = sext i5 %tmp_4 to i64

ST_4: a_addr (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:4  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_12_cast

ST_4: tmp_10 (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:5  %tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_4: p_shl1_cast (52)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:6  %p_shl1_cast = zext i4 %tmp_10 to i5

ST_4: tmp_11 (53)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:7  %tmp_11 = sub i5 %p_shl1_cast, %tmp_4_cast

ST_4: tmp_12 (54)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:8  %tmp_12 = add i5 %tmp_11, %tmp_2_cast

ST_4: tmp_15_cast (55)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:9  %tmp_15_cast = sext i5 %tmp_12 to i64

ST_4: b_addr (56)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:10  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_15_cast

ST_4: a_load (57)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:11  %a_load = load i8* %a_addr, align 1

ST_4: b_load (59)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:13  %b_load = load i8* %b_addr, align 1

ST_4: empty_4 (65)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:20
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: StgValue_58 (66)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13
:1  br label %3


 <State 5>: 7.36ns
ST_5: StgValue_59 (46)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_5: a_load (57)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:11  %a_load = load i8* %a_addr, align 1

ST_5: tmp_5 (58)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:12  %tmp_5 = sext i8 %a_load to i16

ST_5: b_load (59)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:13  %b_load = load i8* %b_addr, align 1

ST_5: tmp_6 (60)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:14  %tmp_6 = sext i8 %b_load to i16

ST_5: tmp_7 (61)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:15  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_5: tmp_8 (62)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18
:16  %tmp_8 = add i16 %tmp_7, %res_load

ST_5: StgValue_66 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17
:17  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10) [10]  (1.17 ns)

 <State 2>: 1.69ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:10) [10]  (0 ns)
	'sub' operation ('tmp_s', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [21]  (1.69 ns)

 <State 3>: 1.69ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:13) [24]  (0 ns)
	'add' operation ('tmp_2', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:16) [33]  (1.69 ns)

 <State 4>: 3.97ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:17) [39]  (0 ns)
	'sub' operation ('tmp_11', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [53]  (1.2 ns)
	'add' operation ('tmp_12', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [54]  (1.2 ns)
	'getelementptr' operation ('b_addr', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [56]  (0 ns)
	'load' operation ('b_load', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) on array 'b' [59]  (1.57 ns)

 <State 5>: 7.36ns
The critical path consists of the following:
	'load' operation ('a_load', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) on array 'a' [57]  (1.57 ns)
	'mul' operation ('tmp_7', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [61]  (2.46 ns)
	'add' operation ('tmp_8', ../../../../../../home/drsatya/Desktop/lab1/matrixmul.cpp:18) [62]  (3.33 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
