// Seed: 2199059015
module module_0;
  parameter id_1 = 1;
  assign module_1.id_2 = 0;
  task id_2;
    integer id_3;
    ;
    reg id_4 = id_2;
    begin : LABEL_0
      @(negedge 1 * id_3 != (id_2) or posedge id_4) id_3 <= -1;
      if (-1'h0) $signed(70);
      ;
    end
  endtask
  assign id_3 = 1;
  logic id_5;
  ;
  wire id_6;
  initial id_4 <= -1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8
);
  logic id_10;
  module_0 modCall_1 ();
endmodule
