{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|ain_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|ain_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 23 " "Parameter WIDTH set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318488 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1440863318488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "254 " "Inferred 254 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Source/main.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_118_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_118_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_128_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_128_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_148_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_148_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_167_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_167_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_192_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_192_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_195_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_195_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_194_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_194_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_196_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_196_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_211_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_211_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_215_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_215_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_223_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_223_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_225_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_225_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_230_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_230_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_239_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_239_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_244_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_244_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_246_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_246_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_248_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_248_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_251_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_251_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_250_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_250_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1440863318516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863318586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9jm " "Found entity 1: shift_taps_9jm" {  } { { "db/shift_taps_9jm.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/shift_taps_9jm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i981 " "Found entity 1: altsyncram_i981" {  } { { "db/altsyncram_i981.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_i981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nkf " "Found entity 1: cntr_nkf" {  } { { "db/cntr_nkf.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_nkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 28 " "Parameter \"LPM_WIDTHA\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 56 " "Parameter \"LPM_WIDTHR\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""}  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863318906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_09t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_09t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_09t " "Found entity 1: mult_09t" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3h " "Found entity 1: add_sub_l3h" {  } { { "db/add_sub_l3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_l3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfh " "Found entity 1: add_sub_qfh" {  } { { "db/add_sub_qfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_qfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25h " "Found entity 1: add_sub_25h" {  } { { "db/add_sub_25h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_25h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gh " "Found entity 1: add_sub_0gh" {  } { { "db/add_sub_0gh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_0gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4h " "Found entity 1: add_sub_u4h" {  } { { "db/add_sub_u4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_u4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfh " "Found entity 1: add_sub_sfh" {  } { { "db/add_sub_sfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_sfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_05h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufh " "Found entity 1: add_sub_ufh" {  } { { "db/add_sub_ufh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_ufh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4h " "Found entity 1: add_sub_v4h" {  } { { "db/add_sub_v4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_v4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfh " "Found entity 1: add_sub_tfh" {  } { { "db/add_sub_tfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_tfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k3h " "Found entity 1: add_sub_k3h" {  } { { "db/add_sub_k3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_k3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863333929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863333929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfh " "Found entity 1: add_sub_pfh" {  } { { "db/add_sub_pfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_pfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863334012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863334012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863334048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863334100 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_09t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_09t:auto_generated\|mac_mult7\"" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863338331 "|main|lpm_mult:Mult0|mult_09t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_09t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_09t:auto_generated\|mac_out8\"" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863338331 "|main|lpm_mult:Mult0|mult_09t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 0 1440863338331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 0 1440863338331 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1440863342519 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1440863342955 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1440863342955 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1440863343412 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1440863343412 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1440863344894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1440863344895 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1440863363582 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1440863363584 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "12 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg " "Inserted 12 logic cells for Maximum Fan-Out assignment on \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863373485 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 0 1440863373485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1440863373868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32584 " "Implemented 32584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32255 " "Implemented 32255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1440863374199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1440863374199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 01:49:35 2015 " "Processing ended: Sun Aug 30 01:49:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1440863375973 ""}
