# TCL File Generated by Component Editor 18.1
# Wed Oct 02 15:13:35 PDT 2019
# DO NOT MODIFY


# 
# laser_dlp_xtrig_controller "laser_dlp_xtrig_ctrl" v1.0
# Hung Lam 2019.10.02.15:13:35
# LASER/DLP/XTRIG Controller with AVALON MM Slave for register maps
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module laser_dlp_xtrig_controller
# 
set_module_property DESCRIPTION "LASER/DLP/XTRIG Controller with AVALON MM Slave for register maps"
set_module_property NAME laser_dlp_xtrig_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP EBOTS
set_module_property AUTHOR "Hung Lam"
set_module_property DISPLAY_NAME laser_dlp_xtrig_ctrl
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL laser_dlp_xtrig_controller_avms
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file laser_dlp_xtrig_controller_avms.v VERILOG PATH laser_dlp_xtrig_controller/laser_dlp_xtrig_controller_avms.v TOP_LEVEL_FILE
add_fileset_file laser_dlp_xtrig_controller.v VERILOG PATH laser_dlp_xtrig_controller/laser_dlp_xtrig_controller.v


# 
# parameters
# 
add_parameter DLP_PULSE_WIDTH STD_LOGIC_VECTOR 200
set_parameter_property DLP_PULSE_WIDTH DEFAULT_VALUE 200
set_parameter_property DLP_PULSE_WIDTH DISPLAY_NAME DLP_PULSE_WIDTH
set_parameter_property DLP_PULSE_WIDTH TYPE STD_LOGIC_VECTOR
set_parameter_property DLP_PULSE_WIDTH UNITS None
set_parameter_property DLP_PULSE_WIDTH ALLOWED_RANGES 0:17179869183
set_parameter_property DLP_PULSE_WIDTH HDL_PARAMETER true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avms
# 
add_interface avms avalon end
set_interface_property avms addressUnits WORDS
set_interface_property avms associatedClock avms_clk
set_interface_property avms associatedReset avms_rst_n
set_interface_property avms bitsPerSymbol 8
set_interface_property avms burstOnBurstBoundariesOnly false
set_interface_property avms burstcountUnits WORDS
set_interface_property avms explicitAddressSpan 0
set_interface_property avms holdTime 0
set_interface_property avms linewrapBursts false
set_interface_property avms maximumPendingReadTransactions 0
set_interface_property avms maximumPendingWriteTransactions 0
set_interface_property avms readLatency 0
set_interface_property avms readWaitTime 1
set_interface_property avms setupTime 0
set_interface_property avms timingUnits Cycles
set_interface_property avms writeWaitTime 0
set_interface_property avms ENABLED true
set_interface_property avms EXPORT_OF ""
set_interface_property avms PORT_NAME_MAP ""
set_interface_property avms CMSIS_SVD_VARIABLES ""
set_interface_property avms SVD_ADDRESS_GROUP ""

add_interface_port avms slave_addr address Input 2
add_interface_port avms slave_wriredata writedata Input DATA_WIDTH
add_interface_port avms slave_byteenable byteenable Input DATA_WIDTH/8
add_interface_port avms slave_read read Input 1
add_interface_port avms slave_readdata readdata Output DATA_WIDTH
add_interface_port avms slave_write write Input 1
set_interface_assignment avms embeddedsw.configuration.isFlash 0
set_interface_assignment avms embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avms embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avms embeddedsw.configuration.isPrintableDevice 0


# 
# connection point b_laser_en
# 
add_interface b_laser_en conduit end
set_interface_property b_laser_en associatedClock clk
set_interface_property b_laser_en associatedReset rst_n
set_interface_property b_laser_en ENABLED true
set_interface_property b_laser_en EXPORT_OF ""
set_interface_property b_laser_en PORT_NAME_MAP ""
set_interface_property b_laser_en CMSIS_SVD_VARIABLES ""
set_interface_property b_laser_en SVD_ADDRESS_GROUP ""

add_interface_port b_laser_en b_laser_en_o b_laser_en_o Output 1


# 
# connection point r_laser_en_o
# 
add_interface r_laser_en_o conduit end
set_interface_property r_laser_en_o associatedClock clk
set_interface_property r_laser_en_o associatedReset rst_n
set_interface_property r_laser_en_o ENABLED true
set_interface_property r_laser_en_o EXPORT_OF ""
set_interface_property r_laser_en_o PORT_NAME_MAP ""
set_interface_property r_laser_en_o CMSIS_SVD_VARIABLES ""
set_interface_property r_laser_en_o SVD_ADDRESS_GROUP ""

add_interface_port r_laser_en_o r_laser_en_o r_laser_en_o Output 1


# 
# connection point dlp_en_o
# 
add_interface dlp_en_o conduit end
set_interface_property dlp_en_o associatedClock clk
set_interface_property dlp_en_o associatedReset rst_n
set_interface_property dlp_en_o ENABLED true
set_interface_property dlp_en_o EXPORT_OF ""
set_interface_property dlp_en_o PORT_NAME_MAP ""
set_interface_property dlp_en_o CMSIS_SVD_VARIABLES ""
set_interface_property dlp_en_o SVD_ADDRESS_GROUP ""

add_interface_port dlp_en_o dlp_en_o dlp_en_o Output 1


# 
# connection point xtrig_o
# 
add_interface xtrig_o conduit end
set_interface_property xtrig_o associatedClock clk
set_interface_property xtrig_o associatedReset rst_n
set_interface_property xtrig_o ENABLED true
set_interface_property xtrig_o EXPORT_OF ""
set_interface_property xtrig_o PORT_NAME_MAP ""
set_interface_property xtrig_o CMSIS_SVD_VARIABLES ""
set_interface_property xtrig_o SVD_ADDRESS_GROUP ""

add_interface_port xtrig_o xtrig_o xtrig_o Output 1


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk ctrl_clk_i clk Input 1


# 
# connection point rst_n
# 
add_interface rst_n reset end
set_interface_property rst_n associatedClock ""
set_interface_property rst_n synchronousEdges NONE
set_interface_property rst_n ENABLED true
set_interface_property rst_n EXPORT_OF ""
set_interface_property rst_n PORT_NAME_MAP ""
set_interface_property rst_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_n SVD_ADDRESS_GROUP ""

add_interface_port rst_n ctrl_rst_n_i reset_n Input 1


# 
# connection point avms_clk
# 
add_interface avms_clk clock end
set_interface_property avms_clk clockRate 0
set_interface_property avms_clk ENABLED true
set_interface_property avms_clk EXPORT_OF ""
set_interface_property avms_clk PORT_NAME_MAP ""
set_interface_property avms_clk CMSIS_SVD_VARIABLES ""
set_interface_property avms_clk SVD_ADDRESS_GROUP ""

add_interface_port avms_clk slave_clk clk Input 1


# 
# connection point avms_rst_n
# 
add_interface avms_rst_n reset end
set_interface_property avms_rst_n associatedClock ""
set_interface_property avms_rst_n synchronousEdges NONE
set_interface_property avms_rst_n ENABLED true
set_interface_property avms_rst_n EXPORT_OF ""
set_interface_property avms_rst_n PORT_NAME_MAP ""
set_interface_property avms_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property avms_rst_n SVD_ADDRESS_GROUP ""

add_interface_port avms_rst_n slave_reset_n reset_n Input 1

