{
  "design": {
    "design_info": {
      "boundary_crc": "0x9CC29EF17E117978",
      "device": "xc7k160tffg676-2",
      "name": "system_marble",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2.2",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "dlmb_bram_if_cntlr_bram": "",
        "ilmb_bram_if_cntlr": ""
      },
      "Aurora": {
        "util_vector_logic_0": "",
        "drp_bridge_0": "",
        "aurora_8b10b_0": "",
        "aurora_8b10b_1": "",
        "aurora_8b10b_2": "",
        "aurora_8b10b_3": "",
        "axis_data_fifo_2": "",
        "axis_data_fifo_3": ""
      },
      "rst_clk_wiz_1_100M": "",
      "BRAM_BPM_SETPOINTS": "",
      "DummyUART": "",
      "clk_wiz_1": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_periph_1": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "xadc_wiz_0": "",
      "One": "",
      "Zero": "",
      "axi_lite_generic_reg": "",
      "axi_gpio_0": "",
      "evr_axi_0": ""
    },
    "interface_ports": {
      "BPM_CW_GT_RX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "BPM_CW_AuroraCoreStatus": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
      },
      "BPM_CW_GT_TX": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "BPM_CCW_AuroraCoreStatus": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
      },
      "BPM_CCW_GT_TX": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "BPM_CCW_GT_RX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "CELL_CCW_GT_RX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "CELL_CW_GT_RX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "CELL_CCW_AXI_STREAM_TX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "CELL_CW_AXI_STREAM_TX": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "CELL_CCW_GT_TX": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "CELL_CW_GT_TX": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "CELL_CCW_AuroraCoreStatus": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
      },
      "CELL_CW_AuroraCoreStatus": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
      },
      "BPM_CW_AXI_STREAM_RX": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "CELL_CCW_AXI_STREAM_RX": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "CELL_CW_AXI_STREAM_RX": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "BPM_CCW_AXI_STREAM_RX": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      },
      "evr_mgt_drp": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0"
      },
      "uart_rtl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "GT_DIFF_REFCLK_125": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "iic_proc_gpio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "sysClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "sysReset_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "clkIn125": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_clkIn125",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "auroraUserClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BPM_CCW_AXI_STREAM_RX:BPM_CW_AXI_STREAM_RX:CELL_CCW_AXI_STREAM_RX:CELL_CW_AXI_STREAM_RX:CELL_CCW_AXI_STREAM_TX:CELL_CW_AXI_STREAM_TX"
          },
          "ASSOCIATED_RESET": {
            "value": "auroraReset_CELL_CCW:auroraReset_BPM_CW:gtxReset_BPM_CW:auroraReset_CELL_CW:gtxReset_CELL_CW:auroraReset:auroraReset_AXI:gtxReset:gtxReset_CELL_CCW"
          },
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "gt0_qpllrefclklost_out": {
        "direction": "O"
      },
      "gt0_qplllock_out": {
        "direction": "O"
      },
      "pll_not_locked_out": {
        "direction": "O"
      },
      "evrTriggerBus": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "BRAM_BPM_SETPOINTS_ADDR": {
        "direction": "O",
        "left": "12",
        "right": "0"
      },
      "BRAM_BPM_SETPOINTS_WDATA": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BRAM_BPM_SETPOINTS_WENABLE": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "BRAM_BPM_SETPOINTS_RDATA": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "clk200": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "evrDataBus": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "evr_mgt_rec_clk": {
        "direction": "I"
      },
      "evr_mgt_par_data": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "evr_mgt_chariscomma": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "evr_mgt_charisk": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "evr_mgt_reset_done": {
        "direction": "I"
      },
      "evrTimestamp": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "auroraReset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "gtxReset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "gtxResetOut": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "auroraRefClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_marble_aurora_8b10b_0_0_gt_refclk1_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "ip_prop"
          }
        }
      },
      "GPIO_STROBES": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "GPIO_OUT": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "GPIO_IN": {
        "direction": "I",
        "left": "2047",
        "right": "0"
      },
      "badgerClk125": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "badgerClk125d90": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_1_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "90.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "LMB_Rst": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_marble_dlmb_v10_0",
            "xci_path": "ip/system_marble_dlmb_v10_0/system_marble_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_marble_ilmb_v10_0",
            "xci_path": "ip/system_marble_ilmb_v10_0/system_marble_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_marble_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/system_marble_dlmb_bram_if_cntlr_0/system_marble_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > system_marble microblaze_0_local_memory/dlmb_bram_if_cntlr_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_bram_if_cntlr_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_marble_dlmb_bram_if_cntlr_bram_0",
            "xci_path": "ip/system_marble_dlmb_bram_if_cntlr_bram_0/system_marble_dlmb_bram_if_cntlr_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr_bram",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "false"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_marble_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/system_marble_ilmb_bram_if_cntlr_0/system_marble_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "ilmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "dlmb_bram_if_cntlr_bram/BRAM_PORTB",
              "ilmb_bram_if_cntlr/BRAM_PORT"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "dlmb_bram_if_cntlr_BRAM_PORT": {
            "interface_ports": [
              "dlmb_bram_if_cntlr_bram/BRAM_PORTA",
              "dlmb_bram_if_cntlr/BRAM_PORT"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "microblaze_0_LMB_Rst": {
            "ports": [
              "LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "Aurora": {
        "interface_ports": {
          "CORE_STATUS": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
          },
          "GT_SERIAL_RX": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "GT_DIFF_REFCLK_125": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CORE_STATUS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
          },
          "GT_SERIAL_RX1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "GT_SERIAL_RX2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "GT_SERIAL_RX3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
          },
          "CORE_STATUS2": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
          },
          "CORE_STATUS3": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:core_status_out_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_S_AXI_TX3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "GT_SERIAL_TX": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_TX1": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_TX2": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "GT_SERIAL_TX3": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "USER_DATA_M_AXI_RX": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "GTX_DRP4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:drp_rtl:1.0"
          }
        },
        "ports": {
          "init_clk_in": {
            "type": "clk",
            "direction": "I"
          },
          "user_clk_out": {
            "type": "clk",
            "direction": "O"
          },
          "gt0_qplllock_out": {
            "direction": "O"
          },
          "gt0_qpllrefclklost_out": {
            "direction": "O"
          },
          "pll_not_locked_out": {
            "direction": "O"
          },
          "AXI_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "auroraReset": {
            "type": "rst",
            "direction": "I"
          },
          "gtxReset": {
            "type": "rst",
            "direction": "I"
          },
          "gtxResetOut": {
            "type": "rst",
            "direction": "O"
          },
          "auroraRefClk": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "system_marble_util_vector_logic_0_0",
            "xci_path": "ip/system_marble_util_vector_logic_0_0/system_marble_util_vector_logic_0_0.xci",
            "inst_hier_path": "Aurora/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "drp_bridge_0": {
            "vlnv": "xilinx.com:user:drp_bridge:1.0",
            "xci_name": "system_marble_drp_bridge_0_0",
            "xci_path": "ip/system_marble_drp_bridge_0_0/system_marble_drp_bridge_0_0.xci",
            "inst_hier_path": "Aurora/drp_bridge_0",
            "parameters": {
              "DRP_COUNT": {
                "value": "5"
              }
            }
          },
          "aurora_8b10b_0": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "system_marble_aurora_8b10b_0_0",
            "xci_path": "ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xci",
            "inst_hier_path": "Aurora/aurora_8b10b_0",
            "parameters": {
              "C_DRP_IF": {
                "value": "true"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ1"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_4": {
                "value": "X"
              },
              "C_GT_LOC_5": {
                "value": "X"
              },
              "C_GT_LOC_7": {
                "value": "X"
              },
              "C_GT_LOC_8": {
                "value": "1"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "3.125"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "125.000"
              },
              "C_USE_BYTESWAP": {
                "value": "false"
              },
              "C_USE_CRC": {
                "value": "true"
              },
              "Dataflow_Config": {
                "value": "Duplex"
              },
              "SINGLEEND_INITCLK": {
                "value": "true"
              },
              "SupportLevel": {
                "value": "1"
              }
            }
          },
          "aurora_8b10b_1": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "system_marble_aurora_8b10b_1_0",
            "xci_path": "ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xci",
            "inst_hier_path": "Aurora/aurora_8b10b_1",
            "parameters": {
              "C_DRP_IF": {
                "value": "true"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ1"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_2": {
                "value": "X"
              },
              "C_GT_LOC_3": {
                "value": "X"
              },
              "C_GT_LOC_4": {
                "value": "X"
              },
              "C_GT_LOC_6": {
                "value": "1"
              },
              "C_GT_LOC_7": {
                "value": "X"
              },
              "C_GT_LOC_8": {
                "value": "X"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "3.125"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "125.000"
              },
              "C_USE_BYTESWAP": {
                "value": "false"
              },
              "C_USE_CRC": {
                "value": "true"
              },
              "Dataflow_Config": {
                "value": "Duplex"
              }
            }
          },
          "aurora_8b10b_2": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "system_marble_aurora_8b10b_2_0",
            "xci_path": "ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xci",
            "inst_hier_path": "Aurora/aurora_8b10b_2",
            "parameters": {
              "C_DRP_IF": {
                "value": "true"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ0"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_2": {
                "value": "X"
              },
              "C_GT_LOC_3": {
                "value": "1"
              },
              "C_GT_LOC_4": {
                "value": "X"
              },
              "C_GT_LOC_7": {
                "value": "X"
              },
              "C_GT_LOC_8": {
                "value": "X"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "3.125"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "125.000"
              },
              "C_USE_BYTESWAP": {
                "value": "false"
              },
              "C_USE_CRC": {
                "value": "true"
              }
            }
          },
          "aurora_8b10b_3": {
            "vlnv": "xilinx.com:ip:aurora_8b10b:11.1",
            "xci_name": "system_marble_aurora_8b10b_3_0",
            "xci_path": "ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xci",
            "inst_hier_path": "Aurora/aurora_8b10b_3",
            "parameters": {
              "C_DRP_IF": {
                "value": "true"
              },
              "C_GT_CLOCK_1": {
                "value": "GTXQ0"
              },
              "C_GT_LOC_1": {
                "value": "X"
              },
              "C_GT_LOC_2": {
                "value": "X"
              },
              "C_GT_LOC_3": {
                "value": "X"
              },
              "C_GT_LOC_4": {
                "value": "1"
              },
              "C_GT_LOC_7": {
                "value": "X"
              },
              "C_GT_LOC_8": {
                "value": "X"
              },
              "C_LANE_WIDTH": {
                "value": "4"
              },
              "C_LINE_RATE": {
                "value": "3.125"
              },
              "C_REFCLK_FREQUENCY": {
                "value": "125.000"
              },
              "C_USE_BYTESWAP": {
                "value": "false"
              },
              "C_USE_CRC": {
                "value": "true"
              }
            }
          },
          "axis_data_fifo_2": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "system_marble_axis_data_fifo_2_0",
            "xci_path": "ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci",
            "inst_hier_path": "Aurora/axis_data_fifo_2",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "0"
              }
            }
          },
          "axis_data_fifo_3": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "system_marble_axis_data_fifo_3_0",
            "xci_path": "ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci",
            "inst_hier_path": "Aurora/axis_data_fifo_3",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "GT_SERIAL_RX_1": {
            "interface_ports": [
              "GT_SERIAL_RX",
              "aurora_8b10b_0/GT_SERIAL_RX"
            ]
          },
          "aurora_8b10b_0_CORE_STATUS": {
            "interface_ports": [
              "CORE_STATUS",
              "aurora_8b10b_0/CORE_STATUS"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "GT_SERIAL_TX2",
              "aurora_8b10b_2/GT_SERIAL_TX"
            ]
          },
          "aurora_8b10b_1_CORE_STATUS": {
            "interface_ports": [
              "CORE_STATUS1",
              "aurora_8b10b_1/CORE_STATUS"
            ]
          },
          "axis_data_fifo_3_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_3/M_AXIS",
              "aurora_8b10b_3/USER_DATA_S_AXI_TX"
            ]
          },
          "axis_data_fifo_2_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_2/M_AXIS",
              "aurora_8b10b_2/USER_DATA_S_AXI_TX"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "GT_SERIAL_TX",
              "aurora_8b10b_0/GT_SERIAL_TX"
            ]
          },
          "GT_SERIAL_RX2_1": {
            "interface_ports": [
              "GT_SERIAL_RX2",
              "aurora_8b10b_2/GT_SERIAL_RX"
            ]
          },
          "drp_bridge_0_DRP3": {
            "interface_ports": [
              "drp_bridge_0/DRP3",
              "aurora_8b10b_3/GT0_DRP_IF"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX",
              "aurora_8b10b_0/USER_DATA_M_AXI_RX"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX2",
              "aurora_8b10b_2/USER_DATA_M_AXI_RX"
            ]
          },
          "drp_bridge_0_DRP2": {
            "interface_ports": [
              "drp_bridge_0/DRP2",
              "aurora_8b10b_2/GT0_DRP_IF"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "S_AXI",
              "drp_bridge_0/S_AXI"
            ]
          },
          "USER_DATA_S_AXI_TX2_1": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX2",
              "axis_data_fifo_2/S_AXIS"
            ]
          },
          "GT_SERIAL_RX3_1": {
            "interface_ports": [
              "GT_SERIAL_RX3",
              "aurora_8b10b_3/GT_SERIAL_RX"
            ]
          },
          "USER_DATA_S_AXI_TX3_1": {
            "interface_ports": [
              "USER_DATA_S_AXI_TX3",
              "axis_data_fifo_3/S_AXIS"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "GT_SERIAL_TX3",
              "aurora_8b10b_3/GT_SERIAL_TX"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX1",
              "aurora_8b10b_1/USER_DATA_M_AXI_RX"
            ]
          },
          "GT_SERIAL_RX1_1": {
            "interface_ports": [
              "GT_SERIAL_RX1",
              "aurora_8b10b_1/GT_SERIAL_RX"
            ]
          },
          "aurora_8b10b_3_CORE_STATUS": {
            "interface_ports": [
              "CORE_STATUS3",
              "aurora_8b10b_3/CORE_STATUS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "USER_DATA_M_AXI_RX3",
              "aurora_8b10b_3/USER_DATA_M_AXI_RX"
            ]
          },
          "drp_bridge_0_DRP0": {
            "interface_ports": [
              "aurora_8b10b_0/GT0_DRP_IF",
              "drp_bridge_0/DRP0"
            ]
          },
          "drp_bridge_0_DRP1": {
            "interface_ports": [
              "drp_bridge_0/DRP1",
              "aurora_8b10b_1/GT0_DRP_IF"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "GT_SERIAL_TX1",
              "aurora_8b10b_1/GT_SERIAL_TX"
            ]
          },
          "aurora_8b10b_2_CORE_STATUS": {
            "interface_ports": [
              "CORE_STATUS2",
              "aurora_8b10b_2/CORE_STATUS"
            ]
          },
          "GT_REFCLK1_1": {
            "interface_ports": [
              "GT_DIFF_REFCLK_125",
              "aurora_8b10b_0/GT_DIFF_REFCLK1"
            ]
          },
          "drp_bridge_0_DRP4": {
            "interface_ports": [
              "GTX_DRP4",
              "drp_bridge_0/DRP4"
            ]
          }
        },
        "nets": {
          "aurora_8b10b_0_gt0_qplllock_out": {
            "ports": [
              "aurora_8b10b_0/gt0_qplllock_out",
              "gt0_qplllock_out",
              "aurora_8b10b_1/gt0_qplllock_in",
              "aurora_8b10b_2/gt0_qplllock_in",
              "aurora_8b10b_3/gt0_qplllock_in"
            ]
          },
          "aurora_8b10b_0_gt0_qpllrefclklost_out": {
            "ports": [
              "aurora_8b10b_0/gt0_qpllrefclklost_out",
              "gt0_qpllrefclklost_out",
              "aurora_8b10b_1/gt0_qpllrefclklost_in",
              "aurora_8b10b_2/gt0_qpllrefclklost_in",
              "aurora_8b10b_3/gt0_qpllrefclklost_in"
            ]
          },
          "aurora_8b10b_0_pll_not_locked_out": {
            "ports": [
              "aurora_8b10b_0/pll_not_locked_out",
              "pll_not_locked_out",
              "aurora_8b10b_1/pll_not_locked",
              "aurora_8b10b_2/pll_not_locked",
              "aurora_8b10b_3/pll_not_locked"
            ]
          },
          "aurora_8b10b_0_sync_clk_out": {
            "ports": [
              "aurora_8b10b_0/sync_clk_out",
              "aurora_8b10b_1/sync_clk",
              "aurora_8b10b_2/sync_clk",
              "aurora_8b10b_3/sync_clk"
            ]
          },
          "aurora_8b10b_0_user_clk_out": {
            "ports": [
              "aurora_8b10b_0/user_clk_out",
              "user_clk_out",
              "aurora_8b10b_1/user_clk",
              "aurora_8b10b_2/user_clk",
              "aurora_8b10b_3/user_clk",
              "axis_data_fifo_2/s_axis_aclk",
              "axis_data_fifo_3/s_axis_aclk"
            ]
          },
          "AXI_aclk_1": {
            "ports": [
              "AXI_aclk",
              "drp_bridge_0/AXI_aclk",
              "aurora_8b10b_0/drpclk_in",
              "aurora_8b10b_1/drpclk_in",
              "aurora_8b10b_2/drpclk_in",
              "aurora_8b10b_3/drpclk_in"
            ]
          },
          "AXI_aresetn_1": {
            "ports": [
              "AXI_aresetn",
              "drp_bridge_0/AXI_aresetn"
            ]
          },
          "init_clk_in_1": {
            "ports": [
              "init_clk_in",
              "aurora_8b10b_0/init_clk_in",
              "aurora_8b10b_1/init_clk_in",
              "aurora_8b10b_2/init_clk_in",
              "aurora_8b10b_3/init_clk_in"
            ]
          },
          "reset_1": {
            "ports": [
              "auroraReset",
              "util_vector_logic_0/Op1",
              "aurora_8b10b_0/reset",
              "aurora_8b10b_1/reset",
              "aurora_8b10b_2/reset",
              "aurora_8b10b_3/reset"
            ]
          },
          "gt_reset_1": {
            "ports": [
              "gtxReset",
              "aurora_8b10b_0/gt_reset"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "axis_data_fifo_2/s_axis_aresetn",
              "axis_data_fifo_3/s_axis_aresetn"
            ]
          },
          "aurora_8b10b_0_gt_reset_out": {
            "ports": [
              "aurora_8b10b_0/gt_reset_out",
              "gtxResetOut",
              "aurora_8b10b_1/gt_reset",
              "aurora_8b10b_2/gt_reset",
              "aurora_8b10b_3/gt_reset"
            ]
          },
          "aurora_8b10b_0_gt_refclk1_out": {
            "ports": [
              "aurora_8b10b_0/gt_refclk1_out",
              "auroraRefClk",
              "aurora_8b10b_1/gt_refclk1",
              "aurora_8b10b_2/gt_refclk1",
              "aurora_8b10b_3/gt_refclk1"
            ]
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_marble_rst_clk_wiz_1_100M_0",
        "xci_path": "ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      },
      "BRAM_BPM_SETPOINTS": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "system_marble_BRAM_BPM_SETPOINTS_0",
        "xci_path": "ip/system_marble_BRAM_BPM_SETPOINTS_0/system_marble_BRAM_BPM_SETPOINTS_0.xci",
        "inst_hier_path": "BRAM_BPM_SETPOINTS",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "DummyUART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_marble_DummyUART_0",
        "xci_path": "ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xci",
        "inst_hier_path": "DummyUART"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_marble_clk_wiz_1_0",
        "xci_path": "ip/system_marble_clk_wiz_1_0/system_marble_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "109.241"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "119.348"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "119.348"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT5_REQUESTED_PHASE": {
            "value": "90.000"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_JITTER": {
            "value": "154.207"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT6_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT4_PHASE": {
            "value": "90.000"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "system_marble_mdm_1_0",
        "xci_path": "ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "system_marble_microblaze_0_0",
        "xci_path": "ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "DLMB": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > system_marble microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_periph_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_marble_microblaze_0_axi_periph_1_0/system_marble_microblaze_0_axi_periph_1_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph_1",
        "xci_name": "system_marble_microblaze_0_axi_periph_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_marble_xbar_0",
            "xci_path": "ip/system_marble_xbar_0/system_marble_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_marble_auto_pc_0",
                "xci_path": "ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph_1/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m05_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "system_marble_xadc_wiz_0_0",
        "xci_path": "ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "500"
          },
          "ADC_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "true"
          },
          "ADC_OFFSET_CALIBRATION": {
            "value": "true"
          },
          "AVERAGE_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VBRAM": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCAUX": {
            "value": "true"
          },
          "AVERAGE_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_AVERAGING": {
            "value": "16"
          },
          "CHANNEL_ENABLE_CALIBRATION": {
            "value": "true"
          },
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VBRAM": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCAUX": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_TEMP_BUS": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "POWER_DOWN_ADCB": {
            "value": "true"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "One": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_marble_One_0",
        "xci_path": "ip/system_marble_One_0/system_marble_One_0.xci",
        "inst_hier_path": "One",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "Zero": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_marble_Zero_0",
        "xci_path": "ip/system_marble_Zero_0/system_marble_Zero_0.xci",
        "inst_hier_path": "Zero",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "axi_lite_generic_reg": {
        "vlnv": "lbl.gov:user:axi_lite_generic_reg:2.0",
        "xci_name": "system_marble_axi_lite_generic_reg_0",
        "xci_path": "ip/system_marble_axi_lite_generic_reg_0/system_marble_axi_lite_generic_reg_0.xci",
        "inst_hier_path": "axi_lite_generic_reg",
        "parameters": {
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_marble_axi_gpio_0_0",
        "xci_path": "ip/system_marble_axi_gpio_0_0/system_marble_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "evr_axi_0": {
        "vlnv": "lbl.gov:user:evr_axi:3.1",
        "xci_name": "system_marble_evr_axi_0_0",
        "xci_path": "ip/system_marble_evr_axi_0_0/system_marble_evr_axi_0_0.xci",
        "inst_hier_path": "evr_axi_0",
        "parameters": {
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "15"
          },
          "C_S00_AXI_ID_WIDTH": {
            "value": "12"
          }
        }
      }
    },
    "interface_nets": {
      "aurora_8b10b_1_CORE_STATUS": {
        "interface_ports": [
          "BPM_CCW_AuroraCoreStatus",
          "Aurora/CORE_STATUS"
        ]
      },
      "Aurora_USER_DATA_M_AXI_RX3": {
        "interface_ports": [
          "CELL_CW_AXI_STREAM_RX",
          "Aurora/USER_DATA_M_AXI_RX3"
        ]
      },
      "Aurora_DRP4": {
        "interface_ports": [
          "evr_mgt_drp",
          "Aurora/GTX_DRP4"
        ]
      },
      "CELL_CCW_AXI_STREAM_SLAVE_1": {
        "interface_ports": [
          "CELL_CCW_AXI_STREAM_TX",
          "Aurora/USER_DATA_S_AXI_TX2"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart_rtl",
          "DummyUART/UART"
        ]
      },
      "GT_DIFF_REFCLK_125_0_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK_125",
          "Aurora/GT_DIFF_REFCLK_125"
        ]
      },
      "aurora_8b10b_0_CORE_STATUS": {
        "interface_ports": [
          "BPM_CW_AuroraCoreStatus",
          "Aurora/CORE_STATUS1"
        ]
      },
      "BPM_CW_RX_1": {
        "interface_ports": [
          "BPM_CW_GT_RX",
          "Aurora/GT_SERIAL_RX1"
        ]
      },
      "Aurora_GT_SERIAL_TX2": {
        "interface_ports": [
          "CELL_CCW_GT_TX",
          "Aurora/GT_SERIAL_TX2"
        ]
      },
      "BPM_CCW_GT_RX_1": {
        "interface_ports": [
          "BPM_CCW_GT_RX",
          "Aurora/GT_SERIAL_RX"
        ]
      },
      "aurora_8b10b_1_GT_SERIAL_TX": {
        "interface_ports": [
          "BPM_CCW_GT_TX",
          "Aurora/GT_SERIAL_TX"
        ]
      },
      "Aurora_USER_DATA_M_AXI_RX1": {
        "interface_ports": [
          "BPM_CW_AXI_STREAM_RX",
          "Aurora/USER_DATA_M_AXI_RX1"
        ]
      },
      "CELL_CW_GT_RX_1": {
        "interface_ports": [
          "CELL_CW_GT_RX",
          "Aurora/GT_SERIAL_RX3"
        ]
      },
      "Aurora_GT_SERIAL_TX3": {
        "interface_ports": [
          "CELL_CW_GT_TX",
          "Aurora/GT_SERIAL_TX3"
        ]
      },
      "CELL_CW_AXI_STREAM_SLAVE_1": {
        "interface_ports": [
          "CELL_CW_AXI_STREAM_TX",
          "Aurora/USER_DATA_S_AXI_TX3"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph_1/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_1_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M03_AXI",
          "axi_lite_generic_reg/s00_axi"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "Aurora_CORE_STATUS3": {
        "interface_ports": [
          "CELL_CW_AuroraCoreStatus",
          "Aurora/CORE_STATUS3"
        ]
      },
      "microblaze_0_axi_periph_1_M00_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "microblaze_0_axi_periph_1/M00_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_axi_periph_1_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M05_AXI",
          "BRAM_BPM_SETPOINTS/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_1_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M02_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "CELL_CCW_GT_RX_1": {
        "interface_ports": [
          "CELL_CCW_GT_RX",
          "Aurora/GT_SERIAL_RX2"
        ]
      },
      "Aurora_CORE_STATUS2": {
        "interface_ports": [
          "CELL_CCW_AuroraCoreStatus",
          "Aurora/CORE_STATUS2"
        ]
      },
      "Aurora_USER_DATA_M_AXI_RX2": {
        "interface_ports": [
          "CELL_CCW_AXI_STREAM_RX",
          "Aurora/USER_DATA_M_AXI_RX2"
        ]
      },
      "aurora_8b10b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "BPM_CW_GT_TX",
          "Aurora/GT_SERIAL_TX1"
        ]
      },
      "microblaze_0_axi_periph_1_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M04_AXI",
          "DummyUART/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_1_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M01_AXI",
          "evr_axi_0/s00_axi"
        ]
      },
      "microblaze_0_axi_periph_1_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph_1/M06_AXI",
          "Aurora/S_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "Aurora_USER_DATA_M_AXI_RX": {
        "interface_ports": [
          "BPM_CCW_AXI_STREAM_RX",
          "Aurora/USER_DATA_M_AXI_RX"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "iic_proc_gpio",
          "axi_gpio_0/GPIO"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "sysClk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "BRAM_BPM_SETPOINTS/s_axi_aclk",
          "DummyUART/s_axi_aclk",
          "microblaze_0/Clk",
          "xadc_wiz_0/s_axi_aclk",
          "axi_lite_generic_reg/s00_axi_aclk",
          "microblaze_0_local_memory/LMB_Clk",
          "Aurora/AXI_aclk",
          "microblaze_0_axi_periph_1/ACLK",
          "microblaze_0_axi_periph_1/S00_ACLK",
          "microblaze_0_axi_periph_1/M00_ACLK",
          "microblaze_0_axi_periph_1/M01_ACLK",
          "microblaze_0_axi_periph_1/M02_ACLK",
          "microblaze_0_axi_periph_1/M03_ACLK",
          "microblaze_0_axi_periph_1/M04_ACLK",
          "microblaze_0_axi_periph_1/M05_ACLK",
          "microblaze_0_axi_periph_1/M06_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "evr_axi_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/LMB_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "sysReset_n",
          "BRAM_BPM_SETPOINTS/s_axi_aresetn",
          "DummyUART/s_axi_aresetn",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_lite_generic_reg/s00_axi_aresetn",
          "Aurora/AXI_aresetn",
          "microblaze_0_axi_periph_1/S00_ARESETN",
          "microblaze_0_axi_periph_1/M00_ARESETN",
          "microblaze_0_axi_periph_1/M01_ARESETN",
          "microblaze_0_axi_periph_1/M02_ARESETN",
          "microblaze_0_axi_periph_1/M03_ARESETN",
          "microblaze_0_axi_periph_1/M04_ARESETN",
          "microblaze_0_axi_periph_1/M05_ARESETN",
          "microblaze_0_axi_periph_1/M06_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "evr_axi_0/s00_axi_aresetn"
        ]
      },
      "rst_clk_wiz_1_100M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/interconnect_aresetn",
          "microblaze_0_axi_periph_1/ARESETN"
        ]
      },
      "clock_rtl_1": {
        "ports": [
          "clkIn125",
          "clk_wiz_1/clk_in1"
        ]
      },
      "Gnd_dout": {
        "ports": [
          "One/dout",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "rst_clk_wiz_1_100M/aux_reset_in"
        ]
      },
      "aurora_8b10b_0_user_clk_out": {
        "ports": [
          "Aurora/user_clk_out",
          "auroraUserClk"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "Aurora_gt0_qpllrefclklost_out": {
        "ports": [
          "Aurora/gt0_qpllrefclklost_out",
          "gt0_qpllrefclklost_out"
        ]
      },
      "Aurora_gt0_qplllock_out": {
        "ports": [
          "Aurora/gt0_qplllock_out",
          "gt0_qplllock_out"
        ]
      },
      "Aurora_pll_not_locked_out": {
        "ports": [
          "Aurora/pll_not_locked_out",
          "pll_not_locked_out"
        ]
      },
      "Zero_dout": {
        "ports": [
          "Zero/dout",
          "evr_axi_0/TsRequest"
        ]
      },
      "evr_axi_0_TriggerBus": {
        "ports": [
          "evr_axi_0/TriggerBus",
          "evrTriggerBus"
        ]
      },
      "BRAM_BPM_SETPOINTS_bram_addr_a": {
        "ports": [
          "BRAM_BPM_SETPOINTS/bram_addr_a",
          "BRAM_BPM_SETPOINTS_ADDR"
        ]
      },
      "BRAM_BPM_SETPOINTS_bram_wrdata_a": {
        "ports": [
          "BRAM_BPM_SETPOINTS/bram_wrdata_a",
          "BRAM_BPM_SETPOINTS_WDATA"
        ]
      },
      "BRAM_BPM_SETPOINTS_bram_we_a": {
        "ports": [
          "BRAM_BPM_SETPOINTS/bram_we_a",
          "BRAM_BPM_SETPOINTS_WENABLE"
        ]
      },
      "BRAM_BPM_SETPOINTS_RDATA_1": {
        "ports": [
          "BRAM_BPM_SETPOINTS_RDATA",
          "BRAM_BPM_SETPOINTS/bram_rddata_a"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "clk200"
        ]
      },
      "evr_axi_0_DistributedDataBus": {
        "ports": [
          "evr_axi_0/DistributedDataBus",
          "evrDataBus"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "Aurora/init_clk_in"
        ]
      },
      "mgt_rec_clk_1": {
        "ports": [
          "evr_mgt_rec_clk",
          "evr_axi_0/mgt_rec_clk"
        ]
      },
      "mgt_par_data_1": {
        "ports": [
          "evr_mgt_par_data",
          "evr_axi_0/mgt_par_data"
        ]
      },
      "mgt_chariscomma_1": {
        "ports": [
          "evr_mgt_chariscomma",
          "evr_axi_0/mgt_chariscomma"
        ]
      },
      "mgt_charisk_1": {
        "ports": [
          "evr_mgt_charisk",
          "evr_axi_0/mgt_charisk"
        ]
      },
      "mgt_reset_done_1": {
        "ports": [
          "evr_mgt_reset_done",
          "evr_axi_0/mgt_reset_done"
        ]
      },
      "evr_axi_0_TimeStamp": {
        "ports": [
          "evr_axi_0/TimeStamp",
          "evrTimestamp"
        ]
      },
      "reset_1": {
        "ports": [
          "auroraReset",
          "Aurora/auroraReset"
        ]
      },
      "gt_reset_1": {
        "ports": [
          "gtxReset",
          "Aurora/gtxReset"
        ]
      },
      "Aurora_gt_reset_out": {
        "ports": [
          "Aurora/gtxResetOut",
          "gtxResetOut"
        ]
      },
      "Aurora_gt_refclk1_out_0": {
        "ports": [
          "Aurora/auroraRefClk",
          "auroraRefClk"
        ]
      },
      "axi_lite_generic_reg_0_GPIO_STROBES": {
        "ports": [
          "axi_lite_generic_reg/GPIO_STROBES",
          "GPIO_STROBES"
        ]
      },
      "axi_lite_generic_reg_0_GPIO_OUT": {
        "ports": [
          "axi_lite_generic_reg/GPIO_OUT",
          "GPIO_OUT"
        ]
      },
      "GPIO_IN_1": {
        "ports": [
          "GPIO_IN",
          "axi_lite_generic_reg/GPIO_IN"
        ]
      },
      "clk_wiz_1_clk_out4": {
        "ports": [
          "clk_wiz_1/clk_out4",
          "badgerClk125"
        ]
      },
      "clk_wiz_1_clk_out5": {
        "ports": [
          "clk_wiz_1/clk_out5",
          "badgerClk125d90"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "Dummy UART is needed to force\nconsole stdin/stdout instantiation."
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_BRAM_BPM_SETPOINTS_Mem0": {
                "address_block": "/BRAM_BPM_SETPOINTS/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_DummyUART_Reg": {
                "address_block": "/DummyUART/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_lite_generic_reg_reg0": {
                "address_block": "/axi_lite_generic_reg/s00_axi/reg0",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_drp_bridge_0_reg0": {
                "address_block": "/Aurora/drp_bridge_0/S_AXI/reg0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_evr_axi_0_reg0": {
                "address_block": "/evr_axi_0/s00_axi/reg0",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}